Analysis & Synthesis report for de0-neorv32-sdram-qsys
Tue Sep 10 18:38:30 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.state
 12. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state
 13. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state
 14. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state
 15. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state
 16. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
 17. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated
 25. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated
 26. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated
 27. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated
 28. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated
 29. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated
 30. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated
 31. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated
 32. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated
 33. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated
 34. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated
 35. Source assignments for neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_0j01:auto_generated
 36. Parameter Settings for User Entity Instance: pll_sys:inst_pll_sys|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst
 38. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst
 39. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
 40. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst
 41. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst
 42. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
 43. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1
 44. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2
 45. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3
 46. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
 47. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
 48. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
 49. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst
 50. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst
 51. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst
 52. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst
 53. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst
 54. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst
 55. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst
 56. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
 57. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst
 58. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst
 59. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst
 60. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst
 61. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst
 62. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst
 63. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:tx_fifo_inst
 64. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:rx_fifo_inst
 65. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst
 66. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst
 67. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst
 68. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst
 69. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0
 70. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0
 71. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0
 72. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0
 73. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0
 74. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0
 75. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0
 76. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0
 77. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0
 78. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0
 79. altpll Parameter Settings by Entity Instance
 80. altsyncram Parameter Settings by Entity Instance
 81. lpm_mult Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:rx_fifo_inst"
 83. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:tx_fifo_inst"
 84. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"
 85. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst"
 86. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst"
 87. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst"
 88. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst"
 89. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst"
 90. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"
 91. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"
 92. Port Connectivity Checks: "neorv32_top:neorv32_top_inst"
 93. Port Connectivity Checks: "pll_sys:inst_pll_sys"
 94. Post-Synthesis Netlist Statistics for Top Partition
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 10 18:38:30 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; de0-neorv32-sdram-qsys                      ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,061                                       ;
;     Total combinational functions  ; 5,258                                       ;
;     Dedicated logic registers      ; 2,889                                       ;
; Total registers                    ; 2889                                        ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 428,032                                     ;
; Embedded Multiplier 9-bit elements ; 7                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+--------------------+------------------------+
; Option                                                           ; Setting            ; Default Value          ;
+------------------------------------------------------------------+--------------------+------------------------+
; Device                                                           ; EP4CE22F17C6       ;                        ;
; Top-level entity name                                            ; top                ; de0-neorv32-sdram-qsys ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V              ;
; Use smart compilation                                            ; Off                ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                     ;
; Enable compact report table                                      ; Off                ; Off                    ;
; Restructure Multiplexers                                         ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                    ;
; Preserve fewer node names                                        ; On                 ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                 ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                         ; Auto               ; Auto                   ;
; Safe State Machine                                               ; Off                ; Off                    ;
; Extract Verilog State Machines                                   ; On                 ; On                     ;
; Extract VHDL State Machines                                      ; On                 ; On                     ;
; Ignore Verilog initial constructs                                ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                     ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                     ;
; Parallel Synthesis                                               ; On                 ; On                     ;
; DSP Block Balancing                                              ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                               ; On                 ; On                     ;
; Power-Up Don't Care                                              ; On                 ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                    ;
; Remove Duplicate Registers                                       ; On                 ; On                     ;
; Ignore CARRY Buffers                                             ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                ; Off                    ;
; Ignore SOFT Buffers                                              ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                    ;
; Optimization Technique                                           ; Balanced           ; Balanced               ;
; Carry Chain Length                                               ; 70                 ; 70                     ;
; Auto Carry Chains                                                ; On                 ; On                     ;
; Auto Open-Drain Pins                                             ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                    ;
; Auto ROM Replacement                                             ; On                 ; On                     ;
; Auto RAM Replacement                                             ; On                 ; On                     ;
; Auto DSP Block Replacement                                       ; On                 ; On                     ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                 ; On                     ;
; Strict RAM Replacement                                           ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                    ;
; Auto RAM Block Balancing                                         ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                    ;
; Auto Resource Sharing                                            ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                    ;
; Timing-Driven Synthesis                                          ; On                 ; On                     ;
; Report Parameter Settings                                        ; On                 ; On                     ;
; Report Source Assignments                                        ; On                 ; On                     ;
; Report Connectivity Checks                                       ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                    ;
; Synchronization Register Chain Length                            ; 2                  ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation     ;
; HDL message level                                                ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                    ;
; Clock MUX Protection                                             ; On                 ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                    ;
; Block Design Naming                                              ; Auto               ; Auto                   ;
; SDC constraint protection                                        ; Off                ; Off                    ;
; Synthesis Effort                                                 ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                     ;
+------------------------------------------------------------------+--------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; src/pll/pll_sys.vhd                                  ; yes             ; User Wizard-Generated File   ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd     ;         ;
; ../../neorv32/rtl/core/neorv32_application_image.vhd ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_application_image.vhd ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_bootloader_image.vhd  ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_bootloader_image.vhd  ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_boot_rom.vhd          ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_boot_rom.vhd          ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cache.vhd             ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd             ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cfs.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cfs.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_clockgate.vhd         ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_clockgate.vhd         ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_alu.vhd           ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_alu.vhd           ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_control.vhd       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_control.vhd       ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd   ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd   ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd        ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd        ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_cp_cond.vhd       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd       ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd        ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd        ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd     ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd     ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd    ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd    ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_decompressor.vhd  ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_decompressor.vhd  ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_lsu.vhd           ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_lsu.vhd           ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_pmp.vhd           ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_pmp.vhd           ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu_regfile.vhd       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_regfile.vhd       ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_cpu.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_crc.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_crc.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_debug_dm.vhd          ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dm.vhd          ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_debug_dtm.vhd         ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dtm.vhd         ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_dma.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dma.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_dmem.vhd              ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dmem.vhd              ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_fifo.vhd              ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_fifo.vhd              ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_gpio.vhd              ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_gpio.vhd              ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_gptmr.vhd             ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_gptmr.vhd             ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_imem.vhd              ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_imem.vhd              ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_intercon.vhd          ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd          ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_mtime.vhd             ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_mtime.vhd             ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_neoled.vhd            ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_neoled.vhd            ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_onewire.vhd           ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_onewire.vhd           ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_package.vhd           ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_package.vhd           ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_pwm.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_pwm.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_sdi.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_sdi.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_slink.vhd             ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_slink.vhd             ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_spi.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_spi.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_sysinfo.vhd           ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_sysinfo.vhd           ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_top.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_trng.vhd              ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_trng.vhd              ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_twi.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_twi.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_uart.vhd              ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_uart.vhd              ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_wdt.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_wdt.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_xbus.vhd              ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xbus.vhd              ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_xip.vhd               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xip.vhd               ; neorv32 ;
; ../../neorv32/rtl/core/neorv32_xirq.vhd              ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xirq.vhd              ; neorv32 ;
; src/top.vhd                                          ; yes             ; User VHDL File               ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd             ;         ;
; altpll.tdf                                           ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; aglobal201.inc                                       ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc           ;         ;
; stratix_pll.inc                                      ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                                    ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                                    ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; db/pll_sys_altpll.v                                  ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v     ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                                           ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                                           ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_0c81.tdf                               ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_0c81.tdf  ;         ;
; db/altsyncram_esg1.tdf                               ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf  ;         ;
; db/altsyncram_hf81.tdf                               ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_hf81.tdf  ;         ;
; db/altsyncram_ff81.tdf                               ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_ff81.tdf  ;         ;
; db/altsyncram_0j01.tdf                               ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_0j01.tdf  ;         ;
; lpm_mult.tdf                                         ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf             ;         ;
; lpm_add_sub.inc                                      ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; multcore.inc                                         ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc             ;         ;
; bypassff.inc                                         ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                                         ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc             ;         ;
; db/mult_bdt.tdf                                      ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/mult_bdt.tdf         ;         ;
+------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,061                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 5258                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 2618                                                                                        ;
;     -- 3 input functions                    ; 1721                                                                                        ;
;     -- <=2 input functions                  ; 919                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 4389                                                                                        ;
;     -- arithmetic mode                      ; 869                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 2889                                                                                        ;
;     -- Dedicated logic registers            ; 2889                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 65                                                                                          ;
; Total memory bits                           ; 428032                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 7                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3051                                                                                        ;
; Total fan-out                               ; 31252                                                                                       ;
; Average fan-out                             ; 3.70                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                                                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                         ; Entity Name                   ; Library Name ;
+-------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |top                                                                                            ; 5258 (2)            ; 2889 (3)                  ; 428032      ; 7            ; 1       ; 3         ; 65   ; 0            ; |top                                                                                                                                                                                                                                                        ; top                           ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                               ; 5256 (26)           ; 2886 (31)                 ; 428032      ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst                                                                                                                                                                                                                           ; neorv32_top                   ; neorv32      ;
;       |neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|        ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                                                          ; neorv32_boot_rom              ; neorv32      ;
;          |altsyncram:Mux0_rtl_0|                                                                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0                                                                                                                    ; altsyncram                    ; work         ;
;             |altsyncram_0j01:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_0j01:auto_generated                                                                                     ; altsyncram_0j01               ; work         ;
;       |neorv32_bus_gateway:neorv32_bus_gateway_inst|                                            ; 170 (170)           ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst                                                                                                                                                                              ; neorv32_bus_gateway           ; neorv32      ;
;       |neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|                             ; 9 (9)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst                                                                                                                                                               ; neorv32_bus_io_switch         ; neorv32      ;
;       |neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|                           ; 42 (42)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst                                                                                                                                                             ; neorv32_bus_switch            ; neorv32      ;
;       |neorv32_cpu:\core_complex:neorv32_cpu_inst|                                              ; 3872 (154)          ; 1824 (0)                  ; 2048        ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst                                                                                                                                                                                ; neorv32_cpu                   ; neorv32      ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                 ; 2077 (224)          ; 909 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                                                           ; neorv32_cpu_alu               ; neorv32      ;
;             |neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|          ; 1390 (735)          ; 700 (423)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst                                                                  ; neorv32_cpu_cp_fpu            ; neorv32      ;
;                |lpm_mult:Mult0|                                                                 ; 25 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0                                                   ; lpm_mult                      ; work         ;
;                   |mult_bdt:auto_generated|                                                     ; 25 (25)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated                           ; mult_bdt                      ; work         ;
;                |neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|                             ; 320 (320)           ; 151 (151)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst               ; neorv32_cpu_cp_fpu_f2i        ; neorv32      ;
;                |neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|               ; 310 (310)           ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst ; neorv32_cpu_cp_fpu_normalizer ; neorv32      ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst| ; 421 (421)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                                                         ; neorv32_cpu_cp_muldiv         ; neorv32      ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                ; 42 (42)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                                                        ; neorv32_cpu_cp_shifter        ; neorv32      ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                         ; 1552 (1335)         ; 810 (732)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                                                                   ; neorv32_cpu_control           ; neorv32      ;
;             |neorv32_cpu_decompressor:\issue_engine_enabled:neorv32_cpu_decompressor_inst|      ; 167 (167)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\issue_engine_enabled:neorv32_cpu_decompressor_inst                                                      ; neorv32_cpu_decompressor      ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|                              ; 25 (25)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst                                                                              ; neorv32_fifo                  ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|                              ; 25 (25)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst                                                                              ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_cpu_lsu:neorv32_cpu_lsu_inst|                                                 ; 83 (83)             ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst                                                                                                                                           ; neorv32_cpu_lsu               ; neorv32      ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                         ; 6 (6)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                                                                   ; neorv32_cpu_regfile           ; neorv32      ;
;             |altsyncram:reg_file[0][31]__1|                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1                                                                                                     ; altsyncram                    ; work         ;
;                |altsyncram_0c81:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated                                                                      ; altsyncram_0c81               ; work         ;
;             |altsyncram:reg_file[0][31]__2|                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2                                                                                                     ; altsyncram                    ; work         ;
;                |altsyncram_esg1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated                                                                      ; altsyncram_esg1               ; work         ;
;       |neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|                   ; 356 (356)           ; 243 (243)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst                                                                                                                                                     ; neorv32_debug_dm              ; neorv32      ;
;       |neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|                 ; 152 (152)           ; 216 (216)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst                                                                                                                                                   ; neorv32_debug_dtm             ; neorv32      ;
;       |neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|            ; 5 (5)               ; 2 (2)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                                                              ; neorv32_dmem                  ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_ff81:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated                                                                                   ; altsyncram_ff81               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_ff81:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated                                                                                   ; altsyncram_ff81               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_ff81:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated                                                                                   ; altsyncram_ff81               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_ff81:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated                                                                                   ; altsyncram_ff81               ; work         ;
;       |neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|                        ; 18 (18)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                                                          ; neorv32_gpio                  ; neorv32      ;
;       |neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|            ; 5 (5)               ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                                                              ; neorv32_imem                  ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_hf81:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated                                                                                   ; altsyncram_hf81               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_hf81:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated                                                                                   ; altsyncram_hf81               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_hf81:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated                                                                                   ; altsyncram_hf81               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_hf81:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated                                                                                   ; altsyncram_hf81               ; work         ;
;       |neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|                     ; 273 (273)           ; 166 (166)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                                                       ; neorv32_mtime                 ; neorv32      ;
;       |neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|                           ; 84 (84)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst                                                                                                                                                             ; neorv32_pwm                   ; neorv32      ;
;       |neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|               ; 21 (21)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst                                                                                                                                                 ; neorv32_sysinfo               ; neorv32      ;
;       |neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|                           ; 80 (69)             ; 83 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst                                                                                                                                                             ; neorv32_twi                   ; neorv32      ;
;          |neorv32_fifo:rx_fifo_inst|                                                            ; 5 (5)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:rx_fifo_inst                                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_fifo:tx_fifo_inst|                                                            ; 6 (6)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:tx_fifo_inst                                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;       |neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|                      ; 142 (128)           ; 133 (109)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                                                        ; neorv32_uart                  ; neorv32      ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                     ; 7 (7)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                                                       ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                     ; 7 (7)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                                                       ; neorv32_fifo                  ; neorv32      ;
;    |pll_sys:inst_pll_sys|                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys                                                                                                                                                                                                                                   ; pll_sys                       ; work         ;
;       |altpll:altpll_component|                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component                                                                                                                                                                                                           ; altpll                        ; work         ;
;          |pll_sys_altpll:auto_generated|                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated                                                                                                                                                                             ; pll_sys_altpll                ; work         ;
+-------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_0j01:auto_generated|ALTSYNCRAM                ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; de0-neorv32-sdram-qsys.top0.rtl.mif ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32           ; 32           ; --           ; --           ; 1024  ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |top|pll_sys:inst_pll_sys ; src/pll/pll_sys.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.state                                                   ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+
; Name                      ; dm_ctrl.state.CMD_ERROR ; dm_ctrl.state.CMD_BUSY ; dm_ctrl.state.CMD_TRIGGER ; dm_ctrl.state.CMD_PREPARE ; dm_ctrl.state.CMD_CHECK ; dm_ctrl.state.CMD_IDLE ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+
; dm_ctrl.state.CMD_IDLE    ; 0                       ; 0                      ; 0                         ; 0                         ; 0                       ; 0                      ;
; dm_ctrl.state.CMD_CHECK   ; 0                       ; 0                      ; 0                         ; 0                         ; 1                       ; 1                      ;
; dm_ctrl.state.CMD_PREPARE ; 0                       ; 0                      ; 0                         ; 1                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_TRIGGER ; 0                       ; 0                      ; 1                         ; 0                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_BUSY    ; 0                       ; 1                      ; 0                         ; 0                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_ERROR   ; 1                       ; 0                      ; 0                         ; 0                         ; 0                       ; 1                      ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state                                                                                                                                                                                                                                                                                                                          ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+
; Name                       ; tap_ctrl_state.IR_UPDATE ; tap_ctrl_state.IR_EXIT2 ; tap_ctrl_state.IR_PAUSE ; tap_ctrl_state.IR_EXIT1 ; tap_ctrl_state.IR_SHIFT ; tap_ctrl_state.IR_CAPTURE ; tap_ctrl_state.IR_SCAN ; tap_ctrl_state.RUN_IDLE ; tap_ctrl_state.DR_UPDATE ; tap_ctrl_state.DR_EXIT2 ; tap_ctrl_state.DR_PAUSE ; tap_ctrl_state.DR_EXIT1 ; tap_ctrl_state.DR_SHIFT ; tap_ctrl_state.DR_CAPTURE ; tap_ctrl_state.DR_SCAN ; tap_ctrl_state.LOGIC_RESET ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+
; tap_ctrl_state.LOGIC_RESET ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                          ;
; tap_ctrl_state.DR_SCAN     ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                      ; 1                          ;
; tap_ctrl_state.DR_CAPTURE  ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_SHIFT    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_EXIT1    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_PAUSE    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_EXIT2    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_UPDATE   ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.RUN_IDLE    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_SCAN     ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_CAPTURE  ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_SHIFT    ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_EXIT1    ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_PAUSE    ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_EXIT2    ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_UPDATE   ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+---------------------------------------------+
; Name                        ; ctrl.state.S_FINALIZE ; ctrl.state.S_CHECK ; ctrl.state.S_ROUND ; ctrl.state.S_NORMALIZE_BUSY ; ctrl.state.S_PREPARE_SHIFT ; ctrl.state.S_PREPARE_NORM ; ctrl.state.S_CHECK_I2F ; ctrl.state.S_PREPARE_I2F ; ctrl.state.S_IDLE                           ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+---------------------------------------------+
; ctrl.state.S_IDLE           ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 0                                           ;
; ctrl.state.S_PREPARE_I2F    ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 1                        ; 1                                           ;
; ctrl.state.S_CHECK_I2F      ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 1                      ; 0                        ; 1                                           ;
; ctrl.state.S_PREPARE_NORM   ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 1                         ; 0                      ; 0                        ; 1                                           ;
; ctrl.state.S_PREPARE_SHIFT  ; 0                     ; 0                  ; 0                  ; 0                           ; 1                          ; 0                         ; 0                      ; 0                        ; 1                                           ;
; ctrl.state.S_NORMALIZE_BUSY ; 0                     ; 0                  ; 0                  ; 1                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                                           ;
; ctrl.state.S_ROUND          ; 0                     ; 0                  ; 1                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                                           ;
; ctrl.state.S_CHECK          ; 0                     ; 1                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                                           ;
; ctrl.state.S_FINALIZE       ; 1                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                                           ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; ctrl.state.S_FINALIZE ; ctrl.state.S_ROUND ; ctrl.state.S_NORMALIZE_BUSY ; ctrl.state.S_PREPARE_F2I ; ctrl.state.S_IDLE                                                                                                                    ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; ctrl.state.S_IDLE           ; 0                     ; 0                  ; 0                           ; 0                        ; 0                                                                                                                                    ;
; ctrl.state.S_PREPARE_F2I    ; 0                     ; 0                  ; 0                           ; 1                        ; 1                                                                                                                                    ;
; ctrl.state.S_NORMALIZE_BUSY ; 0                     ; 0                  ; 1                           ; 0                        ; 1                                                                                                                                    ;
; ctrl.state.S_ROUND          ; 0                     ; 1                  ; 0                           ; 0                        ; 1                                                                                                                                    ;
; ctrl.state.S_FINALIZE       ; 1                     ; 0                  ; 0                           ; 0                        ; 1                                                                                                                                    ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; ctrl.state.S_DONE ; ctrl.state.S_BUSY ; ctrl.state.S_IDLE                                                                                                                                                  ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl.state.S_IDLE ; 0                 ; 0                 ; 0                                                                                                                                                                  ;
; ctrl.state.S_BUSY ; 0                 ; 1                 ; 1                                                                                                                                                                  ;
; ctrl.state.S_DONE ; 1                 ; 0                 ; 1                                                                                                                                                                  ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+
; Name                            ; execute_engine.state.MEM_WAIT ; execute_engine.state.MEM_REQ ; execute_engine.state.SYSTEM ; execute_engine.state.BRANCHED ; execute_engine.state.BRANCH ; execute_engine.state.ALU_WAIT ; execute_engine.state.EXECUTE ; execute_engine.state.SLEEP ; execute_engine.state.DISPATCH ; execute_engine.state.TRAP_EXIT ; execute_engine.state.TRAP_ENTER ; execute_engine.state.RESTART ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+
; execute_engine.state.RESTART    ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                             ; 0                              ; 0                               ; 0                            ;
; execute_engine.state.TRAP_ENTER ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                             ; 0                              ; 1                               ; 1                            ;
; execute_engine.state.TRAP_EXIT  ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                             ; 1                              ; 0                               ; 1                            ;
; execute_engine.state.DISPATCH   ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 1                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.SLEEP      ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 1                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.EXECUTE    ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 1                            ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.ALU_WAIT   ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 1                             ; 0                            ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.BRANCH     ; 0                             ; 0                            ; 0                           ; 0                             ; 1                           ; 0                             ; 0                            ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.BRANCHED   ; 0                             ; 0                            ; 0                           ; 1                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.SYSTEM     ; 0                             ; 0                            ; 1                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.MEM_REQ    ; 0                             ; 1                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.MEM_WAIT   ; 1                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+
; Name                          ; fetch_engine.state.IF_PENDING ; fetch_engine.state.IF_REQUEST ; fetch_engine.state.IF_RESTART                                ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+
; fetch_engine.state.IF_RESTART ; 0                             ; 0                             ; 0                                                            ;
; fetch_engine.state.IF_REQUEST ; 0                             ; 1                             ; 1                                                            ;
; fetch_engine.state.IF_PENDING ; 1                             ; 0                             ; 1                                                            ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.err                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|bus_rsp_o.err                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|bus_rsp_o.data[9..28]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|bus_rsp_o.err                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[27..29]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.err                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.err                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[16..31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.err                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[13..15]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst|keeper.halt                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.flags[3]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[2,5]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.res_class[2,5]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[3,4,7..9,11..18]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpp                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mprv                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_tw                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_ebreaku                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_prv                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll_lock_sync                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[2,5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.tdata2[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[27..30]                                                                                                                                        ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[31]                                                                                   ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[2,3,12,15,19,25]                                                                                                                               ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[26]                                                                                   ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[6,14,16,17]                                                                                                                                    ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[18]                                                                                   ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[0]                                                                                                                                             ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[1]                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state[1]                                                                                                                                                     ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[2]                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|half_o                                                                                                                                ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|avail_o                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|half_o                                                                                                                                ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|avail_o                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.res_class[8]                                                              ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[8] ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[3,4,7..9,11..17]                                                                                                                ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.addr[8]                                                                                                                                       ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.addr[9]                                                                              ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[17]                                                                                                                                                     ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[16]                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[23]                                                               ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[23]      ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[20]                                                                                                                                                     ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[19]                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[26]                                                                                                                                            ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[18]                                                                                   ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|io_con.sda_in_ff[1]                                                                                                                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|io_con.scl_in_ff[1]                                                                                                ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|io_con.sda_in_ff[0]                                                                                                                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|io_con.scl_in_ff[0]                                                                                                ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.flags[3]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dpc[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.SYSTEM                                                                                                                       ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.re                                                                                   ;
; Total Number of Removed Registers = 125                                                                                                                                                                                                                                ;                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.flags[3] ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.flags[3], ;
;                                                                                                                                                                                                           ; due to stuck port data_in ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags[3]                                                                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[0]                                                                                     ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[1]                                                                                                                                                 ;
;                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[18]                                                                ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]                                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2889  ;
; Number of registers using Synchronous Clear  ; 212   ;
; Number of registers using Synchronous Load   ; 464   ;
; Number of registers using Asynchronous Clear ; 2850  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1932  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.txd                                   ; 1       ;
; reset_s3                                                                                                                                        ; 10      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart       ; 14      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[14] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[15] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[16] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[17] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[18] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[19] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[20] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[21] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[22] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[23] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[24] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[25] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[26] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[27] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[28] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[29] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[30] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[31] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.dmihardreset                      ; 3       ;
; reset_s2                                                                                                                                        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[31]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[30]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[29]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[28]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[27]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[26]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[25]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[24]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[23]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[22]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[21]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[20]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[19]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[18]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[17]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[16]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[15]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[14]      ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][16]                           ; 1       ;
; reset_s1                                                                                                                                        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][24]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][8]                            ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][13]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][15]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][22]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][26]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][14]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][23]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][21]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][18]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[2]            ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[8]            ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[10]           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[9]            ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[19]           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[23]           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[24]           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[27]           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[28]           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][0]                         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][0]                         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][1]                         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][1]                         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|sysinfo[0][20]                           ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][4]                         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][4]                         ; 1       ;
; Total number of inverted registers = 69                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                              ; Megafunction                                                                                                               ; Type ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[0..7]      ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[0..7]      ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[16..23]    ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[16..23]    ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[24..31]    ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[24..31]    ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[8..15]     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[8..15]     ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|rdata[0..31] ; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Mux0_rtl_0   ; ROM  ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.pbuf_en                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[22]                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.ben[2]                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.data[26]                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.resume_req                                                                                                                                                    ;
; 3:1                ; 58 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.product[0]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|w_pnt[0]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|w_pnt[1]                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcause[2]                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|csr_fflags[0]                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[0]                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[0]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_cnt[2]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.flags[2]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dci.data_reg[24]                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[5]                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|clk_gen.phase_gen[3]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_sub                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[26]                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[9]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[11]                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.data[28]                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[14]                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[34]                                                             ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|bus_rsp_o.data[5]                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[1]                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|clk_gen.cnt[0]                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|csr_frm[0]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.man_r_ext                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.exp_cnt[3]                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[11]                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[11]                                                                                        ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[19]                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[1]                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|bus_rsp_o.data[30]                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|bus_rsp_o.data[7]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.clr_tx                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[2]                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags[2]                                                                         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[7]                                                                                                                                 ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[8]                                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|bus_rsp_o.data[3]                                                                                                                                                            ;
; 5:1                ; 41 bits   ; 123 LEs       ; 41 LEs               ; 82 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[33]                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.op[1]                                                                                                                                                     ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[0]                                                                                                                                                       ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[3]                                                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.res_exp[1]  ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.res_man[22] ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|engine.bitcnt[0]                                                                                                                                                             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[3]                                                                                                                                                    ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|engine.sreg[3]                                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.idcode[27]                                                                                                                                                 ;
; 5:1                ; 28 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[30]                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[10]                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[23]                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[10]                                                                                                                                             ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[23]                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state[1]                                                                                                                                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[4]                                                                                                                                                 ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.man_sreg[7]                                                                ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[6]                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[0]                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|engine.state[1]                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.ext_g       ;
; 6:1                ; 29 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.upper[2]    ;
; 128:1              ; 4 bits    ; 340 LEs       ; 32 LEs               ; 308 LEs                ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[7]                                                                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[18]                                                                                                                                                   ;
; 12:1               ; 6 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[5]                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.cmderr[2]                                                                                                                                                    ;
; 16:1               ; 21 bits   ; 210 LEs       ; 84 LEs               ; 126 LEs                ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|res_o[19]                                                                         ;
; 16:1               ; 9 bits    ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|res_o[1]                                                                          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[15]                                                                                                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[18]                                                                                                                                                   ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[23]                                                                                                                                                   ;
; 10:1               ; 14 bits   ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[28]                                                                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[1]                                                                                                                                           ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[3]                                                                                                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[12]                                                                                                                                          ;
; 24:1               ; 2 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_op[2]                                                                                                                                     ;
; 8:1                ; 23 bits   ; 115 LEs       ; 69 LEs               ; 46 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.lower[8]    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[9]                                                                                                                          ;
; 9:1                ; 19 bits   ; 114 LEs       ; 57 LEs               ; 57 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[3]                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.cnt[7]                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.cnt[0]      ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[2]                                                                                                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[9]                                                                                                                                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[6]                                                                                                                                 ;
; 17:1               ; 32 bits   ; 352 LEs       ; 224 LEs              ; 128 LEs                ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.result[31]                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[14]                                                                                                                                      ;
; 19:1               ; 6 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[16]                                                                                                                                      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[19]                                                                                                                                      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[22]                                                                                                                                      ;
; 9:1                ; 18 bits   ; 108 LEs       ; 36 LEs               ; 72 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[28]                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux72                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.ebreak                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|opa_addr[0]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_lo[0]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[2]                                                                                                                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|bus_rsp_o.data[18]                                                                                                                                               ;
; 8:1                ; 28 bits   ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mux69                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mux42                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine.ack                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|Mux2                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Add5                                                                              ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Add5                                                                              ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst|bus_rsp_o.data[16]                                                                                                                                               ;
; 8:1                ; 31 bits   ; 155 LEs       ; 155 LEs              ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|Mux14                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|res_o[26]                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl                                                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector72                                                                                                                                         ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector74                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_0j01:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_sys:inst_pll_sys|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_sys ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                        ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -1500                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; pll_sys_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst       ;
+----------------------------+----------------------------------+-----------------+
; Parameter Name             ; Value                            ; Type            ;
+----------------------------+----------------------------------+-----------------+
; clock_frequency            ; 100000000                        ; Signed Integer  ;
; CLOCK_GATING_EN            ; false                            ; Enumerated      ;
; hart_id                    ; 00000000000000000000000000000000 ; Unsigned Binary ;
; jedec_id                   ; 00000000000                      ; Unsigned Binary ;
; int_bootloader_en          ; true                             ; Enumerated      ;
; on_chip_debugger_en        ; true                             ; Enumerated      ;
; dm_legacy_mode             ; false                            ; Enumerated      ;
; cpu_extension_riscv_a      ; false                            ; Enumerated      ;
; cpu_extension_riscv_b      ; false                            ; Enumerated      ;
; cpu_extension_riscv_c      ; true                             ; Enumerated      ;
; cpu_extension_riscv_e      ; false                            ; Enumerated      ;
; cpu_extension_riscv_m      ; true                             ; Enumerated      ;
; cpu_extension_riscv_u      ; false                            ; Enumerated      ;
; cpu_extension_riscv_zfinx  ; true                             ; Enumerated      ;
; cpu_extension_riscv_zicntr ; true                             ; Enumerated      ;
; cpu_extension_riscv_zicond ; false                            ; Enumerated      ;
; cpu_extension_riscv_zihpm  ; false                            ; Enumerated      ;
; cpu_extension_riscv_zmmul  ; false                            ; Enumerated      ;
; cpu_extension_riscv_zxcfu  ; false                            ; Enumerated      ;
; fast_mul_en                ; false                            ; Enumerated      ;
; fast_shift_en              ; false                            ; Enumerated      ;
; regfile_hw_rst             ; false                            ; Enumerated      ;
; pmp_num_regions            ; 0                                ; Signed Integer  ;
; pmp_min_granularity        ; 4                                ; Signed Integer  ;
; pmp_tor_mode_en            ; true                             ; Enumerated      ;
; pmp_nap_mode_en            ; true                             ; Enumerated      ;
; hpm_num_cnts               ; 0                                ; Signed Integer  ;
; hpm_cnt_width              ; 40                               ; Signed Integer  ;
; mem_int_imem_en            ; true                             ; Enumerated      ;
; mem_int_imem_size          ; 32768                            ; Signed Integer  ;
; mem_int_dmem_en            ; true                             ; Enumerated      ;
; mem_int_dmem_size          ; 16384                            ; Signed Integer  ;
; icache_en                  ; false                            ; Enumerated      ;
; icache_num_blocks          ; 4                                ; Signed Integer  ;
; icache_block_size          ; 64                               ; Signed Integer  ;
; dcache_en                  ; false                            ; Enumerated      ;
; dcache_num_blocks          ; 4                                ; Signed Integer  ;
; dcache_block_size          ; 64                               ; Signed Integer  ;
; xbus_en                    ; false                            ; Enumerated      ;
; xbus_timeout               ; 255                              ; Signed Integer  ;
; xbus_regstage_en           ; false                            ; Enumerated      ;
; xbus_cache_en              ; false                            ; Enumerated      ;
; xbus_cache_num_blocks      ; 64                               ; Signed Integer  ;
; xbus_cache_block_size      ; 32                               ; Signed Integer  ;
; xip_en                     ; false                            ; Enumerated      ;
; xip_cache_en               ; false                            ; Enumerated      ;
; xip_cache_num_blocks       ; 8                                ; Signed Integer  ;
; xip_cache_block_size       ; 256                              ; Signed Integer  ;
; xirq_num_ch                ; 0                                ; Signed Integer  ;
; io_disable_sysinfo         ; false                            ; Enumerated      ;
; io_gpio_num                ; 16                               ; Signed Integer  ;
; io_mtime_en                ; true                             ; Enumerated      ;
; io_uart0_en                ; true                             ; Enumerated      ;
; io_uart0_rx_fifo           ; 1                                ; Signed Integer  ;
; io_uart0_tx_fifo           ; 1                                ; Signed Integer  ;
; io_uart1_en                ; false                            ; Enumerated      ;
; io_uart1_rx_fifo           ; 1                                ; Signed Integer  ;
; io_uart1_tx_fifo           ; 1                                ; Signed Integer  ;
; io_spi_en                  ; false                            ; Enumerated      ;
; io_spi_fifo                ; 1                                ; Signed Integer  ;
; io_sdi_en                  ; false                            ; Enumerated      ;
; io_sdi_fifo                ; 1                                ; Signed Integer  ;
; io_twi_en                  ; true                             ; Enumerated      ;
; io_twi_fifo                ; 1                                ; Signed Integer  ;
; io_pwm_num_ch              ; 4                                ; Signed Integer  ;
; io_wdt_en                  ; false                            ; Enumerated      ;
; io_trng_en                 ; false                            ; Enumerated      ;
; io_trng_fifo               ; 1                                ; Signed Integer  ;
; io_cfs_en                  ; false                            ; Enumerated      ;
; io_cfs_config              ; 00000000000000000000000000000000 ; Unsigned Binary ;
; io_cfs_in_size             ; 32                               ; Signed Integer  ;
; io_cfs_out_size            ; 32                               ; Signed Integer  ;
; io_neoled_en               ; false                            ; Enumerated      ;
; io_neoled_tx_fifo          ; 1                                ; Signed Integer  ;
; io_gptmr_en                ; false                            ; Enumerated      ;
; io_onewire_en              ; false                            ; Enumerated      ;
; io_dma_en                  ; false                            ; Enumerated      ;
; io_slink_en                ; false                            ; Enumerated      ;
; io_slink_rx_fifo           ; 1                                ; Signed Integer  ;
; io_slink_tx_fifo           ; 1                                ; Signed Integer  ;
; io_crc_en                  ; false                            ; Enumerated      ;
+----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst ;
+----------------------------+----------------------------------+------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                 ;
+----------------------------+----------------------------------+------------------------------------------------------+
; hart_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                      ;
; vendor_id                  ; 00000000000000000000000000000000 ; Unsigned Binary                                      ;
; cpu_boot_addr              ; 11111111111111111100000000000000 ; Unsigned Binary                                      ;
; cpu_debug_park_addr        ; 11111111111111111111111100001000 ; Unsigned Binary                                      ;
; cpu_debug_exc_addr         ; 11111111111111111111111100000000 ; Unsigned Binary                                      ;
; cpu_extension_riscv_a      ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_b      ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_c      ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_e      ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_m      ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_u      ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zfinx  ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_zicntr ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_zicond ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zihpm  ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zmmul  ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zxcfu  ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_sdext  ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_sdtrig ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_smpmp  ; false                            ; Enumerated                                           ;
; fast_mul_en                ; false                            ; Enumerated                                           ;
; fast_shift_en              ; false                            ; Enumerated                                           ;
; regfile_hw_rst             ; false                            ; Enumerated                                           ;
; pmp_num_regions            ; 0                                ; Signed Integer                                       ;
; pmp_min_granularity        ; 4                                ; Signed Integer                                       ;
; pmp_tor_mode_en            ; true                             ; Enumerated                                           ;
; pmp_nap_mode_en            ; true                             ; Enumerated                                           ;
; hpm_num_cnts               ; 0                                ; Signed Integer                                       ;
; hpm_cnt_width              ; 40                               ; Signed Integer                                       ;
+----------------------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                              ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+
; hart_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                   ;
; vendor_id                  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                   ;
; cpu_boot_addr              ; 11111111111111111100000000000000 ; Unsigned Binary                                                                                   ;
; cpu_debug_park_addr        ; 11111111111111111111111100001000 ; Unsigned Binary                                                                                   ;
; cpu_debug_exc_addr         ; 11111111111111111111111100000000 ; Unsigned Binary                                                                                   ;
; cpu_extension_riscv_a      ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_b      ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_c      ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_e      ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_m      ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_u      ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zfinx  ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_zicntr ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_zicond ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zihpm  ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zmmul  ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zxcfu  ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_sdext  ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_sdtrig ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_smpmp  ; false                            ; Enumerated                                                                                        ;
; fast_mul_en                ; false                            ; Enumerated                                                                                        ;
; fast_shift_en              ; false                            ; Enumerated                                                                                        ;
; regfile_hw_rst             ; false                            ; Enumerated                                                                                        ;
; hpm_num_cnts               ; 0                                ; Signed Integer                                                                                    ;
; hpm_cnt_width              ; 40                               ; Signed Integer                                                                                    ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                                                ;
; fifo_width     ; 17    ; Signed Integer                                                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                                                    ;
; full_reset     ; true  ; Enumerated                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                                                ;
; fifo_width     ; 17    ; Signed Integer                                                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                                                    ;
; full_reset     ; true  ; Enumerated                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; rst_en         ; false ; Enumerated                                                                                                                               ;
; rve_en         ; false ; Enumerated                                                                                                                               ;
; rs3_en         ; true  ; Enumerated                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0c81      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                 ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_b      ; false ; Enumerated                                                                                                           ;
; cpu_extension_riscv_m      ; true  ; Enumerated                                                                                                           ;
; cpu_extension_riscv_zicond ; false ; Enumerated                                                                                                           ;
; cpu_extension_riscv_zmmul  ; false ; Enumerated                                                                                                           ;
; cpu_extension_riscv_zfinx  ; true  ; Enumerated                                                                                                           ;
; cpu_extension_riscv_zxcfu  ; false ; Enumerated                                                                                                           ;
; fast_mul_en                ; false ; Enumerated                                                                                                           ;
; fast_shift_en              ; false ; Enumerated                                                                                                           ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; false ; Enumerated                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_mul_en    ; false ; Enumerated                                                                                                                                                                                                         ;
; division_en    ; true  ; Enumerated                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                               ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpu_subnormal_support ; false ; Enumerated                                                                                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpu_subnormal_support ; false ; Enumerated                                                                                                                                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpu_subnormal_support ; false ; Enumerated                                                                                                                                                                                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; amo_lrsc_enable ; false ; Enumerated                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; port_a_read_only ; false ; Enumerated                                                                                                   ;
; port_b_read_only ; true  ; Enumerated                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                               ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; timeout        ; 15                               ; Signed Integer                                                     ;
; a_enable       ; true                             ; Enumerated                                                         ;
; a_base         ; 00000000000000000000000000000000 ; Unsigned Binary                                                    ;
; a_size         ; 32768                            ; Signed Integer                                                     ;
; a_tmo_en       ; true                             ; Enumerated                                                         ;
; a_priv         ; false                            ; Enumerated                                                         ;
; b_enable       ; true                             ; Enumerated                                                         ;
; b_base         ; 10000000000000000000000000000000 ; Unsigned Binary                                                    ;
; b_size         ; 16384                            ; Signed Integer                                                     ;
; b_tmo_en       ; true                             ; Enumerated                                                         ;
; b_priv         ; false                            ; Enumerated                                                         ;
; c_enable       ; false                            ; Enumerated                                                         ;
; c_base         ; 11100000000000000000000000000000 ; Unsigned Binary                                                    ;
; c_size         ; 268435456                        ; Signed Integer                                                     ;
; c_tmo_en       ; false                            ; Enumerated                                                         ;
; c_priv         ; false                            ; Enumerated                                                         ;
; d_enable       ; true                             ; Enumerated                                                         ;
; d_base         ; 11111111111111111100000000000000 ; Unsigned Binary                                                    ;
; d_size         ; 8192                             ; Signed Integer                                                     ;
; d_tmo_en       ; true                             ; Enumerated                                                         ;
; d_priv         ; true                             ; Enumerated                                                         ;
; e_enable       ; true                             ; Enumerated                                                         ;
; e_base         ; 11111111111111111110000000000000 ; Unsigned Binary                                                    ;
; e_size         ; 8192                             ; Signed Integer                                                     ;
; e_tmo_en       ; true                             ; Enumerated                                                         ;
; e_priv         ; true                             ; Enumerated                                                         ;
; x_enable       ; false                            ; Enumerated                                                         ;
; x_tmo_en       ; false                            ; Enumerated                                                         ;
; x_priv         ; false                            ; Enumerated                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; imem_size      ; 32768 ; Signed Integer                                                                                                                ;
; imem_as_irom   ; false ; Enumerated                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; dmem_size      ; 16384 ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                              ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; dev_size       ; 256                              ; Signed Integer                                                                    ;
; dev_00_en      ; true                             ; Enumerated                                                                        ;
; dev_00_base    ; 11111111111111111111111100000000 ; Unsigned Binary                                                                   ;
; dev_01_en      ; true                             ; Enumerated                                                                        ;
; dev_01_base    ; 11111111111111111111111000000000 ; Unsigned Binary                                                                   ;
; dev_02_en      ; false                            ; Enumerated                                                                        ;
; dev_02_base    ; 11111111111111111111110100000000 ; Unsigned Binary                                                                   ;
; dev_03_en      ; true                             ; Enumerated                                                                        ;
; dev_03_base    ; 11111111111111111111110000000000 ; Unsigned Binary                                                                   ;
; dev_04_en      ; false                            ; Enumerated                                                                        ;
; dev_04_base    ; 11111111111111111111101100000000 ; Unsigned Binary                                                                   ;
; dev_05_en      ; false                            ; Enumerated                                                                        ;
; dev_05_base    ; 11111111111111111111101000000000 ; Unsigned Binary                                                                   ;
; dev_06_en      ; true                             ; Enumerated                                                                        ;
; dev_06_base    ; 11111111111111111111100100000000 ; Unsigned Binary                                                                   ;
; dev_07_en      ; false                            ; Enumerated                                                                        ;
; dev_07_base    ; 11111111111111111111100000000000 ; Unsigned Binary                                                                   ;
; dev_08_en      ; false                            ; Enumerated                                                                        ;
; dev_08_base    ; 11111111111111111111011100000000 ; Unsigned Binary                                                                   ;
; dev_09_en      ; false                            ; Enumerated                                                                        ;
; dev_09_base    ; 11111111111111111111011000000000 ; Unsigned Binary                                                                   ;
; dev_10_en      ; true                             ; Enumerated                                                                        ;
; dev_10_base    ; 11111111111111111111010100000000 ; Unsigned Binary                                                                   ;
; dev_11_en      ; true                             ; Enumerated                                                                        ;
; dev_11_base    ; 11111111111111111111010000000000 ; Unsigned Binary                                                                   ;
; dev_12_en      ; false                            ; Enumerated                                                                        ;
; dev_12_base    ; 11111111111111111111001100000000 ; Unsigned Binary                                                                   ;
; dev_13_en      ; false                            ; Enumerated                                                                        ;
; dev_13_base    ; 11111111111111111111001000000000 ; Unsigned Binary                                                                   ;
; dev_14_en      ; false                            ; Enumerated                                                                        ;
; dev_14_base    ; 11111111111111111111000100000000 ; Unsigned Binary                                                                   ;
; dev_15_en      ; true                             ; Enumerated                                                                        ;
; dev_15_base    ; 11111111111111111111000000000000 ; Unsigned Binary                                                                   ;
; dev_16_en      ; false                            ; Enumerated                                                                        ;
; dev_16_base    ; 11111111111111111110111100000000 ; Unsigned Binary                                                                   ;
; dev_17_en      ; false                            ; Enumerated                                                                        ;
; dev_17_base    ; 11111111111111111110111000000000 ; Unsigned Binary                                                                   ;
; dev_18_en      ; false                            ; Enumerated                                                                        ;
; dev_18_base    ; 11111111111111111110110100000000 ; Unsigned Binary                                                                   ;
; dev_19_en      ; false                            ; Enumerated                                                                        ;
; dev_19_base    ; 11111111111111111110110000000000 ; Unsigned Binary                                                                   ;
; dev_20_en      ; false                            ; Enumerated                                                                        ;
; dev_20_base    ; 11111111111111111110101100000000 ; Unsigned Binary                                                                   ;
; dev_21_en      ; false                            ; Enumerated                                                                        ;
; dev_21_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_22_en      ; false                            ; Enumerated                                                                        ;
; dev_22_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_23_en      ; false                            ; Enumerated                                                                        ;
; dev_23_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_24_en      ; false                            ; Enumerated                                                                        ;
; dev_24_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_25_en      ; false                            ; Enumerated                                                                        ;
; dev_25_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_26_en      ; false                            ; Enumerated                                                                        ;
; dev_26_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_27_en      ; false                            ; Enumerated                                                                        ;
; dev_27_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_28_en      ; false                            ; Enumerated                                                                        ;
; dev_28_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_29_en      ; false                            ; Enumerated                                                                        ;
; dev_29_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_30_en      ; false                            ; Enumerated                                                                        ;
; dev_30_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_31_en      ; false                            ; Enumerated                                                                        ;
; dev_31_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; gpio_num       ; 16    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                      ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
; sim_log_file   ; neorv32.uart0.sim_mode.text.out ; String                                                                                    ;
; uart_rx_fifo   ; 1                               ; Signed Integer                                                                            ;
; uart_tx_fifo   ; 1                               ; Signed Integer                                                                            ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_width     ; 8     ; Signed Integer                                                                                                                                       ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                                           ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                           ;
; full_reset     ; false ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_width     ; 8     ; Signed Integer                                                                                                                                       ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                                           ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                           ;
; full_reset     ; false ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; io_twi_fifo    ; 1     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:tx_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                           ;
; fifo_width     ; 11    ; Signed Integer                                                                                                                           ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                               ;
; fifo_safe      ; true  ; Enumerated                                                                                                                               ;
; full_reset     ; false ; Enumerated                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:rx_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                           ;
; fifo_width     ; 9     ; Signed Integer                                                                                                                           ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                               ;
; fifo_safe      ; true  ; Enumerated                                                                                                                               ;
; full_reset     ; false ; Enumerated                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; num_channels   ; 4     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                            ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; clock_frequency       ; 100000000 ; Signed Integer                                                                                                  ;
; clock_gating_en       ; false     ; Enumerated                                                                                                      ;
; int_bootloader_en     ; true      ; Enumerated                                                                                                      ;
; mem_int_imem_en       ; true      ; Enumerated                                                                                                      ;
; mem_int_imem_size     ; 32768     ; Signed Integer                                                                                                  ;
; mem_int_dmem_en       ; true      ; Enumerated                                                                                                      ;
; mem_int_dmem_size     ; 16384     ; Signed Integer                                                                                                  ;
; icache_en             ; false     ; Enumerated                                                                                                      ;
; icache_num_blocks     ; 4         ; Signed Integer                                                                                                  ;
; icache_block_size     ; 64        ; Signed Integer                                                                                                  ;
; dcache_en             ; false     ; Enumerated                                                                                                      ;
; dcache_num_blocks     ; 4         ; Signed Integer                                                                                                  ;
; dcache_block_size     ; 64        ; Signed Integer                                                                                                  ;
; xbus_en               ; false     ; Enumerated                                                                                                      ;
; xbus_cache_en         ; false     ; Enumerated                                                                                                      ;
; xbus_cache_num_blocks ; 64        ; Signed Integer                                                                                                  ;
; xbus_cache_block_size ; 32        ; Signed Integer                                                                                                  ;
; xip_en                ; false     ; Enumerated                                                                                                      ;
; xip_cache_en          ; false     ; Enumerated                                                                                                      ;
; xip_cache_num_blocks  ; 8         ; Signed Integer                                                                                                  ;
; xip_cache_block_size  ; 256       ; Signed Integer                                                                                                  ;
; on_chip_debugger_en   ; true      ; Enumerated                                                                                                      ;
; io_gpio_en            ; true      ; Enumerated                                                                                                      ;
; io_mtime_en           ; true      ; Enumerated                                                                                                      ;
; io_uart0_en           ; true      ; Enumerated                                                                                                      ;
; io_uart1_en           ; false     ; Enumerated                                                                                                      ;
; io_spi_en             ; false     ; Enumerated                                                                                                      ;
; io_sdi_en             ; false     ; Enumerated                                                                                                      ;
; io_twi_en             ; true      ; Enumerated                                                                                                      ;
; io_pwm_en             ; true      ; Enumerated                                                                                                      ;
; io_wdt_en             ; false     ; Enumerated                                                                                                      ;
; io_trng_en            ; false     ; Enumerated                                                                                                      ;
; io_cfs_en             ; false     ; Enumerated                                                                                                      ;
; io_neoled_en          ; false     ; Enumerated                                                                                                      ;
; io_xirq_en            ; false     ; Enumerated                                                                                                      ;
; io_gptmr_en           ; false     ; Enumerated                                                                                                      ;
; io_onewire_en         ; false     ; Enumerated                                                                                                      ;
; io_dma_en             ; false     ; Enumerated                                                                                                      ;
; io_slink_en           ; false     ; Enumerated                                                                                                      ;
; io_crc_en             ; false     ; Enumerated                                                                                                      ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                          ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; idcode_version ; 0000             ; Unsigned Binary                                                                                               ;
; idcode_partid  ; 0000000000000000 ; Unsigned Binary                                                                                               ;
; idcode_manid   ; 00000000000      ; Unsigned Binary                                                                                               ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                        ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; cpu_base_addr  ; 11111111111111111111111100000000 ; Unsigned Binary                                                                             ;
; legacy_mode    ; false                            ; Enumerated                                                                                  ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ff81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ff81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ff81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ff81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0 ;
+------------------------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                                      ;
+------------------------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                                  ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 10                                  ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 1024                                ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                   ;
; INIT_FILE                          ; de0-neorv32-sdram-qsys.top0.rtl.mif ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_0j01                     ; Untyped                                                                                                   ;
+------------------------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                  ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                                                                                               ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                                                                                               ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                                                                                               ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                               ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; pll_sys:inst_pll_sys|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                                                                 ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                               ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                                                                                    ;
; Entity Instance                       ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:rx_fifo_inst" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; free_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:tx_fifo_inst" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dev_02_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_02_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_04_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_04_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_05_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_05_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_07_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_07_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_08_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_08_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_09_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_09_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_12_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_12_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_13_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_13_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_14_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_14_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_16_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_16_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_17_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_17_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_18_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_18_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_19_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_19_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_20_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_20_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_21_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_21_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_22_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_22_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_23_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_23_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_24_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_24_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_25_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_25_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_26_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_26_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_27_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_27_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_28_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_28_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_29_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_29_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_30_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_30_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_31_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_31_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst"             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; c_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst" ;
+----------+-------+----------+------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------+
; a_lock_i ; Input ; Info     ; Stuck at GND                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                 ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; pmp_fault_i ; Input ; Info     ; Stuck at GND                                                                                            ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; i_pmp_fault_i ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; fetch_pc_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sleep_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; firq_i[15..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[6..4]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; xbus_adr_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_dat_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_tag_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_we_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_sel_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_stb_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_cyc_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_dat_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; xbus_ack_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; xbus_err_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_dat_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_src_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_val_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_lst_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_rdy_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_dst_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_val_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_lst_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_rdy_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; xip_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_clk_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; xip_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_o[63..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_i[15..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart0_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart1_txd_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_rxd_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart1_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_clk_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdi_clk_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdi_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdi_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdi_csn_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_sda_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_sda_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_scl_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_scl_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onewire_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onewire_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm_o[11..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cfs_in_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cfs_out_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; neoled_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mtime_time_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_sys:inst_pll_sys"                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 2889                        ;
;     CLR               ; 652                         ;
;     CLR SCLR          ; 105                         ;
;     CLR SCLR SLD      ; 18                          ;
;     CLR SLD           ; 179                         ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 1592                        ;
;     ENA CLR SCLR      ; 37                          ;
;     ENA CLR SCLR SLD  ; 52                          ;
;     ENA CLR SLD       ; 215                         ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 5259                        ;
;     arith             ; 869                         ;
;         2 data inputs ; 415                         ;
;         3 data inputs ; 454                         ;
;     normal            ; 4390                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 70                          ;
;         2 data inputs ; 425                         ;
;         3 data inputs ; 1267                        ;
;         4 data inputs ; 2618                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Sep 10 18:38:13 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/pll/pll_sys.vhd
    Info (12022): Found design unit 1: pll_sys-SYN File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd Line: 55
    Info (12023): Found entity 1: pll_sys File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd Line: 43
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_application_image.vhd
    Info (12022): Found design unit 1: neorv32_application_image-body File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_application_image.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_bootloader_image.vhd
    Info (12022): Found design unit 1: neorv32_bootloader_image-body File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_bootloader_image.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_boot_rom.vhd
    Info (12022): Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 28
    Info (12023): Found entity 1: neorv32_boot_rom File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 19
Info (12021): Found 8 design units, including 4 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd
    Info (12022): Found design unit 1: neorv32_cache-neorv32_cache_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd Line: 59
    Info (12022): Found design unit 2: neorv32_cache_host-neorv32_cache_host_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd Line: 426
    Info (12022): Found design unit 3: neorv32_cache_memory-neorv32_cache_memory_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd Line: 591
    Info (12022): Found design unit 4: neorv32_cache_bus-neorv32_cache_bus_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd Line: 787
    Info (12023): Found entity 1: neorv32_cache File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd Line: 41
    Info (12023): Found entity 2: neorv32_cache_host File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd Line: 397
    Info (12023): Found entity 3: neorv32_cache_memory File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd Line: 562
    Info (12023): Found entity 4: neorv32_cache_bus File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cache.vhd Line: 753
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cfs.vhd Line: 42
    Info (12023): Found entity 1: neorv32_cfs File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cfs.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_clockgate.vhd
    Info (12022): Found design unit 1: neorv32_clockgate-neorv32_clockgate_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_clockgate.vhd Line: 27
    Info (12023): Found entity 1: neorv32_clockgate File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_clockgate.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 56
    Info (12023): Found entity 1: neorv32_cpu_alu File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 102
    Info (12023): Found entity 1: neorv32_cpu_control File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 44
    Info (12023): Found entity 1: neorv32_cpu_cp_bitmanip File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd Line: 137
    Info (12023): Found entity 1: neorv32_cpu_cp_cfu File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd Line: 34
    Info (12023): Found entity 1: neorv32_cpu_cp_cond File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd Line: 18
Info (12021): Found 6 design units, including 3 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 60
    Info (12022): Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1586
    Info (12022): Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 2028
    Info (12023): Found entity 1: neorv32_cpu_cp_fpu File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 33
    Info (12023): Found entity 2: neorv32_cpu_cp_fpu_normalizer File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1559
    Info (12023): Found entity 3: neorv32_cpu_cp_fpu_f2i File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 2003
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 43
    Info (12023): Found entity 1: neorv32_cpu_cp_muldiv File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 40
    Info (12023): Found entity 1: neorv32_cpu_cp_shifter File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 25
    Info (12023): Found entity 1: neorv32_cpu_decompressor File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_lsu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_lsu.vhd Line: 44
    Info (12023): Found entity 1: neorv32_cpu_lsu File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_lsu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_pmp.vhd
    Info (12022): Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_pmp.vhd Line: 47
    Info (12023): Found entity 1: neorv32_cpu_pmp File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_pmp.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 52
    Info (12023): Found entity 1: neorv32_cpu_regfile File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 82
    Info (12023): Found entity 1: neorv32_cpu File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_crc.vhd
    Info (12022): Found design unit 1: neorv32_crc-neorv32_crc_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_crc.vhd Line: 27
    Info (12023): Found entity 1: neorv32_crc File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_crc.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 42
    Info (12023): Found entity 1: neorv32_debug_dm File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 38
    Info (12023): Found entity 1: neorv32_debug_dtm File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dma.vhd
    Info (12022): Found design unit 1: neorv32_dma-neorv32_dma_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dma.vhd Line: 31
    Info (12023): Found entity 1: neorv32_dma File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dma.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dmem.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dmem.vhd Line: 33
    Info (12023): Found entity 1: neorv32_dmem File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dmem.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_fifo.vhd
    Info (12022): Found design unit 1: neorv32_fifo-neorv32_fifo_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_fifo.vhd Line: 43
    Info (12023): Found entity 1: neorv32_fifo File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_fifo.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_gpio.vhd Line: 32
    Info (12023): Found entity 1: neorv32_gpio File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_gpio.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_gptmr.vhd Line: 30
    Info (12023): Found entity 1: neorv32_gptmr File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_gptmr.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_imem.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_imem.vhd Line: 35
    Info (12023): Found entity 1: neorv32_imem File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_imem.vhd Line: 22
Info (12021): Found 8 design units, including 4 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd
    Info (12022): Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd Line: 38
    Info (12022): Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd Line: 234
    Info (12022): Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd Line: 463
    Info (12022): Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd Line: 650
    Info (12023): Found entity 1: neorv32_bus_switch File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd Line: 20
    Info (12023): Found entity 2: neorv32_bus_gateway File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd Line: 173
    Info (12023): Found entity 3: neorv32_bus_io_switch File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd Line: 383
    Info (12023): Found entity 4: neorv32_bus_reservation_set File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_intercon.vhd Line: 632
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_mtime.vhd
    Info (12022): Found design unit 1: neorv32_mtime-neorv32_mtime_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_mtime.vhd Line: 29
    Info (12023): Found entity 1: neorv32_mtime File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_mtime.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_neoled.vhd Line: 34
    Info (12023): Found entity 1: neorv32_neoled File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_neoled.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_onewire.vhd
    Info (12022): Found design unit 1: neorv32_onewire-neorv32_onewire_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_onewire.vhd Line: 32
    Info (12023): Found entity 1: neorv32_onewire File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_onewire.vhd Line: 18
Info (12021): Found 4 design units, including 0 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package (neorv32) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_package.vhd Line: 15
    Info (12022): Found design unit 2: neorv32_package-body File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_package.vhd Line: 857
    Info (12022): Found design unit 3: neorv32_bootloader_image (neorv32) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_package.vhd Line: 1129
    Info (12022): Found design unit 4: neorv32_application_image (neorv32) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_package.vhd Line: 1146
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_pwm.vhd Line: 33
    Info (12023): Found entity 1: neorv32_pwm File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_pwm.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_sdi.vhd
    Info (12022): Found design unit 1: neorv32_sdi-neorv32_sdi_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_sdi.vhd Line: 35
    Info (12023): Found entity 1: neorv32_sdi File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_sdi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_slink.vhd Line: 50
    Info (12023): Found entity 1: neorv32_slink File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_slink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_spi.vhd Line: 37
    Info (12023): Found entity 1: neorv32_spi File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_spi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 69
    Info (12023): Found entity 1: neorv32_sysinfo File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 236
    Info (12023): Found entity 1: neorv32_top File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_trng.vhd Line: 33
    Info (12022): Found design unit 2: neoTRNG-neoTRNG_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_trng.vhd Line: 263
    Info (12022): Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_trng.vhd Line: 418
    Info (12023): Found entity 1: neorv32_trng File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_trng.vhd Line: 20
    Info (12023): Found entity 2: neoTRNG File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_trng.vhd Line: 248
    Info (12023): Found entity 3: neoTRNG_cell File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_trng.vhd Line: 404
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_twi.vhd Line: 37
    Info (12023): Found entity 1: neorv32_twi File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_twi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_uart.vhd Line: 46
    Info (12023): Found entity 1: neorv32_uart File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_uart.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_wdt.vhd Line: 33
    Info (12023): Found entity 1: neorv32_wdt File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_wdt.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xbus.vhd
    Info (12022): Found design unit 1: neorv32_xbus-neorv32_xbus_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xbus.vhd Line: 44
    Info (12023): Found entity 1: neorv32_xbus File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xbus.vhd Line: 20
Info (12021): Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xip.vhd
    Info (12022): Found design unit 1: neorv32_xip-neorv32_xip_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xip.vhd Line: 41
    Info (12022): Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xip.vhd Line: 446
    Info (12023): Found entity 1: neorv32_xip File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xip.vhd Line: 21
    Info (12023): Found entity 2: neorv32_xip_phy File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xip.vhd Line: 420
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xirq.vhd
    Info (12022): Found design unit 1: neorv32_xirq-neorv32_xirq_rtl File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xirq.vhd Line: 36
    Info (12023): Found entity 1: neorv32_xirq File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_xirq.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file src/top.vhd
    Info (12022): Found design unit 1: top-syn File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 108
    Info (12023): Found entity 1: top File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 51
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(373): used implicit default value for signal "xirq_i_signal" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 373
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(427): port or argument "gpio_o" has 48/64 unassociated elements File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 427
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(427): port or argument "gpio_i" has 48/64 unassociated elements File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 427
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(427): port or argument "pwm_o" has 8/12 unassociated elements File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 427
Info (12128): Elaborating entity "pll_sys" for hierarchy "pll_sys:inst_pll_sys" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 385
Info (12128): Elaborating entity "altpll" for hierarchy "pll_sys:inst_pll_sys|altpll:altpll_component" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "pll_sys:inst_pll_sys|altpll:altpll_component" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd Line: 149
Info (12133): Instantiated megafunction "pll_sys:inst_pll_sys|altpll:altpll_component" with the following parameter: File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_sys"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_sys_altpll.v
    Info (12023): Found entity 1: pll_sys_altpll File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v Line: 31
Info (12128): Elaborating entity "pll_sys_altpll" for hierarchy "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated" File: /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "neorv32_top" for hierarchy "neorv32_top:neorv32_top_inst" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 427
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(258): object "rst_cause" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 258
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(273): object "cpu_sleep" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 273
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(287): object "xip_req" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 287
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(287): object "xbus_req" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 287
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(320): assertion is false - report "[NEORV32] The NEORV32 RISC-V Processor (v1.10.3.4), github.com/stnolting/neorv32" (NOTE) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 320
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(326): assertion is false - report "[NEORV32] Processor Configuration: IMEM DMEM BOOTROM GPIO MTIME UART0 TWI PWM SYSINFO OCD " (NOTE) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 326
Info (12128): Elaborating entity "neorv32_cpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 485
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu.vhd(112): object "fetch_pc" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 112
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(123): assertion is false - report "[NEORV32] CPU ISA: rv32imcx_zicsr_zicntr_zifencei_zfinx_sdext_sdtrig" (NOTE) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 123
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(145): assertion is false - report "[NEORV32] CPU tuning options: " (NOTE) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 145
Info (12128): Elaborating entity "neorv32_cpu_control" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 157
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(263): object "hpmevent_we" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 263
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 393
Info (12128): Elaborating entity "neorv32_cpu_decompressor" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\issue_engine_enabled:neorv32_cpu_decompressor_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 473
Info (12128): Elaborating entity "neorv32_cpu_regfile" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1"
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0c81.tdf
    Info (12023): Found entity 1: altsyncram_0c81 File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_0c81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0c81" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated" File: /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2"
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf
    Info (12023): Found entity 1: altsyncram_esg1 File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_esg1" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated" File: /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "neorv32_cpu_alu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 263
Info (12128): Elaborating entity "neorv32_cpu_cp_shifter" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 166
Info (12128): Elaborating entity "neorv32_cpu_cp_muldiv" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 189
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 252
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu_f2i" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 687
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu_normalizer" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1463
Info (12128): Elaborating entity "neorv32_cpu_lsu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu.vhd Line: 303
Info (12128): Elaborating entity "neorv32_bus_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 622
Info (12128): Elaborating entity "neorv32_bus_gateway" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 722
Info (12128): Elaborating entity "neorv32_imem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 793
Warning (10036): Verilog HDL or VHDL warning at neorv32_imem.vhd(43): object "addr_ff" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_imem.vhd Line: 43
Info (10544): VHDL Assertion Statement at neorv32_imem.vhd(61): assertion is false - report "[NEORV32] Implementing processor-internal IMEM as blank RAM." (NOTE) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_imem.vhd Line: 61
Info (12128): Elaborating entity "neorv32_dmem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 816
Warning (10036): Verilog HDL or VHDL warning at neorv32_dmem.vhd(41): object "addr_ff" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_dmem.vhd Line: 41
Info (12128): Elaborating entity "neorv32_boot_rom" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 838
Info (12128): Elaborating entity "neorv32_bus_io_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 999
Info (12128): Elaborating entity "neorv32_gpio" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 1140
Info (12128): Elaborating entity "neorv32_mtime" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 1192
Info (12128): Elaborating entity "neorv32_uart" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 1215
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_uart.vhd Line: 235
Info (12128): Elaborating entity "neorv32_twi" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 1323
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:tx_fifo_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_twi.vhd Line: 170
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|neorv32_fifo:rx_fifo_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_twi.vhd Line: 200
Info (12128): Elaborating entity "neorv32_pwm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 1356
Info (12128): Elaborating entity "neorv32_sysinfo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 1573
Info (12128): Elaborating entity "neorv32_debug_dtm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 1641
Info (12128): Elaborating entity "neorv32_debug_dm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_top.vhd Line: 1660
Info (10544): VHDL Assertion Statement at neorv32_debug_dm.vhd(196): assertion is false - report "[NEORV32] OCD DM compatible to debug spec. version 1.0" (NOTE) File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 196
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[0]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 38
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[1]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 66
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[2]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 94
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[3]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 122
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[4]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 150
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[5]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 178
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[6]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 206
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[7]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 234
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[8]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 262
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[9]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 290
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[10]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 318
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[11]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 346
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[12]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 374
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[13]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 402
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[14]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 430
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[15]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 458
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[16]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 486
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[17]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 514
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[18]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 542
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[19]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 570
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[20]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 598
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[21]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 626
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[22]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 654
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[23]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 682
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[24]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 710
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[25]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 738
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[26]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 766
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[27]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 794
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[28]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 822
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[29]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 850
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[30]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 878
        Warning (14320): Synthesized away node "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|q_b[31]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf Line: 906
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to de0-neorv32-sdram-qsys.top0.rtl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 793
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf
    Info (12023): Found entity 1: altsyncram_hf81 File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_hf81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ff81.tdf
    Info (12023): Found entity 1: altsyncram_ff81 File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_ff81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "de0-neorv32-sdram-qsys.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0j01.tdf
    Info (12023): Found entity 1: altsyncram_0j01 File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_0j01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0" File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 793
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0" with the following parameter: File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 793
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/mult_bdt.tdf Line: 31
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 128 buffer(s)
    Info (13019): Ignored 128 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/victor/insper/capstone/24b-cti-riscv/neorv32/rtl/core/neorv32_uart.vhd Line: 321
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v Line: 51
Warning (21074): Design contains 34 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "nTRST_i" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 61
    Warning (15610): No output dependent on input pin "MTIME_IRQ" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 95
    Warning (15610): No output dependent on input pin "XIRQ[0]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[1]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[2]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[3]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[4]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[5]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[6]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[7]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[8]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[9]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[10]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[11]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[12]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[13]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[14]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[15]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[16]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[17]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[18]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[19]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[20]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[21]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[22]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[23]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[24]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[25]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[26]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[27]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[28]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[29]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[30]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
    Warning (15610): No output dependent on input pin "XIRQ[31]" File: /home/victor/insper/capstone/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd Line: 99
Info (21057): Implemented 6511 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 56 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 6278 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Tue Sep 10 18:38:30 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:25


