<root><simulation><result_generated_time />2023-05-12 16:55:12<layer><layer_spec />{'B': 1, 'K': 320, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />15052800<total_data_size_element />{'W': 307200, 'I': 47040, 'O': 15680}<total_data_reuse />{'W': 49, 'I': 320.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />27/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [120, 1, 1], 'I': [840, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('C', 4)], [('C', 30)]], [], []]<I />[[], [[('OY', 7), ('C', 4)], [('C', 30)]], [], []]<O />[[[('C', 4)], [('C', 30)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('C', 2), ('C', 2), ('OX', 7)], [('C', 2), ('K', 20)], []]<I />[[('K', 4), ('K', 4), ('C', 2), ('C', 2), ('OX', 7), ('C', 2), ('K', 20)], [], []]<O />[[('K', 4), ('K', 4), ('C', 2), ('C', 2)], [('OX', 7), ('C', 2), ('K', 20)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [1.0, 320.0, 1.0, 1.0], 'O': [120.0, 4, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 2457600, 2457600], 'I': [448, 376320, 376320], 'O': [128, 125440, 125440], 'O_partial': [128, 125440, 0], 'O_final': [0, 0, 125440]}<actual_mem_utilization_individual />{'W': [1.0, 0.07, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.25, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.09, 0.0], 'I': [0.88, 0.09, 0.0], 'O': [0.25, 0.09, 0.0]}<effective_mem_size_bit />{'W': [512, 1228800, 2457600], 'I': [448, 376320, 376320], 'O': [128, 6272, 125440], 'O_partial': [128, 6272, 0], 'O_final': [0, 0, 125440]}<total_unit_count />{'W': [840, 120, 1, 1], 'I': [840, 840, 1, 1], 'O': [840, 7, 1, 1]}<unique_unit_count />{'W': [120, 120, 1, 1], 'I': [840, 840, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [120.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2150400, 307200], [307200, 307200], [307200, 0]]<I />[[940800, 47040], [47040, 47040], [47040, 0]]<O />[[(109760, 125440), (31360, 15680)], [(15680, 31360), (15680, 0)], [(0, 15680), (0, 0)]]<O_partial />[[(109760, 125440), (31360, 15680)], [(15680, 31360), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15680, 0)], [(0, 15680), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[268800, 38400], [4800, 4800], [1200, 0]]<I />[[117600, 5880], [735, 735], [184, 0]]<O />[[(13720, 15680), (3920, 1960)], [(245, 490), (245, 0)], [(0, 61), (0, 0)]]<O_partial />[([13720, 15680], [3920, 1960]), ([245, 490], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [245, 0]), ([0, 61], [0, 0])]</mem_access_count_word><mac_count><active />15052800<idle />3297280</mac_count></basic_info><energy><total_energy />33073561.7<mem_energy_breakdown><W />[104.3, 951.3, 1598.2]<I />[41.7, 145.7, 244.7]<O />[12.4, 97.1, 81.6]</mem_energy_breakdown><MAC_energy><active_MAC />32905420.8<idle_MAC />164864.0<total />33070284.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5707<utilization_without_data_loading />0.7312<utilization_spatial />0.8203<utilization_temporal_with_data_loading />0.6957<mac_utilize_temporal_without_data_loading />0.8914</mac_array_utilization><latency><latency_cycle_with_data_loading />25759<latency_cycle_without_data_loading />20104<ideal_computing_cycle />17920<data_loading><load_cycle_total />5655<load_cycle_individual />{'W': [120, 4800, 0], 'I': [735, 735, 0]}<load_cycle_combined />{'W': 4800, 'I': 736}</data_loading><mem_stalling><mem_stall_cycle_total />2184<mem_stall_cycle_individual />{'W': [[-17919], [-2184, 2184], [-17920, -17920]], 'I': [[-17919], [-896, -17920], [-17920, -17920]], 'O': [[-17920], [-17360, -17360], [-17675, -17859]]}<mem_stall_cycle_shared />{'W': [[-17919], [-2184, 2184], [0, 0]], 'I': [[-17919], [-896, 2184], [0, 0]], 'O': [[-17920], [-17360, -17360], [-17675, -17859]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 2457600, 2457600], 'I': [448, 376320, 376320], 'O': [128, 125440, 125440], 'O_partial': [128, 125440, 0], 'O_final': [0, 0, 125440]}<data_size_each_level_total />{'W': [61440, 2457600, 2457600], 'I': [376320, 376320, 376320], 'O': [896, 125440, 125440]}<loop_cycles_each_level />{'W': [448, 17920, 17920], 'I': [17920, 17920, 17920], 'O': [64, 17920, 17920]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [20, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [137.1, 137.1], [137.1, 137.1]], 'I': [[8.0, 0.0], [21.0, 21.0], [21.0, 21.0]], 'O': [[8.0, 2.0], [14.0, 7.0], [7.0, 7.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [960.0, 137.1], [137.1, 137.1]], 'I': [[8.0, 0.5], [420.0, 21.0], [21.0, 21.0]], 'O': [[8.0, 8.0], [56.0, 7.0], [7.0, 7.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [960.0, 137.1], [137.1, 0]], 'I': [[8.0, 0.5], [420.0, 21.0], [21.0, 0]], 'O': [[8.0, 2.0], [14.0, 7.0], [7.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1401.0, 172.1], [158.1, 7.0]], 'I': [[8.0, 0.5], [1401.0, 172.1], [158.1, 7.0]], 'O': [[8.0, 2.0], [1401.0, 172.1], [158.1, 7.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 17920], [64, 448, 40], [17920, 17920, 1]], 'I': [[1, 1, 17920], [896, 17920, 1], [17920, 17920, 1]], 'O': [[1, 1, 17920], [64, 64, 280], [17920, 17920, 1]]}<trans_time_real />{'W': [[0, 1, 17920], [[8, 448, 40], [120, 448, 40]], [[4800, 17920, 1], [1200, 17920, 1]]], 'I': [[0, 1, 17920], [[7, 17920, 1], [735, 17920, 1]], [[735, 17920, 1], [184, 17920, 1]]], 'O': [[0, 1, 17920], [[2, 64, 280], [2, 64, 280]], [[245, 17920, 1], [61, 17920, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, 56], [-13120, -16720]], 'I': [[-1], [-889, -161], [-17185, -17736]], 'O': [[-1], [-62, -62], [-17675, -17859]]}<single_stall_count />{'W': [17919, 39, 0], 'I': [17919, 0, 0], 'O': [17920, 280, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2496, 0], 'I': [0, 0], 'O': [560, 245]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [245, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-14864, -17920], [-17360, -17675]], 1: [[-17920, -17920], [-17675, -17920]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>