Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne08.ecn.purdue.edu, pid 5987
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/ns_m_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/ns_m_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835d0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835d76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835df6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835ea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8357c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8358d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835976a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8359f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8353b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8354d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835606a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834fa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8350c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c835316a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834ba6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834c36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834cd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834d56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834df6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834e76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834f16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8348b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8349e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834a76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834b06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834396a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8344b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8345e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833f96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8340b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834146a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c8341d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c834306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833b96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833c26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833cb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833d46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833dd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833e56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4c833896a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83394390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83394dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8339a860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c833a52e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c833a5d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c833ae7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c833b7240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c833b7c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8333d710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8334a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8334abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83350668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8335a0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8335ab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c833605c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8336c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8336ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83376518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83376f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c833009e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83307470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83307eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8330f940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8331a3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8331ae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83321898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8332c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8332cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c833327f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832be278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832becc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832c6748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832d11d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832d1c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832d66a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832e1128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832e1b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832eb5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832f4080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832f4ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8327d550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8327df98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83288a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832904a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83290ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83296978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832a1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832a1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832a88d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832b3358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832b3da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8323b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c832442b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83244cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8324b780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83258208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83258c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8325f6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c84317080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c84317b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c8326f5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c831f9048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c831f9a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4c83202518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83202e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c832090b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c832092e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83209518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83209748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83209978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83209ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83209dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83216048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83216278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c832164a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c832166d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83216908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83216b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83216d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4c83216f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f4c831c8eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f4c831d1518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37245584319500 because a thread reached the max instruction count
