INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/fourbit/fourbit.srcs/sim_1/new/tb_bitadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bit8_adder
