// Seed: 1380211825
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input supply0 id_2
    , id_4, id_5
);
  wire id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_38 = id_38;
endmodule
module module_3 #(
    parameter id_2 = 32'd54,
    parameter id_3 = 32'd30,
    parameter id_4 = 32'd98,
    parameter id_6 = 32'd25,
    parameter id_8 = 32'd81
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output reg id_13;
  input wire id_12;
  output logic [7:0] id_11;
  inout tri id_10;
  inout wand id_9;
  inout wire _id_8;
  input wire id_7;
  module_2 modCall_1 (
      id_5,
      id_15,
      id_14,
      id_9,
      id_14,
      id_15,
      id_5,
      id_10,
      id_10,
      id_10,
      id_10,
      id_1,
      id_9,
      id_10,
      id_9,
      id_5,
      id_1,
      id_1,
      id_5,
      id_5,
      id_5,
      id_1,
      id_10,
      id_1,
      id_9,
      id_9,
      id_1,
      id_10,
      id_15,
      id_14,
      id_9,
      id_1,
      id_9,
      id_10,
      id_9,
      id_9,
      id_15
  );
  output wire _id_6;
  inout wire id_5;
  input wire _id_4;
  input wire _id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [id_6 : id_8] id_16;
  assign id_10 = id_1 - id_5;
  assign id_13 = id_3 == id_4;
  assign id_9  = -1;
  logic [id_3 : 1 'b0] id_17;
  wire  [ id_2 : id_3] id_18;
  always @(posedge 1, -1) id_13 = id_14;
  assign id_9 = id_14;
  assign id_11[id_4] = -1'h0 - id_18;
endmodule
