Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  9 18:47:59 2021
| Host         : ECE-D09200 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testcase2_main_timing_summary_routed.rpt -pb testcase2_main_timing_summary_routed.pb -rpx testcase2_main_timing_summary_routed.rpx -warn_on_violation
| Design       : testcase2_main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.730        0.000                      0                   97        0.151        0.000                      0                   97        1.100        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
sys_clk_p                  {0.000 2.500}        5.000           200.000         
  CLK_10M_clock_scan_sys   {0.000 50.000}       100.000         10.000          
  CLK_25M_clock_scan_sys   {0.000 20.000}       40.000          25.000          
  clkfbout_clock_scan_sys  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                                    1.100        0.000                       0                     1  
  CLK_10M_clock_scan_sys        48.149        0.000                      0                   52        0.153        0.000                      0                   52       49.650        0.000                       0                    34  
  CLK_25M_clock_scan_sys        18.120        0.000                      0                   45        0.151        0.000                      0                   45       19.600        0.000                       0                    30  
  clkfbout_clock_scan_sys                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_25M_clock_scan_sys  CLK_10M_clock_scan_sys       17.730        0.000                      0                    3        0.167        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M_clock_scan_sys
  To Clock:  CLK_10M_clock_scan_sys

Setup :            0  Failing Endpoints,  Worst Slack       48.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.149ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.275ns (19.025%)  route 1.170ns (80.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 48.590 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 r  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.695    -1.095    scanchain_uut/currentState[0]
    SLICE_X149Y138       LUT3 (Prop_lut3_I0_O)        0.052    -1.043 r  scanchain_uut/this_scancol[6]_i_1/O
                         net (fo=8, routed)           0.476    -0.567    scanchain_uut/this_scancol_1
    SLICE_X148Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.338    48.590    scanchain_uut/CLK_10M
    SLICE_X148Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.942    
                         clock uncertainty           -0.096    47.846    
    SLICE_X148Y140       FDCE (Setup_fdce_C_CE)      -0.264    47.582    scanchain_uut/this_scancol_reg[2]
  -------------------------------------------------------------------
                         required time                         47.582    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                 48.149    

Slack (MET) :             48.149ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.275ns (19.025%)  route 1.170ns (80.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 48.590 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 r  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.695    -1.095    scanchain_uut/currentState[0]
    SLICE_X149Y138       LUT3 (Prop_lut3_I0_O)        0.052    -1.043 r  scanchain_uut/this_scancol[6]_i_1/O
                         net (fo=8, routed)           0.476    -0.567    scanchain_uut/this_scancol_1
    SLICE_X148Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.338    48.590    scanchain_uut/CLK_10M
    SLICE_X148Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.942    
                         clock uncertainty           -0.096    47.846    
    SLICE_X148Y140       FDCE (Setup_fdce_C_CE)      -0.264    47.582    scanchain_uut/this_scancol_reg[3]
  -------------------------------------------------------------------
                         required time                         47.582    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                 48.149    

Slack (MET) :             48.149ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.275ns (19.025%)  route 1.170ns (80.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 48.590 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 r  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.695    -1.095    scanchain_uut/currentState[0]
    SLICE_X149Y138       LUT3 (Prop_lut3_I0_O)        0.052    -1.043 r  scanchain_uut/this_scancol[6]_i_1/O
                         net (fo=8, routed)           0.476    -0.567    scanchain_uut/this_scancol_1
    SLICE_X148Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.338    48.590    scanchain_uut/CLK_10M
    SLICE_X148Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.942    
                         clock uncertainty           -0.096    47.846    
    SLICE_X148Y140       FDCE (Setup_fdce_C_CE)      -0.264    47.582    scanchain_uut/this_scancol_reg[4]
  -------------------------------------------------------------------
                         required time                         47.582    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                 48.149    

Slack (MET) :             48.184ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/SA_EN_reg/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.278ns (19.752%)  route 1.129ns (80.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 48.592 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 f  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.799    -0.990    scanchain_uut/currentState[0]
    SLICE_X149Y138       LUT4 (Prop_lut4_I0_O)        0.055    -0.935 r  scanchain_uut/SA_EN_i_1/O
                         net (fo=1, routed)           0.330    -0.605    scanchain_uut/SA_EN_i_1_n_0
    SLICE_X150Y139       FDCE                                         r  scanchain_uut/SA_EN_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.340    48.592    scanchain_uut/CLK_10M
    SLICE_X150Y139       FDCE                                         r  scanchain_uut/SA_EN_reg/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.944    
                         clock uncertainty           -0.096    47.848    
    SLICE_X150Y139       FDCE (Setup_fdce_C_CE)      -0.269    47.579    scanchain_uut/SA_EN_reg
  -------------------------------------------------------------------
                         required time                         47.579    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                 48.184    

Slack (MET) :             48.212ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.275ns (20.217%)  route 1.085ns (79.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 48.590 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 r  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.695    -1.095    scanchain_uut/currentState[0]
    SLICE_X149Y138       LUT3 (Prop_lut3_I0_O)        0.052    -1.043 r  scanchain_uut/this_scancol[6]_i_1/O
                         net (fo=8, routed)           0.391    -0.652    scanchain_uut/this_scancol_1
    SLICE_X149Y141       FDCE                                         r  scanchain_uut/this_scancol_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.338    48.590    scanchain_uut/CLK_10M
    SLICE_X149Y141       FDCE                                         r  scanchain_uut/this_scancol_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.942    
                         clock uncertainty           -0.096    47.846    
    SLICE_X149Y141       FDCE (Setup_fdce_C_CE)      -0.286    47.560    scanchain_uut/this_scancol_reg[1]
  -------------------------------------------------------------------
                         required time                         47.560    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                 48.212    

Slack (MET) :             48.233ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/scan_clk_EN_reg/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.275ns (20.534%)  route 1.064ns (79.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 48.590 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 r  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.695    -1.095    scanchain_uut/currentState[0]
    SLICE_X149Y138       LUT3 (Prop_lut3_I0_O)        0.052    -1.043 r  scanchain_uut/this_scancol[6]_i_1/O
                         net (fo=8, routed)           0.370    -0.673    scanchain_uut/this_scancol_1
    SLICE_X149Y140       FDCE                                         r  scanchain_uut/scan_clk_EN_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.338    48.590    scanchain_uut/CLK_10M
    SLICE_X149Y140       FDCE                                         r  scanchain_uut/scan_clk_EN_reg/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.942    
                         clock uncertainty           -0.096    47.846    
    SLICE_X149Y140       FDCE (Setup_fdce_C_CE)      -0.286    47.560    scanchain_uut/scan_clk_EN_reg
  -------------------------------------------------------------------
                         required time                         47.560    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                 48.233    

Slack (MET) :             48.233ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.275ns (20.534%)  route 1.064ns (79.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 48.590 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 r  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.695    -1.095    scanchain_uut/currentState[0]
    SLICE_X149Y138       LUT3 (Prop_lut3_I0_O)        0.052    -1.043 r  scanchain_uut/this_scancol[6]_i_1/O
                         net (fo=8, routed)           0.370    -0.673    scanchain_uut/this_scancol_1
    SLICE_X149Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.338    48.590    scanchain_uut/CLK_10M
    SLICE_X149Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.942    
                         clock uncertainty           -0.096    47.846    
    SLICE_X149Y140       FDCE (Setup_fdce_C_CE)      -0.286    47.560    scanchain_uut/this_scancol_reg[0]
  -------------------------------------------------------------------
                         required time                         47.560    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                 48.233    

Slack (MET) :             48.274ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/RBL_EN_normal_reg/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.266ns (18.899%)  route 1.141ns (81.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 48.588 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 r  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.811    -0.978    scanchain_uut/currentState[0]
    SLICE_X148Y138       LUT4 (Prop_lut4_I3_O)        0.043    -0.935 r  scanchain_uut/RBL_EN_normal_i_1/O
                         net (fo=2, routed)           0.330    -0.605    scanchain_uut/RBL_EN_normal_i_1_n_0
    SLICE_X148Y138       FDCE                                         r  scanchain_uut/RBL_EN_normal_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.336    48.588    scanchain_uut/CLK_10M
    SLICE_X148Y138       FDCE                                         r  scanchain_uut/RBL_EN_normal_reg/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.940    
                         clock uncertainty           -0.096    47.844    
    SLICE_X148Y138       FDCE (Setup_fdce_C_CE)      -0.175    47.669    scanchain_uut/RBL_EN_normal_reg
  -------------------------------------------------------------------
                         required time                         47.669    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                 48.274    

Slack (MET) :             48.274ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/RBL_EN_normal_reg_lopt_replica/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.266ns (18.899%)  route 1.141ns (81.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 48.588 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 r  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.811    -0.978    scanchain_uut/currentState[0]
    SLICE_X148Y138       LUT4 (Prop_lut4_I3_O)        0.043    -0.935 r  scanchain_uut/RBL_EN_normal_i_1/O
                         net (fo=2, routed)           0.330    -0.605    scanchain_uut/RBL_EN_normal_i_1_n_0
    SLICE_X148Y138       FDCE                                         r  scanchain_uut/RBL_EN_normal_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.336    48.588    scanchain_uut/CLK_10M
    SLICE_X148Y138       FDCE                                         r  scanchain_uut/RBL_EN_normal_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.940    
                         clock uncertainty           -0.096    47.844    
    SLICE_X148Y138       FDCE (Setup_fdce_C_CE)      -0.175    47.669    scanchain_uut/RBL_EN_normal_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         47.669    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                 48.274    

Slack (MET) :             48.283ns  (required time - arrival time)
  Source:                 scanchain_uut/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/se_reg/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.309ns (22.080%)  route 1.090ns (77.920%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 48.589 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.472    -2.012    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y141       FDCE (Prop_fdce_C_Q)         0.223    -1.789 f  scanchain_uut/currentState_reg[0]/Q
                         net (fo=45, routed)          0.799    -0.990    scanchain_uut/currentState[0]
    SLICE_X149Y138       LUT2 (Prop_lut2_I0_O)        0.043    -0.947 r  scanchain_uut/se_i_5/O
                         net (fo=1, routed)           0.101    -0.846    scanchain_uut/se_i_5_n_0
    SLICE_X149Y138       LUT6 (Prop_lut6_I5_O)        0.043    -0.803 r  scanchain_uut/se_i_1/O
                         net (fo=1, routed)           0.191    -0.613    scanchain_uut/se0
    SLICE_X148Y139       FDCE                                         r  scanchain_uut/se_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.337    48.589    scanchain_uut/CLK_10M
    SLICE_X148Y139       FDCE                                         r  scanchain_uut/se_reg/C  (IS_INVERTED)
                         clock pessimism             -0.648    47.941    
                         clock uncertainty           -0.096    47.845    
    SLICE_X148Y139       FDCE (Setup_fdce_C_CE)      -0.175    47.670    scanchain_uut/se_reg
  -------------------------------------------------------------------
                         required time                         47.670    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 48.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 scanchain_uut/update_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/update_done_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.260ns  (logic 0.135ns (51.843%)  route 0.125ns (48.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns = ( 49.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 49.514 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.639    49.514    scanchain_uut/CLK_10M
    SLICE_X147Y138       FDCE                                         r  scanchain_uut/update_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y138       FDCE (Prop_fdce_C_Q)         0.107    49.621 r  scanchain_uut/update_count_reg[0]/Q
                         net (fo=6, routed)           0.125    49.746    scanchain_uut/update_count_reg_n_0_[0]
    SLICE_X146Y139       LUT6 (Prop_lut6_I3_O)        0.028    49.774 r  scanchain_uut/update_done_i_1/O
                         net (fo=1, routed)           0.000    49.774    scanchain_uut/update_done_i_1_n_0
    SLICE_X146Y139       FDCE                                         r  scanchain_uut/update_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.860    49.494    scanchain_uut/CLK_10M
    SLICE_X146Y139       FDCE                                         r  scanchain_uut/update_done_reg/C  (IS_INVERTED)
                         clock pessimism              0.034    49.528    
    SLICE_X146Y139       FDCE (Hold_fdce_C_D)         0.093    49.621    scanchain_uut/update_done_reg
  -------------------------------------------------------------------
                         required time                        -49.621    
                         arrival time                          49.774    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 scanchain_uut/this_scancol_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.289ns  (logic 0.135ns (46.679%)  route 0.154ns (53.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 49.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 49.517 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.642    49.517    scanchain_uut/CLK_10M
    SLICE_X149Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDCE (Prop_fdce_C_Q)         0.107    49.624 r  scanchain_uut/this_scancol_reg[0]/Q
                         net (fo=12, routed)          0.154    49.778    scanchain_uut/sel0[0]
    SLICE_X148Y140       LUT6 (Prop_lut6_I4_O)        0.028    49.806 r  scanchain_uut/this_scancol[2]_i_1/O
                         net (fo=1, routed)           0.000    49.806    scanchain_uut/this_scancol[2]
    SLICE_X148Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.863    49.497    scanchain_uut/CLK_10M
    SLICE_X148Y140       FDCE                                         r  scanchain_uut/this_scancol_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.031    49.528    
    SLICE_X148Y140       FDCE (Hold_fdce_C_D)         0.093    49.621    scanchain_uut/this_scancol_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.621    
                         arrival time                          49.806    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 scanchain_uut/read_timer_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/read_timer_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.284ns  (logic 0.151ns (53.159%)  route 0.133ns (46.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 49.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 49.517 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.642    49.517    scanchain_uut/CLK_10M
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y141       FDCE (Prop_fdce_C_Q)         0.123    49.640 r  scanchain_uut/read_timer_reg[0]/Q
                         net (fo=4, routed)           0.133    49.773    scanchain_uut/read_timer_reg_n_0_[0]
    SLICE_X148Y141       LUT5 (Prop_lut5_I2_O)        0.028    49.801 r  scanchain_uut/read_timer[3]_i_2/O
                         net (fo=1, routed)           0.000    49.801    scanchain_uut/read_timer[3]_i_2_n_0
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.863    49.497    scanchain_uut/CLK_10M
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.020    49.517    
    SLICE_X148Y141       FDCE (Hold_fdce_C_D)         0.093    49.610    scanchain_uut/read_timer_reg[3]
  -------------------------------------------------------------------
                         required time                        -49.610    
                         arrival time                          49.801    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 scanchain_uut/read_timer_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/read_timer_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.285ns  (logic 0.151ns (52.972%)  route 0.134ns (47.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 49.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 49.517 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.642    49.517    scanchain_uut/CLK_10M
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y141       FDCE (Prop_fdce_C_Q)         0.123    49.640 r  scanchain_uut/read_timer_reg[0]/Q
                         net (fo=4, routed)           0.134    49.774    scanchain_uut/read_timer_reg_n_0_[0]
    SLICE_X148Y141       LUT4 (Prop_lut4_I1_O)        0.028    49.802 r  scanchain_uut/read_timer[2]_i_1/O
                         net (fo=1, routed)           0.000    49.802    scanchain_uut/read_timer[2]_i_1_n_0
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.863    49.497    scanchain_uut/CLK_10M
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.020    49.517    
    SLICE_X148Y141       FDCE (Hold_fdce_C_D)         0.093    49.610    scanchain_uut/read_timer_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.610    
                         arrival time                          49.802    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 scanchain_uut/thisRowValue_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/scanin_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.276ns  (logic 0.151ns (54.699%)  route 0.125ns (45.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns = ( 49.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 49.514 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.639    49.514    scanchain_uut/CLK_10M
    SLICE_X146Y139       FDCE                                         r  scanchain_uut/thisRowValue_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y139       FDCE (Prop_fdce_C_Q)         0.123    49.637 r  scanchain_uut/thisRowValue_reg[0]/Q
                         net (fo=2, routed)           0.125    49.762    scanchain_uut/thisRowValue[0]
    SLICE_X147Y139       LUT5 (Prop_lut5_I2_O)        0.028    49.790 r  scanchain_uut/scanin_i_2/O
                         net (fo=1, routed)           0.000    49.790    scanchain_uut/scanin_i_2_n_0
    SLICE_X147Y139       FDCE                                         r  scanchain_uut/scanin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.860    49.494    scanchain_uut/CLK_10M
    SLICE_X147Y139       FDCE                                         r  scanchain_uut/scanin_reg/C  (IS_INVERTED)
                         clock pessimism              0.031    49.525    
    SLICE_X147Y139       FDCE (Hold_fdce_C_D)         0.068    49.593    scanchain_uut/scanin_reg
  -------------------------------------------------------------------
                         required time                        -49.593    
                         arrival time                          49.790    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 scanchain_uut/this_scancol_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.847%)  route 0.136ns (50.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 49.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 49.517 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.642    49.517    scanchain_uut/CLK_10M
    SLICE_X149Y141       FDCE                                         r  scanchain_uut/this_scancol_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y141       FDCE (Prop_fdce_C_Q)         0.107    49.624 r  scanchain_uut/this_scancol_reg[1]/Q
                         net (fo=13, routed)          0.136    49.760    scanchain_uut/sel0[1]
    SLICE_X149Y141       LUT4 (Prop_lut4_I1_O)        0.028    49.788 r  scanchain_uut/this_scancol[1]_i_1/O
                         net (fo=1, routed)           0.000    49.788    scanchain_uut/this_scancol[1]
    SLICE_X149Y141       FDCE                                         r  scanchain_uut/this_scancol_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.863    49.497    scanchain_uut/CLK_10M
    SLICE_X149Y141       FDCE                                         r  scanchain_uut/this_scancol_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.020    49.517    
    SLICE_X149Y141       FDCE (Hold_fdce_C_D)         0.068    49.585    scanchain_uut/this_scancol_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.585    
                         arrival time                          49.788    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 scanchain_uut/didUpdateRowValue_reg/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/didUpdateRowValue_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.297ns  (logic 0.151ns (50.820%)  route 0.146ns (49.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 49.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 49.515 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.640    49.515    scanchain_uut/CLK_10M
    SLICE_X146Y142       FDCE                                         r  scanchain_uut/didUpdateRowValue_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y142       FDCE (Prop_fdce_C_Q)         0.123    49.638 r  scanchain_uut/didUpdateRowValue_reg/Q
                         net (fo=3, routed)           0.146    49.784    scanchain_uut/didUpdateRowValue
    SLICE_X146Y142       LUT6 (Prop_lut6_I5_O)        0.028    49.812 r  scanchain_uut/didUpdateRowValue_i_1/O
                         net (fo=1, routed)           0.000    49.812    scanchain_uut/didUpdateRowValue_i_1_n_0
    SLICE_X146Y142       FDCE                                         r  scanchain_uut/didUpdateRowValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.861    49.495    scanchain_uut/CLK_10M
    SLICE_X146Y142       FDCE                                         r  scanchain_uut/didUpdateRowValue_reg/C  (IS_INVERTED)
                         clock pessimism              0.020    49.515    
    SLICE_X146Y142       FDCE (Hold_fdce_C_D)         0.093    49.608    scanchain_uut/didUpdateRowValue_reg
  -------------------------------------------------------------------
                         required time                        -49.608    
                         arrival time                          49.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 scanchain_uut/this_scancol_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.281ns  (logic 0.135ns (48.031%)  route 0.146ns (51.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 49.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.484ns = ( 49.516 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.641    49.516    scanchain_uut/CLK_10M
    SLICE_X149Y139       FDCE                                         r  scanchain_uut/this_scancol_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y139       FDCE (Prop_fdce_C_Q)         0.107    49.623 r  scanchain_uut/this_scancol_reg[6]/Q
                         net (fo=8, routed)           0.146    49.769    scanchain_uut/sel0[6]
    SLICE_X149Y139       LUT6 (Prop_lut6_I5_O)        0.028    49.797 r  scanchain_uut/this_scancol[6]_i_2/O
                         net (fo=1, routed)           0.000    49.797    scanchain_uut/this_scancol[6]
    SLICE_X149Y139       FDCE                                         r  scanchain_uut/this_scancol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.862    49.496    scanchain_uut/CLK_10M
    SLICE_X149Y139       FDCE                                         r  scanchain_uut/this_scancol_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.020    49.516    
    SLICE_X149Y139       FDCE (Hold_fdce_C_D)         0.069    49.585    scanchain_uut/this_scancol_reg[6]
  -------------------------------------------------------------------
                         required time                        -49.585    
                         arrival time                          49.797    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 scanchain_uut/read_timer_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/read_timer_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.309ns  (logic 0.151ns (48.877%)  route 0.158ns (51.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 49.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 49.517 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.642    49.517    scanchain_uut/CLK_10M
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y141       FDCE (Prop_fdce_C_Q)         0.123    49.640 f  scanchain_uut/read_timer_reg[0]/Q
                         net (fo=4, routed)           0.158    49.798    scanchain_uut/read_timer_reg_n_0_[0]
    SLICE_X148Y141       LUT2 (Prop_lut2_I1_O)        0.028    49.826 r  scanchain_uut/read_timer[0]_i_1/O
                         net (fo=1, routed)           0.000    49.826    scanchain_uut/read_timer[0]_i_1_n_0
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.863    49.497    scanchain_uut/CLK_10M
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.020    49.517    
    SLICE_X148Y141       FDCE (Hold_fdce_C_D)         0.093    49.610    scanchain_uut/read_timer_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.610    
                         arrival time                          49.826    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 scanchain_uut/read_timer_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/read_timer_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.309ns  (logic 0.151ns (48.877%)  route 0.158ns (51.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 49.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 49.517 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.642    49.517    scanchain_uut/CLK_10M
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y141       FDCE (Prop_fdce_C_Q)         0.123    49.640 r  scanchain_uut/read_timer_reg[0]/Q
                         net (fo=4, routed)           0.158    49.798    scanchain_uut/read_timer_reg_n_0_[0]
    SLICE_X148Y141       LUT3 (Prop_lut3_I0_O)        0.028    49.826 r  scanchain_uut/read_timer[1]_i_1/O
                         net (fo=1, routed)           0.000    49.826    scanchain_uut/read_timer[1]_i_1_n_0
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.863    49.497    scanchain_uut/CLK_10M
    SLICE_X148Y141       FDCE                                         r  scanchain_uut/read_timer_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.020    49.517    
    SLICE_X148Y141       FDCE (Hold_fdce_C_D)         0.093    49.610    scanchain_uut/read_timer_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.610    
                         arrival time                          49.826    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M_clock_scan_sys
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_core_uut/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y17   clk_core_uut/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X147Y140   scanchain_uut/DRAM_normalMode_EN_reg/C
Min Period        n/a     FDPE/C              n/a            0.700         100.000     99.300     SLICE_X149Y138   scanchain_uut/PCHR_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X148Y138   scanchain_uut/RBL_EN_normal_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X148Y138   scanchain_uut/RBL_EN_normal_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X150Y139   scanchain_uut/SA_EN_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X146Y138   scanchain_uut/WE_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X146Y140   scanchain_uut/all_scan_done_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X147Y141   scanchain_uut/currentState_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X147Y141   scanchain_uut/currentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X146Y141   scanchain_uut/currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X147Y141   scanchain_uut/currentState_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X147Y140   scanchain_uut/DRAM_normalMode_EN_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X147Y140   scanchain_uut/DRAM_normalMode_EN_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X149Y138   scanchain_uut/PCHR_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X149Y138   scanchain_uut/PCHR_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X148Y138   scanchain_uut/RBL_EN_normal_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X148Y138   scanchain_uut/RBL_EN_normal_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X148Y138   scanchain_uut/RBL_EN_normal_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X147Y140   scanchain_uut/DRAM_normalMode_EN_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X150Y139   scanchain_uut/SA_EN_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X146Y138   scanchain_uut/WE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X146Y140   scanchain_uut/all_scan_done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X146Y142   scanchain_uut/didUpdateRowValue_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X146Y139   scanchain_uut/last_row_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X148Y141   scanchain_uut/read_timer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X148Y141   scanchain_uut/read_timer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X148Y141   scanchain_uut/read_timer_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X148Y141   scanchain_uut/read_timer_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M_clock_scan_sys
  To Clock:  CLK_25M_clock_scan_sys

Setup :            0  Failing Endpoints,  Worst Slack       18.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.120ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.547ns  (logic 0.306ns (19.785%)  route 1.241ns (80.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT3 (Prop_lut3_I0_O)        0.043    19.229 r  idle_counter[8]_i_1/O
                         net (fo=11, routed)          0.307    19.536    idle_counter[8]_i_1_n_0
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.336    38.588    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[1]/C
                         clock pessimism             -0.648    37.940    
                         clock uncertainty           -0.082    37.857    
    SLICE_X143Y145       FDCE (Setup_fdce_C_CE)      -0.201    37.656    idle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -19.536    
  -------------------------------------------------------------------
                         slack                                 18.120    

Slack (MET) :             18.120ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.547ns  (logic 0.306ns (19.785%)  route 1.241ns (80.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT3 (Prop_lut3_I0_O)        0.043    19.229 r  idle_counter[8]_i_1/O
                         net (fo=11, routed)          0.307    19.536    idle_counter[8]_i_1_n_0
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.336    38.588    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[2]/C
                         clock pessimism             -0.648    37.940    
                         clock uncertainty           -0.082    37.857    
    SLICE_X143Y145       FDCE (Setup_fdce_C_CE)      -0.201    37.656    idle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -19.536    
  -------------------------------------------------------------------
                         slack                                 18.120    

Slack (MET) :             18.120ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.547ns  (logic 0.306ns (19.785%)  route 1.241ns (80.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT3 (Prop_lut3_I0_O)        0.043    19.229 r  idle_counter[8]_i_1/O
                         net (fo=11, routed)          0.307    19.536    idle_counter[8]_i_1_n_0
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.336    38.588    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[3]/C
                         clock pessimism             -0.648    37.940    
                         clock uncertainty           -0.082    37.857    
    SLICE_X143Y145       FDCE (Setup_fdce_C_CE)      -0.201    37.656    idle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -19.536    
  -------------------------------------------------------------------
                         slack                                 18.120    

Slack (MET) :             18.120ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.547ns  (logic 0.306ns (19.785%)  route 1.241ns (80.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT3 (Prop_lut3_I0_O)        0.043    19.229 r  idle_counter[8]_i_1/O
                         net (fo=11, routed)          0.307    19.536    idle_counter[8]_i_1_n_0
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.336    38.588    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[4]/C
                         clock pessimism             -0.648    37.940    
                         clock uncertainty           -0.082    37.857    
    SLICE_X143Y145       FDCE (Setup_fdce_C_CE)      -0.201    37.656    idle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -19.536    
  -------------------------------------------------------------------
                         slack                                 18.120    

Slack (MET) :             18.120ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.547ns  (logic 0.306ns (19.785%)  route 1.241ns (80.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT3 (Prop_lut3_I0_O)        0.043    19.229 r  idle_counter[8]_i_1/O
                         net (fo=11, routed)          0.307    19.536    idle_counter[8]_i_1_n_0
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.336    38.588    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[5]/C
                         clock pessimism             -0.648    37.940    
                         clock uncertainty           -0.082    37.857    
    SLICE_X143Y145       FDCE (Setup_fdce_C_CE)      -0.201    37.656    idle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -19.536    
  -------------------------------------------------------------------
                         slack                                 18.120    

Slack (MET) :             18.147ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.455ns  (logic 0.313ns (21.509%)  route 1.142ns (78.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 38.590 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT5 (Prop_lut5_I3_O)        0.050    19.236 r  FSM_onehot_nextState_reg[4]_i_2/O
                         net (fo=15, routed)          0.209    19.445    FSM_onehot_nextState_reg[4]_i_2_n_0
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.338    38.590    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[0]/C
                         clock pessimism             -0.625    37.965    
                         clock uncertainty           -0.082    37.882    
    SLICE_X147Y144       FDCE (Setup_fdce_C_CE)      -0.290    37.592    scan_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                         -19.445    
  -------------------------------------------------------------------
                         slack                                 18.147    

Slack (MET) :             18.147ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.455ns  (logic 0.313ns (21.509%)  route 1.142ns (78.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 38.590 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT5 (Prop_lut5_I3_O)        0.050    19.236 r  FSM_onehot_nextState_reg[4]_i_2/O
                         net (fo=15, routed)          0.209    19.445    FSM_onehot_nextState_reg[4]_i_2_n_0
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.338    38.590    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[5]/C
                         clock pessimism             -0.625    37.965    
                         clock uncertainty           -0.082    37.882    
    SLICE_X147Y144       FDCE (Setup_fdce_C_CE)      -0.290    37.592    scan_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                         -19.445    
  -------------------------------------------------------------------
                         slack                                 18.147    

Slack (MET) :             18.147ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.455ns  (logic 0.313ns (21.509%)  route 1.142ns (78.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 38.590 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT5 (Prop_lut5_I3_O)        0.050    19.236 r  FSM_onehot_nextState_reg[4]_i_2/O
                         net (fo=15, routed)          0.209    19.445    FSM_onehot_nextState_reg[4]_i_2_n_0
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.338    38.590    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[6]/C
                         clock pessimism             -0.625    37.965    
                         clock uncertainty           -0.082    37.882    
    SLICE_X147Y144       FDCE (Setup_fdce_C_CE)      -0.290    37.592    scan_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                         -19.445    
  -------------------------------------------------------------------
                         slack                                 18.147    

Slack (MET) :             18.147ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.455ns  (logic 0.313ns (21.509%)  route 1.142ns (78.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 38.590 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT5 (Prop_lut5_I3_O)        0.050    19.236 r  FSM_onehot_nextState_reg[4]_i_2/O
                         net (fo=15, routed)          0.209    19.445    FSM_onehot_nextState_reg[4]_i_2_n_0
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.338    38.590    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[7]/C
                         clock pessimism             -0.625    37.965    
                         clock uncertainty           -0.082    37.882    
    SLICE_X147Y144       FDCE (Setup_fdce_C_CE)      -0.290    37.592    scan_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                         -19.445    
  -------------------------------------------------------------------
                         slack                                 18.147    

Slack (MET) :             18.147ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.455ns  (logic 0.313ns (21.509%)  route 1.142ns (78.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 38.590 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 17.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    17.990    sys_clk_OBUF
    SLICE_X146Y145       FDCE                                         r  FSM_onehot_currentState_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDCE (Prop_fdce_C_Q)         0.263    18.253 r  FSM_onehot_currentState_reg[3]/Q
                         net (fo=16, routed)          0.933    19.186    FSM_onehot_currentState_reg_n_0_[3]
    SLICE_X147Y145       LUT5 (Prop_lut5_I3_O)        0.050    19.236 r  FSM_onehot_nextState_reg[4]_i_2/O
                         net (fo=15, routed)          0.209    19.445    FSM_onehot_nextState_reg[4]_i_2_n_0
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.338    38.590    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[8]/C
                         clock pessimism             -0.625    37.965    
                         clock uncertainty           -0.082    37.882    
    SLICE_X147Y144       FDCE (Setup_fdce_C_CE)      -0.290    37.592    scan_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                         -19.445    
  -------------------------------------------------------------------
                         slack                                 18.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 idle_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.171ns (71.912%)  route 0.067ns (28.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.639    -0.486    sys_clk_OBUF
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y145       FDCE (Prop_fdce_C_Q)         0.107    -0.379 r  idle_counter_reg[7]/Q
                         net (fo=3, routed)           0.067    -0.312    idle_counter[7]
    SLICE_X144Y145       LUT6 (Prop_lut6_I2_O)        0.064    -0.248 r  idle_counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    idle_counter[8]_i_2_n_0
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.860    -0.506    sys_clk_OBUF
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[8]/C
                         clock pessimism              0.020    -0.486    
    SLICE_X144Y145       FDCE (Hold_fdce_C_D)         0.087    -0.399    idle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 scan_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.157ns (69.674%)  route 0.068ns (30.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.641    -0.484    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y144       FDCE (Prop_fdce_C_Q)         0.091    -0.393 r  scan_counter_reg[6]/Q
                         net (fo=4, routed)           0.068    -0.325    scan_counter[6]
    SLICE_X147Y144       LUT6 (Prop_lut6_I0_O)        0.066    -0.259 r  scan_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    scan_counter[7]_i_1_n_0
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -0.504    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[7]/C
                         clock pessimism              0.020    -0.484    
    SLICE_X147Y144       FDCE (Hold_fdce_C_D)         0.060    -0.424    scan_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 idle_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.155ns (62.568%)  route 0.093ns (37.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.639    -0.486    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y145       FDCE (Prop_fdce_C_Q)         0.091    -0.395 r  idle_counter_reg[3]/Q
                         net (fo=4, routed)           0.093    -0.302    idle_counter[3]
    SLICE_X143Y145       LUT6 (Prop_lut6_I3_O)        0.064    -0.238 r  idle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    idle_counter[4]_i_1_n_0
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.860    -0.506    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[4]/C
                         clock pessimism              0.020    -0.486    
    SLICE_X143Y145       FDCE (Hold_fdce_C_D)         0.061    -0.425    idle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 idle_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.130ns (48.484%)  route 0.138ns (51.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.639    -0.486    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y145       FDCE (Prop_fdce_C_Q)         0.100    -0.386 r  idle_counter_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.248    idle_counter[1]
    SLICE_X143Y145       LUT5 (Prop_lut5_I1_O)        0.030    -0.218 r  idle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    idle_counter[3]_i_1_n_0
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.860    -0.506    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[3]/C
                         clock pessimism              0.020    -0.486    
    SLICE_X143Y145       FDCE (Hold_fdce_C_D)         0.075    -0.411    idle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 scan_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.055%)  route 0.133ns (50.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.641    -0.484    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y144       FDCE (Prop_fdce_C_Q)         0.100    -0.384 r  scan_counter_reg[5]/Q
                         net (fo=5, routed)           0.133    -0.251    scan_counter[5]
    SLICE_X147Y144       LUT6 (Prop_lut6_I0_O)        0.028    -0.223 r  scan_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    scan_counter[8]_i_1_n_0
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -0.504    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  scan_counter_reg[8]/C
                         clock pessimism              0.020    -0.484    
    SLICE_X147Y144       FDCE (Hold_fdce_C_D)         0.061    -0.423    scan_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 scan_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.173ns (60.021%)  route 0.115ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.641    -0.484    sys_clk_OBUF
    SLICE_X146Y144       FDCE                                         r  scan_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y144       FDCE (Prop_fdce_C_Q)         0.107    -0.377 r  scan_counter_reg[2]/Q
                         net (fo=7, routed)           0.115    -0.262    scan_counter[2]
    SLICE_X146Y144       LUT6 (Prop_lut6_I2_O)        0.066    -0.196 r  scan_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    scan_counter[3]_i_1_n_0
    SLICE_X146Y144       FDCE                                         r  scan_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -0.504    sys_clk_OBUF
    SLICE_X146Y144       FDCE                                         r  scan_counter_reg[3]/C
                         clock pessimism              0.020    -0.484    
    SLICE_X146Y144       FDCE (Hold_fdce_C_D)         0.087    -0.397    scan_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 scan_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.173ns (59.813%)  route 0.116ns (40.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.641    -0.484    sys_clk_OBUF
    SLICE_X146Y144       FDCE                                         r  scan_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y144       FDCE (Prop_fdce_C_Q)         0.107    -0.377 r  scan_counter_reg[2]/Q
                         net (fo=7, routed)           0.116    -0.261    scan_counter[2]
    SLICE_X146Y144       LUT6 (Prop_lut6_I1_O)        0.066    -0.195 r  scan_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    scan_counter[4]_i_1_n_0
    SLICE_X146Y144       FDCE                                         r  scan_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -0.504    sys_clk_OBUF
    SLICE_X146Y144       FDCE                                         r  scan_counter_reg[4]/C
                         clock pessimism              0.020    -0.484    
    SLICE_X146Y144       FDCE (Hold_fdce_C_D)         0.087    -0.397    scan_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 idle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.639    -0.486    sys_clk_OBUF
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y145       FDCE (Prop_fdce_C_Q)         0.118    -0.368 r  idle_counter_reg[6]/Q
                         net (fo=4, routed)           0.156    -0.212    idle_counter[6]
    SLICE_X144Y145       LUT5 (Prop_lut5_I0_O)        0.027    -0.185 r  idle_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    idle_counter[7]_i_1_n_0
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.860    -0.506    sys_clk_OBUF
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[7]/C
                         clock pessimism              0.020    -0.486    
    SLICE_X144Y145       FDCE (Hold_fdce_C_D)         0.096    -0.390    idle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 idle_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.097%)  route 0.138ns (51.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.639    -0.486    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y145       FDCE (Prop_fdce_C_Q)         0.100    -0.386 r  idle_counter_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.248    idle_counter[1]
    SLICE_X143Y145       LUT4 (Prop_lut4_I1_O)        0.028    -0.220 r  idle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    idle_counter[2]_i_1_n_0
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.860    -0.506    sys_clk_OBUF
    SLICE_X143Y145       FDCE                                         r  idle_counter_reg[2]/C
                         clock pessimism              0.020    -0.486    
    SLICE_X143Y145       FDCE (Hold_fdce_C_D)         0.060    -0.426    idle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 idle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            idle_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.639    -0.486    sys_clk_OBUF
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y145       FDCE (Prop_fdce_C_Q)         0.118    -0.368 r  idle_counter_reg[6]/Q
                         net (fo=4, routed)           0.156    -0.212    idle_counter[6]
    SLICE_X144Y145       LUT4 (Prop_lut4_I3_O)        0.028    -0.184 r  idle_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    idle_counter[6]_i_1_n_0
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.860    -0.506    sys_clk_OBUF
    SLICE_X144Y145       FDCE                                         r  idle_counter_reg[6]/C
                         clock pessimism              0.020    -0.486    
    SLICE_X144Y145       FDCE (Hold_fdce_C_D)         0.087    -0.399    idle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25M_clock_scan_sys
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_core_uut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y16   clk_core_uut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X143Y145   idle_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X143Y145   idle_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X144Y145   idle_counter_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X147Y144   scan_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X146Y144   scan_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X147Y144   scan_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X147Y144   startScan_reg/C
Min Period        n/a     FDPE/C              n/a            0.700         40.000      39.300     SLICE_X148Y143   FSM_onehot_currentState_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X143Y145   idle_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X143Y145   idle_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X144Y145   idle_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X147Y144   scan_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X146Y144   scan_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X147Y144   scan_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X147Y144   startScan_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X143Y145   idle_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X143Y145   idle_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X144Y145   idle_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X147Y145   J_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X147Y145   J_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X149Y145   idle_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X143Y145   idle_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X143Y145   idle_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X143Y145   idle_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X143Y145   idle_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X143Y145   idle_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X143Y145   idle_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X143Y145   idle_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_scan_sys
  To Clock:  clkfbout_clock_scan_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_scan_sys
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_core_uut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y18   clk_core_uut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M_clock_scan_sys
  To Clock:  CLK_10M_clock_scan_sys

Setup :            0  Failing Endpoints,  Worst Slack       17.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.730ns  (required time - arrival time)
  Source:                 startScan_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_10M_clock_scan_sys rise@100.000ns - CLK_25M_clock_scan_sys rise@80.000ns)
  Data Path Delay:        1.808ns  (logic 0.470ns (25.999%)  route 1.338ns (74.001%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 98.588 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 77.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    80.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    80.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    82.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    74.726 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    76.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    76.516 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    77.990    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  startScan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y144       FDCE (Prop_fdce_C_Q)         0.204    78.194 r  startScan_reg/Q
                         net (fo=2, routed)           0.612    78.805    scanchain_uut/currentState_reg[2]_0
    SLICE_X147Y142       LUT2 (Prop_lut2_I0_O)        0.130    78.935 r  scanchain_uut/currentState[1]_i_4/O
                         net (fo=2, routed)           0.726    79.661    scanchain_uut/currentState[1]_i_4_n_0
    SLICE_X147Y141       LUT6 (Prop_lut6_I2_O)        0.136    79.797 r  scanchain_uut/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    79.797    scanchain_uut/nextState[0]
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    95.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    97.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    97.252 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.336    98.588    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
                         clock pessimism             -0.877    97.711    
                         clock uncertainty           -0.216    97.495    
    SLICE_X147Y141       FDCE (Setup_fdce_C_D)        0.033    97.528    scanchain_uut/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         97.528    
                         arrival time                         -79.797    
  -------------------------------------------------------------------
                         slack                                 17.730    

Slack (MET) :             18.001ns  (required time - arrival time)
  Source:                 startScan_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_10M_clock_scan_sys rise@100.000ns - CLK_25M_clock_scan_sys rise@80.000ns)
  Data Path Delay:        1.538ns  (logic 0.371ns (24.115%)  route 1.167ns (75.885%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 98.588 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 77.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    80.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    80.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    82.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    74.726 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    76.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    76.516 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    77.990    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  startScan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y144       FDCE (Prop_fdce_C_Q)         0.204    78.194 r  startScan_reg/Q
                         net (fo=2, routed)           0.612    78.805    scanchain_uut/currentState_reg[2]_0
    SLICE_X147Y142       LUT5 (Prop_lut5_I0_O)        0.124    78.929 r  scanchain_uut/currentState[2]_i_2/O
                         net (fo=1, routed)           0.556    79.485    scanchain_uut/currentState[2]_i_2_n_0
    SLICE_X147Y141       LUT4 (Prop_lut4_I0_O)        0.043    79.528 r  scanchain_uut/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000    79.528    scanchain_uut/nextState[2]
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    95.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    97.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    97.252 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.336    98.588    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[2]/C
                         clock pessimism             -0.877    97.711    
                         clock uncertainty           -0.216    97.495    
    SLICE_X147Y141       FDCE (Setup_fdce_C_D)        0.034    97.529    scanchain_uut/currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         97.529    
                         arrival time                         -79.528    
  -------------------------------------------------------------------
                         slack                                 18.001    

Slack (MET) :             18.057ns  (required time - arrival time)
  Source:                 startScan_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_10M_clock_scan_sys rise@100.000ns - CLK_25M_clock_scan_sys rise@80.000ns)
  Data Path Delay:        1.513ns  (logic 0.470ns (31.064%)  route 1.043ns (68.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 98.588 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.010ns = ( 77.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    80.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    80.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    82.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    74.726 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    76.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    76.516 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          1.474    77.990    sys_clk_OBUF
    SLICE_X147Y144       FDCE                                         r  startScan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y144       FDCE (Prop_fdce_C_Q)         0.204    78.194 r  startScan_reg/Q
                         net (fo=2, routed)           0.612    78.805    scanchain_uut/currentState_reg[2]_0
    SLICE_X147Y142       LUT2 (Prop_lut2_I0_O)        0.130    78.935 r  scanchain_uut/currentState[1]_i_4/O
                         net (fo=2, routed)           0.431    79.367    scanchain_uut/currentState[1]_i_4_n_0
    SLICE_X146Y141       LUT6 (Prop_lut6_I3_O)        0.136    79.503 r  scanchain_uut/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    79.503    scanchain_uut/nextState[1]
    SLICE_X146Y141       FDCE                                         r  scanchain_uut/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    95.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    97.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    97.252 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          1.336    98.588    scanchain_uut/CLK_10M
    SLICE_X146Y141       FDCE                                         r  scanchain_uut/currentState_reg[1]/C
                         clock pessimism             -0.877    97.711    
                         clock uncertainty           -0.216    97.495    
    SLICE_X146Y141       FDCE (Setup_fdce_C_D)        0.065    97.560    scanchain_uut/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         97.560    
                         arrival time                         -79.503    
  -------------------------------------------------------------------
                         slack                                 18.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 writeORread_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.218ns (28.819%)  route 0.538ns (71.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.643    -0.482    sys_clk_OBUF
    SLICE_X148Y144       FDCE                                         r  writeORread_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y144       FDCE (Prop_fdce_C_Q)         0.118    -0.364 f  writeORread_reg/Q
                         net (fo=2, routed)           0.317    -0.047    scanchain_uut/writeORread_OBUF
    SLICE_X147Y142       LUT2 (Prop_lut2_I1_O)        0.031    -0.016 r  scanchain_uut/currentState[1]_i_4/O
                         net (fo=2, routed)           0.221     0.205    scanchain_uut/currentState[1]_i_4_n_0
    SLICE_X146Y141       LUT6 (Prop_lut6_I3_O)        0.069     0.274 r  scanchain_uut/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.274    scanchain_uut/nextState[1]
    SLICE_X146Y141       FDCE                                         r  scanchain_uut/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.861    -0.505    scanchain_uut/CLK_10M
    SLICE_X146Y141       FDCE                                         r  scanchain_uut/currentState_reg[1]/C
                         clock pessimism              0.310    -0.195    
                         clock uncertainty            0.216     0.021    
    SLICE_X146Y141       FDCE (Hold_fdce_C_D)         0.087     0.108    scanchain_uut/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 writeORread_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.174ns (22.455%)  route 0.601ns (77.545%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.643    -0.482    sys_clk_OBUF
    SLICE_X148Y144       FDCE                                         r  writeORread_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y144       FDCE (Prop_fdce_C_Q)         0.118    -0.364 r  writeORread_reg/Q
                         net (fo=2, routed)           0.317    -0.047    scanchain_uut/writeORread_OBUF
    SLICE_X147Y142       LUT5 (Prop_lut5_I1_O)        0.028    -0.019 r  scanchain_uut/currentState[2]_i_2/O
                         net (fo=1, routed)           0.284     0.265    scanchain_uut/currentState[2]_i_2_n_0
    SLICE_X147Y141       LUT4 (Prop_lut4_I0_O)        0.028     0.293 r  scanchain_uut/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.293    scanchain_uut/nextState[2]
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.861    -0.505    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[2]/C
                         clock pessimism              0.310    -0.195    
                         clock uncertainty            0.216     0.021    
    SLICE_X147Y141       FDCE (Hold_fdce_C_D)         0.061     0.082    scanchain_uut/currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 writeORread_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.218ns (24.058%)  route 0.688ns (75.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=29, routed)          0.643    -0.482    sys_clk_OBUF
    SLICE_X148Y144       FDCE                                         r  writeORread_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y144       FDCE (Prop_fdce_C_Q)         0.118    -0.364 f  writeORread_reg/Q
                         net (fo=2, routed)           0.317    -0.047    scanchain_uut/writeORread_OBUF
    SLICE_X147Y142       LUT2 (Prop_lut2_I1_O)        0.031    -0.016 r  scanchain_uut/currentState[1]_i_4/O
                         net (fo=2, routed)           0.371     0.355    scanchain_uut/currentState[1]_i_4_n_0
    SLICE_X147Y141       LUT6 (Prop_lut6_I2_O)        0.069     0.424 r  scanchain_uut/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.424    scanchain_uut/nextState[0]
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=34, routed)          0.861    -0.505    scanchain_uut/CLK_10M
    SLICE_X147Y141       FDCE                                         r  scanchain_uut/currentState_reg[0]/C
                         clock pessimism              0.310    -0.195    
                         clock uncertainty            0.216     0.021    
    SLICE_X147Y141       FDCE (Hold_fdce_C_D)         0.060     0.081    scanchain_uut/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.343    





