// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2022.2/1008433 Production Release
//  HLS Date:       Fri Aug 19 18:40:59 PDT 2022
// 
//  Generated by:   
//  
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_7_128_32_7_0_1_0_0_0_1_1_32_128_1_1_gen
// ------------------------------------------------------------------


module md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_7_128_32_7_0_1_0_0_0_1_1_32_128_1_1_gen
    (
  data_out, re, addr_rd, addr_rd_d, re_d, data_out_d
);
  input [31:0] data_out;
  output re;
  output [6:0] addr_rd;
  input [6:0] addr_rd_d;
  input re_d;
  output [31:0] data_out_d;



  // Interconnect Declarations for Component Instantiations 
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_3_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
// ------------------------------------------------------------------


module md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_3_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
    (
  we, addr_wr, data_in, data_in_d, addr_wr_d, we_d
);
  output we;
  output [4:0] addr_wr;
  output [15:0] data_in;
  input [15:0] data_in_d;
  input [4:0] addr_wr_d;
  input we_d;



  // Interconnect Declarations for Component Instantiations 
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_2_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
// ------------------------------------------------------------------


module md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_2_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
    (
  we, addr_wr, data_in, data_in_d, addr_wr_d, we_d
);
  output we;
  output [4:0] addr_wr;
  output [15:0] data_in;
  input [15:0] data_in_d;
  input [4:0] addr_wr_d;
  input we_d;



  // Interconnect Declarations for Component Instantiations 
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_1_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
// ------------------------------------------------------------------


module md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_1_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
    (
  we, addr_wr, data_in, data_in_d, addr_wr_d, we_d
);
  output we;
  output [4:0] addr_wr;
  output [15:0] data_in;
  input [15:0] data_in_d;
  input [4:0] addr_wr_d;
  input we_d;



  // Interconnect Declarations for Component Instantiations 
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    md_kernel_core_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module md_kernel_core_core_fsm (
  clk, rst, fsm_output, loop_j_C_8_tr0, loop_i_C_0_tr0
);
  input clk;
  input rst;
  output [12:0] fsm_output;
  reg [12:0] fsm_output;
  input loop_j_C_8_tr0;
  input loop_i_C_0_tr0;


  // FSM State Type Declaration for md_kernel_core_core_fsm_1
  parameter
    core_rlp_C_0 = 4'd0,
    main_C_0 = 4'd1,
    loop_j_C_0 = 4'd2,
    loop_j_C_1 = 4'd3,
    loop_j_C_2 = 4'd4,
    loop_j_C_3 = 4'd5,
    loop_j_C_4 = 4'd6,
    loop_j_C_5 = 4'd7,
    loop_j_C_6 = 4'd8,
    loop_j_C_7 = 4'd9,
    loop_j_C_8 = 4'd10,
    loop_i_C_0 = 4'd11,
    main_C_1 = 4'd12;

  reg [3:0] state_var;
  reg [3:0] state_var_NS;


  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : md_kernel_core_core_fsm_1
    case (state_var)
      main_C_0 : begin
        fsm_output = 13'b0000000000010;
        state_var_NS = loop_j_C_0;
      end
      loop_j_C_0 : begin
        fsm_output = 13'b0000000000100;
        state_var_NS = loop_j_C_1;
      end
      loop_j_C_1 : begin
        fsm_output = 13'b0000000001000;
        state_var_NS = loop_j_C_2;
      end
      loop_j_C_2 : begin
        fsm_output = 13'b0000000010000;
        state_var_NS = loop_j_C_3;
      end
      loop_j_C_3 : begin
        fsm_output = 13'b0000000100000;
        state_var_NS = loop_j_C_4;
      end
      loop_j_C_4 : begin
        fsm_output = 13'b0000001000000;
        state_var_NS = loop_j_C_5;
      end
      loop_j_C_5 : begin
        fsm_output = 13'b0000010000000;
        state_var_NS = loop_j_C_6;
      end
      loop_j_C_6 : begin
        fsm_output = 13'b0000100000000;
        state_var_NS = loop_j_C_7;
      end
      loop_j_C_7 : begin
        fsm_output = 13'b0001000000000;
        state_var_NS = loop_j_C_8;
      end
      loop_j_C_8 : begin
        fsm_output = 13'b0010000000000;
        if ( loop_j_C_8_tr0 ) begin
          state_var_NS = loop_i_C_0;
        end
        else begin
          state_var_NS = loop_j_C_0;
        end
      end
      loop_i_C_0 : begin
        fsm_output = 13'b0100000000000;
        if ( loop_i_C_0_tr0 ) begin
          state_var_NS = main_C_1;
        end
        else begin
          state_var_NS = loop_j_C_0;
        end
      end
      main_C_1 : begin
        fsm_output = 13'b1000000000000;
        state_var_NS = main_C_0;
      end
      // core_rlp_C_0
      default : begin
        fsm_output = 13'b0000000000001;
        state_var_NS = main_C_0;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= core_rlp_C_0;
    end
    else begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    md_kernel_core
// ------------------------------------------------------------------


module md_kernel_core (
  clk, rst, force_x_triosy_lz, force_y_triosy_lz, force_z_triosy_lz, NL_triosy_lz,
      force_x_rsci_data_in_d, NL_rsci_addr_rd_d, NL_rsci_re_d, NL_rsci_data_out_d,
      force_x_rsci_addr_wr_d_pff, force_x_rsci_we_d_pff
);
  input clk;
  input rst;
  output force_x_triosy_lz;
  output force_y_triosy_lz;
  output force_z_triosy_lz;
  output NL_triosy_lz;
  output [15:0] force_x_rsci_data_in_d;
  output [6:0] NL_rsci_addr_rd_d;
  output NL_rsci_re_d;
  input [31:0] NL_rsci_data_out_d;
  output [4:0] force_x_rsci_addr_wr_d_pff;
  output force_x_rsci_we_d_pff;


  // Interconnect Declarations
  wire [12:0] fsm_output;
  wire [5:0] i_5_0_sva_2;
  wire [6:0] nl_i_5_0_sva_2;
  wire [2:0] j_2_0_sva_2;
  wire [3:0] nl_j_2_0_sva_2;
  reg loop_j_if_1_slc_loop_j_if_1_acc_1_28_svs_st;
  reg [26:0] loop_j_dx_lpi_3_dfm_1_31_5;
  reg [31:0] loop_j_dx_sva;
  wire [25:0] loop_j_adx_qr_30_0_lpi_3_dfm_30_5_mx0;
  wire [4:0] loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0;
  reg [4:0] i_5_0_sva_4_0_1;
  reg reg_NL_triosy_obj_ld_cse;
  wire [1:0] j_mux_cse;
  wire j_or_cse;
  wire [31:0] z_out;
  wire [30:0] z_out_1;
  wire [31:0] nl_z_out_1;
  wire [19:0] z_out_3;
  wire signed [21:0] nl_z_out_3;
  reg [15:0] fx_sva;
  reg loop_j_loop_j_if_2_and_mdf_sva;
  reg loop_j_else_2_loop_j_else_2_if_and_mdf_sva;
  reg loop_j_else_2_else_loop_j_else_2_else_if_and_mdf_sva;
  reg r2inv_6_lpi_3_dfm;
  reg r2inv_2_lpi_3_dfm_2;
  reg [10:0] loop_j_acc_12_psp_sva;
  wire [11:0] nl_loop_j_acc_12_psp_sva;
  reg [1:0] j_2_0_sva_1_0_1;
  wire loop_j_dx_lpi_3_dfm_1_31_5_mx0c1;
  wire r2inv_4_lpi_3_dfm_1_mx0w1;
  wire r2inv_6_lpi_3_dfm_mx0w0;
  reg loop_j_slc_loop_j_mul_3_19_6_itm_13;
  reg [2:0] loop_j_slc_loop_j_mul_3_19_6_itm_12_10;
  reg [9:0] loop_j_slc_loop_j_mul_3_19_6_itm_9_0;
  wire i_or_cse;
  wire exs_tmp_3_11;
  wire loop_j_nor_cse;
  wire loop_j_or_3_cse;
  wire loop_j_acc_2_itm_32_1;
  wire [12:0] z_out_2_21_9;

  wire not_nl;
  wire not_32_nl;
  wire[27:0] loop_j_if_1_acc_1_nl;
  wire[28:0] nl_loop_j_if_1_acc_1_nl;
  wire[26:0] loop_j_dx_mux_1_nl;
  wire loop_j_else_2_else_loop_j_else_2_else_if_and_nl;
  wire[32:0] loop_j_acc_2_nl;
  wire[33:0] nl_loop_j_acc_2_nl;
  wire[4:0] loop_i_loop_i_and_nl;
  wire[4:0] loop_i_mux_nl;
  wire or_nl;
  wire[32:0] acc_nl;
  wire[33:0] nl_acc_nl;
  wire[31:0] loop_j_dx_mux_4_nl;
  wire loop_j_dx_or_3_nl;
  wire[10:0] loop_j_dx_loop_j_dx_and_1_nl;
  wire[4:0] loop_j_dx_mux_5_nl;
  wire[4:0] loop_j_if_1_loop_j_if_1_or_1_nl;
  wire[4:0] loop_j_if_1_loop_j_if_1_nor_1_nl;
  wire[20:0] loop_j_if_1_mux1h_3_nl;
  wire[4:0] loop_j_if_1_mux1h_4_nl;
  wire[21:0] mul_nl;
  wire signed [24:0] nl_mul_nl;
  wire[2:0] loop_j_loop_j_and_18_nl;
  wire loop_j_not_22_nl;
  wire loop_j_mux_22_nl;
  wire loop_j_loop_j_and_19_nl;
  wire loop_j_mux_23_nl;
  wire loop_j_loop_j_and_20_nl;
  wire loop_j_mux_24_nl;
  wire loop_j_loop_j_and_21_nl;
  wire loop_j_mux_25_nl;
  wire loop_j_loop_j_and_22_nl;
  wire[1:0] loop_j_mux_26_nl;
  wire loop_j_mux_27_nl;
  wire[7:0] loop_j_mux_28_nl;
  wire loop_j_loop_j_and_23_nl;
  wire loop_j_mux_29_nl;
  wire loop_j_loop_j_and_24_nl;
  wire loop_j_loop_j_mux_6_nl;
  wire loop_j_loop_j_and_25_nl;
  wire loop_j_mux1h_15_nl;
  wire loop_j_loop_j_and_26_nl;
  wire loop_j_mux1h_16_nl;
  wire loop_j_loop_j_and_27_nl;
  wire loop_j_loop_j_mux_7_nl;
  wire loop_j_loop_j_and_28_nl;
  wire loop_j_mux_30_nl;
  wire[2:0] loop_j_loop_j_and_29_nl;
  wire not_37_nl;
  wire[2:0] loop_j_loop_j_and_30_nl;
  wire loop_j_not_28_nl;
  wire loop_j_loop_j_mux_8_nl;
  wire loop_j_loop_j_and_31_nl;
  wire loop_j_loop_j_mux_9_nl;
  wire loop_j_loop_j_and_32_nl;
  wire loop_j_loop_j_mux_10_nl;
  wire loop_j_loop_j_and_33_nl;
  wire loop_j_loop_j_mux_11_nl;

  // Interconnect Declarations for Component Instantiations 
  wire  nl_md_kernel_core_core_fsm_inst_loop_j_C_8_tr0;
  assign nl_md_kernel_core_core_fsm_inst_loop_j_C_8_tr0 = j_2_0_sva_2[2];
  wire  nl_md_kernel_core_core_fsm_inst_loop_i_C_0_tr0;
  assign nl_md_kernel_core_core_fsm_inst_loop_i_C_0_tr0 = i_5_0_sva_2[5];
  mgc_io_sync_v2 #(.valid(32'sd0)) force_x_triosy_obj (
      .ld(reg_NL_triosy_obj_ld_cse),
      .lz(force_x_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) force_y_triosy_obj (
      .ld(reg_NL_triosy_obj_ld_cse),
      .lz(force_y_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) force_z_triosy_obj (
      .ld(reg_NL_triosy_obj_ld_cse),
      .lz(force_z_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) NL_triosy_obj (
      .ld(reg_NL_triosy_obj_ld_cse),
      .lz(NL_triosy_lz)
    );
  md_kernel_core_core_fsm md_kernel_core_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .fsm_output(fsm_output),
      .loop_j_C_8_tr0(nl_md_kernel_core_core_fsm_inst_loop_j_C_8_tr0),
      .loop_i_C_0_tr0(nl_md_kernel_core_core_fsm_inst_loop_i_C_0_tr0)
    );
  assign not_nl = ~ i_or_cse;
  assign j_mux_cse = MUX_v_2_2_2(2'b00, (j_2_0_sva_2[1:0]), not_nl);
  assign i_or_cse = (fsm_output[1]) | (fsm_output[11]);
  assign j_or_cse = (fsm_output[10]) | i_or_cse;
  assign loop_j_adx_qr_30_0_lpi_3_dfm_30_5_mx0 = MUX_v_26_2_2((loop_j_dx_lpi_3_dfm_1_31_5[25:0]),
      (z_out_1[30:5]), loop_j_dx_lpi_3_dfm_1_31_5[26]);
  assign r2inv_4_lpi_3_dfm_1_mx0w1 = loop_j_else_2_else_loop_j_else_2_else_if_and_mdf_sva
      & (~ loop_j_else_2_loop_j_else_2_if_and_mdf_sva) & (~ loop_j_loop_j_if_2_and_mdf_sva);
  assign loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0 = MUX_v_5_2_2((loop_j_dx_sva[4:0]),
      (z_out_1[4:0]), loop_j_dx_lpi_3_dfm_1_31_5[26]);
  assign r2inv_6_lpi_3_dfm_mx0w0 = loop_j_else_2_loop_j_else_2_if_and_mdf_sva & (~
      loop_j_loop_j_if_2_and_mdf_sva);
  assign nl_j_2_0_sva_2 = conv_u2s_2_3(j_2_0_sva_1_0_1) + 3'b001;
  assign j_2_0_sva_2 = nl_j_2_0_sva_2[2:0];
  assign nl_i_5_0_sva_2 = conv_u2s_5_6(i_5_0_sva_4_0_1) + 6'b000001;
  assign i_5_0_sva_2 = nl_i_5_0_sva_2[5:0];
  assign nl_loop_j_acc_2_nl = conv_s2u_32_33(~ loop_j_dx_sva) + 33'b000000000000000000000000000010001;
  assign loop_j_acc_2_nl = nl_loop_j_acc_2_nl[32:0];
  assign loop_j_acc_2_itm_32_1 = readslicef_33_1_32(loop_j_acc_2_nl);
  assign loop_j_dx_lpi_3_dfm_1_31_5_mx0c1 = (~ loop_j_acc_2_itm_32_1) & (fsm_output[3]);
  assign force_x_rsci_data_in_d = z_out[15:0];
  assign force_x_rsci_addr_wr_d_pff = i_5_0_sva_4_0_1;
  assign force_x_rsci_we_d_pff = ~((j_2_0_sva_2[2]) & (fsm_output[10]));
  assign loop_i_mux_nl = MUX_v_5_2_2(i_5_0_sva_4_0_1, (i_5_0_sva_2[4:0]), fsm_output[11]);
  assign or_nl = (fsm_output[11:10]!=2'b00);
  assign loop_i_loop_i_and_nl = MUX_v_5_2_2(5'b00000, loop_i_mux_nl, or_nl);
  assign NL_rsci_addr_rd_d = {loop_i_loop_i_and_nl , j_mux_cse};
  assign NL_rsci_re_d = ~(((~ (i_5_0_sva_2[5])) & (fsm_output[11])) | (fsm_output[1])
      | ((~ (j_2_0_sva_2[2])) & (fsm_output[10])));
  assign exs_tmp_3_11 = ~((loop_j_acc_12_psp_sva[9]) ^ (loop_j_acc_12_psp_sva[10]));
  assign loop_j_nor_cse = ~((fsm_output[6]) | (fsm_output[9]));
  assign loop_j_or_3_cse = (fsm_output[10:9]!=2'b00);
  always @(posedge clk) begin
    if ( rst ) begin
      reg_NL_triosy_obj_ld_cse <= 1'b0;
      loop_j_if_1_slc_loop_j_if_1_acc_1_28_svs_st <= 1'b0;
      loop_j_else_2_loop_j_else_2_if_and_mdf_sva <= 1'b0;
      loop_j_slc_loop_j_mul_3_19_6_itm_13 <= 1'b0;
      loop_j_slc_loop_j_mul_3_19_6_itm_12_10 <= 3'b000;
      loop_j_slc_loop_j_mul_3_19_6_itm_9_0 <= 10'b0000000000;
      loop_j_acc_12_psp_sva <= 11'b00000000000;
    end
    else begin
      reg_NL_triosy_obj_ld_cse <= (i_5_0_sva_2[5]) & (fsm_output[11]);
      loop_j_if_1_slc_loop_j_if_1_acc_1_28_svs_st <= readslicef_28_1_27(loop_j_if_1_acc_1_nl);
      loop_j_else_2_loop_j_else_2_if_and_mdf_sva <= (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[1])
          & (~((loop_j_adx_qr_30_0_lpi_3_dfm_30_5_mx0!=26'b00000000000000000000000000)
          | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[4]) | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[3])
          | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[2]) | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[0])));
      loop_j_slc_loop_j_mul_3_19_6_itm_13 <= z_out_3[19];
      loop_j_slc_loop_j_mul_3_19_6_itm_12_10 <= MUX1HOT_v_3_3_2((z_out_3[12:10]),
          (z_out_2_21_9[12:10]), (z_out_3[18:16]), {(fsm_output[6]) , (fsm_output[8])
          , (fsm_output[9])});
      loop_j_slc_loop_j_mul_3_19_6_itm_9_0 <= MUX1HOT_v_10_4_2((z_out_3[9:0]), (z_out_2_21_9[9:0]),
          (z_out_2_21_9[10:1]), (z_out_3[15:6]), {(fsm_output[6]) , (fsm_output[8])
          , (fsm_output[7]) , (fsm_output[9])});
      loop_j_acc_12_psp_sva <= nl_loop_j_acc_12_psp_sva[10:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      i_5_0_sva_4_0_1 <= 5'b00000;
    end
    else if ( i_or_cse ) begin
      i_5_0_sva_4_0_1 <= MUX_v_5_2_2(5'b00000, (i_5_0_sva_2[4:0]), (fsm_output[11]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      j_2_0_sva_1_0_1 <= 2'b00;
      fx_sva <= 16'b0000000000000000;
    end
    else if ( j_or_cse ) begin
      j_2_0_sva_1_0_1 <= j_mux_cse;
      fx_sva <= MUX_v_16_2_2(16'b0000000000000000, (z_out[15:0]), not_32_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      loop_j_dx_sva <= 32'b00000000000000000000000000000000;
    end
    else if ( fsm_output[2] ) begin
      loop_j_dx_sva <= z_out;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      loop_j_dx_lpi_3_dfm_1_31_5 <= 27'b000000000000000000000000000;
    end
    else if ( (loop_j_acc_2_itm_32_1 & (fsm_output[3])) | loop_j_dx_lpi_3_dfm_1_31_5_mx0c1
        | (loop_j_if_1_slc_loop_j_if_1_acc_1_28_svs_st & (fsm_output[4])) ) begin
      loop_j_dx_lpi_3_dfm_1_31_5 <= MUX_v_27_2_2((z_out_1[26:0]), (loop_j_dx_sva[31:5]),
          loop_j_dx_lpi_3_dfm_1_31_5_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      loop_j_else_2_else_loop_j_else_2_else_if_and_mdf_sva <= 1'b0;
    end
    else if ( (fsm_output[6:5]!=2'b00) ) begin
      loop_j_else_2_else_loop_j_else_2_else_if_and_mdf_sva <= MUX_s_1_2_2(loop_j_else_2_else_loop_j_else_2_else_if_and_nl,
          r2inv_4_lpi_3_dfm_1_mx0w1, fsm_output[6]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      loop_j_loop_j_if_2_and_mdf_sva <= 1'b0;
    end
    else if ( fsm_output[5] ) begin
      loop_j_loop_j_if_2_and_mdf_sva <= (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[0])
          & (~((loop_j_adx_qr_30_0_lpi_3_dfm_30_5_mx0!=26'b00000000000000000000000000)
          | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[4:1]!=4'b0000)));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      r2inv_2_lpi_3_dfm_2 <= 1'b0;
    end
    else if ( fsm_output[5] ) begin
      r2inv_2_lpi_3_dfm_2 <= ~((~ (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[3])) | (loop_j_adx_qr_30_0_lpi_3_dfm_30_5_mx0!=26'b00000000000000000000000000)
          | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[4]) | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[2])
          | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[1]) | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[0]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      r2inv_6_lpi_3_dfm <= 1'b0;
    end
    else if ( fsm_output[6] ) begin
      r2inv_6_lpi_3_dfm <= r2inv_6_lpi_3_dfm_mx0w0;
    end
  end
  assign loop_j_dx_mux_1_nl = MUX_v_27_2_2((loop_j_dx_sva[31:5]), (z_out_1[26:0]),
      loop_j_acc_2_itm_32_1);
  assign nl_loop_j_if_1_acc_1_nl = ({loop_j_dx_mux_1_nl , (loop_j_dx_sva[4])}) +
      28'b0000000000000000000000000001;
  assign loop_j_if_1_acc_1_nl = nl_loop_j_if_1_acc_1_nl[27:0];
  assign nl_loop_j_acc_12_psp_sva  = conv_u2u_9_11(z_out_2_21_9[10:2]) + conv_u2u_10_11(z_out_2_21_9[10:1]);
  assign not_32_nl = ~ i_or_cse;
  assign loop_j_else_2_else_loop_j_else_2_else_if_and_nl = (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[2])
      & (~((loop_j_adx_qr_30_0_lpi_3_dfm_30_5_mx0!=26'b00000000000000000000000000)
      | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[4]) | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[3])
      | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[1]) | (loop_j_adx_qr_30_0_lpi_3_dfm_4_0_mx0[0])));
  assign loop_j_dx_mux_4_nl = MUX_v_32_2_2((~ NL_rsci_data_out_d), ({{16{fx_sva[15]}},
      fx_sva}), fsm_output[10]);
  assign loop_j_dx_or_3_nl = (~ (fsm_output[10])) | (fsm_output[2]);
  assign loop_j_dx_loop_j_dx_and_1_nl = MUX_v_11_2_2(11'b00000000000, (z_out_3[15:5]),
      (fsm_output[10]));
  assign loop_j_dx_mux_5_nl = MUX_v_5_2_2(i_5_0_sva_4_0_1, (z_out_3[4:0]), fsm_output[10]);
  assign nl_acc_nl = ({loop_j_dx_mux_4_nl , loop_j_dx_or_3_nl}) + conv_u2u_17_33({loop_j_dx_loop_j_dx_and_1_nl
      , loop_j_dx_mux_5_nl , 1'b1});
  assign acc_nl = nl_acc_nl[32:0];
  assign z_out = readslicef_33_32_1(acc_nl);
  assign loop_j_if_1_loop_j_if_1_nor_1_nl = ~(MUX_v_5_2_2((loop_j_dx_lpi_3_dfm_1_31_5[25:21]),
      5'b11111, (fsm_output[3])));
  assign loop_j_if_1_loop_j_if_1_or_1_nl = MUX_v_5_2_2(loop_j_if_1_loop_j_if_1_nor_1_nl,
      5'b11111, (fsm_output[4]));
  assign loop_j_if_1_mux1h_3_nl = MUX1HOT_v_21_3_2((loop_j_dx_lpi_3_dfm_1_31_5[25:5]),
      (loop_j_dx_sva[30:10]), (~ (loop_j_dx_lpi_3_dfm_1_31_5[20:0])), {(fsm_output[4])
      , (fsm_output[3]) , (fsm_output[5])});
  assign loop_j_if_1_mux1h_4_nl = MUX1HOT_v_5_3_2((loop_j_dx_lpi_3_dfm_1_31_5[4:0]),
      (loop_j_dx_sva[9:5]), (~ (loop_j_dx_sva[4:0])), {(fsm_output[4]) , (fsm_output[3])
      , (fsm_output[5])});
  assign nl_z_out_1 = ({loop_j_if_1_loop_j_if_1_or_1_nl , loop_j_if_1_mux1h_3_nl
      , loop_j_if_1_mux1h_4_nl}) + conv_s2u_2_31({(fsm_output[3]) , 1'b1});
  assign z_out_1 = nl_z_out_1[30:0];
  assign loop_j_not_22_nl = ~ (fsm_output[7]);
  assign loop_j_loop_j_and_18_nl = MUX_v_3_2_2(3'b000, (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[9:7]),
      loop_j_not_22_nl);
  assign loop_j_mux_22_nl = MUX_s_1_2_2((loop_j_slc_loop_j_mul_3_19_6_itm_9_0[6]),
      loop_j_loop_j_if_2_and_mdf_sva, fsm_output[7]);
  assign loop_j_loop_j_and_19_nl = (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[5]) & (~
      (fsm_output[7]));
  assign loop_j_mux_23_nl = MUX_s_1_2_2((loop_j_slc_loop_j_mul_3_19_6_itm_9_0[4]),
      r2inv_6_lpi_3_dfm, fsm_output[7]);
  assign loop_j_loop_j_and_20_nl = (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[3]) & (~
      (fsm_output[7]));
  assign loop_j_mux_24_nl = MUX_s_1_2_2((loop_j_slc_loop_j_mul_3_19_6_itm_9_0[2]),
      loop_j_else_2_else_loop_j_else_2_else_if_and_mdf_sva, fsm_output[7]);
  assign loop_j_loop_j_and_21_nl = (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[1]) & (~
      (fsm_output[7]));
  assign loop_j_mux_25_nl = MUX_s_1_2_2((loop_j_slc_loop_j_mul_3_19_6_itm_9_0[0]),
      r2inv_2_lpi_3_dfm_2, fsm_output[7]);
  assign loop_j_loop_j_and_22_nl = exs_tmp_3_11 & (~ (fsm_output[7]));
  assign loop_j_mux_26_nl = MUX_v_2_2_2(({{1{exs_tmp_3_11}}, exs_tmp_3_11}), (loop_j_slc_loop_j_mul_3_19_6_itm_12_10[2:1]),
      fsm_output[7]);
  assign loop_j_mux_27_nl = MUX_s_1_2_2((~ (loop_j_acc_12_psp_sva[9])), (loop_j_slc_loop_j_mul_3_19_6_itm_12_10[0]),
      fsm_output[7]);
  assign loop_j_mux_28_nl = MUX_v_8_2_2((loop_j_acc_12_psp_sva[8:1]), (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[9:2]),
      fsm_output[7]);
  assign loop_j_loop_j_and_23_nl = (loop_j_acc_12_psp_sva[0]) & (~ (fsm_output[7]));
  assign loop_j_mux_29_nl = MUX_s_1_2_2((loop_j_slc_loop_j_mul_3_19_6_itm_9_0[0]),
      (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[0]), fsm_output[7]);
  assign nl_mul_nl = $signed(conv_u2s_10_11({loop_j_loop_j_and_18_nl , loop_j_mux_22_nl
      , loop_j_loop_j_and_19_nl , loop_j_mux_23_nl , loop_j_loop_j_and_20_nl , loop_j_mux_24_nl
      , loop_j_loop_j_and_21_nl , loop_j_mux_25_nl})) * $signed(({loop_j_loop_j_and_22_nl
      , loop_j_mux_26_nl , loop_j_mux_27_nl , loop_j_mux_28_nl , loop_j_loop_j_and_23_nl
      , loop_j_mux_29_nl}));
  assign mul_nl = nl_mul_nl[21:0];
  assign z_out_2_21_9 = readslicef_22_13_9(mul_nl);
  assign loop_j_loop_j_and_24_nl = (loop_j_dx_lpi_3_dfm_1_31_5[2]) & loop_j_nor_cse;
  assign loop_j_loop_j_mux_6_nl = MUX_s_1_2_2(loop_j_loop_j_if_2_and_mdf_sva, (loop_j_dx_lpi_3_dfm_1_31_5[1]),
      fsm_output[10]);
  assign loop_j_loop_j_and_25_nl = (loop_j_dx_lpi_3_dfm_1_31_5[0]) & loop_j_nor_cse;
  assign loop_j_mux1h_15_nl = MUX1HOT_s_1_3_2(r2inv_6_lpi_3_dfm_mx0w0, r2inv_6_lpi_3_dfm,
      (loop_j_dx_sva[4]), {(fsm_output[6]) , (fsm_output[9]) , (fsm_output[10])});
  assign loop_j_loop_j_and_26_nl = (loop_j_dx_sva[3]) & loop_j_nor_cse;
  assign loop_j_mux1h_16_nl = MUX1HOT_s_1_3_2(r2inv_4_lpi_3_dfm_1_mx0w1, loop_j_else_2_else_loop_j_else_2_else_if_and_mdf_sva,
      (loop_j_dx_sva[2]), {(fsm_output[6]) , (fsm_output[9]) , (fsm_output[10])});
  assign loop_j_loop_j_and_27_nl = (loop_j_dx_sva[1]) & loop_j_nor_cse;
  assign loop_j_loop_j_mux_7_nl = MUX_s_1_2_2(r2inv_2_lpi_3_dfm_2, (loop_j_dx_sva[0]),
      fsm_output[10]);
  assign loop_j_mux_30_nl = MUX_s_1_2_2((loop_j_slc_loop_j_mul_3_19_6_itm_12_10[2]),
      loop_j_slc_loop_j_mul_3_19_6_itm_13, fsm_output[10]);
  assign loop_j_loop_j_and_28_nl = loop_j_mux_30_nl & (~ (fsm_output[6]));
  assign not_37_nl = ~ (fsm_output[6]);
  assign loop_j_loop_j_and_29_nl = MUX_v_3_2_2(3'b000, loop_j_slc_loop_j_mul_3_19_6_itm_12_10,
      not_37_nl);
  assign loop_j_not_28_nl = ~ (fsm_output[6]);
  assign loop_j_loop_j_and_30_nl = MUX_v_3_2_2(3'b000, (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[9:7]),
      loop_j_not_28_nl);
  assign loop_j_loop_j_mux_8_nl = MUX_s_1_2_2(loop_j_loop_j_if_2_and_mdf_sva, (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[6]),
      loop_j_or_3_cse);
  assign loop_j_loop_j_and_31_nl = (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[5]) & (~
      (fsm_output[6]));
  assign loop_j_loop_j_mux_9_nl = MUX_s_1_2_2(r2inv_6_lpi_3_dfm_mx0w0, (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[4]),
      loop_j_or_3_cse);
  assign loop_j_loop_j_and_32_nl = (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[3]) & (~
      (fsm_output[6]));
  assign loop_j_loop_j_mux_10_nl = MUX_s_1_2_2(r2inv_4_lpi_3_dfm_1_mx0w1, (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[2]),
      loop_j_or_3_cse);
  assign loop_j_loop_j_and_33_nl = (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[1]) & (~
      (fsm_output[6]));
  assign loop_j_loop_j_mux_11_nl = MUX_s_1_2_2(r2inv_2_lpi_3_dfm_2, (loop_j_slc_loop_j_mul_3_19_6_itm_9_0[0]),
      loop_j_or_3_cse);
  assign nl_z_out_3 = $signed(({loop_j_loop_j_and_24_nl , loop_j_loop_j_mux_6_nl
      , loop_j_loop_j_and_25_nl , loop_j_mux1h_15_nl , loop_j_loop_j_and_26_nl ,
      loop_j_mux1h_16_nl , loop_j_loop_j_and_27_nl , loop_j_loop_j_mux_7_nl})) *
      $signed(({loop_j_loop_j_and_28_nl , loop_j_loop_j_and_29_nl , loop_j_loop_j_and_30_nl
      , loop_j_loop_j_mux_8_nl , loop_j_loop_j_and_31_nl , loop_j_loop_j_mux_9_nl
      , loop_j_loop_j_and_32_nl , loop_j_loop_j_mux_10_nl , loop_j_loop_j_and_33_nl
      , loop_j_loop_j_mux_11_nl}));
  assign z_out_3 = nl_z_out_3[19:0];

  function automatic  MUX1HOT_s_1_3_2;
    input  input_2;
    input  input_1;
    input  input_0;
    input [2:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    MUX1HOT_s_1_3_2 = result;
  end
  endfunction


  function automatic [9:0] MUX1HOT_v_10_4_2;
    input [9:0] input_3;
    input [9:0] input_2;
    input [9:0] input_1;
    input [9:0] input_0;
    input [3:0] sel;
    reg [9:0] result;
  begin
    result = input_0 & {10{sel[0]}};
    result = result | (input_1 & {10{sel[1]}});
    result = result | (input_2 & {10{sel[2]}});
    result = result | (input_3 & {10{sel[3]}});
    MUX1HOT_v_10_4_2 = result;
  end
  endfunction


  function automatic [20:0] MUX1HOT_v_21_3_2;
    input [20:0] input_2;
    input [20:0] input_1;
    input [20:0] input_0;
    input [2:0] sel;
    reg [20:0] result;
  begin
    result = input_0 & {21{sel[0]}};
    result = result | (input_1 & {21{sel[1]}});
    result = result | (input_2 & {21{sel[2]}});
    MUX1HOT_v_21_3_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_3_2;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [2:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    MUX1HOT_v_3_3_2 = result;
  end
  endfunction


  function automatic [4:0] MUX1HOT_v_5_3_2;
    input [4:0] input_2;
    input [4:0] input_1;
    input [4:0] input_0;
    input [2:0] sel;
    reg [4:0] result;
  begin
    result = input_0 & {5{sel[0]}};
    result = result | (input_1 & {5{sel[1]}});
    result = result | (input_2 & {5{sel[2]}});
    MUX1HOT_v_5_3_2 = result;
  end
  endfunction


  function automatic  MUX_s_1_2_2;
    input  input_0;
    input  input_1;
    input  sel;
    reg  result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function automatic [10:0] MUX_v_11_2_2;
    input [10:0] input_0;
    input [10:0] input_1;
    input  sel;
    reg [10:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_11_2_2 = result;
  end
  endfunction


  function automatic [15:0] MUX_v_16_2_2;
    input [15:0] input_0;
    input [15:0] input_1;
    input  sel;
    reg [15:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_16_2_2 = result;
  end
  endfunction


  function automatic [25:0] MUX_v_26_2_2;
    input [25:0] input_0;
    input [25:0] input_1;
    input  sel;
    reg [25:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_26_2_2 = result;
  end
  endfunction


  function automatic [26:0] MUX_v_27_2_2;
    input [26:0] input_0;
    input [26:0] input_1;
    input  sel;
    reg [26:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_27_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [31:0] MUX_v_32_2_2;
    input [31:0] input_0;
    input [31:0] input_1;
    input  sel;
    reg [31:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_32_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_2_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input  sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function automatic [4:0] MUX_v_5_2_2;
    input [4:0] input_0;
    input [4:0] input_1;
    input  sel;
    reg [4:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_5_2_2 = result;
  end
  endfunction


  function automatic [7:0] MUX_v_8_2_2;
    input [7:0] input_0;
    input [7:0] input_1;
    input  sel;
    reg [7:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_8_2_2 = result;
  end
  endfunction


  function automatic [12:0] readslicef_22_13_9;
    input [21:0] vector;
    reg [21:0] tmp;
  begin
    tmp = vector >> 9;
    readslicef_22_13_9 = tmp[12:0];
  end
  endfunction


  function automatic [0:0] readslicef_28_1_27;
    input [27:0] vector;
    reg [27:0] tmp;
  begin
    tmp = vector >> 27;
    readslicef_28_1_27 = tmp[0:0];
  end
  endfunction


  function automatic [0:0] readslicef_33_1_32;
    input [32:0] vector;
    reg [32:0] tmp;
  begin
    tmp = vector >> 32;
    readslicef_33_1_32 = tmp[0:0];
  end
  endfunction


  function automatic [31:0] readslicef_33_32_1;
    input [32:0] vector;
    reg [32:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_33_32_1 = tmp[31:0];
  end
  endfunction


  function automatic [30:0] conv_s2u_2_31 ;
    input [1:0]  vector ;
  begin
    conv_s2u_2_31 = {{29{vector[1]}}, vector};
  end
  endfunction


  function automatic [32:0] conv_s2u_32_33 ;
    input [31:0]  vector ;
  begin
    conv_s2u_32_33 = {vector[31], vector};
  end
  endfunction


  function automatic [2:0] conv_u2s_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_3 =  {1'b0, vector};
  end
  endfunction


  function automatic [5:0] conv_u2s_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_6 =  {1'b0, vector};
  end
  endfunction


  function automatic [10:0] conv_u2s_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2s_10_11 =  {1'b0, vector};
  end
  endfunction


  function automatic [10:0] conv_u2u_9_11 ;
    input [8:0]  vector ;
  begin
    conv_u2u_9_11 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [10:0] conv_u2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_11 = {1'b0, vector};
  end
  endfunction


  function automatic [32:0] conv_u2u_17_33 ;
    input [16:0]  vector ;
  begin
    conv_u2u_17_33 = {{16{1'b0}}, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    md_kernel
// ------------------------------------------------------------------


module md_kernel (
  clk, rst, force_x_rsc_data_in, force_x_rsc_addr_wr, force_x_rsc_we, force_x_triosy_lz,
      force_y_rsc_data_in, force_y_rsc_addr_wr, force_y_rsc_we, force_y_triosy_lz,
      force_z_rsc_data_in, force_z_rsc_addr_wr, force_z_rsc_we, force_z_triosy_lz,
      NL_rsc_addr_rd, NL_rsc_re, NL_rsc_data_out, NL_triosy_lz
);
  input clk;
  input rst;
  output [15:0] force_x_rsc_data_in;
  output [4:0] force_x_rsc_addr_wr;
  output force_x_rsc_we;
  output force_x_triosy_lz;
  output [15:0] force_y_rsc_data_in;
  output [4:0] force_y_rsc_addr_wr;
  output force_y_rsc_we;
  output force_y_triosy_lz;
  output [15:0] force_z_rsc_data_in;
  output [4:0] force_z_rsc_addr_wr;
  output force_z_rsc_we;
  output force_z_triosy_lz;
  output [6:0] NL_rsc_addr_rd;
  output NL_rsc_re;
  input [31:0] NL_rsc_data_out;
  output NL_triosy_lz;


  // Interconnect Declarations
  wire [15:0] force_x_rsci_data_in_d;
  wire [6:0] NL_rsci_addr_rd_d;
  wire NL_rsci_re_d;
  wire [31:0] NL_rsci_data_out_d;
  wire [4:0] force_x_rsci_addr_wr_d_iff;
  wire force_x_rsci_we_d_iff;


  // Interconnect Declarations for Component Instantiations 
  md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_1_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
      force_x_rsci (
      .we(force_x_rsc_we),
      .addr_wr(force_x_rsc_addr_wr),
      .data_in(force_x_rsc_data_in),
      .data_in_d(force_x_rsci_data_in_d),
      .addr_wr_d(force_x_rsci_addr_wr_d_iff),
      .we_d(force_x_rsci_we_d_iff)
    );
  md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_2_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
      force_y_rsci (
      .we(force_y_rsc_we),
      .addr_wr(force_y_rsc_addr_wr),
      .data_in(force_y_rsc_data_in),
      .data_in_d(16'b0000000000000000),
      .addr_wr_d(force_x_rsci_addr_wr_d_iff),
      .we_d(force_x_rsci_we_d_iff)
    );
  md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_3_32_16_5_0_1_0_0_0_1_1_16_32_1_1_gen
      force_z_rsci (
      .we(force_z_rsc_we),
      .addr_wr(force_z_rsc_addr_wr),
      .data_in(force_z_rsc_data_in),
      .data_in_d(16'b0000000000000000),
      .addr_wr_d(force_x_rsci_addr_wr_d_iff),
      .we_d(force_x_rsci_we_d_iff)
    );
  md_kernel_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_7_128_32_7_0_1_0_0_0_1_1_32_128_1_1_gen
      NL_rsci (
      .data_out(NL_rsc_data_out),
      .re(NL_rsc_re),
      .addr_rd(NL_rsc_addr_rd),
      .addr_rd_d(NL_rsci_addr_rd_d),
      .re_d(NL_rsci_re_d),
      .data_out_d(NL_rsci_data_out_d)
    );
  md_kernel_core md_kernel_core_inst (
      .clk(clk),
      .rst(rst),
      .force_x_triosy_lz(force_x_triosy_lz),
      .force_y_triosy_lz(force_y_triosy_lz),
      .force_z_triosy_lz(force_z_triosy_lz),
      .NL_triosy_lz(NL_triosy_lz),
      .force_x_rsci_data_in_d(force_x_rsci_data_in_d),
      .NL_rsci_addr_rd_d(NL_rsci_addr_rd_d),
      .NL_rsci_re_d(NL_rsci_re_d),
      .NL_rsci_data_out_d(NL_rsci_data_out_d),
      .force_x_rsci_addr_wr_d_pff(force_x_rsci_addr_wr_d_iff),
      .force_x_rsci_we_d_pff(force_x_rsci_we_d_iff)
    );
endmodule



