// Seed: 1572374010
module module_0;
  wire id_1;
  ;
  wire id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd21
) (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire void id_6,
    input wor _id_7,
    input tri1 id_8
);
  bit id_10;
  assign id_2 = id_1;
  wire id_11;
  assign id_2 = id_10;
  always_comb id_10 <= id_7 & id_1;
  wire id_12;
  localparam id_13 = 1;
  logic [(  1  ) : id_7] id_14;
  logic id_15;
  ;
  module_0 modCall_1 ();
  always id_15 = -1;
endmodule
