{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560091922942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560091922943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 11:52:01 2019 " "Processing started: Sun Jun 09 11:52:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560091922943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560091922943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560091922944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560091923431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project3-proc " "Found design unit 1: project3-proc" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924133 ""} { "Info" "ISGN_ENTITY_NAME" "1 project3 " "Found entity 1: project3" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-conv " "Found design unit 1: divider-conv" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924136 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-proc " "Found design unit 1: ALU-proc" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD27-conv " "Found design unit 1: BCD27-conv" {  } { { "BCD27.vhd" "" { Text "C:/Users/aluno/Desktop/project3/BCD27.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924143 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD27 " "Found entity 1: BCD27" {  } { { "BCD27.vhd" "" { Text "C:/Users/aluno/Desktop/project3/BCD27.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-clk1Hz " "Found design unit 1: ClockDiv-clk1Hz" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ClockDiv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924147 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ClockDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3 " "Elaborating entity \"project3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560091924201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:clock " "Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:clock\"" {  } { { "project3.vhd" "clock" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924245 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count ClockDiv.vhd(25) " "VHDL Process Statement warning at ClockDiv.vhd(25): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ClockDiv.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924246 "|project3|ClockDiv:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:procALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:procALU\"" {  } { { "project3.vhd" "procALU" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924248 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924250 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924250 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924250 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vta ALU.vhd(31) " "VHDL Process Statement warning at ALU.vhd(31): signal \"vta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vta ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"vta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vtb ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"vtb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vtb ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"vtb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(42) " "VHDL Process Statement warning at ALU.vhd(42): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o ALU.vhd(45) " "VHDL Process Statement warning at ALU.vhd(45): signal \"o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a ALU.vhd(47) " "VHDL Process Statement warning at ALU.vhd(47): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b ALU.vhd(47) " "VHDL Process Statement warning at ALU.vhd(47): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924251 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(67) " "VHDL Process Statement warning at ALU.vhd(67): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924252 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vta ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"vta\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vtb ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"vtb\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_a ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"temp_a\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_b ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"temp_b\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_s ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"temp_s\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csig ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"csig\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csig ALU.vhd(24) " "Inferred latch for \"csig\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[0\] ALU.vhd(24) " "Inferred latch for \"temp_s\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[1\] ALU.vhd(24) " "Inferred latch for \"temp_s\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[2\] ALU.vhd(24) " "Inferred latch for \"temp_s\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[3\] ALU.vhd(24) " "Inferred latch for \"temp_s\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924253 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[4\] ALU.vhd(24) " "Inferred latch for \"temp_s\[4\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[5\] ALU.vhd(24) " "Inferred latch for \"temp_s\[5\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[0\] ALU.vhd(24) " "Inferred latch for \"temp_b\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[1\] ALU.vhd(24) " "Inferred latch for \"temp_b\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[2\] ALU.vhd(24) " "Inferred latch for \"temp_b\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[3\] ALU.vhd(24) " "Inferred latch for \"temp_b\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[4\] ALU.vhd(24) " "Inferred latch for \"temp_b\[4\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[5\] ALU.vhd(24) " "Inferred latch for \"temp_b\[5\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[0\] ALU.vhd(24) " "Inferred latch for \"temp_a\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[1\] ALU.vhd(24) " "Inferred latch for \"temp_a\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[2\] ALU.vhd(24) " "Inferred latch for \"temp_a\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[3\] ALU.vhd(24) " "Inferred latch for \"temp_a\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[4\] ALU.vhd(24) " "Inferred latch for \"temp_a\[4\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[5\] ALU.vhd(24) " "Inferred latch for \"temp_a\[5\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vtb\[0\] ALU.vhd(24) " "Inferred latch for \"vtb\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vtb\[1\] ALU.vhd(24) " "Inferred latch for \"vtb\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vtb\[2\] ALU.vhd(24) " "Inferred latch for \"vtb\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924254 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vtb\[3\] ALU.vhd(24) " "Inferred latch for \"vtb\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924255 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[0\] ALU.vhd(24) " "Inferred latch for \"vta\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924255 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[1\] ALU.vhd(24) " "Inferred latch for \"vta\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924255 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[2\] ALU.vhd(24) " "Inferred latch for \"vta\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924255 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[3\] ALU.vhd(24) " "Inferred latch for \"vta\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924255 "|project3|ALU:procALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:display " "Elaborating entity \"divider\" for hierarchy \"divider:display\"" {  } { { "project3.vhd" "display" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924256 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(29) " "VHDL Process Statement warning at divider.vhd(29): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924258 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vta divider.vhd(30) " "VHDL Process Statement warning at divider.vhd(30): signal \"vta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924258 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(31) " "VHDL Process Statement warning at divider.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924258 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(36) " "VHDL Process Statement warning at divider.vhd(36): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924258 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(37) " "VHDL Process Statement warning at divider.vhd(37): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(43) " "VHDL Process Statement warning at divider.vhd(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vta divider.vhd(44) " "VHDL Process Statement warning at divider.vhd(44): signal \"vta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(45) " "VHDL Process Statement warning at divider.vhd(45): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(50) " "VHDL Process Statement warning at divider.vhd(50): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(51) " "VHDL Process Statement warning at divider.vhd(51): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op divider.vhd(57) " "VHDL Process Statement warning at divider.vhd(57): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opt divider.vhd(58) " "VHDL Process Statement warning at divider.vhd(58): signal \"opt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "optt divider.vhd(59) " "VHDL Process Statement warning at divider.vhd(59): signal \"optt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op divider.vhd(65) " "VHDL Process Statement warning at divider.vhd(65): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opt divider.vhd(66) " "VHDL Process Statement warning at divider.vhd(66): signal \"opt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "optt divider.vhd(67) " "VHDL Process Statement warning at divider.vhd(67): signal \"optt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op divider.vhd(68) " "VHDL Process Statement warning at divider.vhd(68): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924259 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "csig divider.vhd(69) " "VHDL Process Statement warning at divider.vhd(69): signal \"csig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(71) " "VHDL Process Statement warning at divider.vhd(71): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(74) " "VHDL Process Statement warning at divider.vhd(74): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(76) " "VHDL Process Statement warning at divider.vhd(76): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(81) " "VHDL Process Statement warning at divider.vhd(81): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(82) " "VHDL Process Statement warning at divider.vhd(82): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(84) " "VHDL Process Statement warning at divider.vhd(84): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(89) " "VHDL Process Statement warning at divider.vhd(89): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(94) " "VHDL Process Statement warning at divider.vhd(94): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(99) " "VHDL Process Statement warning at divider.vhd(99): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vta divider.vhd(25) " "VHDL Process Statement warning at divider.vhd(25): inferring latch(es) for signal or variable \"vta\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924260 "|project3|divider:display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_s divider.vhd(25) " "VHDL Process Statement warning at divider.vhd(25): inferring latch(es) for signal or variable \"temp_s\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924261 "|project3|divider:display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opt divider.vhd(25) " "VHDL Process Statement warning at divider.vhd(25): inferring latch(es) for signal or variable \"opt\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924261 "|project3|divider:display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "optt divider.vhd(25) " "VHDL Process Statement warning at divider.vhd(25): inferring latch(es) for signal or variable \"optt\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091924261 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optt\[0\] divider.vhd(25) " "Inferred latch for \"optt\[0\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924261 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optt\[1\] divider.vhd(25) " "Inferred latch for \"optt\[1\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924261 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optt\[2\] divider.vhd(25) " "Inferred latch for \"optt\[2\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924261 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optt\[3\] divider.vhd(25) " "Inferred latch for \"optt\[3\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924261 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opt\[0\] divider.vhd(25) " "Inferred latch for \"opt\[0\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924261 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opt\[1\] divider.vhd(25) " "Inferred latch for \"opt\[1\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opt\[2\] divider.vhd(25) " "Inferred latch for \"opt\[2\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[0\] divider.vhd(25) " "Inferred latch for \"temp_s\[0\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[1\] divider.vhd(25) " "Inferred latch for \"temp_s\[1\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[2\] divider.vhd(25) " "Inferred latch for \"temp_s\[2\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[3\] divider.vhd(25) " "Inferred latch for \"temp_s\[3\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[4\] divider.vhd(25) " "Inferred latch for \"temp_s\[4\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[0\] divider.vhd(25) " "Inferred latch for \"vta\[0\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[1\] divider.vhd(25) " "Inferred latch for \"vta\[1\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[2\] divider.vhd(25) " "Inferred latch for \"vta\[2\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[3\] divider.vhd(25) " "Inferred latch for \"vta\[3\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091924262 "|project3|divider:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD27 BCD27:p_disp4 " "Elaborating entity \"BCD27\" for hierarchy \"BCD27:p_disp4\"" {  } { { "project3.vhd" "p_disp4" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924264 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divider:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divider:display\|Mod0\"" {  } { { "divider.vhd" "Mod0" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091924626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divider:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divider:display\|Div0\"" {  } { { "divider.vhd" "Div0" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091924626 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1560091924626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"divider:display\|lpm_divide:Mod0\"" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091924738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:display\|lpm_divide:Mod0 " "Instantiated megafunction \"divider:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924738 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560091924738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091924982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091924982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"divider:display\|lpm_divide:Div0\"" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091924992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:display\|lpm_divide:Div0 " "Instantiated megafunction \"divider:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091924992 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560091924992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091925061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091925061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091925074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091925074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091925090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091925090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[0\] " "Latch divider:display\|temp_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091925426 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091925426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[1\] " "Latch divider:display\|temp_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091925426 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091925426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[2\] " "Latch divider:display\|temp_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091925426 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091925426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[3\] " "Latch divider:display\|temp_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091925426 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091925426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[4\] " "Latch divider:display\|temp_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091925426 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091925426 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560091925429 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560091925429 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dis_3\[6\] VCC " "Pin \"dis_3\[6\]\" is stuck at VCC" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560091925603 "|project3|dis_3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560091925603 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "show\[2\] High " "Register show\[2\] will power up to High" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1560091925608 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "show\[0\] High " "Register show\[0\] will power up to High" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1560091925608 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1560091925608 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560091925999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091925999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560091926087 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560091926087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560091926087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560091926087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560091926118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 11:52:06 2019 " "Processing ended: Sun Jun 09 11:52:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560091926118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560091926118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560091926118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560091926118 ""}
