Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 21:29:11 2025
| Host         : chonkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file da_timing_summary_routed.rpt -pb da_timing_summary_routed.pb -rpx da_timing_summary_routed.rpx -warn_on_violation
| Design       : da
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.810        0.000                      0                   30        0.203        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           4.810        0.000                      0                   30        0.203        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin_p                   
(none)                      clk_pin_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        4.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 2.117ns (40.479%)  route 3.113ns (59.521%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  count_p1_reg[0]/Q
                         net (fo=32, routed)          1.518     6.600    count_p1[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.152     6.752 r  acc_p2[3]_i_11/O
                         net (fo=1, routed)           0.793     7.545    acc_p2[3]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.877 r  acc_p2[3]_i_6/O
                         net (fo=1, routed)           0.000     7.877    acc_p2[3]_i_6_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.275 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    acc_p2_reg[3]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.389 r  acc_p2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.389    acc_p2_reg[7]_i_2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.723 r  acc_p2_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.802     9.525    acc_p2[9]
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.331     9.856 r  acc_p2[9]_i_1/O
                         net (fo=1, routed)           0.000     9.856    p_0_in[9]
    SLICE_X0Y23          FDRE                                         r  acc_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.504    14.268    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  acc_p2_reg[9]/C
                         clock pessimism              0.358    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.075    14.666    acc_p2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 2.001ns (40.312%)  route 2.963ns (59.688%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  count_p1_reg[0]/Q
                         net (fo=32, routed)          1.518     6.600    count_p1[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.152     6.752 r  acc_p2[3]_i_11/O
                         net (fo=1, routed)           0.793     7.545    acc_p2[3]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.877 r  acc_p2[3]_i_6/O
                         net (fo=1, routed)           0.000     7.877    acc_p2[3]_i_6_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.275 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    acc_p2_reg[3]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.609 r  acc_p2_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.652     9.261    acc_p2[5]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.329     9.590 r  acc_p2[5]_i_1/O
                         net (fo=1, routed)           0.000     9.590    p_0_in[5]
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.269    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[5]/C
                         clock pessimism              0.336    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.075    14.645    acc_p2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.985ns (40.038%)  route 2.973ns (59.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  count_p1_reg[0]/Q
                         net (fo=32, routed)          1.518     6.600    count_p1[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.152     6.752 r  acc_p2[3]_i_11/O
                         net (fo=1, routed)           0.793     7.545    acc_p2[3]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.877 r  acc_p2[3]_i_6/O
                         net (fo=1, routed)           0.000     7.877    acc_p2[3]_i_6_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.275 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    acc_p2_reg[3]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.588 r  acc_p2_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.662     9.250    acc_p2[7]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.334     9.584 r  acc_p2[7]_i_1/O
                         net (fo=1, routed)           0.000     9.584    p_0_in[7]
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.269    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[7]/C
                         clock pessimism              0.336    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.075    14.645    acc_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.973ns (41.859%)  route 2.740ns (58.141%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  count_p1_reg[0]/Q
                         net (fo=32, routed)          1.518     6.600    count_p1[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.152     6.752 r  acc_p2[3]_i_11/O
                         net (fo=1, routed)           0.793     7.545    acc_p2[3]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.877 r  acc_p2[3]_i_6/O
                         net (fo=1, routed)           0.000     7.877    acc_p2[3]_i_6_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.275 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    acc_p2_reg[3]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.389 r  acc_p2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.389    acc_p2_reg[7]_i_2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.611 r  acc_p2_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.430     9.040    acc_p2[8]
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.299     9.339 r  acc_p2[8]_i_1/O
                         net (fo=1, routed)           0.000     9.339    p_0_in[8]
    SLICE_X0Y23          FDRE                                         r  acc_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.504    14.268    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  acc_p2_reg[8]/C
                         clock pessimism              0.358    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.029    14.620    acc_p2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.879ns (40.054%)  route 2.812ns (59.946%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  count_p1_reg[0]/Q
                         net (fo=32, routed)          1.518     6.600    count_p1[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.152     6.752 r  acc_p2[3]_i_11/O
                         net (fo=1, routed)           0.793     7.545    acc_p2[3]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.877 r  acc_p2[3]_i_6/O
                         net (fo=1, routed)           0.000     7.877    acc_p2[3]_i_6_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.275 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    acc_p2_reg[3]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.514 r  acc_p2_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.501     9.015    acc_p2[6]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.302     9.317 r  acc_p2[6]_i_1/O
                         net (fo=1, routed)           0.000     9.317    p_0_in[6]
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.269    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[6]/C
                         clock pessimism              0.336    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.031    14.601    acc_p2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.859ns (40.418%)  route 2.740ns (59.582%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  count_p1_reg[0]/Q
                         net (fo=32, routed)          1.518     6.600    count_p1[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.152     6.752 r  acc_p2[3]_i_11/O
                         net (fo=1, routed)           0.793     7.545    acc_p2[3]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.877 r  acc_p2[3]_i_6/O
                         net (fo=1, routed)           0.000     7.877    acc_p2[3]_i_6_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.275 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    acc_p2_reg[3]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.497 r  acc_p2_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.430     8.926    acc_p2[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.299     9.225 r  acc_p2[4]_i_1/O
                         net (fo=1, routed)           0.000     9.225    p_0_in[4]
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.269    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[4]/C
                         clock pessimism              0.336    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.029    14.599    acc_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.598ns (36.475%)  route 2.783ns (63.525%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  count_p1_reg[0]/Q
                         net (fo=32, routed)          1.518     6.600    count_p1[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.152     6.752 r  acc_p2[3]_i_11/O
                         net (fo=1, routed)           0.793     7.545    acc_p2[3]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.877 r  acc_p2[3]_i_6/O
                         net (fo=1, routed)           0.000     7.877    acc_p2[3]_i_6_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.229 r  acc_p2_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.472     8.701    acc_p2[3]
    SLICE_X0Y21          LUT4 (Prop_lut4_I1_O)        0.306     9.007 r  acc_p2[3]_i_1/O
                         net (fo=1, routed)           0.000     9.007    p_0_in[3]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[3]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.031    14.603    acc_p2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.490ns (35.422%)  route 2.716ns (64.578%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  count_p1_reg[0]/Q
                         net (fo=32, routed)          1.518     6.600    count_p1[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.152     6.752 r  acc_p2[3]_i_11/O
                         net (fo=1, routed)           0.793     7.545    acc_p2[3]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.877 r  acc_p2[3]_i_6/O
                         net (fo=1, routed)           0.000     7.877    acc_p2[3]_i_6_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.125 r  acc_p2_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.406     8.530    acc_p2[2]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.302     8.832 r  acc_p2[2]_i_1/O
                         net (fo=1, routed)           0.000     8.832    p_0_in[2]
    SLICE_X1Y20          FDRE                                         r  acc_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  acc_p2_reg[2]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.029    14.602    acc_p2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 data_1_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.234ns (31.704%)  route 2.658ns (68.296%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     4.633    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_1_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.089 r  data_1_p1_reg[0]/Q
                         net (fo=8, routed)           1.169     6.258    data_1_p1[0]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.124     6.382 r  acc_p2[3]_i_14/O
                         net (fo=1, routed)           0.688     7.069    acc_p2[3]_i_14_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.193 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     7.193    acc_p2[3]_i_7_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.420 r  acc_p2_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.802     8.222    acc_p2[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.303     8.525 r  acc_p2[1]_i_1/O
                         net (fo=1, routed)           0.000     8.525    p_0_in[1]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[1]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.029    14.601    acc_p2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 data_1_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 1.126ns (36.098%)  route 1.993ns (63.902%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     4.633    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_1_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.089 r  data_1_p1_reg[0]/Q
                         net (fo=8, routed)           1.332     6.421    data_1_p1[0]
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.124     6.545 r  acc_p2[3]_i_8/O
                         net (fo=1, routed)           0.000     6.545    acc_p2[3]_i_8_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.792 r  acc_p2_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.661     7.453    acc_p2[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299     7.752 r  acc_p2[0]_i_1/O
                         net (fo=1, routed)           0.000     7.752    p_0_in[0]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[0]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.032    14.604    acc_p2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  6.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.338%)  route 0.122ns (39.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.122     1.673    valid_p1
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     1.718 r  count_p1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    count_p1[0]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     1.924    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
                         clock pessimism             -0.501     1.423    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092     1.515    count_p1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.221%)  route 0.242ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.242     1.793    valid_p1
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.043     1.836 r  count_p1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    count_p1[1]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  count_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.927    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  count_p1_reg[1]/C
                         clock pessimism             -0.501     1.426    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.107     1.533    count_p1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.226ns (53.574%)  route 0.196ns (46.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  count_p1_reg[1]/Q
                         net (fo=23, routed)          0.196     1.736    count_p1[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.098     1.834 r  acc_p2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    p_0_in[0]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.927    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[0]/C
                         clock pessimism             -0.515     1.412    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.092     1.504    acc_p2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid_p2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.184ns (41.461%)  route 0.260ns (58.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  count_p1_reg[0]/Q
                         net (fo=32, routed)          0.260     1.811    count_p1[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.043     1.854 r  valid_p2_i_1/O
                         net (fo=1, routed)           0.000     1.854    count_equ_3
    SLICE_X0Y23          FDRE                                         r  valid_p2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     1.924    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  valid_p2_reg/C
                         clock pessimism             -0.514     1.410    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.107     1.517    valid_p2_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 data_1_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.064%)  route 0.256ns (57.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.415    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_1_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  data_1_p1_reg[0]/Q
                         net (fo=8, routed)           0.256     1.812    data_1_p1[0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  acc_p2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    p_0_in[2]
    SLICE_X1Y20          FDRE                                         r  acc_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     1.928    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  acc_p2_reg[2]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091     1.518    acc_p2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.190ns (40.685%)  route 0.277ns (59.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  count_p1_reg[0]/Q
                         net (fo=32, routed)          0.277     1.828    count_p1[0]
    SLICE_X0Y22          LUT4 (Prop_lut4_I2_O)        0.049     1.877 r  acc_p2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.877    p_0_in[7]
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.926    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[7]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.107     1.532    acc_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.173%)  route 0.277ns (59.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  count_p1_reg[0]/Q
                         net (fo=32, routed)          0.277     1.828    count_p1[0]
    SLICE_X0Y22          LUT4 (Prop_lut4_I2_O)        0.045     1.873 r  acc_p2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.873    p_0_in[6]
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.926    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[6]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.092     1.517    acc_p2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 data_3_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.763%)  route 0.282ns (60.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.414    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  data_3_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  data_3_p1_reg[0]/Q
                         net (fo=8, routed)           0.282     1.837    data_3_p1[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.882 r  acc_p2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    p_0_in[1]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.927    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[1]/C
                         clock pessimism             -0.501     1.426    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.091     1.517    acc_p2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.185ns (35.389%)  route 0.338ns (64.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  count_p1_reg[0]/Q
                         net (fo=32, routed)          0.338     1.889    count_p1[0]
    SLICE_X0Y22          LUT4 (Prop_lut4_I2_O)        0.044     1.933 r  acc_p2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.933    p_0_in[5]
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.926    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[5]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.107     1.532    acc_p2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.513%)  route 0.338ns (64.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  count_p1_reg[0]/Q
                         net (fo=32, routed)          0.338     1.889    count_p1[0]
    SLICE_X0Y22          LUT4 (Prop_lut4_I2_O)        0.045     1.934 r  acc_p2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.934    p_0_in[4]
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.926    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[4]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.091     1.516    acc_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    acc_p2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    acc_p2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    acc_p2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    acc_p2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    acc_p2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    acc_p2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    acc_p2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    acc_p2_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    acc_p2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    acc_p2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    acc_p2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    acc_p2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    acc_p2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    acc_p2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    acc_p2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    acc_p2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    acc_p2_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin_p
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NEXT_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.409ns (52.827%)  route 3.044ns (47.173%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 f  valid_p1_reg/Q
                         net (fo=4, routed)           1.134     6.216    valid_p1
    SLICE_X0Y23          LUT3 (Prop_lut3_I2_O)        0.154     6.370 r  NEXT_IN_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.910     8.280    NEXT_IN_OBUF
    R19                  OBUF (Prop_obuf_I_O)         2.799    11.080 r  NEXT_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.080    NEXT_IN
    R19                                                               r  NEXT_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.161ns  (logic 3.221ns (62.409%)  route 1.940ns (37.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     4.627    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.419     5.046 r  acc_p2_reg[7]/Q
                         net (fo=3, routed)           1.940     6.986    DATA_OUT_OBUF[7]
    K17                  OBUF (Prop_obuf_I_O)         2.802     9.788 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.788    DATA_OUT[7]
    K17                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.125ns  (logic 3.206ns (62.560%)  route 1.919ns (37.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.045 r  acc_p2_reg[9]/Q
                         net (fo=2, routed)           1.919     6.964    DATA_OUT_OBUF[9]
    M19                  OBUF (Prop_obuf_I_O)         2.787     9.751 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.751    DATA_OUT[9]
    M19                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.082ns  (logic 3.181ns (62.590%)  route 1.901ns (37.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.045 r  valid_p2_reg/Q
                         net (fo=1, routed)           1.901     6.946    OUT_VALID_OBUF
    P19                  OBUF (Prop_obuf_I_O)         2.762     9.707 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     9.707    OUT_VALID
    P19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.023ns  (logic 3.058ns (60.876%)  route 1.965ns (39.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  acc_p2_reg[0]/Q
                         net (fo=2, routed)           1.965     7.051    DATA_OUT_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.653 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.653    DATA_OUT[0]
    W18                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 3.080ns (62.193%)  route 1.872ns (37.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.620     4.626    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  acc_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.082 r  acc_p2_reg[8]/Q
                         net (fo=3, routed)           1.872     6.954    DATA_OUT_OBUF[8]
    L17                  OBUF (Prop_obuf_I_O)         2.624     9.578 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.578    DATA_OUT[8]
    L17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.902ns  (logic 3.041ns (62.045%)  route 1.861ns (37.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     4.627    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.083 r  acc_p2_reg[6]/Q
                         net (fo=3, routed)           1.861     6.943    DATA_OUT_OBUF[6]
    N17                  OBUF (Prop_obuf_I_O)         2.585     9.529 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.529    DATA_OUT[6]
    N17                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.898ns  (logic 3.184ns (65.003%)  route 1.714ns (34.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     4.627    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.419     5.046 r  acc_p2_reg[5]/Q
                         net (fo=3, routed)           1.714     6.760    DATA_OUT_OBUF[5]
    P17                  OBUF (Prop_obuf_I_O)         2.765     9.525 r  DATA_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.525    DATA_OUT[5]
    P17                                                               r  DATA_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.750ns  (logic 3.049ns (64.198%)  route 1.701ns (35.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  acc_p2_reg[3]/Q
                         net (fo=3, routed)           1.701     6.787    DATA_OUT_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         2.593     9.380 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.380    DATA_OUT[3]
    R18                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.749ns  (logic 3.058ns (64.390%)  route 1.691ns (35.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  acc_p2_reg[1]/Q
                         net (fo=3, routed)           1.691     6.777    DATA_OUT_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.379 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.379    DATA_OUT[1]
    V19                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.547ns  (logic 1.252ns (80.950%)  route 0.295ns (19.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  acc_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  acc_p2_reg[2]/Q
                         net (fo=3, routed)           0.295     1.849    DATA_OUT_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.960 r  DATA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.960    DATA_OUT[2]
    U19                                                               r  DATA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.565ns  (logic 1.265ns (80.833%)  route 0.300ns (19.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[4]/Q
                         net (fo=3, routed)           0.300     1.853    DATA_OUT_OBUF[4]
    P18                  OBUF (Prop_obuf_I_O)         1.124     2.977 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.977    DATA_OUT[4]
    P18                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 1.252ns (77.394%)  route 0.366ns (22.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[3]/Q
                         net (fo=3, routed)           0.366     1.918    DATA_OUT_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.111     3.029 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.029    DATA_OUT[3]
    R18                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.620ns  (logic 1.260ns (77.772%)  route 0.360ns (22.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[1]/Q
                         net (fo=3, routed)           0.360     1.913    DATA_OUT_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         1.119     3.032 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.032    DATA_OUT[1]
    V19                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.244ns (75.411%)  route 0.406ns (24.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[6]/Q
                         net (fo=3, routed)           0.406     1.958    DATA_OUT_OBUF[6]
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.061 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.061    DATA_OUT[6]
    N17                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.289ns (78.069%)  route 0.362ns (21.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  acc_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  acc_p2_reg[5]/Q
                         net (fo=3, routed)           0.362     1.902    DATA_OUT_OBUF[5]
    P17                  OBUF (Prop_obuf_I_O)         1.161     3.063 r  DATA_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.063    DATA_OUT[5]
    P17                                                               r  DATA_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.260ns (73.935%)  route 0.444ns (26.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[0]/Q
                         net (fo=2, routed)           0.444     1.997    DATA_OUT_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.119     3.116 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.116    DATA_OUT[0]
    W18                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.288ns (74.060%)  route 0.451ns (25.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     1.538 r  valid_p2_reg/Q
                         net (fo=1, routed)           0.451     1.989    OUT_VALID_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.160     3.149 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     3.149    OUT_VALID
    P19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.282ns (73.706%)  route 0.457ns (26.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  acc_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  acc_p2_reg[8]/Q
                         net (fo=3, routed)           0.457     2.008    DATA_OUT_OBUF[8]
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.149 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.149    DATA_OUT[8]
    L17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.311ns (73.873%)  route 0.464ns (26.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.410    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     1.538 r  acc_p2_reg[9]/Q
                         net (fo=2, routed)           0.464     2.001    DATA_OUT_OBUF[9]
    M19                  OBUF (Prop_obuf_I_O)         1.183     3.184 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.184    DATA_OUT[9]
    M19                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin_p

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_0_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.060ns (28.302%)  route 2.686ns (71.698%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          1.102     3.746    data_0_p1
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[1]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_0_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.060ns (28.302%)  route 2.686ns (71.698%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          1.102     3.746    data_0_p1
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[2]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_1_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.060ns (28.302%)  route 2.686ns (71.698%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          1.102     3.746    data_0_p1
    SLICE_X1Y17          FDRE                                         r  data_1_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_1_p1_reg[2]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_1_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.060ns (28.302%)  route 2.686ns (71.698%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          1.102     3.746    data_0_p1
    SLICE_X1Y17          FDRE                                         r  data_1_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_1_p1_reg[3]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_0_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.060ns (29.399%)  route 2.546ns (70.601%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.962     3.606    data_0_p1
    SLICE_X1Y18          FDRE                                         r  data_0_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.273    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  data_0_p1_reg[0]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_0_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.060ns (29.399%)  route 2.546ns (70.601%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.962     3.606    data_0_p1
    SLICE_X1Y18          FDRE                                         r  data_0_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.273    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  data_0_p1_reg[3]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_1_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.060ns (29.399%)  route 2.546ns (70.601%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.962     3.606    data_0_p1
    SLICE_X1Y18          FDRE                                         r  data_1_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.273    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  data_1_p1_reg[1]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_2_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.557ns  (logic 1.060ns (29.808%)  route 2.496ns (70.192%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.913     3.557    data_0_p1
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[2]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_3_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.557ns  (logic 1.060ns (29.808%)  route 2.496ns (70.192%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.913     3.557    data_0_p1
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[1]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_3_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.557ns  (logic 1.060ns (29.808%)  route 2.496ns (70.192%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.584     2.520    IN_VALID_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.913     3.557    data_0_p1
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA_IN_3[2]
                            (input port)
  Destination:            data_3_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.167ns (30.533%)  route 0.379ns (69.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  DATA_IN_3[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_3[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  DATA_IN_3_IBUF[2]_inst/O
                         net (fo=1, routed)           0.379     0.545    DATA_IN_3_IBUF[2]
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[2]/C

Slack:                    inf
  Source:                 DATA_IN_3[3]
                            (input port)
  Destination:            data_3_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.168ns (28.995%)  route 0.411ns (71.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  DATA_IN_3[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_3[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  DATA_IN_3_IBUF[3]_inst/O
                         net (fo=1, routed)           0.411     0.579    DATA_IN_3_IBUF[3]
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[3]/C

Slack:                    inf
  Source:                 DATA_IN_3[1]
                            (input port)
  Destination:            data_3_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.156ns (26.677%)  route 0.427ns (73.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  DATA_IN_3[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_3[1]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  DATA_IN_3_IBUF[1]_inst/O
                         net (fo=1, routed)           0.427     0.583    DATA_IN_3_IBUF[1]
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_3_p1_reg[1]/C

Slack:                    inf
  Source:                 DATA_IN_3[0]
                            (input port)
  Destination:            data_3_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.175ns (28.929%)  route 0.431ns (71.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DATA_IN_3[0] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_3[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  DATA_IN_3_IBUF[0]_inst/O
                         net (fo=1, routed)           0.431     0.606    DATA_IN_3_IBUF[0]
    SLICE_X0Y19          FDRE                                         r  data_3_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     1.929    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  data_3_p1_reg[0]/C

Slack:                    inf
  Source:                 DATA_IN_2[2]
                            (input port)
  Destination:            data_2_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.178ns (28.854%)  route 0.438ns (71.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DATA_IN_2[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_2[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  DATA_IN_2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.438     0.616    DATA_IN_2_IBUF[2]
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.165ns (26.600%)  route 0.456ns (73.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  RST_IBUF_inst/O
                         net (fo=15, routed)          0.456     0.622    RST_IBUF
    SLICE_X1Y20          FDRE                                         r  acc_p2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     1.928    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  acc_p2_reg[2]/C

Slack:                    inf
  Source:                 DATA_IN_2[1]
                            (input port)
  Destination:            data_2_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.163ns (26.044%)  route 0.462ns (73.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DATA_IN_2[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_2[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  DATA_IN_2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.462     0.625    DATA_IN_2_IBUF[1]
    SLICE_X0Y18          FDRE                                         r  data_2_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_2_p1_reg[1]/C

Slack:                    inf
  Source:                 DATA_IN_2[3]
                            (input port)
  Destination:            data_2_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.167ns (26.047%)  route 0.474ns (73.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DATA_IN_2[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_2[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  DATA_IN_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.474     0.641    DATA_IN_2_IBUF[3]
    SLICE_X0Y18          FDRE                                         r  data_2_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_2_p1_reg[3]/C

Slack:                    inf
  Source:                 DATA_IN_1[2]
                            (input port)
  Destination:            data_1_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.173ns (25.486%)  route 0.506ns (74.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DATA_IN_1[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_1[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  DATA_IN_1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.506     0.679    DATA_IN_1_IBUF[2]
    SLICE_X1Y17          FDRE                                         r  data_1_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_1_p1_reg[2]/C

Slack:                    inf
  Source:                 DATA_IN_1[3]
                            (input port)
  Destination:            data_1_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.165ns (24.139%)  route 0.518ns (75.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DATA_IN_1[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_1[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  DATA_IN_1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.518     0.683    DATA_IN_1_IBUF[3]
    SLICE_X1Y17          FDRE                                         r  data_1_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_1_p1_reg[3]/C





