#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002598408edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000259840ca570_0 .net "PC", 31 0, v00000259840c5440_0;  1 drivers
v00000259840cb650_0 .var "clk", 0 0;
v00000259840cb290_0 .net "clkout", 0 0, L_000002598410ec50;  1 drivers
v00000259840cb510_0 .net "cycles_consumed", 31 0, v00000259840cae30_0;  1 drivers
v00000259840ca610_0 .var "rst", 0 0;
S_0000025984035d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002598408edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000259840a3190 .param/l "RType" 0 4 2, C4<000000>;
P_00000259840a31c8 .param/l "add" 0 4 5, C4<100000>;
P_00000259840a3200 .param/l "addi" 0 4 8, C4<001000>;
P_00000259840a3238 .param/l "addu" 0 4 5, C4<100001>;
P_00000259840a3270 .param/l "and_" 0 4 5, C4<100100>;
P_00000259840a32a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000259840a32e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000259840a3318 .param/l "bne" 0 4 10, C4<000101>;
P_00000259840a3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000259840a3388 .param/l "j" 0 4 12, C4<000010>;
P_00000259840a33c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000259840a33f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000259840a3430 .param/l "lw" 0 4 8, C4<100011>;
P_00000259840a3468 .param/l "nor_" 0 4 5, C4<100111>;
P_00000259840a34a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000259840a34d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000259840a3510 .param/l "sgt" 0 4 6, C4<101011>;
P_00000259840a3548 .param/l "sll" 0 4 6, C4<000000>;
P_00000259840a3580 .param/l "slt" 0 4 5, C4<101010>;
P_00000259840a35b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000259840a35f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000259840a3628 .param/l "sub" 0 4 5, C4<100010>;
P_00000259840a3660 .param/l "subu" 0 4 5, C4<100011>;
P_00000259840a3698 .param/l "sw" 0 4 8, C4<101011>;
P_00000259840a36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000259840a3708 .param/l "xori" 0 4 8, C4<001110>;
L_000002598410f190 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410ee10 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410eb00 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410e9b0 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410e8d0 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410f3c0 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410f270 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410e860 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410ec50 .functor OR 1, v00000259840cb650_0, v0000025984097a00_0, C4<0>, C4<0>;
L_000002598410ef60 .functor OR 1, L_00000259840cdca0, L_00000259840cc300, C4<0>, C4<0>;
L_000002598410e940 .functor AND 1, L_00000259840ce060, L_00000259840cd160, C4<1>, C4<1>;
L_000002598410eb70 .functor NOT 1, v00000259840ca610_0, C4<0>, C4<0>, C4<0>;
L_000002598410f040 .functor OR 1, L_00000259840ccd00, L_00000259840ccc60, C4<0>, C4<0>;
L_000002598410e630 .functor OR 1, L_000002598410f040, L_00000259840cd480, C4<0>, C4<0>;
L_000002598410f430 .functor OR 1, L_00000259840cd3e0, L_0000025984168ec0, C4<0>, C4<0>;
L_000002598410f120 .functor AND 1, L_00000259840cd2a0, L_000002598410f430, C4<1>, C4<1>;
L_000002598410ea90 .functor OR 1, L_00000259841681a0, L_0000025984168740, C4<0>, C4<0>;
L_000002598410efd0 .functor AND 1, L_0000025984169460, L_000002598410ea90, C4<1>, C4<1>;
L_000002598410ebe0 .functor NOT 1, L_000002598410ec50, C4<0>, C4<0>, C4<0>;
v00000259840c5b20_0 .net "ALUOp", 3 0, v0000025984097aa0_0;  1 drivers
v00000259840c5c60_0 .net "ALUResult", 31 0, v00000259840c4d60_0;  1 drivers
v00000259840c6020_0 .net "ALUSrc", 0 0, v0000025984096740_0;  1 drivers
v00000259840c6870_0 .net "ALUin2", 31 0, L_0000025984167ac0;  1 drivers
v00000259840c71d0_0 .net "MemReadEn", 0 0, v0000025984096880_0;  1 drivers
v00000259840c6ff0_0 .net "MemWriteEn", 0 0, v00000259840978c0_0;  1 drivers
v00000259840c6af0_0 .net "MemtoReg", 0 0, v0000025984096ba0_0;  1 drivers
v00000259840c6b90_0 .net "PC", 31 0, v00000259840c5440_0;  alias, 1 drivers
v00000259840c7770_0 .net "PCPlus1", 31 0, L_00000259840cdac0;  1 drivers
v00000259840c7310_0 .net "PCsrc", 0 0, v00000259840c44a0_0;  1 drivers
v00000259840c62d0_0 .net "RegDst", 0 0, v0000025984097960_0;  1 drivers
v00000259840c6eb0_0 .net "RegWriteEn", 0 0, v0000025984095fc0_0;  1 drivers
v00000259840c7a90_0 .net "WriteRegister", 4 0, L_00000259840cc440;  1 drivers
v00000259840c7270_0 .net *"_ivl_0", 0 0, L_000002598410f190;  1 drivers
L_000002598410f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000259840c6370_0 .net/2u *"_ivl_10", 4 0, L_000002598410f640;  1 drivers
L_000002598410fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c6910_0 .net *"_ivl_101", 15 0, L_000002598410fa30;  1 drivers
v00000259840c69b0_0 .net *"_ivl_102", 31 0, L_00000259840cdb60;  1 drivers
L_000002598410fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c76d0_0 .net *"_ivl_105", 25 0, L_000002598410fa78;  1 drivers
L_000002598410fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c7c70_0 .net/2u *"_ivl_106", 31 0, L_000002598410fac0;  1 drivers
v00000259840c7b30_0 .net *"_ivl_108", 0 0, L_00000259840ce060;  1 drivers
L_000002598410fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000259840c67d0_0 .net/2u *"_ivl_110", 5 0, L_000002598410fb08;  1 drivers
v00000259840c6c30_0 .net *"_ivl_112", 0 0, L_00000259840cd160;  1 drivers
v00000259840c73b0_0 .net *"_ivl_115", 0 0, L_000002598410e940;  1 drivers
v00000259840c6a50_0 .net *"_ivl_116", 47 0, L_00000259840ccee0;  1 drivers
L_000002598410fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c7450_0 .net *"_ivl_119", 15 0, L_000002598410fb50;  1 drivers
L_000002598410f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000259840c6cd0_0 .net/2u *"_ivl_12", 5 0, L_000002598410f688;  1 drivers
v00000259840c6e10_0 .net *"_ivl_120", 47 0, L_00000259840cdc00;  1 drivers
L_000002598410fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c7d10_0 .net *"_ivl_123", 15 0, L_000002598410fb98;  1 drivers
v00000259840c6d70_0 .net *"_ivl_125", 0 0, L_00000259840ccf80;  1 drivers
v00000259840c7810_0 .net *"_ivl_126", 31 0, L_00000259840cdd40;  1 drivers
v00000259840c7090_0 .net *"_ivl_128", 47 0, L_00000259840cdde0;  1 drivers
v00000259840c78b0_0 .net *"_ivl_130", 47 0, L_00000259840ccbc0;  1 drivers
v00000259840c6f50_0 .net *"_ivl_132", 47 0, L_00000259840cde80;  1 drivers
v00000259840c74f0_0 .net *"_ivl_134", 47 0, L_00000259840cc3a0;  1 drivers
v00000259840c80d0_0 .net *"_ivl_14", 0 0, L_00000259840cb6f0;  1 drivers
v00000259840c7590_0 .net *"_ivl_140", 0 0, L_000002598410eb70;  1 drivers
L_000002598410fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c7bd0_0 .net/2u *"_ivl_142", 31 0, L_000002598410fc28;  1 drivers
L_000002598410fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000259840c6410_0 .net/2u *"_ivl_146", 5 0, L_000002598410fd00;  1 drivers
v00000259840c7630_0 .net *"_ivl_148", 0 0, L_00000259840ccd00;  1 drivers
L_000002598410fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000259840c7db0_0 .net/2u *"_ivl_150", 5 0, L_000002598410fd48;  1 drivers
v00000259840c7130_0 .net *"_ivl_152", 0 0, L_00000259840ccc60;  1 drivers
v00000259840c7950_0 .net *"_ivl_155", 0 0, L_000002598410f040;  1 drivers
L_000002598410fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000259840c64b0_0 .net/2u *"_ivl_156", 5 0, L_000002598410fd90;  1 drivers
v00000259840c79f0_0 .net *"_ivl_158", 0 0, L_00000259840cd480;  1 drivers
L_000002598410f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000259840c6690_0 .net/2u *"_ivl_16", 4 0, L_000002598410f6d0;  1 drivers
v00000259840c7e50_0 .net *"_ivl_161", 0 0, L_000002598410e630;  1 drivers
L_000002598410fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c6550_0 .net/2u *"_ivl_162", 15 0, L_000002598410fdd8;  1 drivers
v00000259840c65f0_0 .net *"_ivl_164", 31 0, L_00000259840cc620;  1 drivers
v00000259840c8030_0 .net *"_ivl_167", 0 0, L_00000259840cd020;  1 drivers
v00000259840c7ef0_0 .net *"_ivl_168", 15 0, L_00000259840cc760;  1 drivers
v00000259840c7f90_0 .net *"_ivl_170", 31 0, L_00000259840cd0c0;  1 drivers
v00000259840c6730_0 .net *"_ivl_174", 31 0, L_00000259840cd340;  1 drivers
L_000002598410fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c8170_0 .net *"_ivl_177", 25 0, L_000002598410fe20;  1 drivers
L_000002598410fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c8380_0 .net/2u *"_ivl_178", 31 0, L_000002598410fe68;  1 drivers
v00000259840c8880_0 .net *"_ivl_180", 0 0, L_00000259840cd2a0;  1 drivers
L_000002598410feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000259840c89c0_0 .net/2u *"_ivl_182", 5 0, L_000002598410feb0;  1 drivers
v00000259840c8420_0 .net *"_ivl_184", 0 0, L_00000259840cd3e0;  1 drivers
L_000002598410fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000259840c8f60_0 .net/2u *"_ivl_186", 5 0, L_000002598410fef8;  1 drivers
v00000259840c9a00_0 .net *"_ivl_188", 0 0, L_0000025984168ec0;  1 drivers
v00000259840c9fa0_0 .net *"_ivl_19", 4 0, L_00000259840cbc90;  1 drivers
v00000259840c8920_0 .net *"_ivl_191", 0 0, L_000002598410f430;  1 drivers
v00000259840c98c0_0 .net *"_ivl_193", 0 0, L_000002598410f120;  1 drivers
L_000002598410ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000259840c86a0_0 .net/2u *"_ivl_194", 5 0, L_000002598410ff40;  1 drivers
v00000259840c9aa0_0 .net *"_ivl_196", 0 0, L_0000025984168560;  1 drivers
L_000002598410ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000259840c9be0_0 .net/2u *"_ivl_198", 31 0, L_000002598410ff88;  1 drivers
L_000002598410f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000259840c9460_0 .net/2u *"_ivl_2", 5 0, L_000002598410f5f8;  1 drivers
v00000259840c9960_0 .net *"_ivl_20", 4 0, L_00000259840cbf10;  1 drivers
v00000259840c84c0_0 .net *"_ivl_200", 31 0, L_00000259841686a0;  1 drivers
v00000259840c9000_0 .net *"_ivl_204", 31 0, L_00000259841682e0;  1 drivers
L_000002598410ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c91e0_0 .net *"_ivl_207", 25 0, L_000002598410ffd0;  1 drivers
L_0000025984110018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c8740_0 .net/2u *"_ivl_208", 31 0, L_0000025984110018;  1 drivers
v00000259840c8560_0 .net *"_ivl_210", 0 0, L_0000025984169460;  1 drivers
L_0000025984110060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000259840c9b40_0 .net/2u *"_ivl_212", 5 0, L_0000025984110060;  1 drivers
v00000259840c8e20_0 .net *"_ivl_214", 0 0, L_00000259841681a0;  1 drivers
L_00000259841100a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000259840c8600_0 .net/2u *"_ivl_216", 5 0, L_00000259841100a8;  1 drivers
v00000259840c87e0_0 .net *"_ivl_218", 0 0, L_0000025984168740;  1 drivers
v00000259840c8a60_0 .net *"_ivl_221", 0 0, L_000002598410ea90;  1 drivers
v00000259840ca180_0 .net *"_ivl_223", 0 0, L_000002598410efd0;  1 drivers
L_00000259841100f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000259840c9280_0 .net/2u *"_ivl_224", 5 0, L_00000259841100f0;  1 drivers
v00000259840c95a0_0 .net *"_ivl_226", 0 0, L_00000259841687e0;  1 drivers
v00000259840c8ec0_0 .net *"_ivl_228", 31 0, L_0000025984168f60;  1 drivers
v00000259840c9e60_0 .net *"_ivl_24", 0 0, L_000002598410eb00;  1 drivers
L_000002598410f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000259840c90a0_0 .net/2u *"_ivl_26", 4 0, L_000002598410f718;  1 drivers
v00000259840c8b00_0 .net *"_ivl_29", 4 0, L_00000259840cb8d0;  1 drivers
v00000259840c82e0_0 .net *"_ivl_32", 0 0, L_000002598410e9b0;  1 drivers
L_000002598410f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000259840c9f00_0 .net/2u *"_ivl_34", 4 0, L_000002598410f760;  1 drivers
v00000259840c8ce0_0 .net *"_ivl_37", 4 0, L_00000259840cc050;  1 drivers
v00000259840c9d20_0 .net *"_ivl_40", 0 0, L_000002598410e8d0;  1 drivers
L_000002598410f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c8ba0_0 .net/2u *"_ivl_42", 15 0, L_000002598410f7a8;  1 drivers
v00000259840c9140_0 .net *"_ivl_45", 15 0, L_00000259840cd980;  1 drivers
v00000259840c8c40_0 .net *"_ivl_48", 0 0, L_000002598410f3c0;  1 drivers
v00000259840c9320_0 .net *"_ivl_5", 5 0, L_00000259840cba10;  1 drivers
L_000002598410f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c93c0_0 .net/2u *"_ivl_50", 36 0, L_000002598410f7f0;  1 drivers
L_000002598410f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c9c80_0 .net/2u *"_ivl_52", 31 0, L_000002598410f838;  1 drivers
v00000259840c8d80_0 .net *"_ivl_55", 4 0, L_00000259840cd7a0;  1 drivers
v00000259840c9dc0_0 .net *"_ivl_56", 36 0, L_00000259840cce40;  1 drivers
v00000259840c9500_0 .net *"_ivl_58", 36 0, L_00000259840cda20;  1 drivers
v00000259840ca040_0 .net *"_ivl_62", 0 0, L_000002598410f270;  1 drivers
L_000002598410f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000259840ca0e0_0 .net/2u *"_ivl_64", 5 0, L_000002598410f880;  1 drivers
v00000259840c9640_0 .net *"_ivl_67", 5 0, L_00000259840ce100;  1 drivers
v00000259840c96e0_0 .net *"_ivl_70", 0 0, L_000002598410e860;  1 drivers
L_000002598410f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c9780_0 .net/2u *"_ivl_72", 57 0, L_000002598410f8c8;  1 drivers
L_000002598410f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c9820_0 .net/2u *"_ivl_74", 31 0, L_000002598410f910;  1 drivers
v00000259840cb010_0 .net *"_ivl_77", 25 0, L_00000259840cc6c0;  1 drivers
v00000259840ca2f0_0 .net *"_ivl_78", 57 0, L_00000259840cc800;  1 drivers
v00000259840ca7f0_0 .net *"_ivl_8", 0 0, L_000002598410ee10;  1 drivers
v00000259840ca890_0 .net *"_ivl_80", 57 0, L_00000259840cc4e0;  1 drivers
L_000002598410f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000259840cc0f0_0 .net/2u *"_ivl_84", 31 0, L_000002598410f958;  1 drivers
L_000002598410f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000259840cab10_0 .net/2u *"_ivl_88", 5 0, L_000002598410f9a0;  1 drivers
v00000259840cbd30_0 .net *"_ivl_90", 0 0, L_00000259840cdca0;  1 drivers
L_000002598410f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000259840cb0b0_0 .net/2u *"_ivl_92", 5 0, L_000002598410f9e8;  1 drivers
v00000259840cb330_0 .net *"_ivl_94", 0 0, L_00000259840cc300;  1 drivers
v00000259840cbe70_0 .net *"_ivl_97", 0 0, L_000002598410ef60;  1 drivers
v00000259840cad90_0 .net *"_ivl_98", 47 0, L_00000259840cd520;  1 drivers
v00000259840cc190_0 .net "adderResult", 31 0, L_00000259840cc940;  1 drivers
v00000259840cbab0_0 .net "address", 31 0, L_00000259840ce1a0;  1 drivers
v00000259840ca750_0 .net "clk", 0 0, L_000002598410ec50;  alias, 1 drivers
v00000259840cae30_0 .var "cycles_consumed", 31 0;
v00000259840ca930_0 .net "extImm", 31 0, L_00000259840ccda0;  1 drivers
v00000259840caed0_0 .net "funct", 5 0, L_00000259840cd840;  1 drivers
v00000259840cabb0_0 .net "hlt", 0 0, v0000025984097a00_0;  1 drivers
v00000259840ca9d0_0 .net "imm", 15 0, L_00000259840cd200;  1 drivers
v00000259840caa70_0 .net "immediate", 31 0, L_0000025984168e20;  1 drivers
v00000259840ca390_0 .net "input_clk", 0 0, v00000259840cb650_0;  1 drivers
v00000259840cb470_0 .net "instruction", 31 0, L_00000259840cc8a0;  1 drivers
v00000259840cac50_0 .net "memoryReadData", 31 0, v00000259840c5760_0;  1 drivers
v00000259840caf70_0 .net "nextPC", 31 0, L_00000259840cc9e0;  1 drivers
v00000259840cb830_0 .net "opcode", 5 0, L_00000259840cb5b0;  1 drivers
v00000259840cbdd0_0 .net "rd", 4 0, L_00000259840cb790;  1 drivers
v00000259840cacf0_0 .net "readData1", 31 0, L_000002598410ea20;  1 drivers
v00000259840ca6b0_0 .net "readData1_w", 31 0, L_0000025984167840;  1 drivers
v00000259840cb3d0_0 .net "readData2", 31 0, L_000002598410f510;  1 drivers
v00000259840cbb50_0 .net "rs", 4 0, L_00000259840cbfb0;  1 drivers
v00000259840ca430_0 .net "rst", 0 0, v00000259840ca610_0;  1 drivers
v00000259840cb150_0 .net "rt", 4 0, L_00000259840cdf20;  1 drivers
v00000259840cb1f0_0 .net "shamt", 31 0, L_00000259840cd8e0;  1 drivers
v00000259840cb970_0 .net "wire_instruction", 31 0, L_000002598410eda0;  1 drivers
v00000259840cbbf0_0 .net "writeData", 31 0, L_0000025984168c40;  1 drivers
v00000259840ca4d0_0 .net "zero", 0 0, L_0000025984168920;  1 drivers
L_00000259840cba10 .part L_00000259840cc8a0, 26, 6;
L_00000259840cb5b0 .functor MUXZ 6, L_00000259840cba10, L_000002598410f5f8, L_000002598410f190, C4<>;
L_00000259840cb6f0 .cmp/eq 6, L_00000259840cb5b0, L_000002598410f688;
L_00000259840cbc90 .part L_00000259840cc8a0, 11, 5;
L_00000259840cbf10 .functor MUXZ 5, L_00000259840cbc90, L_000002598410f6d0, L_00000259840cb6f0, C4<>;
L_00000259840cb790 .functor MUXZ 5, L_00000259840cbf10, L_000002598410f640, L_000002598410ee10, C4<>;
L_00000259840cb8d0 .part L_00000259840cc8a0, 21, 5;
L_00000259840cbfb0 .functor MUXZ 5, L_00000259840cb8d0, L_000002598410f718, L_000002598410eb00, C4<>;
L_00000259840cc050 .part L_00000259840cc8a0, 16, 5;
L_00000259840cdf20 .functor MUXZ 5, L_00000259840cc050, L_000002598410f760, L_000002598410e9b0, C4<>;
L_00000259840cd980 .part L_00000259840cc8a0, 0, 16;
L_00000259840cd200 .functor MUXZ 16, L_00000259840cd980, L_000002598410f7a8, L_000002598410e8d0, C4<>;
L_00000259840cd7a0 .part L_00000259840cc8a0, 6, 5;
L_00000259840cce40 .concat [ 5 32 0 0], L_00000259840cd7a0, L_000002598410f838;
L_00000259840cda20 .functor MUXZ 37, L_00000259840cce40, L_000002598410f7f0, L_000002598410f3c0, C4<>;
L_00000259840cd8e0 .part L_00000259840cda20, 0, 32;
L_00000259840ce100 .part L_00000259840cc8a0, 0, 6;
L_00000259840cd840 .functor MUXZ 6, L_00000259840ce100, L_000002598410f880, L_000002598410f270, C4<>;
L_00000259840cc6c0 .part L_00000259840cc8a0, 0, 26;
L_00000259840cc800 .concat [ 26 32 0 0], L_00000259840cc6c0, L_000002598410f910;
L_00000259840cc4e0 .functor MUXZ 58, L_00000259840cc800, L_000002598410f8c8, L_000002598410e860, C4<>;
L_00000259840ce1a0 .part L_00000259840cc4e0, 0, 32;
L_00000259840cdac0 .arith/sum 32, v00000259840c5440_0, L_000002598410f958;
L_00000259840cdca0 .cmp/eq 6, L_00000259840cb5b0, L_000002598410f9a0;
L_00000259840cc300 .cmp/eq 6, L_00000259840cb5b0, L_000002598410f9e8;
L_00000259840cd520 .concat [ 32 16 0 0], L_00000259840ce1a0, L_000002598410fa30;
L_00000259840cdb60 .concat [ 6 26 0 0], L_00000259840cb5b0, L_000002598410fa78;
L_00000259840ce060 .cmp/eq 32, L_00000259840cdb60, L_000002598410fac0;
L_00000259840cd160 .cmp/eq 6, L_00000259840cd840, L_000002598410fb08;
L_00000259840ccee0 .concat [ 32 16 0 0], L_000002598410ea20, L_000002598410fb50;
L_00000259840cdc00 .concat [ 32 16 0 0], v00000259840c5440_0, L_000002598410fb98;
L_00000259840ccf80 .part L_00000259840cd200, 15, 1;
LS_00000259840cdd40_0_0 .concat [ 1 1 1 1], L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80;
LS_00000259840cdd40_0_4 .concat [ 1 1 1 1], L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80;
LS_00000259840cdd40_0_8 .concat [ 1 1 1 1], L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80;
LS_00000259840cdd40_0_12 .concat [ 1 1 1 1], L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80;
LS_00000259840cdd40_0_16 .concat [ 1 1 1 1], L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80;
LS_00000259840cdd40_0_20 .concat [ 1 1 1 1], L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80;
LS_00000259840cdd40_0_24 .concat [ 1 1 1 1], L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80;
LS_00000259840cdd40_0_28 .concat [ 1 1 1 1], L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80, L_00000259840ccf80;
LS_00000259840cdd40_1_0 .concat [ 4 4 4 4], LS_00000259840cdd40_0_0, LS_00000259840cdd40_0_4, LS_00000259840cdd40_0_8, LS_00000259840cdd40_0_12;
LS_00000259840cdd40_1_4 .concat [ 4 4 4 4], LS_00000259840cdd40_0_16, LS_00000259840cdd40_0_20, LS_00000259840cdd40_0_24, LS_00000259840cdd40_0_28;
L_00000259840cdd40 .concat [ 16 16 0 0], LS_00000259840cdd40_1_0, LS_00000259840cdd40_1_4;
L_00000259840cdde0 .concat [ 16 32 0 0], L_00000259840cd200, L_00000259840cdd40;
L_00000259840ccbc0 .arith/sum 48, L_00000259840cdc00, L_00000259840cdde0;
L_00000259840cde80 .functor MUXZ 48, L_00000259840ccbc0, L_00000259840ccee0, L_000002598410e940, C4<>;
L_00000259840cc3a0 .functor MUXZ 48, L_00000259840cde80, L_00000259840cd520, L_000002598410ef60, C4<>;
L_00000259840cc940 .part L_00000259840cc3a0, 0, 32;
L_00000259840cc9e0 .functor MUXZ 32, L_00000259840cdac0, L_00000259840cc940, v00000259840c44a0_0, C4<>;
L_00000259840cc8a0 .functor MUXZ 32, L_000002598410eda0, L_000002598410fc28, L_000002598410eb70, C4<>;
L_00000259840ccd00 .cmp/eq 6, L_00000259840cb5b0, L_000002598410fd00;
L_00000259840ccc60 .cmp/eq 6, L_00000259840cb5b0, L_000002598410fd48;
L_00000259840cd480 .cmp/eq 6, L_00000259840cb5b0, L_000002598410fd90;
L_00000259840cc620 .concat [ 16 16 0 0], L_00000259840cd200, L_000002598410fdd8;
L_00000259840cd020 .part L_00000259840cd200, 15, 1;
LS_00000259840cc760_0_0 .concat [ 1 1 1 1], L_00000259840cd020, L_00000259840cd020, L_00000259840cd020, L_00000259840cd020;
LS_00000259840cc760_0_4 .concat [ 1 1 1 1], L_00000259840cd020, L_00000259840cd020, L_00000259840cd020, L_00000259840cd020;
LS_00000259840cc760_0_8 .concat [ 1 1 1 1], L_00000259840cd020, L_00000259840cd020, L_00000259840cd020, L_00000259840cd020;
LS_00000259840cc760_0_12 .concat [ 1 1 1 1], L_00000259840cd020, L_00000259840cd020, L_00000259840cd020, L_00000259840cd020;
L_00000259840cc760 .concat [ 4 4 4 4], LS_00000259840cc760_0_0, LS_00000259840cc760_0_4, LS_00000259840cc760_0_8, LS_00000259840cc760_0_12;
L_00000259840cd0c0 .concat [ 16 16 0 0], L_00000259840cd200, L_00000259840cc760;
L_00000259840ccda0 .functor MUXZ 32, L_00000259840cd0c0, L_00000259840cc620, L_000002598410e630, C4<>;
L_00000259840cd340 .concat [ 6 26 0 0], L_00000259840cb5b0, L_000002598410fe20;
L_00000259840cd2a0 .cmp/eq 32, L_00000259840cd340, L_000002598410fe68;
L_00000259840cd3e0 .cmp/eq 6, L_00000259840cd840, L_000002598410feb0;
L_0000025984168ec0 .cmp/eq 6, L_00000259840cd840, L_000002598410fef8;
L_0000025984168560 .cmp/eq 6, L_00000259840cb5b0, L_000002598410ff40;
L_00000259841686a0 .functor MUXZ 32, L_00000259840ccda0, L_000002598410ff88, L_0000025984168560, C4<>;
L_0000025984168e20 .functor MUXZ 32, L_00000259841686a0, L_00000259840cd8e0, L_000002598410f120, C4<>;
L_00000259841682e0 .concat [ 6 26 0 0], L_00000259840cb5b0, L_000002598410ffd0;
L_0000025984169460 .cmp/eq 32, L_00000259841682e0, L_0000025984110018;
L_00000259841681a0 .cmp/eq 6, L_00000259840cd840, L_0000025984110060;
L_0000025984168740 .cmp/eq 6, L_00000259840cd840, L_00000259841100a8;
L_00000259841687e0 .cmp/eq 6, L_00000259840cb5b0, L_00000259841100f0;
L_0000025984168f60 .functor MUXZ 32, L_000002598410ea20, v00000259840c5440_0, L_00000259841687e0, C4<>;
L_0000025984167840 .functor MUXZ 32, L_0000025984168f60, L_000002598410f510, L_000002598410efd0, C4<>;
S_0000025984035ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000259840853e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002598410ed30 .functor NOT 1, v0000025984096740_0, C4<0>, C4<0>, C4<0>;
v0000025984097460_0 .net *"_ivl_0", 0 0, L_000002598410ed30;  1 drivers
v0000025984096420_0 .net "in1", 31 0, L_000002598410f510;  alias, 1 drivers
v0000025984096f60_0 .net "in2", 31 0, L_0000025984168e20;  alias, 1 drivers
v0000025984096600_0 .net "out", 31 0, L_0000025984167ac0;  alias, 1 drivers
v00000259840971e0_0 .net "s", 0 0, v0000025984096740_0;  alias, 1 drivers
L_0000025984167ac0 .functor MUXZ 32, L_0000025984168e20, L_000002598410f510, L_000002598410ed30, C4<>;
S_0000025983fc69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000025984100090 .param/l "RType" 0 4 2, C4<000000>;
P_00000259841000c8 .param/l "add" 0 4 5, C4<100000>;
P_0000025984100100 .param/l "addi" 0 4 8, C4<001000>;
P_0000025984100138 .param/l "addu" 0 4 5, C4<100001>;
P_0000025984100170 .param/l "and_" 0 4 5, C4<100100>;
P_00000259841001a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000259841001e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025984100218 .param/l "bne" 0 4 10, C4<000101>;
P_0000025984100250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025984100288 .param/l "j" 0 4 12, C4<000010>;
P_00000259841002c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000259841002f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000025984100330 .param/l "lw" 0 4 8, C4<100011>;
P_0000025984100368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000259841003a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000259841003d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025984100410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025984100448 .param/l "sll" 0 4 6, C4<000000>;
P_0000025984100480 .param/l "slt" 0 4 5, C4<101010>;
P_00000259841004b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000259841004f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000025984100528 .param/l "sub" 0 4 5, C4<100010>;
P_0000025984100560 .param/l "subu" 0 4 5, C4<100011>;
P_0000025984100598 .param/l "sw" 0 4 8, C4<101011>;
P_00000259841005d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025984100608 .param/l "xori" 0 4 8, C4<001110>;
v0000025984097aa0_0 .var "ALUOp", 3 0;
v0000025984096740_0 .var "ALUSrc", 0 0;
v0000025984096880_0 .var "MemReadEn", 0 0;
v00000259840978c0_0 .var "MemWriteEn", 0 0;
v0000025984096ba0_0 .var "MemtoReg", 0 0;
v0000025984097960_0 .var "RegDst", 0 0;
v0000025984095fc0_0 .var "RegWriteEn", 0 0;
v0000025984096c40_0 .net "funct", 5 0, L_00000259840cd840;  alias, 1 drivers
v0000025984097a00_0 .var "hlt", 0 0;
v0000025984097280_0 .net "opcode", 5 0, L_00000259840cb5b0;  alias, 1 drivers
v0000025984096920_0 .net "rst", 0 0, v00000259840ca610_0;  alias, 1 drivers
E_00000259840851a0 .event anyedge, v0000025984096920_0, v0000025984097280_0, v0000025984096c40_0;
S_0000025983fc6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000259840851e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002598410eda0 .functor BUFZ 32, L_00000259840cd700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025984096100_0 .net "Data_Out", 31 0, L_000002598410eda0;  alias, 1 drivers
v00000259840961a0 .array "InstMem", 0 1023, 31 0;
v0000025984096d80_0 .net *"_ivl_0", 31 0, L_00000259840cd700;  1 drivers
v0000025984096240_0 .net *"_ivl_3", 9 0, L_00000259840cd5c0;  1 drivers
v00000259840970a0_0 .net *"_ivl_4", 11 0, L_00000259840cdfc0;  1 drivers
L_000002598410fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025984097140_0 .net *"_ivl_7", 1 0, L_000002598410fbe0;  1 drivers
v00000259840962e0_0 .net "addr", 31 0, v00000259840c5440_0;  alias, 1 drivers
v0000025984097320_0 .var/i "i", 31 0;
L_00000259840cd700 .array/port v00000259840961a0, L_00000259840cdfc0;
L_00000259840cd5c0 .part v00000259840c5440_0, 0, 10;
L_00000259840cdfc0 .concat [ 10 2 0 0], L_00000259840cd5c0, L_000002598410fbe0;
S_00000259840353d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002598410ea20 .functor BUFZ 32, L_00000259840cca80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002598410f510 .functor BUFZ 32, L_00000259840cd660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025984096380_0 .net *"_ivl_0", 31 0, L_00000259840cca80;  1 drivers
v0000025984097500_0 .net *"_ivl_10", 6 0, L_00000259840cc580;  1 drivers
L_000002598410fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000259840751a0_0 .net *"_ivl_13", 1 0, L_000002598410fcb8;  1 drivers
v0000025984075600_0 .net *"_ivl_2", 6 0, L_00000259840ccb20;  1 drivers
L_000002598410fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000259840c6160_0 .net *"_ivl_5", 1 0, L_000002598410fc70;  1 drivers
v00000259840c49a0_0 .net *"_ivl_8", 31 0, L_00000259840cd660;  1 drivers
v00000259840c4540_0 .net "clk", 0 0, L_000002598410ec50;  alias, 1 drivers
v00000259840c4900_0 .var/i "i", 31 0;
v00000259840c42c0_0 .net "readData1", 31 0, L_000002598410ea20;  alias, 1 drivers
v00000259840c4f40_0 .net "readData2", 31 0, L_000002598410f510;  alias, 1 drivers
v00000259840c51c0_0 .net "readRegister1", 4 0, L_00000259840cbfb0;  alias, 1 drivers
v00000259840c4360_0 .net "readRegister2", 4 0, L_00000259840cdf20;  alias, 1 drivers
v00000259840c60c0 .array "registers", 31 0, 31 0;
v00000259840c4a40_0 .net "rst", 0 0, v00000259840ca610_0;  alias, 1 drivers
v00000259840c5620_0 .net "we", 0 0, v0000025984095fc0_0;  alias, 1 drivers
v00000259840c5080_0 .net "writeData", 31 0, L_0000025984168c40;  alias, 1 drivers
v00000259840c4c20_0 .net "writeRegister", 4 0, L_00000259840cc440;  alias, 1 drivers
E_00000259840854e0/0 .event negedge, v0000025984096920_0;
E_00000259840854e0/1 .event posedge, v00000259840c4540_0;
E_00000259840854e0 .event/or E_00000259840854e0/0, E_00000259840854e0/1;
L_00000259840cca80 .array/port v00000259840c60c0, L_00000259840ccb20;
L_00000259840ccb20 .concat [ 5 2 0 0], L_00000259840cbfb0, L_000002598410fc70;
L_00000259840cd660 .array/port v00000259840c60c0, L_00000259840cc580;
L_00000259840cc580 .concat [ 5 2 0 0], L_00000259840cdf20, L_000002598410fcb8;
S_0000025984035560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000259840353d0;
 .timescale 0 0;
v00000259840976e0_0 .var/i "i", 31 0;
S_000002598401e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025984085720 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002598410e7f0 .functor NOT 1, v0000025984097960_0, C4<0>, C4<0>, C4<0>;
v00000259840c4cc0_0 .net *"_ivl_0", 0 0, L_000002598410e7f0;  1 drivers
v00000259840c4720_0 .net "in1", 4 0, L_00000259840cdf20;  alias, 1 drivers
v00000259840c59e0_0 .net "in2", 4 0, L_00000259840cb790;  alias, 1 drivers
v00000259840c5d00_0 .net "out", 4 0, L_00000259840cc440;  alias, 1 drivers
v00000259840c5da0_0 .net "s", 0 0, v0000025984097960_0;  alias, 1 drivers
L_00000259840cc440 .functor MUXZ 5, L_00000259840cb790, L_00000259840cdf20, L_000002598410e7f0, C4<>;
S_000002598401e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025984086260 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002598410ee80 .functor NOT 1, v0000025984096ba0_0, C4<0>, C4<0>, C4<0>;
v00000259840c5300_0 .net *"_ivl_0", 0 0, L_000002598410ee80;  1 drivers
v00000259840c4ae0_0 .net "in1", 31 0, v00000259840c4d60_0;  alias, 1 drivers
v00000259840c5bc0_0 .net "in2", 31 0, v00000259840c5760_0;  alias, 1 drivers
v00000259840c47c0_0 .net "out", 31 0, L_0000025984168c40;  alias, 1 drivers
v00000259840c54e0_0 .net "s", 0 0, v0000025984096ba0_0;  alias, 1 drivers
L_0000025984168c40 .functor MUXZ 32, v00000259840c5760_0, v00000259840c4d60_0, L_000002598410ee80, C4<>;
S_0000025984063200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000025984063390 .param/l "ADD" 0 9 12, C4<0000>;
P_00000259840633c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000025984063400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000025984063438 .param/l "OR" 0 9 12, C4<0011>;
P_0000025984063470 .param/l "SGT" 0 9 12, C4<0111>;
P_00000259840634a8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000259840634e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000025984063518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000025984063550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000025984063588 .param/l "XOR" 0 9 12, C4<0100>;
P_00000259840635c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000259840635f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000025984110138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259840c5e40_0 .net/2u *"_ivl_0", 31 0, L_0000025984110138;  1 drivers
v00000259840c5800_0 .net "opSel", 3 0, v0000025984097aa0_0;  alias, 1 drivers
v00000259840c5120_0 .net "operand1", 31 0, L_0000025984167840;  alias, 1 drivers
v00000259840c4400_0 .net "operand2", 31 0, L_0000025984167ac0;  alias, 1 drivers
v00000259840c4d60_0 .var "result", 31 0;
v00000259840c5a80_0 .net "zero", 0 0, L_0000025984168920;  alias, 1 drivers
E_0000025984086c60 .event anyedge, v0000025984097aa0_0, v00000259840c5120_0, v0000025984096600_0;
L_0000025984168920 .cmp/eq 32, v00000259840c4d60_0, L_0000025984110138;
S_000002598404b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000025984101660 .param/l "RType" 0 4 2, C4<000000>;
P_0000025984101698 .param/l "add" 0 4 5, C4<100000>;
P_00000259841016d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000025984101708 .param/l "addu" 0 4 5, C4<100001>;
P_0000025984101740 .param/l "and_" 0 4 5, C4<100100>;
P_0000025984101778 .param/l "andi" 0 4 8, C4<001100>;
P_00000259841017b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000259841017e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025984101820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025984101858 .param/l "j" 0 4 12, C4<000010>;
P_0000025984101890 .param/l "jal" 0 4 12, C4<000011>;
P_00000259841018c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000025984101900 .param/l "lw" 0 4 8, C4<100011>;
P_0000025984101938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025984101970 .param/l "or_" 0 4 5, C4<100101>;
P_00000259841019a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000259841019e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025984101a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000025984101a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000025984101a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000025984101ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000025984101af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000025984101b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000025984101b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000025984101ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025984101bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000259840c44a0_0 .var "PCsrc", 0 0;
v00000259840c4b80_0 .net "funct", 5 0, L_00000259840cd840;  alias, 1 drivers
v00000259840c4e00_0 .net "opcode", 5 0, L_00000259840cb5b0;  alias, 1 drivers
v00000259840c45e0_0 .net "operand1", 31 0, L_000002598410ea20;  alias, 1 drivers
v00000259840c4680_0 .net "operand2", 31 0, L_0000025984167ac0;  alias, 1 drivers
v00000259840c5ee0_0 .net "rst", 0 0, v00000259840ca610_0;  alias, 1 drivers
E_00000259840865e0/0 .event anyedge, v0000025984096920_0, v0000025984097280_0, v00000259840c42c0_0, v0000025984096600_0;
E_00000259840865e0/1 .event anyedge, v0000025984096c40_0;
E_00000259840865e0 .event/or E_00000259840865e0/0, E_00000259840865e0/1;
S_000002598404ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000259840c4ea0 .array "DataMem", 0 1023, 31 0;
v00000259840c4fe0_0 .net "address", 31 0, v00000259840c4d60_0;  alias, 1 drivers
v00000259840c56c0_0 .net "clock", 0 0, L_000002598410ebe0;  1 drivers
v00000259840c58a0_0 .net "data", 31 0, L_000002598410f510;  alias, 1 drivers
v00000259840c4860_0 .var/i "i", 31 0;
v00000259840c5760_0 .var "q", 31 0;
v00000259840c5f80_0 .net "rden", 0 0, v0000025984096880_0;  alias, 1 drivers
v00000259840c5260_0 .net "wren", 0 0, v00000259840978c0_0;  alias, 1 drivers
E_00000259840864e0 .event posedge, v00000259840c56c0_0;
S_0000025984101c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000025984035d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000259840862a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000259840c53a0_0 .net "PCin", 31 0, L_00000259840cc9e0;  alias, 1 drivers
v00000259840c5440_0 .var "PCout", 31 0;
v00000259840c5580_0 .net "clk", 0 0, L_000002598410ec50;  alias, 1 drivers
v00000259840c5940_0 .net "rst", 0 0, v00000259840ca610_0;  alias, 1 drivers
    .scope S_000002598404b890;
T_0 ;
    %wait E_00000259840865e0;
    %load/vec4 v00000259840c5ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259840c44a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000259840c4e00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000259840c45e0_0;
    %load/vec4 v00000259840c4680_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000259840c4e00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000259840c45e0_0;
    %load/vec4 v00000259840c4680_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000259840c4e00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000259840c4e00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000259840c4e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000259840c4b80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000259840c44a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025984101c20;
T_1 ;
    %wait E_00000259840854e0;
    %load/vec4 v00000259840c5940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000259840c5440_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000259840c53a0_0;
    %assign/vec4 v00000259840c5440_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025983fc6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025984097320_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025984097320_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025984097320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %load/vec4 v0000025984097320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025984097320_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840961a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000025983fc69c0;
T_3 ;
    %wait E_00000259840851a0;
    %load/vec4 v0000025984096920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025984097a00_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025984096740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000259840978c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025984096ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025984096880_0, 0;
    %assign/vec4 v0000025984097960_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025984097a00_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025984097aa0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025984096740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025984095fc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000259840978c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025984096ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025984096880_0, 0, 1;
    %store/vec4 v0000025984097960_0, 0, 1;
    %load/vec4 v0000025984097280_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984097a00_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984097960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %load/vec4 v0000025984096c40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984097960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025984097960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984095fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096ba0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259840978c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025984096740_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025984097aa0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000259840353d0;
T_4 ;
    %wait E_00000259840854e0;
    %fork t_1, S_0000025984035560;
    %jmp t_0;
    .scope S_0000025984035560;
t_1 ;
    %load/vec4 v00000259840c4a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000259840976e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000259840976e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000259840976e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840c60c0, 0, 4;
    %load/vec4 v00000259840976e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000259840976e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000259840c5620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000259840c5080_0;
    %load/vec4 v00000259840c4c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840c60c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840c60c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000259840353d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000259840353d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000259840c4900_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000259840c4900_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000259840c4900_0;
    %ix/getv/s 4, v00000259840c4900_0;
    %load/vec4a v00000259840c60c0, 4;
    %ix/getv/s 4, v00000259840c4900_0;
    %load/vec4a v00000259840c60c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000259840c4900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000259840c4900_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000025984063200;
T_6 ;
    %wait E_0000025984086c60;
    %load/vec4 v00000259840c5800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000259840c5120_0;
    %load/vec4 v00000259840c4400_0;
    %add;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000259840c5120_0;
    %load/vec4 v00000259840c4400_0;
    %sub;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000259840c5120_0;
    %load/vec4 v00000259840c4400_0;
    %and;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000259840c5120_0;
    %load/vec4 v00000259840c4400_0;
    %or;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000259840c5120_0;
    %load/vec4 v00000259840c4400_0;
    %xor;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000259840c5120_0;
    %load/vec4 v00000259840c4400_0;
    %or;
    %inv;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000259840c5120_0;
    %load/vec4 v00000259840c4400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000259840c4400_0;
    %load/vec4 v00000259840c5120_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000259840c5120_0;
    %ix/getv 4, v00000259840c4400_0;
    %shiftl 4;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000259840c5120_0;
    %ix/getv 4, v00000259840c4400_0;
    %shiftr 4;
    %assign/vec4 v00000259840c4d60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002598404ba20;
T_7 ;
    %wait E_00000259840864e0;
    %load/vec4 v00000259840c5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000259840c4fe0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000259840c4ea0, 4;
    %assign/vec4 v00000259840c5760_0, 0;
T_7.0 ;
    %load/vec4 v00000259840c5260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000259840c58a0_0;
    %ix/getv 3, v00000259840c4fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840c4ea0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002598404ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000259840c4860_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000259840c4860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000259840c4860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259840c4ea0, 0, 4;
    %load/vec4 v00000259840c4860_0;
    %addi 1, 0, 32;
    %store/vec4 v00000259840c4860_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002598404ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000259840c4860_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000259840c4860_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000259840c4860_0;
    %load/vec4a v00000259840c4ea0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000259840c4860_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000259840c4860_0;
    %addi 1, 0, 32;
    %store/vec4 v00000259840c4860_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025984035d10;
T_10 ;
    %wait E_00000259840854e0;
    %load/vec4 v00000259840ca430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000259840cae30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000259840cae30_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000259840cae30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002598408edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000259840cb650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000259840ca610_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002598408edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000259840cb650_0;
    %inv;
    %assign/vec4 v00000259840cb650_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002598408edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000259840ca610_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000259840ca610_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000259840cb510_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
