{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/rgb2dvi_0_TMDS_Clk_p:false|/mig_7series_0_ui_clk:false|/memory_controller_ui_clk_sync_rst:false|/memory_clock_generator_clk_100m:false|/rst_memory_clock_generator_400M_peripheral_aresetn:false|/proc_sys_reset_0_peripheral_aresetn:false|/frame_buffer_DMA_interrupt:false|/rst_memory_clock_generator_100M_mb_reset:false|/clk_wiz_0_clk_200m:false|/hdmi_clock_clock_720p:false|/pcie_controller_axi_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/axi_i2c_reset_peripheral_aresetn:false|/clk_wiz_0_clk_400m:false|/clk_in1_0_1:false|/mdm_1_debug_sys_rst:false|/rgb2dvi_0_TMDS_Clk_n:false|/rst_memory_clock_generator_100M_bus_struct_reset:false|/proc_sys_reset_1_peripheral_aresetn:false|/axi_iic_0_iic2intc_irpt:false|/ext_reset_in_0_1:false|/proc_sys_reset_1_interconnect_aresetn:false|",
   "Addressing View_ScaleFactor":"1.25",
   "Addressing View_TopLeft":"146,-10",
   "Default View_Layers":"/rgb2dvi_0_TMDS_Clk_p:true|/mig_7series_0_ui_clk:true|/memory_controller_ui_clk_sync_rst:true|/memory_clock_generator_clk_100m:true|/rst_memory_clock_generator_400M_peripheral_aresetn:true|/proc_sys_reset_0_peripheral_aresetn:true|/frame_buffer_DMA_interrupt:true|/rst_memory_clock_generator_100M_mb_reset:true|/clk_wiz_0_clk_200m:true|/hdmi_clock_clock_720p:true|/pcie_controller_axi_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/axi_i2c_reset_peripheral_aresetn:true|/clk_wiz_0_clk_400m:true|/clk_in1_0_1:true|/mdm_1_debug_sys_rst:true|/rgb2dvi_0_TMDS_Clk_n:true|/rst_memory_clock_generator_100M_bus_struct_reset:true|/proc_sys_reset_1_peripheral_aresetn:true|/axi_iic_0_iic2intc_irpt:true|/ext_reset_in_0_1:true|/proc_sys_reset_1_interconnect_aresetn:true|",
   "Default View_ScaleFactor":"1.19845",
   "Default View_TopLeft":"1499,-103",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/rgb2dvi_0_TMDS_Clk_p:false|/mig_7series_0_ui_clk:false|/memory_controller_ui_clk_sync_rst:false|/memory_clock_generator_clk_100m:false|/rst_memory_clock_generator_400M_peripheral_aresetn:false|/proc_sys_reset_0_peripheral_aresetn:false|/frame_buffer_DMA_interrupt:false|/rst_memory_clock_generator_100M_mb_reset:false|/clk_wiz_0_clk_200m:false|/hdmi_clock_clock_720p:false|/pcie_controller_axi_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/axi_i2c_reset_peripheral_aresetn:false|/clk_wiz_0_clk_400m:false|/clk_in1_0_1:false|/mdm_1_debug_sys_rst:false|/rgb2dvi_0_TMDS_Clk_n:false|/rst_memory_clock_generator_100M_bus_struct_reset:false|/proc_sys_reset_1_peripheral_aresetn:false|/axi_iic_0_iic2intc_irpt:false|/ext_reset_in_0_1:false|/proc_sys_reset_1_interconnect_aresetn:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_pcie_ref -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD
preplace port pcie_connector -pg 1 -lvl 7 -x 1740 -y 630 -defaultsOSRD
preplace port DDR3_0 -pg 1 -lvl 7 -x 1740 -y 180 -defaultsOSRD
preplace port HDMI_DDC -pg 1 -lvl 7 -x 1740 -y 280 -defaultsOSRD
preplace port port-id_pcie_ready -pg 1 -lvl 7 -x 1740 -y 110 -defaultsOSRD
preplace port port-id_ddr3_ready -pg 1 -lvl 7 -x 1740 -y 80 -defaultsOSRD
preplace portBus HDMI_TMDS_data_p -pg 1 -lvl 7 -x 1740 -y 50 -defaultsOSRD
preplace portBus HDMI_TMDS_data_n -pg 1 -lvl 7 -x 1740 -y 20 -defaultsOSRD
preplace inst pcie_controller -pg 1 -lvl 4 -x 1150 -y 620 -defaultsOSRD
preplace inst pcie_clock_generator -pg 1 -lvl 3 -x 850 -y 610 -defaultsOSRD
preplace inst axi_controller -pg 1 -lvl 3 -x 850 -y 350 -defaultsOSRD
preplace inst memory_controller -pg 1 -lvl 4 -x 1150 -y 180 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -x 470 -y 150 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 3 -x 850 -y 140 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 1 -x 130 -y 160 -defaultsOSRD
preplace inst frame_buffer_DMA -pg 1 -lvl 2 -x 470 -y 530 -defaultsOSRD
preplace inst gpio_controller -pg 1 -lvl 4 -x 1150 -y 380 -defaultsOSRD
preplace inst video_stream_to_video -pg 1 -lvl 5 -x 1400 -y 470 -defaultsOSRD
preplace inst hdmi_phy -pg 1 -lvl 6 -x 1620 -y 470 -defaultsOSRD
preplace inst hdmi_ddc_controller -pg 1 -lvl 4 -x 1150 -y 280 -defaultsOSRD
preplace inst microblaze_interrupt_controller -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst video_timing_controller -pg 1 -lvl 4 -x 1150 -y 480 -defaultsOSRD
preplace netloc CLK_IN_D_0_1 1 0 3 NJ 610 NJ 610 NJ
preplace netloc axi_controller_M01_AXI 1 1 3 240 230 NJ 230 990
preplace netloc axi_controller_M02_AXI 1 3 1 1020J 280n
preplace netloc axi_controller_M03_AXI 1 0 4 20 240 NJ 240 NJ 240 1000
preplace netloc axi_controller_M04_AXI 1 3 1 NJ 380
preplace netloc axi_controller_M05_AXI 1 3 1 990J 400n
preplace netloc axi_iic_0_IIC 1 4 3 NJ 280 NJ 280 NJ
preplace netloc axi_intc_0_interrupt 1 1 1 240J 60n
preplace netloc frame_buffer_DMA_m_axi_mm_video 1 2 1 700 370n
preplace netloc frame_buffer_DMA_m_axis_video 1 2 3 NJ 540 NJ 540 1280
preplace netloc microblaze_0_M_AXI_DP 1 2 1 700 170n
preplace netloc microblaze_0_debug 1 1 1 NJ 160
preplace netloc microblaze_0_dlmb_1 1 2 1 N 130
preplace netloc microblaze_0_ilmb_1 1 2 1 N 150
preplace netloc mig_7series_0_DDR3 1 4 3 NJ 180 NJ 180 NJ
preplace netloc pcie_controller_M_AXI 1 2 3 710 550 NJ 550 1280
preplace netloc pcie_controller_pcie_7x_mgt 1 4 3 NJ 630 NJ 630 NJ
preplace netloc smartconnect_0_M00_AXI 1 3 1 1010J 180n
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 5 1 NJ 470
preplace netloc v_tc_0_vtiming_out 1 4 1 N 480
levelinfo -pg 1 0 130 470 850 1150 1400 1620 1740
pagesize -pg 1 -db -bbox -sgen -130 0 1960 690
",
   "Interfaces View_ScaleFactor":"1.05425",
   "Interfaces View_TopLeft":"-127,-153",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/rgb2dvi_0_TMDS_Clk_p:true|/mig_7series_0_ui_clk:true|/memory_controller_ui_clk_sync_rst:true|/memory_clock_generator_clk_100m:true|/rst_memory_clock_generator_400M_peripheral_aresetn:true|/proc_sys_reset_0_peripheral_aresetn:true|/frame_buffer_DMA_interrupt:true|/rst_memory_clock_generator_100M_mb_reset:true|/clk_wiz_0_clk_200m:true|/hdmi_clock_clock_720p:true|/pcie_controller_axi_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/axi_i2c_reset_peripheral_aresetn:true|/clk_wiz_0_clk_400m:true|/clk_in1_0_1:true|/mdm_1_debug_sys_rst:true|/rgb2dvi_0_TMDS_Clk_n:true|/rst_memory_clock_generator_100M_bus_struct_reset:true|/proc_sys_reset_1_peripheral_aresetn:true|/axi_iic_0_iic2intc_irpt:true|/ext_reset_in_0_1:true|/proc_sys_reset_1_interconnect_aresetn:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_pcie_ref -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port pcie_connector -pg 1 -lvl 9 -x 3520 -y 60 -defaultsOSRD
preplace port DDR3_0 -pg 1 -lvl 9 -x 3520 -y 710 -defaultsOSRD
preplace port HDMI_DDC -pg 1 -lvl 9 -x 3520 -y 950 -defaultsOSRD
preplace port port-id_pcie_reset -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port port-id_pcie_ready -pg 1 -lvl 9 -x 3520 -y 290 -defaultsOSRD
preplace port port-id_ddr3_ready -pg 1 -lvl 9 -x 3520 -y 740 -defaultsOSRD
preplace port port-id_clk_50m -pg 1 -lvl 0 -x 0 -y 1230 -defaultsOSRD
preplace port port-id_HDMI_TMDS_clk_p -pg 1 -lvl 9 -x 3520 -y 520 -defaultsOSRD
preplace port port-id_HDMI_TMDS_clk_n -pg 1 -lvl 9 -x 3520 -y 550 -defaultsOSRD
preplace portBus HDMI_TMDS_data_p -pg 1 -lvl 9 -x 3520 -y 580 -defaultsOSRD
preplace portBus HDMI_TMDS_data_n -pg 1 -lvl 9 -x 3520 -y 610 -defaultsOSRD
preplace portBus hdmi_enable -pg 1 -lvl 9 -x 3520 -y 1270 -defaultsOSRD
preplace inst pcie_controller -pg 1 -lvl 4 -x 1390 -y 40 -swap {82 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 0 83 84 85 86 87 95 97 88 91 89 93 90 92 96 94 98} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 140R -pinDir S_AXI left -pinY S_AXI 20L -pinDir S_AXI_CTL left -pinY S_AXI_CTL 40L -pinDir pcie_7x_mgt right -pinY pcie_7x_mgt 20R -pinDir axi_aresetn left -pinY axi_aresetn 60L -pinDir user_link_up right -pinY user_link_up 260R -pinDir axi_aclk_out right -pinY axi_aclk_out 280R -pinDir axi_ctl_aclk_out right -pinY axi_ctl_aclk_out 160R -pinDir mmcm_lock left -pinY mmcm_lock 100L -pinDir interrupt_out right -pinY interrupt_out 180R -pinDir INTX_MSI_Request left -pinY INTX_MSI_Request 120L -pinDir INTX_MSI_Grant right -pinY INTX_MSI_Grant 200R -pinDir MSI_enable right -pinY MSI_enable 220R -pinBusDir MSI_Vector_Num left -pinBusY MSI_Vector_Num 140L -pinBusDir MSI_Vector_Width right -pinBusY MSI_Vector_Width 240R -pinDir REFCLK left -pinY REFCLK 280L
preplace inst pcie_clock_generator -pg 1 -lvl 3 -x 840 -y 300 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 40L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 40R
preplace inst axi_controller -pg 1 -lvl 5 -x 1960 -y 610 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 226 225 227 224} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir S02_AXI left -pinY S02_AXI 160L -pinDir M00_AXI right -pinY M00_AXI 220R -pinDir M01_AXI left -pinY M01_AXI 180L -pinDir M02_AXI right -pinY M02_AXI 240R -pinDir M03_AXI left -pinY M03_AXI 200L -pinDir M04_AXI right -pinY M04_AXI 260R -pinDir M05_AXI right -pinY M05_AXI 280R -pinDir aclk left -pinY aclk 220L -pinDir aclk1 right -pinY aclk1 300R -pinDir aclk2 left -pinY aclk2 280L -pinDir aclk3 left -pinY aclk3 260L -pinDir aclk4 left -pinY aclk4 300L -pinDir aresetn left -pinY aresetn 240L
preplace inst memory_controller -pg 1 -lvl 8 -x 3350 -y 690 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 56 61 59 57 54 58 60 55} -defaultsOSRD -pinDir DDR3 right -pinY DDR3 20R -pinDir S_AXI left -pinY S_AXI 20L -pinDir sys_rst left -pinY sys_rst 80L -pinDir clk_ref_i left -pinY clk_ref_i 160L -pinDir ui_clk_sync_rst left -pinY ui_clk_sync_rst 140L -pinDir ui_clk left -pinY ui_clk 100L -pinDir mmcm_locked left -pinY mmcm_locked 40L -pinDir sys_clk_i left -pinY sys_clk_i 120L -pinDir init_calib_complete right -pinY init_calib_complete 50R -pinDir aresetn left -pinY aresetn 60L
preplace inst memory_clock_generator -pg 1 -lvl 1 -x 130 -y 1010 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 220L -pinDir clk_400m right -pinY clk_400m 20R -pinDir clk_200m right -pinY clk_200m 200R -pinDir clk_100m right -pinY clk_100m 220R
preplace inst memory_reset_controller -pg 1 -lvl 7 -x 2880 -y 330 -swap {3 2 0 1 8 4 5 6 7 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 120L -pinDir ext_reset_in left -pinY ext_reset_in 100L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked right -pinY dcm_locked 100R -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst pcie_reset_controller -pg 1 -lvl 3 -x 840 -y 80 -swap {8 3 1 2 5 4 6 7 9 0} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 120R -pinDir ext_reset_in left -pinY ext_reset_in 140L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked right -pinY dcm_locked 60R -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 140R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1390 -y 440 -swap {45 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 0 46 47 48 49 50 51 52 53 54 56 55} -defaultsOSRD -pinDir INTERRUPT left -pinY INTERRUPT 170L -pinDir DLMB right -pinY DLMB 20R -pinDir ILMB right -pinY ILMB 40R -pinDir M_AXI_DP right -pinY M_AXI_DP 210R -pinDir DEBUG left -pinY DEBUG 90L -pinDir Clk left -pinY Clk 210L -pinDir Reset left -pinY Reset 190L
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1960 -y 440 -defaultsOSRD -pinDir DLMB left -pinY DLMB 20L -pinDir ILMB left -pinY ILMB 40L -pinDir LMB_Clk left -pinY LMB_Clk 60L -pinDir SYS_Rst left -pinY SYS_Rst 80L
preplace inst mdm_1 -pg 1 -lvl 3 -x 840 -y 510 -defaultsOSRD -pinDir MBDEBUG_0 right -pinY MBDEBUG_0 20R -pinDir Debug_SYS_Rst right -pinY Debug_SYS_Rst 40R
preplace inst rst_memory_clock_generator_100M -pg 1 -lvl 3 -x 840 -y 650 -swap {4 5 0 1 2 3 9 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 140L -pinDir ext_reset_in right -pinY ext_reset_in 60R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst right -pinY mb_debug_sys_rst 20R -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 140R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst frame_buffer_DMA -pg 1 -lvl 4 -x 1390 -y 750 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65 66 64} -defaultsOSRD -pinDir s_axi_CTRL right -pinY s_axi_CTRL 40R -pinDir m_axi_mm_video right -pinY m_axi_mm_video 20R -pinDir m_axis_video right -pinY m_axis_video 60R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir interrupt left -pinY interrupt 20L
preplace inst rst_memory_clock_generator_400M -pg 1 -lvl 2 -x 440 -y 990 -swap {1 0 2 3 4 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 40L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 100L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst gpio_controller -pg 1 -lvl 6 -x 2420 -y 990 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 40R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 60R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst video_stream_to_video -pg 1 -lvl 7 -x 2880 -y 550 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 21 25 22 23 26 27 28 29 30 31 32} -defaultsOSRD -pinDir video_in left -pinY video_in 40L -pinDir vtiming_in left -pinY vtiming_in 60L -pinDir vid_io_out right -pinY vid_io_out 20R -pinDir aclk left -pinY aclk 140L -pinDir aclken left -pinY aclken 80L -pinDir aresetn left -pinY aresetn 160L -pinDir fid left -pinY fid 100L -pinDir vid_io_out_ce left -pinY vid_io_out_ce 120L -pinDir vtg_ce right -pinY vtg_ce 40R -pinDir locked right -pinY locked 60R -pinDir overflow right -pinY overflow 80R -pinDir underflow right -pinY underflow 100R -pinBusDir fifo_read_level right -pinBusY fifo_read_level 120R -pinBusDir status right -pinBusY status 140R -pinDir sof_state_out right -pinY sof_state_out 160R
preplace inst hdmi_phy -pg 1 -lvl 8 -x 3350 -y 480 -defaultsOSRD -pinDir TMDS right -pinY TMDS 20R -pinDir TMDS.TMDS_Clk_p right -pinY TMDS.TMDS_Clk_p 40R -pinDir TMDS.TMDS_Clk_n right -pinY TMDS.TMDS_Clk_n 70R -pinDir TMDS.TMDS_Data_p right -pinY TMDS.TMDS_Data_p 100R -pinDir TMDS.TMDS_Data_n right -pinY TMDS.TMDS_Data_n 130R -pinDir RGB left -pinY RGB 90L -pinDir aRst_n left -pinY aRst_n 110L -pinDir PixelClk left -pinY PixelClk 130L
preplace inst hdmi_ddc_controller -pg 1 -lvl 8 -x 3350 -y 930 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25 28} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir IIC right -pinY IIC 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 200L -pinDir iic2intc_irpt left -pinY iic2intc_irpt 40L -pinBusDir gpo right -pinBusY gpo 40R
preplace inst microblaze_interrupt_controller -pg 1 -lvl 3 -x 840 -y 910 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 21 22 20} -defaultsOSRD -pinDir s_axi right -pinY s_axi 200R -pinDir interrupt right -pinY interrupt 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 200L -pinBusDir intr left -pinBusY intr 20L
preplace inst video_timing_controller -pg 1 -lvl 6 -x 2420 -y 1210 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 27 28 24 29 30 31 26 25 32 33 34} -defaultsOSRD -pinDir ctrl left -pinY ctrl 20L -pinDir vtiming_out right -pinY vtiming_out 20R -pinDir clk left -pinY clk 100L -pinDir clken left -pinY clken 120L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aclken left -pinY s_axi_aclken 140L -pinDir gen_clken left -pinY gen_clken 160L -pinDir sof_state left -pinY sof_state 180L -pinDir resetn left -pinY resetn 80L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir irq right -pinY irq 40R -pinDir fsync_in left -pinY fsync_in 200L -pinBusDir fsync_out right -pinBusY fsync_out 60R
preplace inst reset_slice -pg 1 -lvl 4 -x 1390 -y 990 -defaultsOSRD -pinBusDir Din right -pinBusY Din 20R -pinBusDir Dout right -pinBusY Dout 40R
preplace inst interrupt_slice -pg 1 -lvl 2 -x 440 -y 590 -defaultsOSRD -pinBusDir In0 right -pinBusY In0 20R -pinBusDir In1 right -pinBusY In1 260R -pinBusDir In2 left -pinBusY In2 20L -pinBusDir In3 left -pinBusY In3 40L -pinBusDir dout right -pinBusY dout 300R
preplace inst hdmi_clock -pg 1 -lvl 5 -x 1960 -y 1210 -defaultsOSRD -pinDir resetn left -pinY resetn 20L -pinDir clk_in1 left -pinY clk_in1 80L -pinDir clock_720p right -pinY clock_720p 20R -pinDir locked right -pinY locked 120R
preplace inst axi_i2c_reset -pg 1 -lvl 7 -x 2880 -y 1110 -swap {1 2 0 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 40L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 100L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst hdmi_enable_slice -pg 1 -lvl 8 -x 3350 -y 1250 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace netloc axi_i2c_reset_peripheral_aresetn 1 7 1 N 1130
preplace netloc axi_iic_0_iic2intc_irpt 1 2 6 NJ 850 1040J 950 1680J 1010 2160J 930 NJ 930 3060
preplace netloc clk_in1_0_1 1 0 5 20 1290 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc clk_wiz_0_clk_200m 1 1 7 NJ 1210 NJ 1210 NJ 1210 1820 1150 NJ 1150 2700 1050 3200
preplace netloc clk_wiz_0_clk_400m 1 1 7 260 950 660 870 1120 890 1660 1030 2260 950 2620 790 3080
preplace netloc ext_reset_in_0_1 1 0 8 NJ 370 240 320 660 400 NJ 400 1800J 570 NJ 570 2560 510 3160J
preplace netloc frame_buffer_DMA_interrupt 1 2 2 N 610 1040J
preplace netloc gpio_controller_gpio_io_o 1 4 4 1640J 1070 2100J 1110 2560 1270 NJ
preplace netloc hdmi_clock_clock_720p 1 5 3 2120 1130 2660J 1070 3140
preplace netloc hdmi_clock_locked 1 5 1 N 1330
preplace netloc hdmi_enable_slice_Dout 1 8 1 NJ 1270
preplace netloc mdm_1_debug_sys_rst 1 3 1 1020 550n
preplace netloc memory_clock_generator_clk_100m 1 1 4 NJ 1230 640 1170 1100 910 1680
preplace netloc memory_controller_ui_clk_sync_rst 1 3 5 NJ 710 1760J 970 2220J 890 NJ 890 3180
preplace netloc mig_7series_0_init_calib_complete 1 8 1 NJ 740
preplace netloc mig_7series_0_mmcm_locked 1 7 1 3200 430n
preplace netloc mig_7series_0_ui_clk 1 5 3 2200J 870 2580 770 3120J
preplace netloc pcie_controller_axi_aclk_out 1 3 2 1160 380 1780
preplace netloc pcie_controller_mmcm_lock 1 3 1 N 140
preplace netloc pcie_controller_user_link_up 1 4 5 NJ 300 NJ 300 2560J 290 NJ 290 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 7 1 3180 450n
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 3 2 1140 870 1640J
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 3 1 N 100
preplace netloc reset_slice_Dout 1 4 4 1620 1170 2100 1170 2680 810 3060
preplace netloc rgb2dvi_0_TMDS_Clk_n 1 8 1 NJ 550
preplace netloc rgb2dvi_0_TMDS_Clk_p 1 8 1 NJ 520
preplace netloc rgb2dvi_0_TMDS_Data_n 1 8 1 NJ 610
preplace netloc rgb2dvi_0_TMDS_Data_p 1 8 1 NJ 580
preplace netloc rst_memory_clock_generator_100M_bus_struct_reset 1 3 2 1080J 930 1700
preplace netloc rst_memory_clock_generator_100M_mb_reset 1 3 1 1080 630n
preplace netloc rst_memory_clock_generator_400M_peripheral_aresetn 1 2 4 620 1190 1160 1090 NJ 1090 2280
preplace netloc util_ds_buf_0_IBUF_OUT 1 3 1 NJ 320
preplace netloc xlconcat_0_dout 1 2 1 620 890n
preplace netloc CLK_IN_D_0_1 1 0 3 NJ 340 NJ 340 NJ
preplace netloc axi_controller_M01_AXI 1 4 1 N 790
preplace netloc axi_controller_M02_AXI 1 5 3 NJ 850 NJ 850 3100
preplace netloc axi_controller_M03_AXI 1 3 2 N 1110 1740J
preplace netloc axi_controller_M04_AXI 1 5 1 2180 870n
preplace netloc axi_controller_M05_AXI 1 5 1 2140 890n
preplace netloc axi_iic_0_IIC 1 8 1 NJ 950
preplace netloc axi_intc_0_interrupt 1 3 1 1060 610n
preplace netloc frame_buffer_DMA_m_axi_mm_video 1 4 1 N 770
preplace netloc frame_buffer_DMA_m_axis_video 1 4 3 1720J 990 2240J 910 2600
preplace netloc microblaze_0_M_AXI_DP 1 4 1 N 650
preplace netloc microblaze_0_debug 1 3 1 N 530
preplace netloc microblaze_0_dlmb_1 1 4 1 N 460
preplace netloc microblaze_0_ilmb_1 1 4 1 N 480
preplace netloc mig_7series_0_DDR3 1 8 1 NJ 710
preplace netloc pcie_controller_M_AXI 1 4 1 1820 180n
preplace netloc pcie_controller_pcie_7x_mgt 1 4 5 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc smartconnect_0_M00_AXI 1 5 3 NJ 830 NJ 830 3100
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 N 570
preplace netloc v_tc_0_vtiming_out 1 6 1 2640 610n
levelinfo -pg 1 0 130 440 840 1390 1960 2420 2880 3350 3520
pagesize -pg 1 -db -bbox -sgen -130 0 3740 1470
",
   "No Loops_ScaleFactor":"0.56847",
   "No Loops_TopLeft":"-127,-186",
   "Reduced Jogs_ScaleFactor":"0.551343",
   "Reduced Jogs_TopLeft":"-127,-265",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_pcie_ref -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port pcie_connector -pg 1 -lvl 9 -x 3060 -y 1110 -defaultsOSRD
preplace port DDR3_0 -pg 1 -lvl 9 -x 3060 -y 750 -defaultsOSRD
preplace port HDMI_DDC -pg 1 -lvl 9 -x 3060 -y 590 -defaultsOSRD
preplace port port-id_pcie_reset -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_pcie_ready -pg 1 -lvl 9 -x 3060 -y 1140 -defaultsOSRD
preplace port port-id_ddr3_ready -pg 1 -lvl 9 -x 3060 -y 830 -defaultsOSRD
preplace port port-id_clk_50m -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_HDMI_TMDS_clk_p -pg 1 -lvl 9 -x 3060 -y 160 -defaultsOSRD
preplace port port-id_HDMI_TMDS_clk_n -pg 1 -lvl 9 -x 3060 -y 190 -defaultsOSRD
preplace portBus HDMI_TMDS_data_p -pg 1 -lvl 9 -x 3060 -y 220 -defaultsOSRD
preplace portBus HDMI_TMDS_data_n -pg 1 -lvl 9 -x 3060 -y 250 -defaultsOSRD
preplace portBus hdmi_enable -pg 1 -lvl 9 -x 3060 -y 60 -defaultsOSRD
preplace inst pcie_controller -pg 1 -lvl 4 -x 1310 -y 1180 -defaultsOSRD
preplace inst pcie_clock_generator -pg 1 -lvl 3 -x 850 -y 1280 -defaultsOSRD
preplace inst axi_controller -pg 1 -lvl 5 -x 1780 -y 660 -defaultsOSRD
preplace inst memory_controller -pg 1 -lvl 8 -x 2890 -y 790 -defaultsOSRD
preplace inst memory_clock_generator -pg 1 -lvl 1 -x 130 -y 420 -defaultsOSRD
preplace inst memory_reset_controller -pg 1 -lvl 7 -x 2510 -y 1000 -defaultsOSRD
preplace inst pcie_reset_controller -pg 1 -lvl 3 -x 850 -y 1130 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1310 -y 720 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1780 -y 900 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 850 -y 720 -defaultsOSRD
preplace inst rst_memory_clock_generator_100M -pg 1 -lvl 3 -x 850 -y 910 -defaultsOSRD
preplace inst frame_buffer_DMA -pg 1 -lvl 4 -x 1310 -y 370 -defaultsOSRD
preplace inst rst_memory_clock_generator_400M -pg 1 -lvl 2 -x 440 -y 240 -defaultsOSRD
preplace inst gpio_controller -pg 1 -lvl 6 -x 2140 -y 490 -defaultsOSRD
preplace inst video_stream_to_video -pg 1 -lvl 7 -x 2510 -y 250 -defaultsOSRD
preplace inst hdmi_phy -pg 1 -lvl 8 -x 2890 -y 200 -defaultsOSRD
preplace inst hdmi_ddc_controller -pg 1 -lvl 8 -x 2890 -y 610 -defaultsOSRD
preplace inst microblaze_interrupt_controller -pg 1 -lvl 3 -x 850 -y 580 -defaultsOSRD
preplace inst video_timing_controller -pg 1 -lvl 6 -x 2140 -y 200 -defaultsOSRD
preplace inst reset_slice -pg 1 -lvl 4 -x 1310 -y 220 -defaultsOSRD
preplace inst interrupt_slice -pg 1 -lvl 2 -x 440 -y 610 -defaultsOSRD
preplace inst hdmi_clock -pg 1 -lvl 5 -x 1780 -y 230 -defaultsOSRD
preplace inst axi_i2c_reset -pg 1 -lvl 7 -x 2510 -y 480 -defaultsOSRD
preplace inst hdmi_enable_slice -pg 1 -lvl 8 -x 2890 -y 60 -defaultsOSRD
preplace netloc axi_i2c_reset_peripheral_aresetn 1 7 1 2750 520n
preplace netloc axi_iic_0_iic2intc_irpt 1 1 8 250 480 NJ 480 1050J 500 1560J 380 NJ 380 NJ 380 NJ 380 3040
preplace netloc clk_in1_0_1 1 0 5 20 130 NJ 130 NJ 130 NJ 130 1580
preplace netloc clk_wiz_0_clk_200m 1 1 7 NJ 420 NJ 420 1040J 530 1620 520 1960J 570 2330 600 2700
preplace netloc clk_wiz_0_clk_400m 1 1 7 260 400 650 400 1060 520 1610 510 1950 40 2330 110 2710
preplace netloc ext_reset_in_0_1 1 0 8 NJ 220 250 140 630 810 NJ 810 NJ 810 NJ 810 2310 770 NJ
preplace netloc frame_buffer_DMA_interrupt 1 1 4 260 490 NJ 490 1030J 510 1540
preplace netloc gpio_controller_gpio_io_o 1 3 5 1080 10 NJ 10 NJ 10 2280 60 NJ
preplace netloc hdmi_clock_clock_720p 1 5 3 1930 20 NJ 20 2750
preplace netloc hdmi_clock_locked 1 5 1 1970 150n
preplace netloc hdmi_enable_slice_Dout 1 8 1 NJ 60
preplace netloc mdm_1_debug_sys_rst 1 2 2 670 790 1030
preplace netloc memory_clock_generator_clk_100m 1 1 4 NJ 440 620 800 1080 820 1630
preplace netloc memory_controller_ui_clk_sync_rst 1 2 7 660 1010 NJ 1010 NJ 1010 1930J 890 NJ 890 NJ 890 3040
preplace netloc mig_7series_0_init_calib_complete 1 8 1 NJ 830
preplace netloc mig_7series_0_mmcm_locked 1 6 3 2330 900 NJ 900 3030
preplace netloc mig_7series_0_ui_clk 1 4 5 1640 800 NJ 800 2290 690 NJ 690 3030
preplace netloc pcie_controller_axi_aclk_out 1 2 3 650 1020 NJ 1020 1580
preplace netloc pcie_controller_mmcm_lock 1 2 3 670 1030 NJ 1030 1540
preplace netloc pcie_controller_user_link_up 1 4 5 NJ 1130 NJ 1130 NJ 1130 NJ 1130 3030J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 7 1 2750 830n
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 3 2 1080J 920 1600
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 3 1 N 1170
preplace netloc reset_slice_Dout 1 4 4 1610 310 1960 50 2310 120 2730J
preplace netloc rgb2dvi_0_TMDS_Clk_n 1 8 1 3040J 190n
preplace netloc rgb2dvi_0_TMDS_Clk_p 1 8 1 3040J 160n
preplace netloc rgb2dvi_0_TMDS_Data_n 1 8 1 3040J 240n
preplace netloc rgb2dvi_0_TMDS_Data_p 1 8 1 NJ 220
preplace netloc rst_memory_clock_generator_100M_bus_struct_reset 1 3 2 1030 930 NJ
preplace netloc rst_memory_clock_generator_100M_mb_reset 1 3 1 1050 750n
preplace netloc rst_memory_clock_generator_400M_peripheral_aresetn 1 2 4 640 390 1070 490 NJ 490 1930
preplace netloc util_ds_buf_0_IBUF_OUT 1 3 1 1080J 1230n
preplace netloc xlconcat_0_dout 1 2 1 N 610
preplace netloc hdmi_clock_clk_ser_720p 1 5 3 1940 30 NJ 30 2740J
preplace netloc CLK_IN_D_0_1 1 0 3 NJ 1280 NJ 1280 NJ
preplace netloc axi_controller_M01_AXI 1 3 3 1080 480 NJ 480 1920
preplace netloc axi_controller_M02_AXI 1 5 3 2000 590 NJ 590 NJ
preplace netloc axi_controller_M03_AXI 1 2 4 670 470 NJ 470 NJ 470 1940
preplace netloc axi_controller_M04_AXI 1 5 1 1990 470n
preplace netloc axi_controller_M05_AXI 1 5 1 1980 110n
preplace netloc axi_iic_0_IIC 1 8 1 NJ 590
preplace netloc axi_intc_0_interrupt 1 3 1 1080 580n
preplace netloc frame_buffer_DMA_m_axi_mm_video 1 4 1 1580 350n
preplace netloc frame_buffer_DMA_m_axis_video 1 4 3 NJ 370 NJ 370 2290
preplace netloc microblaze_0_M_AXI_DP 1 4 1 1560 600n
preplace netloc microblaze_0_debug 1 3 1 N 710
preplace netloc microblaze_0_dlmb_1 1 4 1 1550 700n
preplace netloc microblaze_0_ilmb_1 1 4 1 1540 720n
preplace netloc mig_7series_0_DDR3 1 8 1 NJ 750
preplace netloc pcie_controller_M_AXI 1 4 1 1570 580n
preplace netloc pcie_controller_pcie_7x_mgt 1 4 5 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ
preplace netloc smartconnect_0_M00_AXI 1 5 3 NJ 610 NJ 610 2690
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 2720 170n
preplace netloc v_tc_0_vtiming_out 1 6 1 2320 180n
levelinfo -pg 1 0 130 440 850 1310 1780 2140 2510 2890 3060
pagesize -pg 1 -db -bbox -sgen -130 0 3280 1360
"
}
{
   "da_axi4_cnt":"22",
   "da_board_cnt":"16",
   "da_clkrst_cnt":"7",
   "da_mb_cnt":"1"
}
