EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_Generic_Conn_01x02
#
DEF Connector_Generic_Conn_01x02 J 0 40 Y N 1 F N
F0 "J" 0 100 50 H V C CNN
F1 "Connector_Generic_Conn_01x02" 0 -200 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -50 -95 0 -105 1 1 6 N
S -50 5 0 -5 1 1 6 N
S -50 50 50 -150 1 1 10 f
X Pin_1 1 -200 0 150 R 50 50 1 1 P
X Pin_2 2 -200 -100 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_Generic_Conn_01x05
#
DEF Connector_Generic_Conn_01x05 J 0 40 Y N 1 F N
F0 "J" 0 300 50 H V C CNN
F1 "Connector_Generic_Conn_01x05" 0 -300 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -50 -195 0 -205 1 1 6 N
S -50 -95 0 -105 1 1 6 N
S -50 5 0 -5 1 1 6 N
S -50 105 0 95 1 1 6 N
S -50 205 0 195 1 1 6 N
S -50 250 50 -250 1 1 10 f
X Pin_1 1 -200 200 150 R 50 50 1 1 P
X Pin_2 2 -200 100 150 R 50 50 1 1 P
X Pin_3 3 -200 0 150 R 50 50 1 1 P
X Pin_4 4 -200 -100 150 R 50 50 1 1 P
X Pin_5 5 -200 -200 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_TestPoint
#
DEF Connector_TestPoint TP 0 30 N N 1 F N
F0 "TP" 0 270 50 H V C CNN
F1 "Connector_TestPoint" 0 200 50 H V C CNN
F2 "" 200 0 50 H I C CNN
F3 "" 200 0 50 H I C CNN
$FPLIST
 Pin*
 Test*
$ENDFPLIST
DRAW
C 0 130 30 0 1 0 N
X 1 1 0 0 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_USB_B_Mini
#
DEF Connector_USB_B_Mini J 0 40 Y Y 1 F N
F0 "J" -200 450 50 H V L CNN
F1 "Connector_USB_B_Mini" -200 350 50 H V L CNN
F2 "" 150 -50 50 H I C CNN
F3 "" 150 -50 50 H I C CNN
ALIAS USB_B_Mini
$FPLIST
 USB*
$ENDFPLIST
DRAW
C -150 85 25 0 1 10 F
C -25 135 15 0 1 10 F
S -200 -300 200 300 0 1 10 f
S -5 -300 5 -270 0 1 0 N
S 10 50 -20 20 0 1 10 F
S 200 -205 170 -195 0 1 0 N
S 200 -105 170 -95 0 1 0 N
S 200 -5 170 5 0 1 0 N
S 200 195 170 205 0 1 0 N
P 2 0 1 10 -75 85 25 85 N
P 4 0 1 10 -125 85 -100 85 -50 135 -25 135 N
P 4 0 1 10 -100 85 -75 85 -50 35 0 35 N
P 4 0 1 10 25 110 25 60 75 85 25 110 F
P 5 0 1 0 -170 220 -70 220 -80 190 -160 190 -170 220 F
P 9 0 1 0 -185 230 -185 220 -175 190 -175 180 -65 180 -65 190 -55 220 -55 230 -185 230 N
X VBUS 1 300 200 100 L 50 50 1 1 w
X D- 2 300 -100 100 L 50 50 1 1 P
X D+ 3 300 0 100 L 50 50 1 1 P
X ID 4 300 -200 100 L 50 50 1 1 P
X GND 5 0 -400 100 U 50 50 1 1 w
X Shield 6 -100 -400 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Ferrite_Bead_Small
#
DEF Device_Ferrite_Bead_Small FB 0 0 N Y 1 F N
F0 "FB" 75 50 50 H V L CNN
F1 "Device_Ferrite_Bead_Small" 75 -50 50 H V L CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Inductor_*
 L_*
 *Ferrite*
$ENDFPLIST
DRAW
P 2 0 1 0 0 -50 0 -31 N
P 2 0 1 0 0 35 0 51 N
P 5 0 1 0 -72 11 -44 59 72 -8 44 -56 -72 11 N
X ~ 1 0 100 50 D 50 50 1 1 P
X ~ 2 0 -100 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED_Dual_ACA
#
DEF Device_LED_Dual_ACA D 0 0 Y N 1 F N
F0 "D" 0 225 50 H V C CNN
F1 "Device_LED_Dual_ACA" 0 -250 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 LED*
 LED_SMD:*
 LED_THT:*
$ENDFPLIST
DRAW
C -100 0 11 0 1 0 F
C 0 0 180 0 1 10 f
P 2 0 1 0 -180 0 -100 0 N
P 2 0 1 8 -50 -50 -50 -150 N
P 2 0 1 8 -50 50 -50 150 N
P 2 0 1 0 150 -100 75 -100 N
P 2 0 1 0 150 100 75 100 N
P 4 0 1 8 50 -150 50 -50 -50 -100 50 -150 N
P 4 0 1 8 50 50 50 150 -50 100 50 50 N
P 4 0 1 0 80 100 -100 100 -100 -100 80 -100 N
P 5 0 1 0 80 200 140 260 110 260 140 260 140 230 N
P 5 0 1 0 130 160 190 220 160 220 190 220 190 190 N
X A1 1 300 100 150 L 50 50 1 1 I
X K 2 -300 0 120 R 50 50 1 1 I
X A2 3 300 -100 150 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Memory_Flash_W25Q32JVSS
#
DEF Memory_Flash_W25Q32JVSS U 0 20 Y Y 1 F N
F0 "U" -350 350 50 H V C CNN
F1 "Memory_Flash_W25Q32JVSS" 300 350 50 H V C CNN
F2 "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 SOIC*5.23x5.23mm*P1.27mm*
$ENDFPLIST
DRAW
S -400 300 400 -300 0 1 10 f
X ~CS 1 -500 100 100 R 50 50 1 1 I
X DO(IO1) 2 500 100 100 L 50 50 1 1 B
X IO2 3 500 -100 100 L 50 50 1 1 B
X GND 4 0 -400 100 U 50 50 1 1 W
X DI(IO0) 5 500 200 100 L 50 50 1 1 B
X CLK 6 -500 -100 100 R 50 50 1 1 I
X IO3 7 500 -200 100 L 50 50 1 1 B
X VCC 8 0 400 100 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# Regulator_Linear_AP1117-33
#
DEF Regulator_Linear_AP1117-33 U 0 10 Y Y 1 F N
F0 "U" -150 125 50 H V C CNN
F1 "Regulator_Linear_AP1117-33" 0 125 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-223-3_TabPin2" 0 200 50 H I C CNN
F3 "" 100 -250 50 H I C CNN
ALIAS AP1117-18 AP1117-25 AP1117-33 AP1117-50 LD1117S33TR_SOT223 LD1117S12TR_SOT223 LD1117S18TR_SOT223 LD1117S25TR_SOT223 LD1117S50TR_SOT223 NCP1117-12_SOT223 NCP1117-1.5_SOT223 NCP1117-1.8_SOT223 NCP1117-2.0_SOT223 NCP1117-2.5_SOT223 NCP1117-2.85_SOT223 NCP1117-3.3_SOT223 NCP1117-5.0_SOT223 AMS1117-1.5 AMS1117-1.8 AMS1117-2.5 AMS1117-2.85 AMS1117-3.3 AMS1117-5.0
$FPLIST
 SOT?223*TabPin2*
$ENDFPLIST
DRAW
S -200 -200 200 75 0 1 10 f
X GND 1 0 -300 100 U 50 50 1 1 W
X VO 2 300 0 100 L 50 50 1 1 w
X VI 3 -300 0 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# Switch_SW_Push
#
DEF Switch_SW_Push SW 0 40 N N 1 F N
F0 "SW" 50 100 50 H V L CNN
F1 "Switch_SW_Push" 0 -60 50 H V C CNN
F2 "" 0 200 50 H I C CNN
F3 "" 0 200 50 H I C CNN
DRAW
C -80 0 20 0 1 0 N
C 80 0 20 0 1 0 N
P 2 0 1 0 0 50 0 120 N
P 2 0 1 0 100 50 -100 50 N
X 1 1 -200 0 100 R 50 50 0 1 P
X 2 2 200 0 100 L 50 50 0 1 P
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# vllogic_chip_GD32F350Cx
#
DEF vllogic_chip_GD32F350Cx U 0 40 Y Y 1 F N
F0 "U" 750 1050 50 H V C CNN
F1 "vllogic_chip_GD32F350Cx" 850 -1000 50 H V C CNN
F2 "" -950 550 50 H I C CNN
F3 "" -950 550 50 H I C CNN
DRAW
S -950 950 950 -950 0 1 0 f
X VBAT 1 -1050 550 100 R 50 50 1 1 W
X PA0 10 -1050 -350 100 R 50 50 1 1 B
X PA1 11 -1050 -450 100 R 50 50 1 1 B
X PA2 12 -1050 -550 100 R 50 50 1 1 B
X PA3 13 -550 -1050 100 U 50 50 1 1 B
X PA4 14 -450 -1050 100 U 50 50 1 1 B
X PA5 15 -350 -1050 100 U 50 50 1 1 B
X PA6 16 -250 -1050 100 U 50 50 1 1 B
X PA7 17 -150 -1050 100 U 50 50 1 1 B
X PB0 18 -50 -1050 100 U 50 50 1 1 B
X PB1 19 50 -1050 100 U 50 50 1 1 B
X PC13 2 -1050 450 100 R 50 50 1 1 B
X PB2 20 150 -1050 100 U 50 50 1 1 B
X PB10 21 250 -1050 100 U 50 50 1 1 B
X PB11 22 350 -1050 100 U 50 50 1 1 B
X VSS 23 450 -1050 100 U 50 50 1 1 W
X VDD 24 550 -1050 100 U 50 50 1 1 W
X PB12 25 1050 -550 100 L 50 50 1 1 B
X PB13 26 1050 -450 100 L 50 50 1 1 B
X PB14 27 1050 -350 100 L 50 50 1 1 B
X PB15 28 1050 -250 100 L 50 50 1 1 B
X PA8 29 1050 -150 100 L 50 50 1 1 B
X PC14 3 -1050 350 100 R 50 50 1 1 B
X PA9 30 1050 -50 100 L 50 50 1 1 B
X PA10 31 1050 50 100 L 50 50 1 1 B
X PA11/DM 32 1050 150 100 L 50 50 1 1 B
X PA12/DP 33 1050 250 100 L 50 50 1 1 B
X PA13/SWDIO 34 1050 350 100 L 50 50 1 1 B
X PF6 35 1050 450 100 L 50 50 1 1 B
X PF7 36 1050 550 100 L 50 50 1 1 B
X PA14/SWCLK 37 550 1050 100 D 50 50 1 1 B
X PA15 38 450 1050 100 D 50 50 1 1 B
X PB3 39 350 1050 100 D 50 50 1 1 B
X PC15 4 -1050 250 100 R 50 50 1 1 B
X PB4 40 250 1050 100 D 50 50 1 1 B
X PB5 41 150 1050 100 D 50 50 1 1 B
X PB6 42 50 1050 100 D 50 50 1 1 B
X PB7 43 -50 1050 100 D 50 50 1 1 B
X BOOT0 44 -150 1050 100 D 50 50 1 1 B
X PB8 45 -250 1050 100 D 50 50 1 1 B
X PB9 46 -350 1050 100 D 50 50 1 1 B
X VSS 47 -450 1050 100 D 50 50 1 1 W
X VDD 48 -550 1050 100 D 50 50 1 1 W
X OSC_IN/PF0 5 -1050 150 100 R 50 50 1 1 B
X OSC_OUT/PF1 6 -1050 50 100 R 50 50 1 1 B
X NRST 7 -1050 -50 100 R 50 50 1 1 B
X VSSA 8 -1050 -150 100 R 50 50 1 1 W
X VDDA 9 -1050 -250 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# vllogic_chip_GD32F350Gx
#
DEF vllogic_chip_GD32F350Gx U 0 40 Y Y 1 F N
F0 "U" 500 800 50 H V C CNN
F1 "vllogic_chip_GD32F350Gx" 650 -800 50 H V C CNN
F2 "" -950 550 50 H I C CNN
F3 "" -950 550 50 H I C CNN
DRAW
S -700 700 700 -700 0 1 0 f
X BOOT0 1 -800 300 100 R 50 50 1 1 B
X PA4 10 -100 -800 100 U 50 50 1 1 B
X PA5 11 0 -800 100 U 50 50 1 1 B
X PA6 12 100 -800 100 U 50 50 1 1 B
X PA7 13 200 -800 100 U 50 50 1 1 B
X PB0 14 300 -800 100 U 50 50 1 1 B
X PB1 15 800 -300 100 L 50 50 1 1 B
X VDD 16 800 -200 100 L 50 50 1 1 W
X PA9 17 800 -100 100 L 50 50 1 1 B
X PA10 18 800 0 100 L 50 50 1 1 B
X PA11/DM 19 800 100 100 L 50 50 1 1 B
X OSC_IN/PF0 2 -800 200 100 R 50 50 1 1 B
X PA12/DP 20 800 200 100 L 50 50 1 1 B
X PA13/SWDIO 21 800 300 100 L 50 50 1 1 B
X PA14/SWCLK 22 300 800 100 D 50 50 1 1 B
X PA15 23 200 800 100 D 50 50 1 1 B
X PB3 24 100 800 100 D 50 50 1 1 B
X PB4 25 0 800 100 D 50 50 1 1 B
X PB5 26 -100 800 100 D 50 50 1 1 B
X PB6 27 -200 800 100 D 50 50 1 1 B
X PB7 28 -300 800 100 D 50 50 1 1 B
X VSS 29 -500 800 100 D 50 50 1 1 W
X OSC_OUT/PF1 3 -800 100 100 R 50 50 1 1 B
X NRST 4 -800 0 100 R 50 50 1 1 B
X VDDA 5 -800 -100 100 R 50 50 1 1 W
X PA0 6 -800 -200 100 R 50 50 1 1 B
X PA1 7 -800 -300 100 R 50 50 1 1 B
X PA2 8 -300 -800 100 U 50 50 1 1 B
X PA3 9 -200 -800 100 U 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
