--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

N:\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf nexys3.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "sys_clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 685541 paths analyzed, 984 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.962ns.
--------------------------------------------------------------------------------

Paths for end point PCPlus4E_16 (SLICE_X19Y34.D5), 3246 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          PCPlus4E_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.874ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.244 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to PCPlus4E_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA26   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X29Y37.A4      net (fanout=8)        1.311   InstructionD<26>
    SLICE_X29Y37.A       Tilo                  0.259   Direct/InstructionM<31>
                                                       Direct/Mmux_InstructionD191
    SLICE_X24Y37.A2      net (fanout=9)        0.659   Direct/InstructionD<26>
    SLICE_X24Y37.A       Tilo                  0.205   Direct/one_dist/_n00511
                                                       Direct/one_dist/outtype<4>13_SW0
    SLICE_X29Y36.D3      net (fanout=1)        0.747   Direct/one_dist/N4
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.D3      net (fanout=2)        0.488   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.CMUX    Topdc                 0.368   Direct/two_dist/N29
                                                       Direct/two_dist/outtype<4>_SW0_SW1_F
                                                       Direct/two_dist/outtype<4>_SW0_SW1
    SLICE_X23Y35.D4      net (fanout=1)        0.424   Direct/two_dist/N17
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X25Y33.A6      net (fanout=18)       0.695   ConflictTypeD<1>
    SLICE_X25Y33.A       Tilo                  0.259   RdE<3>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_2
    SLICE_X19Y34.D5      net (fanout=18)       0.886   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>11
    SLICE_X19Y34.CLK     Tas                   0.322   PCPlus4E<16>
                                                       PCPlus4E_16_rstpot
                                                       PCPlus4E_16
    -------------------------------------------------  ---------------------------
    Total                                      9.874ns (3.986ns logic, 5.888ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          PCPlus4E_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.855ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.244 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to PCPlus4E_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA26   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X29Y37.A4      net (fanout=8)        1.311   InstructionD<26>
    SLICE_X29Y37.A       Tilo                  0.259   Direct/InstructionM<31>
                                                       Direct/Mmux_InstructionD191
    SLICE_X24Y37.A2      net (fanout=9)        0.659   Direct/InstructionD<26>
    SLICE_X24Y37.A       Tilo                  0.205   Direct/one_dist/_n00511
                                                       Direct/one_dist/outtype<4>13_SW0
    SLICE_X29Y36.D3      net (fanout=1)        0.747   Direct/one_dist/N4
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X24Y35.D3      net (fanout=2)        0.283   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X24Y35.CMUX    Topdc                 0.338   Direct/two_dist/N2
                                                       Direct/two_dist/outtype<4>_SW0_SW0_F
                                                       Direct/two_dist/outtype<4>_SW0_SW0
    SLICE_X23Y35.D2      net (fanout=1)        0.640   Direct/two_dist/N16
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X25Y33.A6      net (fanout=18)       0.695   ConflictTypeD<1>
    SLICE_X25Y33.A       Tilo                  0.259   RdE<3>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_2
    SLICE_X19Y34.D5      net (fanout=18)       0.886   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>11
    SLICE_X19Y34.CLK     Tas                   0.322   PCPlus4E<16>
                                                       PCPlus4E_16_rstpot
                                                       PCPlus4E_16
    -------------------------------------------------  ---------------------------
    Total                                      9.855ns (3.956ns logic, 5.899ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          PCPlus4E_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.814ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.244 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to PCPlus4E_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA24   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X31Y36.B6      net (fanout=3)        0.854   InstructionD<24>
    SLICE_X31Y36.B       Tilo                  0.259   Direct/InstructionD<24>
                                                       Direct/Mmux_InstructionD171
    SLICE_X27Y34.A3      net (fanout=7)        1.245   Direct/InstructionD<24>
    SLICE_X27Y34.A       Tilo                  0.259   Direct/one_dist/N01
                                                       Direct/one_dist/InstructionD[25]_InstructionE[20]_equal_4_o5
    SLICE_X29Y36.D6      net (fanout=4)        0.504   Direct/one_dist/InstructionD[25]_InstructionE[20]_equal_4_o
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.D3      net (fanout=2)        0.488   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.CMUX    Topdc                 0.368   Direct/two_dist/N29
                                                       Direct/two_dist/outtype<4>_SW0_SW1_F
                                                       Direct/two_dist/outtype<4>_SW0_SW1
    SLICE_X23Y35.D4      net (fanout=1)        0.424   Direct/two_dist/N17
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X25Y33.A6      net (fanout=18)       0.695   ConflictTypeD<1>
    SLICE_X25Y33.A       Tilo                  0.259   RdE<3>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_2
    SLICE_X19Y34.D5      net (fanout=18)       0.886   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>11
    SLICE_X19Y34.CLK     Tas                   0.322   PCPlus4E<16>
                                                       PCPlus4E_16_rstpot
                                                       PCPlus4E_16
    -------------------------------------------------  ---------------------------
    Total                                      9.814ns (4.040ns logic, 5.774ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point PCPlus4D_7 (SLICE_X32Y35.C6), 3246 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          PCPlus4D_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.913ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.286 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to PCPlus4D_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA26   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X29Y37.A4      net (fanout=8)        1.311   InstructionD<26>
    SLICE_X29Y37.A       Tilo                  0.259   Direct/InstructionM<31>
                                                       Direct/Mmux_InstructionD191
    SLICE_X24Y37.A2      net (fanout=9)        0.659   Direct/InstructionD<26>
    SLICE_X24Y37.A       Tilo                  0.205   Direct/one_dist/_n00511
                                                       Direct/one_dist/outtype<4>13_SW0
    SLICE_X29Y36.D3      net (fanout=1)        0.747   Direct/one_dist/N4
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.D3      net (fanout=2)        0.488   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.CMUX    Topdc                 0.368   Direct/two_dist/N29
                                                       Direct/two_dist/outtype<4>_SW0_SW1_F
                                                       Direct/two_dist/outtype<4>_SW0_SW1
    SLICE_X23Y35.D4      net (fanout=1)        0.424   Direct/two_dist/N17
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X31Y37.A6      net (fanout=18)       0.909   ConflictTypeD<1>
    SLICE_X31Y37.A       Tilo                  0.259   PCPlus4D<11>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_4
    SLICE_X32Y35.C6      net (fanout=18)       0.692   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>13
    SLICE_X32Y35.CLK     Tas                   0.341   RegWriteE
                                                       Mmux_PCPlus4F301
                                                       PCPlus4D_7
    -------------------------------------------------  ---------------------------
    Total                                      9.913ns (4.005ns logic, 5.908ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          PCPlus4D_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.286 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to PCPlus4D_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA26   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X29Y37.A4      net (fanout=8)        1.311   InstructionD<26>
    SLICE_X29Y37.A       Tilo                  0.259   Direct/InstructionM<31>
                                                       Direct/Mmux_InstructionD191
    SLICE_X24Y37.A2      net (fanout=9)        0.659   Direct/InstructionD<26>
    SLICE_X24Y37.A       Tilo                  0.205   Direct/one_dist/_n00511
                                                       Direct/one_dist/outtype<4>13_SW0
    SLICE_X29Y36.D3      net (fanout=1)        0.747   Direct/one_dist/N4
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X24Y35.D3      net (fanout=2)        0.283   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X24Y35.CMUX    Topdc                 0.338   Direct/two_dist/N2
                                                       Direct/two_dist/outtype<4>_SW0_SW0_F
                                                       Direct/two_dist/outtype<4>_SW0_SW0
    SLICE_X23Y35.D2      net (fanout=1)        0.640   Direct/two_dist/N16
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X31Y37.A6      net (fanout=18)       0.909   ConflictTypeD<1>
    SLICE_X31Y37.A       Tilo                  0.259   PCPlus4D<11>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_4
    SLICE_X32Y35.C6      net (fanout=18)       0.692   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>13
    SLICE_X32Y35.CLK     Tas                   0.341   RegWriteE
                                                       Mmux_PCPlus4F301
                                                       PCPlus4D_7
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (3.975ns logic, 5.919ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          PCPlus4D_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.853ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.286 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to PCPlus4D_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA24   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X31Y36.B6      net (fanout=3)        0.854   InstructionD<24>
    SLICE_X31Y36.B       Tilo                  0.259   Direct/InstructionD<24>
                                                       Direct/Mmux_InstructionD171
    SLICE_X27Y34.A3      net (fanout=7)        1.245   Direct/InstructionD<24>
    SLICE_X27Y34.A       Tilo                  0.259   Direct/one_dist/N01
                                                       Direct/one_dist/InstructionD[25]_InstructionE[20]_equal_4_o5
    SLICE_X29Y36.D6      net (fanout=4)        0.504   Direct/one_dist/InstructionD[25]_InstructionE[20]_equal_4_o
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.D3      net (fanout=2)        0.488   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.CMUX    Topdc                 0.368   Direct/two_dist/N29
                                                       Direct/two_dist/outtype<4>_SW0_SW1_F
                                                       Direct/two_dist/outtype<4>_SW0_SW1
    SLICE_X23Y35.D4      net (fanout=1)        0.424   Direct/two_dist/N17
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X31Y37.A6      net (fanout=18)       0.909   ConflictTypeD<1>
    SLICE_X31Y37.A       Tilo                  0.259   PCPlus4D<11>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_4
    SLICE_X32Y35.C6      net (fanout=18)       0.692   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>13
    SLICE_X32Y35.CLK     Tas                   0.341   RegWriteE
                                                       Mmux_PCPlus4F301
                                                       PCPlus4D_7
    -------------------------------------------------  ---------------------------
    Total                                      9.853ns (4.059ns logic, 5.794ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point RegWriteE (SLICE_X32Y35.D6), 3246 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          RegWriteE (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.913ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.286 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to RegWriteE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA26   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X29Y37.A4      net (fanout=8)        1.311   InstructionD<26>
    SLICE_X29Y37.A       Tilo                  0.259   Direct/InstructionM<31>
                                                       Direct/Mmux_InstructionD191
    SLICE_X24Y37.A2      net (fanout=9)        0.659   Direct/InstructionD<26>
    SLICE_X24Y37.A       Tilo                  0.205   Direct/one_dist/_n00511
                                                       Direct/one_dist/outtype<4>13_SW0
    SLICE_X29Y36.D3      net (fanout=1)        0.747   Direct/one_dist/N4
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.D3      net (fanout=2)        0.488   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.CMUX    Topdc                 0.368   Direct/two_dist/N29
                                                       Direct/two_dist/outtype<4>_SW0_SW1_F
                                                       Direct/two_dist/outtype<4>_SW0_SW1
    SLICE_X23Y35.D4      net (fanout=1)        0.424   Direct/two_dist/N17
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X31Y37.A6      net (fanout=18)       0.909   ConflictTypeD<1>
    SLICE_X31Y37.A       Tilo                  0.259   PCPlus4D<11>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_4
    SLICE_X32Y35.D6      net (fanout=18)       0.692   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>13
    SLICE_X32Y35.CLK     Tas                   0.341   RegWriteE
                                                       RegWriteE_rstpot
                                                       RegWriteE
    -------------------------------------------------  ---------------------------
    Total                                      9.913ns (4.005ns logic, 5.908ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          RegWriteE (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.286 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to RegWriteE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA26   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X29Y37.A4      net (fanout=8)        1.311   InstructionD<26>
    SLICE_X29Y37.A       Tilo                  0.259   Direct/InstructionM<31>
                                                       Direct/Mmux_InstructionD191
    SLICE_X24Y37.A2      net (fanout=9)        0.659   Direct/InstructionD<26>
    SLICE_X24Y37.A       Tilo                  0.205   Direct/one_dist/_n00511
                                                       Direct/one_dist/outtype<4>13_SW0
    SLICE_X29Y36.D3      net (fanout=1)        0.747   Direct/one_dist/N4
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X24Y35.D3      net (fanout=2)        0.283   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X24Y35.CMUX    Topdc                 0.338   Direct/two_dist/N2
                                                       Direct/two_dist/outtype<4>_SW0_SW0_F
                                                       Direct/two_dist/outtype<4>_SW0_SW0
    SLICE_X23Y35.D2      net (fanout=1)        0.640   Direct/two_dist/N16
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X31Y37.A6      net (fanout=18)       0.909   ConflictTypeD<1>
    SLICE_X31Y37.A       Tilo                  0.259   PCPlus4D<11>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_4
    SLICE_X32Y35.D6      net (fanout=18)       0.692   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>13
    SLICE_X32Y35.CLK     Tas                   0.341   RegWriteE
                                                       RegWriteE_rstpot
                                                       RegWriteE
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (3.975ns logic, 5.919ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Imem/Mram_InstMem (RAM)
  Destination:          RegWriteE (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.853ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.286 - 0.297)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Imem/Mram_InstMem to RegWriteE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA24   Trcko_DOA             1.850   Imem/Mram_InstMem
                                                       Imem/Mram_InstMem
    SLICE_X31Y36.B6      net (fanout=3)        0.854   InstructionD<24>
    SLICE_X31Y36.B       Tilo                  0.259   Direct/InstructionD<24>
                                                       Direct/Mmux_InstructionD171
    SLICE_X27Y34.A3      net (fanout=7)        1.245   Direct/InstructionD<24>
    SLICE_X27Y34.A       Tilo                  0.259   Direct/one_dist/N01
                                                       Direct/one_dist/InstructionD[25]_InstructionE[20]_equal_4_o5
    SLICE_X29Y36.D6      net (fanout=4)        0.504   Direct/one_dist/InstructionD[25]_InstructionE[20]_equal_4_o
    SLICE_X29Y36.D       Tilo                  0.259   Direct/first_type<3>
                                                       Direct/one_dist/outtype<3>1
    SLICE_X24Y35.A6      net (fanout=11)       0.678   Direct/first_type<3>
    SLICE_X24Y35.A       Tilo                  0.205   Direct/two_dist/N2
                                                       Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.D3      net (fanout=2)        0.488   Direct/two_dist/InstructionD[20]_intype[3]_AND_10_o
    SLICE_X22Y36.CMUX    Topdc                 0.368   Direct/two_dist/N29
                                                       Direct/two_dist/outtype<4>_SW0_SW1_F
                                                       Direct/two_dist/outtype<4>_SW0_SW1
    SLICE_X23Y35.D4      net (fanout=1)        0.424   Direct/two_dist/N17
    SLICE_X23Y35.D       Tilo                  0.259   ConflictTypeD<1>
                                                       Direct/two_dist/outtype<4>
    SLICE_X31Y37.A6      net (fanout=18)       0.909   ConflictTypeD<1>
    SLICE_X31Y37.A       Tilo                  0.259   PCPlus4D<11>
                                                       ConflictTypeD[5]_PWR_1_o_equal_11_o<5>1_4
    SLICE_X32Y35.D6      net (fanout=18)       0.692   ConflictTypeD[5]_PWR_1_o_equal_11_o<5>13
    SLICE_X32Y35.CLK     Tas                   0.341   RegWriteE
                                                       RegWriteE_rstpot
                                                       RegWriteE
    -------------------------------------------------  ---------------------------
    Total                                      9.853ns (4.059ns logic, 5.794ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "sys_clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Data_memory/Mram_DataMem2 (RAMB16_X1Y16.DIA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WriteDataM_31 (FF)
  Destination:          Data_memory/Mram_DataMem2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.124 - 0.119)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WriteDataM_31 to Data_memory/Mram_DataMem2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y33.DQ      Tcko                  0.198   WriteDataM<31>
                                                       WriteDataM_31
    RAMB16_X1Y16.DIA13   net (fanout=1)        0.150   WriteDataM<31>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   Data_memory/Mram_DataMem2
                                                       Data_memory/Mram_DataMem2
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.145ns logic, 0.150ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point Data_memory/Mram_DataMem2 (RAMB16_X1Y16.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WriteDataM_25 (FF)
  Destination:          Data_memory/Mram_DataMem2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.191 - 0.182)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WriteDataM_25 to Data_memory/Mram_DataMem2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.BQ      Tcko                  0.200   WriteDataM<27>
                                                       WriteDataM_25
    RAMB16_X1Y16.DIA7    net (fanout=1)        0.169   WriteDataM<25>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   Data_memory/Mram_DataMem2
                                                       Data_memory/Mram_DataMem2
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.147ns logic, 0.169ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Data_memory/Mram_DataMem2 (RAMB16_X1Y16.DIA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WriteDataM_26 (FF)
  Destination:          Data_memory/Mram_DataMem2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.191 - 0.182)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WriteDataM_26 to Data_memory/Mram_DataMem2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.CQ      Tcko                  0.200   WriteDataM<27>
                                                       WriteDataM_26
    RAMB16_X1Y16.DIA8    net (fanout=1)        0.169   WriteDataM<26>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   Data_memory/Mram_DataMem2
                                                       Data_memory/Mram_DataMem2
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.147ns logic, 0.169ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "sys_clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Data_memory/Mram_DataMem1/CLKA
  Logical resource: Data_memory/Mram_DataMem1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Data_memory/Mram_DataMem2/CLKA
  Logical resource: Data_memory/Mram_DataMem2/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Imem/Mram_InstMem/CLKA
  Logical resource: Imem/Mram_InstMem/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.962|         |    4.847|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 685541 paths, 0 nets, and 3096 connections

Design statistics:
   Minimum period:   9.962ns{1}   (Maximum frequency: 100.381MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 17:19:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



