#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu May 12 14:06:16 2022
# Process ID: 5084
# Current directory: A:/Desktop/Github/CPU/CPU_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13616 A:\Desktop\Github\CPU\CPU_Project\CPU_Project.xpr
# Log file: A:/Desktop/Github/CPU/CPU_Project/vivado.log
# Journal file: A:/Desktop/Github/CPU/CPU_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project A:/Desktop/Github/CPU/CPU_Project/CPU_Project.xpr
INFO: [Project 1-313] Project file moved from 'A:/Desktop/CSCI311 Project/CPU_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Downloads/Applications/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 802.238 ; gain = 147.371
update_compile_order -fileset sources_1
close [ open A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/test.v w ]
add_files A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
remove_files A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/test.v
file delete -force A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/test.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 835.980 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top program_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.program_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot program_counter_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/program_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 14:23:35 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 835.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "program_counter_tb_behav -key {Behavioral:sim_1:Functional:program_counter_tb} -tclbatch {program_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source program_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'program_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 835.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 850.098 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.program_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot program_counter_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/program_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 14:24:54 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 850.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "program_counter_tb_behav -key {Behavioral:sim_1:Functional:program_counter_tb} -tclbatch {program_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source program_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'program_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 850.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 854.586 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.program_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot program_counter_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/program_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 14:35:22 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 854.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "program_counter_tb_behav -key {Behavioral:sim_1:Functional:program_counter_tb} -tclbatch {program_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source program_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'program_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 854.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 855.379 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2458] undeclared symbol wResult, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v:8]
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] oflag is not declared [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v:8]
ERROR: [VRFC 10-2063] Module <anding> not found while processing module instance <ann> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:15]
ERROR: [VRFC 10-2063] Module <oring> not found while processing module instance <orr> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:17]
ERROR: [VRFC 10-2063] Module <addition> not found while processing module instance <a> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:19]
ERROR: [VRFC 10-2063] Module <subtraction> not found while processing module instance <s> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top main [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/main_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 14:38:21 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 855.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_behav -key {Behavioral:sim_1:Functional:main} -tclbatch {main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 862.523 ; gain = 7.145
set_property top program_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2458] undeclared symbol wResult, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v:9]
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 33 for port result [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v:9]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.program_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot program_counter_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/program_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 14:41:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 870.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "program_counter_tb_behav -key {Behavioral:sim_1:Functional:program_counter_tb} -tclbatch {program_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source program_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'program_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 874.535 ; gain = 4.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 874.930 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net PC1 is not permitted [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v:9]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port result [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] oflag is not declared [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v:8]
ERROR: [VRFC 10-2063] Module <anding> not found while processing module instance <ann> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:15]
ERROR: [VRFC 10-2063] Module <oring> not found while processing module instance <orr> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:17]
ERROR: [VRFC 10-2063] Module <addition> not found while processing module instance <a> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:19]
ERROR: [VRFC 10-2063] Module <subtraction> not found while processing module instance <s> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] oflag is not declared [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v:8]
ERROR: [VRFC 10-2063] Module <anding> not found while processing module instance <ann> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:15]
ERROR: [VRFC 10-2063] Module <oring> not found while processing module instance <orr> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:17]
ERROR: [VRFC 10-2063] Module <addition> not found while processing module instance <a> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:19]
ERROR: [VRFC 10-2063] Module <subtraction> not found while processing module instance <s> [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.program_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot program_counter_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/program_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 14:46:10 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 876.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "program_counter_tb_behav -key {Behavioral:sim_1:Functional:program_counter_tb} -tclbatch {program_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source program_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'program_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 876.598 ; gain = 0.000
set_property top instruction_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/program_counter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'instruction_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj instruction_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module instruction_memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_memory_tb_behav xil_defaultlib.instruction_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:12]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:13]
WARNING: [VRFC 10-1783] select index 3 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 17 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_memory_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/instruction_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 15:00:42 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 878.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_memory_tb_behav -key {Behavioral:sim_1:Functional:instruction_memory_tb} -tclbatch {instruction_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source instruction_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 878.941 ; gain = 0.000
set_property top register_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/program_counter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'register_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj register_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_tb_behav xil_defaultlib.register_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/register_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 15:09:13 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 882.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_tb_behav -key {Behavioral:sim_1:Functional:register_tb} -tclbatch {register_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source register_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 889.887 ; gain = 6.980
set_property top program_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 899.180 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/program_counter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/register_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'program_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj program_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module program_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_counter_tb_behav xil_defaultlib.program_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.program_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot program_counter_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/program_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 15:11:15 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 899.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "program_counter_tb_behav -key {Behavioral:sim_1:Functional:program_counter_tb} -tclbatch {program_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source program_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'program_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 899.180 ; gain = 0.000
set_property top instruction_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 899.180 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/program_counter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/register_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'instruction_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj instruction_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module instruction_memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_memory_tb_behav xil_defaultlib.instruction_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:12]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:13]
WARNING: [VRFC 10-1783] select index 3 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 17 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_memory_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/instruction_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 50.070 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 15:13:27 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 899.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_memory_tb_behav -key {Behavioral:sim_1:Functional:instruction_memory_tb} -tclbatch {instruction_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source instruction_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 899.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 899.180 ; gain = 0.000
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 899.180 ; gain = 0.000
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 899.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 899.180 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 12 15:16:37 2022...
