// Seed: 4051287693
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    output uwire id_2,
    output tri1  id_3
);
  wire id_5 = id_0;
  assign module_2.id_4 = 0;
  parameter id_6 = 1;
  wor id_7 = -1;
endmodule
module module_1 (
    input  tri0 id_0
    , id_3,
    output wor  id_1
);
  wire id_4;
  buf primCall (id_1, id_0);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd55
) (
    output uwire id_0,
    output supply1 _id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    output uwire id_7,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    input wire id_11,
    input wand id_12,
    input uwire id_13,
    input supply0 id_14
);
  logic [id_1 : -1 'b0] id_16;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_9,
      id_6
  );
endmodule
