Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 20:56:00 2019
| Host         : DESKTOP-946N1NI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: bpcg/new_clk_reg/Q (HIGH)

 There are 419 register/latch pins with no clock driven by root clock pin: clk_20/clk1_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: cro/rr/clk1_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: csph/rr/clk1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dfc/rr/clk1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line76/sclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ufsw5/rr/clk1_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ufsw6/rr/clk1_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ufsw62/rr/clk1_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vi/icount_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vi/icount_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vi/icount_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vi/icount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vi/rr/clk1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2692 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.236     -115.654                    165                  890        0.139        0.000                      0                  890        3.000        0.000                       0                   339  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.714        0.000                      0                  395        0.218        0.000                      0                  395        3.000        0.000                       0                   219  
  clk_out1_clk_wiz_0       -4.236     -115.654                    165                  495        0.139        0.000                      0                  495        4.130        0.000                       0                   117  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.014ns (21.568%)  route 3.687ns (78.432%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.941     9.774    vi/rr/clk10
    SLICE_X30Y58         FDRE                                         r  vi/rr/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434    14.775    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  vi/rr/counter_reg[21]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.489    vi/rr/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.014ns (21.568%)  route 3.687ns (78.432%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.941     9.774    vi/rr/clk10
    SLICE_X30Y58         FDRE                                         r  vi/rr/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434    14.775    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  vi/rr/counter_reg[22]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.489    vi/rr/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.014ns (22.222%)  route 3.549ns (77.778%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.803     9.636    vi/rr/clk10
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434    14.775    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[17]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.514    vi/rr/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.014ns (22.222%)  route 3.549ns (77.778%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.803     9.636    vi/rr/clk10
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434    14.775    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[18]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.514    vi/rr/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.014ns (22.222%)  route 3.549ns (77.778%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.803     9.636    vi/rr/clk10
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434    14.775    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.514    vi/rr/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.014ns (22.222%)  route 3.549ns (77.778%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.803     9.636    vi/rr/clk10
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434    14.775    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[20]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.514    vi/rr/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.014ns (22.968%)  route 3.401ns (77.032%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.655     9.488    vi/rr/clk10
    SLICE_X30Y56         FDRE                                         r  vi/rr/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.435    14.776    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  vi/rr/counter_reg[13]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    14.490    vi/rr/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.014ns (22.968%)  route 3.401ns (77.032%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.655     9.488    vi/rr/clk10
    SLICE_X30Y56         FDRE                                         r  vi/rr/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.435    14.776    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  vi/rr/counter_reg[14]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    14.490    vi/rr/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.014ns (22.968%)  route 3.401ns (77.032%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.655     9.488    vi/rr/clk10
    SLICE_X30Y56         FDRE                                         r  vi/rr/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.435    14.776    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  vi/rr/counter_reg[15]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    14.490    vi/rr/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 vi/rr/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/rr/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.014ns (22.968%)  route 3.401ns (77.032%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.552     5.073    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  vi/rr/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vi/rr/counter_reg[19]/Q
                         net (fo=2, routed)           1.032     6.622    vi/rr/counter[19]
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  vi/rr/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.712     7.459    vi/rr/counter[0]_i_6__0_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  vi/rr/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.588     8.171    vi/rr/counter[0]_i_3__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.295 f  vi/rr/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.414     8.709    vi/rr/counter[0]_i_2__1_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.833 r  vi/rr/counter[22]_i_1__0/O
                         net (fo=22, routed)          0.655     9.488    vi/rr/clk10
    SLICE_X30Y56         FDRE                                         r  vi/rr/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.435    14.776    vi/rr/CLK_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  vi/rr/counter_reg[16]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    14.490    vi/rr/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clk_20/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20/clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.582%)  route 0.168ns (47.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.562     1.445    clk_20/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clk_20/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_20/counter_reg[1]/Q
                         net (fo=3, routed)           0.168     1.754    clk_20/counter_reg_n_0_[1]
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  clk_20/clk1_i_1__6/O
                         net (fo=1, routed)           0.000     1.799    clk_20/clk1_i_1__6_n_0
    SLICE_X34Y46         FDRE                                         r  clk_20/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.831     1.958    clk_20/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_20/clk1_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.581    clk_20/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_20/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.562     1.445    clk_20/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clk_20/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_20/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.703    clk_20/counter_reg_n_0_[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_20/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_20/counter_reg[4]_i_1__1_n_4
    SLICE_X35Y44         FDRE                                         r  clk_20/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.831     1.958    clk_20/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clk_20/counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_20/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 csph/rr/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csph/rr/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.587     1.470    csph/rr/CLK_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  csph/rr/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  csph/rr/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.729    csph/rr/counter[16]
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  csph/rr/counter1_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.837    csph/rr/data0[16]
    SLICE_X59Y66         FDRE                                         r  csph/rr/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     1.982    csph/rr/CLK_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  csph/rr/counter_reg[16]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.105     1.575    csph/rr/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_20/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.562     1.445    clk_20/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clk_20/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_20/counter_reg[8]/Q
                         net (fo=2, routed)           0.118     1.704    clk_20/counter_reg_n_0_[8]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_20/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_20/counter_reg[8]_i_1__1_n_4
    SLICE_X35Y45         FDRE                                         r  clk_20/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.831     1.958    clk_20/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clk_20/counter_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_20/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 csph/rr/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csph/rr/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.588     1.471    csph/rr/CLK_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  csph/rr/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  csph/rr/counter_reg[4]/Q
                         net (fo=2, routed)           0.118     1.730    csph/rr/counter[4]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  csph/rr/counter1_carry/O[3]
                         net (fo=1, routed)           0.000     1.838    csph/rr/data0[4]
    SLICE_X59Y63         FDRE                                         r  csph/rr/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.856     1.984    csph/rr/CLK_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  csph/rr/counter_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.105     1.576    csph/rr/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dfc/rr/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dfc/rr/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.555     1.438    dfc/rr/CLK_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  dfc/rr/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  dfc/rr/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.697    dfc/rr/counter[16]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  dfc/rr/counter1_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.805    dfc/rr/data0[16]
    SLICE_X49Y79         FDRE                                         r  dfc/rr/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.950    dfc/rr/CLK_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  dfc/rr/counter_reg[16]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.105     1.543    dfc/rr/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dfc/rr/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dfc/rr/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.556     1.439    dfc/rr/CLK_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  dfc/rr/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dfc/rr/counter_reg[20]/Q
                         net (fo=2, routed)           0.118     1.698    dfc/rr/counter[20]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  dfc/rr/counter1_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.806    dfc/rr/data0[20]
    SLICE_X49Y80         FDRE                                         r  dfc/rr/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.823     1.951    dfc/rr/CLK_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  dfc/rr/counter_reg[20]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.105     1.544    dfc/rr/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ufsw62/rr/clk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ufsw62/rr/clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.554     1.437    ufsw62/rr/CLK_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  ufsw62/rr/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ufsw62/rr/clk1_reg/Q
                         net (fo=9, routed)           0.168     1.747    ufsw62/rr/unlock_status_reg
    SLICE_X53Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  ufsw62/rr/clk1_i_1__5/O
                         net (fo=1, routed)           0.000     1.792    ufsw62/rr/clk1_i_1__5_n_0
    SLICE_X53Y77         FDRE                                         r  ufsw62/rr/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.821     1.949    ufsw62/rr/CLK_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  ufsw62/rr/clk1_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.091     1.528    ufsw62/rr/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 csph/rr/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csph/rr/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.588     1.471    csph/rr/CLK_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  csph/rr/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  csph/rr/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.733    csph/rr/counter[12]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  csph/rr/counter1_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.841    csph/rr/data0[12]
    SLICE_X59Y65         FDRE                                         r  csph/rr/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     1.983    csph/rr/CLK_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  csph/rr/counter_reg[12]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.105     1.576    csph/rr/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line76/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.592     1.475    nolabel_line76/CLK_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  nolabel_line76/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line76/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.737    nolabel_line76/count2_reg[11]
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  nolabel_line76/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    nolabel_line76/count2_reg[8]_i_1_n_4
    SLICE_X61Y55         FDRE                                         r  nolabel_line76/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.861     1.989    nolabel_line76/CLK_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  nolabel_line76/count2_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.105     1.580    nolabel_line76/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y60     cro/rr/clk1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y64     csph/rr/clk1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y64     bpcg/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y66     bpcg/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y66     bpcg/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y60     cro/rr/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y61     cro/rr/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y61     cro/rr/counter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y60     cro/rr/clk1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y60     cro/rr/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y61     cro/rr/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y61     cro/rr/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y61     cro/rr/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y68     bpcg/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y68     bpcg/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y68     bpcg/counter_reg[18]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y66     bpcg/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y66     bpcg/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y67     bpcg/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y67     bpcg/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y67     bpcg/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y67     bpcg/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y67     bpcg/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y67     bpcg/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          165  Failing Endpoints,  Worst Slack       -4.236ns,  Total Violation     -115.654ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.236ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.354ns  (logic 8.699ns (65.140%)  route 4.655ns (34.860%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.201    17.543    gc/draw_wave
    SLICE_X55Y64         LUT4 (Prop_lut4_I3_O)        0.124    17.667 r  gc/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.310    17.977    vga_display/VGA_CONTROL/intensity_color_reg[3]
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.101 r  vga_display/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=2, routed)           0.331    18.432    vga_display/VGA_RED_CHAN[2]
    SLICE_X56Y64         FDRE                                         r  vga_display/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.438    14.038    vga_display/clk_out1
    SLICE_X56Y64         FDRE                                         r  vga_display/VGA_RED_reg[2]/C
                         clock pessimism              0.258    14.296    
                         clock uncertainty           -0.072    14.224    
    SLICE_X56Y64         FDRE (Setup_fdre_C_D)       -0.028    14.196    vga_display/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                 -4.236    

Slack (VIOLATED) :        -4.144ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 8.699ns (65.300%)  route 4.623ns (34.700%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.039 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.534    17.877    ufsw62/draw_wave
    SLICE_X57Y62         LUT2 (Prop_lut2_I0_O)        0.124    18.001 r  ufsw62/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.275    18.276    vga_display/VGA_CONTROL/VGA_Green_waveform[1]
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.400 r  vga_display/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    18.400    vga_display/VGA_GREEN_CHAN[0]
    SLICE_X57Y62         FDRE                                         r  vga_display/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.439    14.039    vga_display/clk_out1
    SLICE_X57Y62         FDRE                                         r  vga_display/VGA_GREEN_reg[0]/C
                         clock pessimism              0.258    14.297    
                         clock uncertainty           -0.072    14.225    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)        0.031    14.256    vga_display/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -18.400    
  -------------------------------------------------------------------
                         slack                                 -4.144    

Slack (VIOLATED) :        -4.134ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.361ns  (logic 8.699ns (65.109%)  route 4.662ns (34.891%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.534    17.877    ufsw62/draw_wave
    SLICE_X57Y62         LUT2 (Prop_lut2_I0_O)        0.124    18.001 r  ufsw62/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.314    18.315    vga_display/VGA_CONTROL/VGA_Green_waveform[1]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    18.439 r  vga_display/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    18.439    vga_display/VGA_GREEN_CHAN[3]
    SLICE_X56Y63         FDRE                                         r  vga_display/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.438    14.038    vga_display/clk_out1
    SLICE_X56Y63         FDRE                                         r  vga_display/VGA_GREEN_reg[3]/C
                         clock pessimism              0.258    14.296    
                         clock uncertainty           -0.072    14.224    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.081    14.305    vga_display/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -18.439    
  -------------------------------------------------------------------
                         slack                                 -4.134    

Slack (VIOLATED) :        -4.118ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.296ns  (logic 8.699ns (65.425%)  route 4.597ns (34.575%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.478    17.820    ufsw62/draw_wave
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    17.944 r  ufsw62/VGA_GREEN[2]_i_2/O
                         net (fo=2, routed)           0.306    18.250    vga_display/VGA_CONTROL/VGA_Green_waveform[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.124    18.374 r  vga_display/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    18.374    vga_display/VGA_GREEN_CHAN[1]
    SLICE_X57Y63         FDRE                                         r  vga_display/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.438    14.038    vga_display/clk_out1
    SLICE_X57Y63         FDRE                                         r  vga_display/VGA_GREEN_reg[1]/C
                         clock pessimism              0.258    14.296    
                         clock uncertainty           -0.072    14.224    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)        0.032    14.256    vga_display/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -18.374    
  -------------------------------------------------------------------
                         slack                                 -4.118    

Slack (VIOLATED) :        -4.061ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.271ns  (logic 8.692ns (65.495%)  route 4.579ns (34.505%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.196    17.538    gc/draw_wave
    SLICE_X55Y64         LUT4 (Prop_lut4_I3_O)        0.124    17.662 r  gc/VGA_RED[3]_i_8/O
                         net (fo=1, routed)           0.570    18.232    vga_display/VGA_CONTROL/intensity_color_reg[3]_0
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.117    18.349 r  vga_display/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=2, routed)           0.000    18.349    vga_display/VGA_RED_CHAN[3]
    SLICE_X56Y63         FDRE                                         r  vga_display/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.438    14.038    vga_display/clk_out1
    SLICE_X56Y63         FDRE                                         r  vga_display/VGA_RED_reg[3]/C
                         clock pessimism              0.258    14.296    
                         clock uncertainty           -0.072    14.224    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.064    14.288    vga_display/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                 -4.061    

Slack (VIOLATED) :        -4.056ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.244ns  (logic 8.699ns (65.683%)  route 4.545ns (34.317%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.411    17.754    ufsw62/draw_wave
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.878 r  ufsw62/VGA_BLUE[3]_i_5/O
                         net (fo=1, routed)           0.320    18.198    vga_display/VGA_CONTROL/VGA_Blue_waveform[1]
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.322 r  vga_display/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    18.322    vga_display/VGA_BLUE_CHAN[3]
    SLICE_X55Y64         FDRE                                         r  vga_display/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.437    14.037    vga_display/clk_out1
    SLICE_X55Y64         FDRE                                         r  vga_display/VGA_BLUE_reg[3]/C
                         clock pessimism              0.272    14.309    
                         clock uncertainty           -0.072    14.237    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)        0.029    14.266    vga_display/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -18.322    
  -------------------------------------------------------------------
                         slack                                 -4.056    

Slack (VIOLATED) :        -4.048ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_RED_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.271ns  (logic 8.692ns (65.495%)  route 4.579ns (34.505%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.196    17.538    gc/draw_wave
    SLICE_X55Y64         LUT4 (Prop_lut4_I3_O)        0.124    17.662 r  gc/VGA_RED[3]_i_8/O
                         net (fo=1, routed)           0.570    18.232    vga_display/VGA_CONTROL/intensity_color_reg[3]_0
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.117    18.349 r  vga_display/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=2, routed)           0.000    18.349    vga_display/VGA_RED_CHAN[3]
    SLICE_X56Y63         FDRE                                         r  vga_display/VGA_RED_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.438    14.038    vga_display/clk_out1
    SLICE_X56Y63         FDRE                                         r  vga_display/VGA_RED_reg[3]_lopt_replica/C
                         clock pessimism              0.258    14.296    
                         clock uncertainty           -0.072    14.224    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.077    14.301    vga_display/VGA_RED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                 -4.048    

Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.217ns  (logic 8.699ns (65.818%)  route 4.518ns (34.182%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.553    17.895    gc/draw_wave
    SLICE_X53Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.019 r  gc/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.151    18.171    gc/VGA_BLUE[0]_i_2_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.295 r  gc/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    18.295    vga_display/counter_reg[2][0]
    SLICE_X53Y64         FDRE                                         r  vga_display/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.437    14.037    vga_display/clk_out1
    SLICE_X53Y64         FDRE                                         r  vga_display/VGA_BLUE_reg[0]/C
                         clock pessimism              0.258    14.295    
                         clock uncertainty           -0.072    14.223    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)        0.031    14.254    vga_display/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -18.295    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -4.017ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.196ns  (logic 8.699ns (65.920%)  route 4.497ns (34.079%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.533    17.875    ufsw62/draw_wave
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.124    17.999 r  ufsw62/VGA_BLUE[2]_i_5/O
                         net (fo=1, routed)           0.151    18.150    vga_display/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X57Y61         LUT6 (Prop_lut6_I5_O)        0.124    18.274 r  vga_display/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    18.274    vga_display/VGA_BLUE_CHAN[2]
    SLICE_X57Y61         FDRE                                         r  vga_display/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.440    14.040    vga_display/clk_out1
    SLICE_X57Y61         FDRE                                         r  vga_display/VGA_BLUE_reg[2]/C
                         clock pessimism              0.258    14.298    
                         clock uncertainty           -0.072    14.226    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)        0.031    14.257    vga_display/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -18.274    
  -------------------------------------------------------------------
                         slack                                 -4.017    

Slack (VIOLATED) :        -3.938ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 8.699ns (66.087%)  route 4.464ns (33.913%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.575     5.096    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.557     5.078    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=91, routed)          0.685     6.281    vga_display/VGA_CONTROL/out[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  vga_display/VGA_CONTROL/ring1__0_i_15/O
                         net (fo=1, routed)           0.000     6.405    vga_display/VGA_CONTROL/ring1__0_i_15_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.938 r  vga_display/VGA_CONTROL/ring1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.938    vga_display/VGA_CONTROL/ring1__0_i_4_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  vga_display/VGA_CONTROL/ring1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.055    vga_display/VGA_CONTROL/ring1__0_i_3_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  vga_display/VGA_CONTROL/ring1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vga_display/VGA_CONTROL/ring1__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.391 r  vga_display/VGA_CONTROL/ring1__0_i_1/O[0]
                         net (fo=21, routed)          0.684     8.075    cro/h_cntr_reg_reg[11][0]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    12.087 r  cro/ring1__0/P[1]
                         net (fo=2, routed)           0.746    12.833    cro/ring10_in[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.957 r  cro/VGA_RED[3]_i_516/O
                         net (fo=1, routed)           0.000    12.957    cro/VGA_RED[3]_i_516_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.507 r  cro/VGA_RED_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000    13.507    cro/VGA_RED_reg[3]_i_479_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.841 r  cro/VGA_RED_reg[3]_i_441/O[1]
                         net (fo=2, routed)           0.538    14.378    cro/ring0__0[5]
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.077 r  cro/VGA_RED_reg[3]_i_388/CO[3]
                         net (fo=1, routed)           0.000    15.077    cro/VGA_RED_reg[3]_i_388_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.194 r  cro/VGA_RED_reg[3]_i_315/CO[3]
                         net (fo=1, routed)           0.000    15.194    cro/VGA_RED_reg[3]_i_315_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.311 r  cro/VGA_RED_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.311    cro/VGA_RED_reg[3]_i_253_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.428 r  cro/VGA_RED_reg[3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.428    cro/VGA_RED_reg[3]_i_198_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  cro/VGA_RED_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.439    16.191    ufsw62/ring0[0]
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.306    16.497 r  ufsw62/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.722    17.218    ufsw62/VGA_RED[3]_i_77_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    17.342 r  ufsw62/VGA_RED[3]_i_27/O
                         net (fo=8, routed)           0.478    17.820    ufsw62/draw_wave
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    17.944 r  ufsw62/VGA_GREEN[2]_i_2/O
                         net (fo=2, routed)           0.173    18.117    vga_display/VGA_CONTROL/VGA_Green_waveform[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I4_O)        0.124    18.241 r  vga_display/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    18.241    vga_display/VGA_GREEN_CHAN[2]
    SLICE_X56Y64         FDRE                                         r  vga_display/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.457    14.058    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         1.438    14.038    vga_display/clk_out1
    SLICE_X56Y64         FDRE                                         r  vga_display/VGA_GREEN_reg[2]/C
                         clock pessimism              0.258    14.296    
                         clock uncertainty           -0.072    14.224    
    SLICE_X56Y64         FDRE (Setup_fdre_C_D)        0.079    14.303    vga_display/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                 -3.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.939%)  route 0.330ns (70.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.559     1.442    vga_display/VGA_CONTROL/clk_out1
    SLICE_X32Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vga_display/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.330     1.913    vga_display/h_sync_reg
    SLICE_X30Y46         FDRE                                         r  vga_display/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.832     1.959    vga_display/clk_out1
    SLICE_X30Y46         FDRE                                         r  vga_display/VGA_HS_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.059     1.774    vga_display/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.193%)  route 0.228ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.562     1.445    vga_display/VGA_CONTROL/clk_out1
    SLICE_X31Y52         FDRE                                         r  vga_display/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga_display/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.228     1.814    vga_display/v_sync_reg
    SLICE_X28Y51         FDRE                                         r  vga_display/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.832     1.959    vga_display/clk_out1
    SLICE_X28Y51         FDRE                                         r  vga_display/VGA_VS_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.063     1.544    vga_display/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_CONTROL/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.331ns (77.735%)  route 0.095ns (22.265%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.563     1.446    vga_display/VGA_CONTROL/clk_out1
    SLICE_X55Y59         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=325, routed)         0.095     1.682    vga_display/VGA_CONTROL/out[0]
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  vga_display/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.727    vga_display/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.872 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=4, routed)           0.000     1.872    vga_display/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X54Y59         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.833     1.961    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y59         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.130     1.589    vga_display/VGA_CONTROL/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_CONTROL/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.351ns (78.734%)  route 0.095ns (21.266%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.563     1.446    vga_display/VGA_CONTROL/clk_out1
    SLICE_X55Y59         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=325, routed)         0.095     1.682    vga_display/VGA_CONTROL/out[0]
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  vga_display/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.727    vga_display/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     1.892 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.892    vga_display/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X54Y59         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.833     1.961    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y59         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.134     1.593    vga_display/VGA_CONTROL/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_CONTROL/h_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.420ns (81.585%)  route 0.095ns (18.415%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.563     1.446    vga_display/VGA_CONTROL/clk_out1
    SLICE_X55Y59         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=325, routed)         0.095     1.682    vga_display/VGA_CONTROL/out[0]
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  vga_display/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.727    vga_display/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.872 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_display/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.961 r  vga_display/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=4, routed)           0.000     1.961    vga_display/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_6
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.832     1.960    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y60         FDRE                                         r  vga_display/VGA_CONTROL/h_cntr_reg_reg[5]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X54Y60         FDRE (Hold_fdre_C_D)         0.130     1.591    vga_display/VGA_CONTROL/h_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.879%)  route 0.219ns (46.121%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.564     1.447    vga_display/VGA_CONTROL/clk_out1
    SLICE_X53Y55         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=139, routed)         0.219     1.807    vga_display/VGA_CONTROL/VGA_RED_reg[3][4]
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.922 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    vga_display/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X53Y55         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.834     1.962    vga_display/VGA_CONTROL/clk_out1
    SLICE_X53Y55         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.105     1.552    vga_display/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.352ns (61.632%)  route 0.219ns (38.368%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.564     1.447    vga_display/VGA_CONTROL/clk_out1
    SLICE_X53Y55         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=139, routed)         0.219     1.807    vga_display/VGA_CONTROL/VGA_RED_reg[3][4]
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211     2.018 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    vga_display/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X53Y55         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.834     1.962    vga_display/VGA_CONTROL/clk_out1
    SLICE_X53Y55         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.105     1.552    vga_display/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vbt/t5/FontRom/fontRow_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.249ns (37.576%)  route 0.414ns (62.424%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.564     1.447    vga_display/VGA_CONTROL/clk_out1
    SLICE_X53Y56         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  vga_display/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=136, routed)         0.205     1.793    vga_display/VGA_CONTROL/VGA_RED_reg[3][3]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  vga_display/VGA_CONTROL/fontRow_reg_i_17__1/O
                         net (fo=1, routed)           0.000     1.838    vga_display/VGA_CONTROL/fontRow_reg_i_17__1_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.901 r  vga_display/VGA_CONTROL/fontRow_reg_i_3__1/O[3]
                         net (fo=1, routed)           0.209     2.110    vbt/t5/FontRom/ADDRARDADDR[3]
    RAMB18_X1Y23         RAMB18E1                                     r  vbt/t5/FontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.875     2.003    vbt/t5/FontRom/clk_out1
    RAMB18_X1Y23         RAMB18E1                                     r  vbt/t5/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.525    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.118     1.643    vbt/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vbt/t5/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.292ns (42.359%)  route 0.397ns (57.641%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.564     1.447    vga_display/VGA_CONTROL/clk_out1
    SLICE_X53Y56         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=150, routed)         0.226     1.814    vga_display/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X51Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.859 r  vga_display/VGA_CONTROL/fontRow_reg_i_23__2/O
                         net (fo=1, routed)           0.000     1.859    vga_display/VGA_CONTROL/fontRow_reg_i_23__2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.965 r  vga_display/VGA_CONTROL/fontRow_reg_i_4__3/O[1]
                         net (fo=1, routed)           0.172     2.137    vbt/t5/FontRom/v_cntr_reg_reg[5][8]
    RAMB18_X1Y23         RAMB18E1                                     r  vbt/t5/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.876     2.004    vbt/t5/FontRom/clk_out1
    RAMB18_X1Y23         RAMB18E1                                     r  vbt/t5/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.121     1.647    vbt/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.392ns (64.143%)  route 0.219ns (35.857%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.549     1.432    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.564     1.447    vga_display/VGA_CONTROL/clk_out1
    SLICE_X53Y55         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=139, routed)         0.219     1.807    vga_display/VGA_CONTROL/VGA_RED_reg[3][4]
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.004 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    vga_display/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.058 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    vga_display/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X53Y56         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.817     1.944    vga_display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=115, routed)         0.834     1.962    vga_display/VGA_CONTROL/clk_out1
    SLICE_X53Y56         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.105     1.568    vga_display/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.490    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y22     mt/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y22     mt/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y26     mt/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y26     mt/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y20     mt/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y20     mt/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y24     mt/t7/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y24     mt/t7/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y29     t0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y29     t0/FontRom/fontRow_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y73     ft/t0/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y72     ft/t8/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y72     ft/t9/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y71      vbt/t13/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y46     vga_display/VGA_HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y46     vga_display/VGA_HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y70     ft/t6/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y70     ft/t7/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y72     ft/t8/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y72     ft/t9/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y59     vga_display/VGA_CONTROL/v_cntr_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y52     vga_display/VGA_CONTROL/v_sync_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y62     vga_display/VGA_GREEN_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y63     vga_display/VGA_GREEN_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y64     vga_display/VGA_GREEN_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y63     vga_display/VGA_GREEN_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y64     vga_display/VGA_RED_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y64     vga_display/VGA_RED_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y63     vga_display/VGA_RED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y63     vga_display/VGA_RED_reg[3]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vga_display/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



