// Seed: 657507373
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output wor   id_3
);
  final $display(id_2, 1);
  module_0();
endmodule
module module_2 (
    input  tri   id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output logic id_3
);
  reg  id_5;
  module_0();
  wire id_6;
  always @(posedge id_0 * id_0 or posedge 1 == 1) begin
    if (1) begin
      id_3 <= id_5;
    end
  end
endmodule
