
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cc8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006e50  08006e50  00007e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e88  08006e88  00008014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006e88  08006e88  00008014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006e88  08006e88  00008014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e88  08006e88  00007e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e8c  08006e8c  00007e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08006e90  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008014  2**0
                  CONTENTS
 10 .bss          00000218  20000014  20000014  00008014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000022c  2000022c  00008014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001481a  00000000  00000000  00008044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032e4  00000000  00000000  0001c85e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001178  00000000  00000000  0001fb48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000da2  00000000  00000000  00020cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cc40  00000000  00000000  00021a62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018736  00000000  00000000  0003e6a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6089  00000000  00000000  00056dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fce61  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047d4  00000000  00000000  000fcea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00101678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006e38 	.word	0x08006e38

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08006e38 	.word	0x08006e38

080001c8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f005 fcba 	bl	8005b4a <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	20000031 	.word	0x20000031
 80001e0:	20000174 	.word	0x20000174

080001e4 <Comm_Init>:

void Comm_Init(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
  idx = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <Comm_Init+0x24>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <Comm_Init+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 80001f4:	f001 fad0 	bl	8001798 <HAL_GetTick>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a05      	ldr	r2, [pc, #20]	@ (8000210 <Comm_Init+0x2c>)
 80001fc:	6013      	str	r3, [r2, #0]
  StartRx();
 80001fe:	f7ff ffe3 	bl	80001c8 <StartRx>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	20000037 	.word	0x20000037
 800020c:	20000030 	.word	0x20000030
 8000210:	20000038 	.word	0x20000038

08000214 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a2a      	ldr	r2, [pc, #168]	@ (80002cc <HAL_UART_RxCpltCallback+0xb8>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d14e      	bne.n	80002c4 <HAL_UART_RxCpltCallback+0xb0>

  uint8_t b = rx_byte;
 8000226:	4b2a      	ldr	r3, [pc, #168]	@ (80002d0 <HAL_UART_RxCpltCallback+0xbc>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800022c:	4b29      	ldr	r3, [pc, #164]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10d      	bne.n	8000250 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000234:	7bfb      	ldrb	r3, [r7, #15]
 8000236:	2bab      	cmp	r3, #171	@ 0xab
 8000238:	d141      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      frame[idx++] = b;
 800023a:	4b26      	ldr	r3, [pc, #152]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c5a      	adds	r2, r3, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a24      	ldr	r2, [pc, #144]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000244:	7011      	strb	r1, [r2, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	4a23      	ldr	r2, [pc, #140]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	5453      	strb	r3, [r2, r1]
 800024e:	e036      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
    }
  } else {
    frame[idx++] = b;
 8000250:	4b20      	ldr	r3, [pc, #128]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	1c5a      	adds	r2, r3, #1
 8000256:	b2d1      	uxtb	r1, r2
 8000258:	4a1e      	ldr	r2, [pc, #120]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800025a:	7011      	strb	r1, [r2, #0]
 800025c:	4619      	mov	r1, r3
 800025e:	4a1e      	ldr	r2, [pc, #120]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000264:	4b1b      	ldr	r3, [pc, #108]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b02      	cmp	r3, #2
 800026a:	d928      	bls.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      uint8_t state = frame[1] & 0x3F;
 800026c:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000274:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000276:	4b18      	ldr	r3, [pc, #96]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000278:	789b      	ldrb	r3, [r3, #2]
 800027a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800027c:	4b15      	ldr	r3, [pc, #84]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	43db      	mvns	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	7b7a      	ldrb	r2, [r7, #13]
 800028a:	429a      	cmp	r2, r3
 800028c:	d117      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
        g_keys_state = state;
 800028e:	4a13      	ldr	r2, [pc, #76]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 8000294:	f001 fa80 	bl	8001798 <HAL_GetTick>
 8000298:	4603      	mov	r3, r0
 800029a:	4a11      	ldr	r2, [pc, #68]	@ (80002e0 <HAL_UART_RxCpltCallback+0xcc>)
 800029c:	6013      	str	r3, [r2, #0]

        if (g_keys_state) {
 800029e:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d005      	beq.n	80002b4 <HAL_UART_RxCpltCallback+0xa0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2108      	movs	r1, #8
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ae:	f001 fda3 	bl	8001df8 <HAL_GPIO_WritePin>
 80002b2:	e004      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2108      	movs	r1, #8
 80002b8:	480a      	ldr	r0, [pc, #40]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ba:	f001 fd9d 	bl	8001df8 <HAL_GPIO_WritePin>
		}
      }
    }
  }

  StartRx();
 80002be:	f7ff ff83 	bl	80001c8 <StartRx>
 80002c2:	e000      	b.n	80002c6 <HAL_UART_RxCpltCallback+0xb2>
  if (huart->Instance != USART1) return;
 80002c4:	bf00      	nop
}
 80002c6:	3710      	adds	r7, #16
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40013800 	.word	0x40013800
 80002d0:	20000031 	.word	0x20000031
 80002d4:	20000037 	.word	0x20000037
 80002d8:	20000034 	.word	0x20000034
 80002dc:	20000030 	.word	0x20000030
 80002e0:	20000038 	.word	0x20000038
 80002e4:	48000400 	.word	0x48000400

080002e8 <checksum_xor>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	460b      	mov	r3, r1
 80002f2:	70fb      	strb	r3, [r7, #3]
  uint8_t c = 0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < n; i++) c ^= p[i];
 80002f8:	2300      	movs	r3, #0
 80002fa:	73bb      	strb	r3, [r7, #14]
 80002fc:	e009      	b.n	8000312 <checksum_xor+0x2a>
 80002fe:	7bbb      	ldrb	r3, [r7, #14]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	4413      	add	r3, r2
 8000304:	781a      	ldrb	r2, [r3, #0]
 8000306:	7bfb      	ldrb	r3, [r7, #15]
 8000308:	4053      	eors	r3, r2
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	7bbb      	ldrb	r3, [r7, #14]
 800030e:	3301      	adds	r3, #1
 8000310:	73bb      	strb	r3, [r7, #14]
 8000312:	7bba      	ldrb	r2, [r7, #14]
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	429a      	cmp	r2, r3
 8000318:	d3f1      	bcc.n	80002fe <checksum_xor+0x16>
  return c;
 800031a:	7bfb      	ldrb	r3, [r7, #15]
}
 800031c:	4618      	mov	r0, r3
 800031e:	3714      	adds	r7, #20
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <Comm_SendDistance>:

void Comm_SendDistance(float dist_m)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
 800032e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint8_t tx[7];
  tx[0] = START_BYTE;
 8000332:	23ab      	movs	r3, #171	@ 0xab
 8000334:	723b      	strb	r3, [r7, #8]
  tx[1] = MSG_DISTANCE;
 8000336:	23d1      	movs	r3, #209	@ 0xd1
 8000338:	727b      	strb	r3, [r7, #9]

  // skopíruj float do bajtov (IEEE754)
  memcpy(&tx[2], &dist_m, sizeof(float));
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f8c7 300a 	str.w	r3, [r7, #10]

  // checksum z bajtov [1..5] (typ + float)
  tx[6] = checksum_xor(&tx[1], 1 + 4);
 8000340:	f107 0308 	add.w	r3, r7, #8
 8000344:	3301      	adds	r3, #1
 8000346:	2105      	movs	r1, #5
 8000348:	4618      	mov	r0, r3
 800034a:	f7ff ffcd 	bl	80002e8 <checksum_xor>
 800034e:	4603      	mov	r3, r0
 8000350:	73bb      	strb	r3, [r7, #14]

  // blokujúco, na testovanie je to najjednoduchšie
  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
 8000352:	f107 0108 	add.w	r1, r7, #8
 8000356:	2332      	movs	r3, #50	@ 0x32
 8000358:	2207      	movs	r2, #7
 800035a:	4803      	ldr	r0, [pc, #12]	@ (8000368 <Comm_SendDistance+0x40>)
 800035c:	f005 fb6c 	bl	8005a38 <HAL_UART_Transmit>
}
 8000360:	bf00      	nop
 8000362:	3710      	adds	r7, #16
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	20000174 	.word	0x20000174

0800036c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a06      	ldr	r2, [pc, #24]	@ (8000394 <HAL_UART_ErrorCallback+0x28>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d105      	bne.n	800038a <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 800037e:	4b06      	ldr	r3, [pc, #24]	@ (8000398 <HAL_UART_ErrorCallback+0x2c>)
 8000380:	2200      	movs	r2, #0
 8000382:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000384:	f7ff ff20 	bl	80001c8 <StartRx>
 8000388:	e000      	b.n	800038c <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 800038a:	bf00      	nop
}
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	40013800 	.word	0x40013800
 8000398:	20000037 	.word	0x20000037

0800039c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b088      	sub	sp, #32
 80003a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a2:	f107 030c 	add.w	r3, r7, #12
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	4a2c      	ldr	r2, [pc, #176]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b2a      	ldr	r3, [pc, #168]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003c6:	60bb      	str	r3, [r7, #8]
 80003c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ca:	4b27      	ldr	r3, [pc, #156]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	4a26      	ldr	r2, [pc, #152]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003d4:	6153      	str	r3, [r2, #20]
 80003d6:	4b24      	ldr	r3, [pc, #144]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_BRAKE_Pin|R_BRAKE_Pin, GPIO_PIN_SET);
 80003e2:	2201      	movs	r2, #1
 80003e4:	2124      	movs	r1, #36	@ 0x24
 80003e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003ea:	f001 fd05 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_DIR_Pin|R_DIR_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	f241 0118 	movw	r1, #4120	@ 0x1018
 80003f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003f8:	f001 fcfe 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2108      	movs	r1, #8
 8000400:	481a      	ldr	r0, [pc, #104]	@ (800046c <MX_GPIO_Init+0xd0>)
 8000402:	f001 fcf9 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_BRAKE_Pin R_BRAKE_Pin */
  GPIO_InitStruct.Pin = L_BRAKE_Pin|R_BRAKE_Pin;
 8000406:	2324      	movs	r3, #36	@ 0x24
 8000408:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800040a:	2311      	movs	r3, #17
 800040c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000412:	2300      	movs	r3, #0
 8000414:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000416:	f107 030c 	add.w	r3, r7, #12
 800041a:	4619      	mov	r1, r3
 800041c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000420:	f001 fb78 	bl	8001b14 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_DIR_Pin R_DIR_Pin PA12 */
  GPIO_InitStruct.Pin = L_DIR_Pin|R_DIR_Pin|GPIO_PIN_12;
 8000424:	f241 0318 	movw	r3, #4120	@ 0x1018
 8000428:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042a:	2301      	movs	r3, #1
 800042c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042e:	2300      	movs	r3, #0
 8000430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000432:	2300      	movs	r3, #0
 8000434:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000436:	f107 030c 	add.w	r3, r7, #12
 800043a:	4619      	mov	r1, r3
 800043c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000440:	f001 fb68 	bl	8001b14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000444:	2308      	movs	r3, #8
 8000446:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000448:	2301      	movs	r3, #1
 800044a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000450:	2300      	movs	r3, #0
 8000452:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000454:	f107 030c 	add.w	r3, r7, #12
 8000458:	4619      	mov	r1, r3
 800045a:	4804      	ldr	r0, [pc, #16]	@ (800046c <MX_GPIO_Init+0xd0>)
 800045c:	f001 fb5a 	bl	8001b14 <HAL_GPIO_Init>

}
 8000460:	bf00      	nop
 8000462:	3720      	adds	r7, #32
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40021000 	.word	0x40021000
 800046c:	48000400 	.word	0x48000400

08000470 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000476:	4a1c      	ldr	r2, [pc, #112]	@ (80004e8 <MX_I2C1_Init+0x78>)
 8000478:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800047a:	4b1a      	ldr	r3, [pc, #104]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800047c:	4a1b      	ldr	r2, [pc, #108]	@ (80004ec <MX_I2C1_Init+0x7c>)
 800047e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000480:	4b18      	ldr	r3, [pc, #96]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000486:	4b17      	ldr	r3, [pc, #92]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000488:	2201      	movs	r2, #1
 800048a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800048c:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800048e:	2200      	movs	r2, #0
 8000490:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000492:	4b14      	ldr	r3, [pc, #80]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000494:	2200      	movs	r2, #0
 8000496:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000498:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800049a:	2200      	movs	r2, #0
 800049c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800049e:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004a4:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004aa:	480e      	ldr	r0, [pc, #56]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004ac:	f001 fcbc 	bl	8001e28 <HAL_I2C_Init>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004b6:	f000 f8f2 	bl	800069e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004ba:	2100      	movs	r1, #0
 80004bc:	4809      	ldr	r0, [pc, #36]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004be:	f002 fa3f 	bl	8002940 <HAL_I2CEx_ConfigAnalogFilter>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004c8:	f000 f8e9 	bl	800069e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004cc:	2100      	movs	r1, #0
 80004ce:	4805      	ldr	r0, [pc, #20]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004d0:	f002 fa81 	bl	80029d6 <HAL_I2CEx_ConfigDigitalFilter>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004da:	f000 f8e0 	bl	800069e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	2000003c 	.word	0x2000003c
 80004e8:	40005400 	.word	0x40005400
 80004ec:	00201d2b 	.word	0x00201d2b

080004f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b08a      	sub	sp, #40	@ 0x28
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f8:	f107 0314 	add.w	r3, r7, #20
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	605a      	str	r2, [r3, #4]
 8000502:	609a      	str	r2, [r3, #8]
 8000504:	60da      	str	r2, [r3, #12]
 8000506:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a17      	ldr	r2, [pc, #92]	@ (800056c <HAL_I2C_MspInit+0x7c>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d127      	bne.n	8000562 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000512:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000514:	695b      	ldr	r3, [r3, #20]
 8000516:	4a16      	ldr	r2, [pc, #88]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000518:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800051c:	6153      	str	r3, [r2, #20]
 800051e:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000526:	613b      	str	r3, [r7, #16]
 8000528:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800052a:	23c0      	movs	r3, #192	@ 0xc0
 800052c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800052e:	2312      	movs	r3, #18
 8000530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000532:	2300      	movs	r3, #0
 8000534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000536:	2303      	movs	r3, #3
 8000538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800053a:	2304      	movs	r3, #4
 800053c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	4619      	mov	r1, r3
 8000544:	480b      	ldr	r0, [pc, #44]	@ (8000574 <HAL_I2C_MspInit+0x84>)
 8000546:	f001 fae5 	bl	8001b14 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800054a:	4b09      	ldr	r3, [pc, #36]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	4a08      	ldr	r2, [pc, #32]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000550:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000554:	61d3      	str	r3, [r2, #28]
 8000556:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000558:	69db      	ldr	r3, [r3, #28]
 800055a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000562:	bf00      	nop
 8000564:	3728      	adds	r7, #40	@ 0x28
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40005400 	.word	0x40005400
 8000570:	40021000 	.word	0x40021000
 8000574:	48000400 	.word	0x48000400

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057e:	f001 f8b1 	bl	80016e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f82f 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f7ff ff09 	bl	800039c <MX_GPIO_Init>
  MX_TIM3_Init();
 800058a:	f000 f9d9 	bl	8000940 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800058e:	f000 fb27 	bl	8000be0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000592:	f000 f95f 	bl	8000854 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000596:	f000 f903 	bl	80007a0 <MX_TIM1_Init>
  MX_I2C1_Init();
 800059a:	f7ff ff69 	bl	8000470 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 800059e:	f7ff fe21 	bl	80001e4 <Comm_Init>
  uint32_t last_tx = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]


  Motors_Init();
 80005a6:	f000 fdbf 	bl	8001128 <Motors_Init>

  //Ultrasonic_Init(&htim1);
  //last_tel_ms = HAL_GetTick();

  IMU_Init();
 80005aa:	f000 fbe5 	bl	8000d78 <IMU_Init>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	Motors_Control(g_keys_state);
 80005ae:	4b0c      	ldr	r3, [pc, #48]	@ (80005e0 <main+0x68>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 ffa1 	bl	80014fc <Motors_Control>
	//distance = Ultrasonic_ReadDistanceM();

	float ok = IMU_Update();
 80005ba:	f000 fc0b 	bl	8000dd4 <IMU_Update>
 80005be:	ed87 0a02 	vstr	s0, [r7, #8]

	uint32_t now = HAL_GetTick();
 80005c2:	f001 f8e9 	bl	8001798 <HAL_GetTick>
 80005c6:	6078      	str	r0, [r7, #4]
	if (now - last_tx >= 100) {   // 10 Hz
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	1ad3      	subs	r3, r2, r3
 80005ce:	2b63      	cmp	r3, #99	@ 0x63
 80005d0:	d9ed      	bls.n	80005ae <main+0x36>
	  last_tx = now;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	60fb      	str	r3, [r7, #12]
	  Comm_SendDistance(ok);
 80005d6:	ed97 0a02 	vldr	s0, [r7, #8]
 80005da:	f7ff fea5 	bl	8000328 <Comm_SendDistance>
  {
 80005de:	e7e6      	b.n	80005ae <main+0x36>
 80005e0:	20000030 	.word	0x20000030

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b096      	sub	sp, #88	@ 0x58
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80005ee:	2228      	movs	r2, #40	@ 0x28
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f006 fbf4 	bl	8006de0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f8:	f107 031c 	add.w	r3, r7, #28
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]
 8000610:	609a      	str	r2, [r3, #8]
 8000612:	60da      	str	r2, [r3, #12]
 8000614:	611a      	str	r2, [r3, #16]
 8000616:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000618:	2302      	movs	r3, #2
 800061a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061c:	2301      	movs	r3, #1
 800061e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000620:	2310      	movs	r3, #16
 8000622:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000624:	2302      	movs	r3, #2
 8000626:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000628:	2300      	movs	r3, #0
 800062a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800062c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000630:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000632:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000636:	4618      	mov	r0, r3
 8000638:	f002 fa1a 	bl	8002a70 <HAL_RCC_OscConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000642:	f000 f82c 	bl	800069e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000646:	230f      	movs	r3, #15
 8000648:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064a:	2302      	movs	r3, #2
 800064c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800064e:	2380      	movs	r3, #128	@ 0x80
 8000650:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000652:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000656:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000658:	2300      	movs	r3, #0
 800065a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800065c:	f107 031c 	add.w	r3, r7, #28
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f003 fa12 	bl	8003a8c <HAL_RCC_ClockConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800066e:	f000 f816 	bl	800069e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000672:	f241 0321 	movw	r3, #4129	@ 0x1021
 8000676:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000678:	2300      	movs	r3, #0
 800067a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000680:	2300      	movs	r3, #0
 8000682:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000684:	1d3b      	adds	r3, r7, #4
 8000686:	4618      	mov	r0, r3
 8000688:	f003 fc44 	bl	8003f14 <HAL_RCCEx_PeriphCLKConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000692:	f000 f804 	bl	800069e <Error_Handler>
  }
}
 8000696:	bf00      	nop
 8000698:	3758      	adds	r7, #88	@ 0x58
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800069e:	b480      	push	{r7}
 80006a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a2:	b672      	cpsid	i
}
 80006a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006a6:	bf00      	nop
 80006a8:	e7fd      	b.n	80006a6 <Error_Handler+0x8>
	...

080006ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006b2:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <HAL_MspInit+0x44>)
 80006b4:	699b      	ldr	r3, [r3, #24]
 80006b6:	4a0e      	ldr	r2, [pc, #56]	@ (80006f0 <HAL_MspInit+0x44>)
 80006b8:	f043 0301 	orr.w	r3, r3, #1
 80006bc:	6193      	str	r3, [r2, #24]
 80006be:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <HAL_MspInit+0x44>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ca:	4b09      	ldr	r3, [pc, #36]	@ (80006f0 <HAL_MspInit+0x44>)
 80006cc:	69db      	ldr	r3, [r3, #28]
 80006ce:	4a08      	ldr	r2, [pc, #32]	@ (80006f0 <HAL_MspInit+0x44>)
 80006d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006d4:	61d3      	str	r3, [r2, #28]
 80006d6:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <HAL_MspInit+0x44>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006de:	603b      	str	r3, [r7, #0]
 80006e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e2:	bf00      	nop
 80006e4:	370c      	adds	r7, #12
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40021000 	.word	0x40021000

080006f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006f8:	bf00      	nop
 80006fa:	e7fd      	b.n	80006f8 <NMI_Handler+0x4>

080006fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <HardFault_Handler+0x4>

08000704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <MemManage_Handler+0x4>

0800070c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <BusFault_Handler+0x4>

08000714 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <UsageFault_Handler+0x4>

0800071c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800072a:	b480      	push	{r7}
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800072e:	bf00      	nop
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr

08000746 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800074a:	f001 f811 	bl	8001770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000758:	4802      	ldr	r0, [pc, #8]	@ (8000764 <TIM1_CC_IRQHandler+0x10>)
 800075a:	f003 ff88 	bl	800466e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000090 	.word	0x20000090

08000768 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800076c:	4802      	ldr	r0, [pc, #8]	@ (8000778 <USART1_IRQHandler+0x10>)
 800076e:	f005 fa31 	bl	8005bd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000174 	.word	0x20000174

0800077c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <SystemInit+0x20>)
 8000782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000786:	4a05      	ldr	r2, [pc, #20]	@ (800079c <SystemInit+0x20>)
 8000788:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800078c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007a6:	f107 0314 	add.w	r3, r7, #20
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	605a      	str	r2, [r3, #4]
 80007b0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007be:	4b23      	ldr	r3, [pc, #140]	@ (800084c <MX_TIM1_Init+0xac>)
 80007c0:	4a23      	ldr	r2, [pc, #140]	@ (8000850 <MX_TIM1_Init+0xb0>)
 80007c2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80007c4:	4b21      	ldr	r3, [pc, #132]	@ (800084c <MX_TIM1_Init+0xac>)
 80007c6:	2247      	movs	r2, #71	@ 0x47
 80007c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ca:	4b20      	ldr	r3, [pc, #128]	@ (800084c <MX_TIM1_Init+0xac>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80007d0:	4b1e      	ldr	r3, [pc, #120]	@ (800084c <MX_TIM1_Init+0xac>)
 80007d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d8:	4b1c      	ldr	r3, [pc, #112]	@ (800084c <MX_TIM1_Init+0xac>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0xfff-1;
 80007de:	4b1b      	ldr	r3, [pc, #108]	@ (800084c <MX_TIM1_Init+0xac>)
 80007e0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80007e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e6:	4b19      	ldr	r3, [pc, #100]	@ (800084c <MX_TIM1_Init+0xac>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80007ec:	4817      	ldr	r0, [pc, #92]	@ (800084c <MX_TIM1_Init+0xac>)
 80007ee:	f003 fee7 	bl	80045c0 <HAL_TIM_IC_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80007f8:	f7ff ff51 	bl	800069e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000800:	2300      	movs	r3, #0
 8000802:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000804:	2300      	movs	r3, #0
 8000806:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4619      	mov	r1, r3
 800080e:	480f      	ldr	r0, [pc, #60]	@ (800084c <MX_TIM1_Init+0xac>)
 8000810:	f005 f838 	bl	8005884 <HAL_TIMEx_MasterConfigSynchronization>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800081a:	f7ff ff40 	bl	800069e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000822:	2301      	movs	r3, #1
 8000824:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2200      	movs	r2, #0
 8000832:	4619      	mov	r1, r3
 8000834:	4805      	ldr	r0, [pc, #20]	@ (800084c <MX_TIM1_Init+0xac>)
 8000836:	f004 f81c 	bl	8004872 <HAL_TIM_IC_ConfigChannel>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000840:	f7ff ff2d 	bl	800069e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000844:	bf00      	nop
 8000846:	3720      	adds	r7, #32
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000090 	.word	0x20000090
 8000850:	40012c00 	.word	0x40012c00

08000854 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08e      	sub	sp, #56	@ 0x38
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800085a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]
 8000866:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000868:	f107 031c 	add.w	r3, r7, #28
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000874:	463b      	mov	r3, r7
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]
 800087c:	609a      	str	r2, [r3, #8]
 800087e:	60da      	str	r2, [r3, #12]
 8000880:	611a      	str	r2, [r3, #16]
 8000882:	615a      	str	r2, [r3, #20]
 8000884:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000886:	4b2d      	ldr	r3, [pc, #180]	@ (800093c <MX_TIM2_Init+0xe8>)
 8000888:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800088c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800088e:	4b2b      	ldr	r3, [pc, #172]	@ (800093c <MX_TIM2_Init+0xe8>)
 8000890:	2200      	movs	r2, #0
 8000892:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000894:	4b29      	ldr	r3, [pc, #164]	@ (800093c <MX_TIM2_Init+0xe8>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800089a:	4b28      	ldr	r3, [pc, #160]	@ (800093c <MX_TIM2_Init+0xe8>)
 800089c:	f04f 32ff 	mov.w	r2, #4294967295
 80008a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008a2:	4b26      	ldr	r3, [pc, #152]	@ (800093c <MX_TIM2_Init+0xe8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a8:	4b24      	ldr	r3, [pc, #144]	@ (800093c <MX_TIM2_Init+0xe8>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008ae:	4823      	ldr	r0, [pc, #140]	@ (800093c <MX_TIM2_Init+0xe8>)
 80008b0:	f003 fc54 	bl	800415c <HAL_TIM_Base_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80008ba:	f7ff fef0 	bl	800069e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008c8:	4619      	mov	r1, r3
 80008ca:	481c      	ldr	r0, [pc, #112]	@ (800093c <MX_TIM2_Init+0xe8>)
 80008cc:	f004 f9a9 	bl	8004c22 <HAL_TIM_ConfigClockSource>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80008d6:	f7ff fee2 	bl	800069e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80008da:	4818      	ldr	r0, [pc, #96]	@ (800093c <MX_TIM2_Init+0xe8>)
 80008dc:	f003 fc95 	bl	800420a <HAL_TIM_PWM_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80008e6:	f7ff feda 	bl	800069e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ea:	2300      	movs	r3, #0
 80008ec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ee:	2300      	movs	r3, #0
 80008f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	4810      	ldr	r0, [pc, #64]	@ (800093c <MX_TIM2_Init+0xe8>)
 80008fa:	f004 ffc3 	bl	8005884 <HAL_TIMEx_MasterConfigSynchronization>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000904:	f7ff fecb 	bl	800069e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000908:	2360      	movs	r3, #96	@ 0x60
 800090a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000910:	2300      	movs	r3, #0
 8000912:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000918:	463b      	mov	r3, r7
 800091a:	2200      	movs	r2, #0
 800091c:	4619      	mov	r1, r3
 800091e:	4807      	ldr	r0, [pc, #28]	@ (800093c <MX_TIM2_Init+0xe8>)
 8000920:	f004 f844 	bl	80049ac <HAL_TIM_PWM_ConfigChannel>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800092a:	f7ff feb8 	bl	800069e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800092e:	4803      	ldr	r0, [pc, #12]	@ (800093c <MX_TIM2_Init+0xe8>)
 8000930:	f000 f8fc 	bl	8000b2c <HAL_TIM_MspPostInit>

}
 8000934:	bf00      	nop
 8000936:	3738      	adds	r7, #56	@ 0x38
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	200000dc 	.word	0x200000dc

08000940 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08e      	sub	sp, #56	@ 0x38
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000946:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
 8000952:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000954:	f107 031c 	add.w	r3, r7, #28
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000960:	463b      	mov	r3, r7
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
 800096c:	611a      	str	r2, [r3, #16]
 800096e:	615a      	str	r2, [r3, #20]
 8000970:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000972:	4b2d      	ldr	r3, [pc, #180]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 8000974:	4a2d      	ldr	r2, [pc, #180]	@ (8000a2c <MX_TIM3_Init+0xec>)
 8000976:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000978:	4b2b      	ldr	r3, [pc, #172]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000984:	4b28      	ldr	r3, [pc, #160]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 8000986:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800098a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098c:	4b26      	ldr	r3, [pc, #152]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000992:	4b25      	ldr	r3, [pc, #148]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 8000994:	2200      	movs	r2, #0
 8000996:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000998:	4823      	ldr	r0, [pc, #140]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 800099a:	f003 fbdf 	bl	800415c <HAL_TIM_Base_Init>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009a4:	f7ff fe7b 	bl	800069e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009b2:	4619      	mov	r1, r3
 80009b4:	481c      	ldr	r0, [pc, #112]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 80009b6:	f004 f934 	bl	8004c22 <HAL_TIM_ConfigClockSource>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80009c0:	f7ff fe6d 	bl	800069e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009c4:	4818      	ldr	r0, [pc, #96]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 80009c6:	f003 fc20 	bl	800420a <HAL_TIM_PWM_Init>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009d0:	f7ff fe65 	bl	800069e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009dc:	f107 031c 	add.w	r3, r7, #28
 80009e0:	4619      	mov	r1, r3
 80009e2:	4811      	ldr	r0, [pc, #68]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 80009e4:	f004 ff4e 	bl	8005884 <HAL_TIMEx_MasterConfigSynchronization>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80009ee:	f7ff fe56 	bl	800069e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009f2:	2360      	movs	r3, #96	@ 0x60
 80009f4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009fe:	2300      	movs	r3, #0
 8000a00:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a02:	463b      	mov	r3, r7
 8000a04:	2204      	movs	r2, #4
 8000a06:	4619      	mov	r1, r3
 8000a08:	4807      	ldr	r0, [pc, #28]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 8000a0a:	f003 ffcf 	bl	80049ac <HAL_TIM_PWM_ConfigChannel>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a14:	f7ff fe43 	bl	800069e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a18:	4803      	ldr	r0, [pc, #12]	@ (8000a28 <MX_TIM3_Init+0xe8>)
 8000a1a:	f000 f887 	bl	8000b2c <HAL_TIM_MspPostInit>

}
 8000a1e:	bf00      	nop
 8000a20:	3738      	adds	r7, #56	@ 0x38
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000128 	.word	0x20000128
 8000a2c:	40000400 	.word	0x40000400

08000a30 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	@ 0x28
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac0 <HAL_TIM_IC_MspInit+0x90>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d131      	bne.n	8000ab6 <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a52:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac4 <HAL_TIM_IC_MspInit+0x94>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac4 <HAL_TIM_IC_MspInit+0x94>)
 8000a58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a5c:	6193      	str	r3, [r2, #24]
 8000a5e:	4b19      	ldr	r3, [pc, #100]	@ (8000ac4 <HAL_TIM_IC_MspInit+0x94>)
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b16      	ldr	r3, [pc, #88]	@ (8000ac4 <HAL_TIM_IC_MspInit+0x94>)
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	4a15      	ldr	r2, [pc, #84]	@ (8000ac4 <HAL_TIM_IC_MspInit+0x94>)
 8000a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a74:	6153      	str	r3, [r2, #20]
 8000a76:	4b13      	ldr	r3, [pc, #76]	@ (8000ac4 <HAL_TIM_IC_MspInit+0x94>)
 8000a78:	695b      	ldr	r3, [r3, #20]
 8000a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000a82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000a94:	2306      	movs	r3, #6
 8000a96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa2:	f001 f837 	bl	8001b14 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	201b      	movs	r0, #27
 8000aac:	f000 ff7f 	bl	80019ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000ab0:	201b      	movs	r0, #27
 8000ab2:	f000 ff98 	bl	80019e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000ab6:	bf00      	nop
 8000ab8:	3728      	adds	r7, #40	@ 0x28
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40012c00 	.word	0x40012c00
 8000ac4:	40021000 	.word	0x40021000

08000ac8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ad8:	d10c      	bne.n	8000af4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ada:	4b12      	ldr	r3, [pc, #72]	@ (8000b24 <HAL_TIM_Base_MspInit+0x5c>)
 8000adc:	69db      	ldr	r3, [r3, #28]
 8000ade:	4a11      	ldr	r2, [pc, #68]	@ (8000b24 <HAL_TIM_Base_MspInit+0x5c>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	61d3      	str	r3, [r2, #28]
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <HAL_TIM_Base_MspInit+0x5c>)
 8000ae8:	69db      	ldr	r3, [r3, #28]
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000af2:	e010      	b.n	8000b16 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a0b      	ldr	r2, [pc, #44]	@ (8000b28 <HAL_TIM_Base_MspInit+0x60>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d10b      	bne.n	8000b16 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000afe:	4b09      	ldr	r3, [pc, #36]	@ (8000b24 <HAL_TIM_Base_MspInit+0x5c>)
 8000b00:	69db      	ldr	r3, [r3, #28]
 8000b02:	4a08      	ldr	r2, [pc, #32]	@ (8000b24 <HAL_TIM_Base_MspInit+0x5c>)
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	61d3      	str	r3, [r2, #28]
 8000b0a:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <HAL_TIM_Base_MspInit+0x5c>)
 8000b0c:	69db      	ldr	r3, [r3, #28]
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	60bb      	str	r3, [r7, #8]
 8000b14:	68bb      	ldr	r3, [r7, #8]
}
 8000b16:	bf00      	nop
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	40021000 	.word	0x40021000
 8000b28:	40000400 	.word	0x40000400

08000b2c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08a      	sub	sp, #40	@ 0x28
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]
 8000b42:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b4c:	d11d      	bne.n	8000b8a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	4b22      	ldr	r3, [pc, #136]	@ (8000bd8 <HAL_TIM_MspPostInit+0xac>)
 8000b50:	695b      	ldr	r3, [r3, #20]
 8000b52:	4a21      	ldr	r2, [pc, #132]	@ (8000bd8 <HAL_TIM_MspPostInit+0xac>)
 8000b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b58:	6153      	str	r3, [r2, #20]
 8000b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd8 <HAL_TIM_MspPostInit+0xac>)
 8000b5c:	695b      	ldr	r3, [r3, #20]
 8000b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000b66:	2301      	movs	r3, #1
 8000b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	2300      	movs	r3, #0
 8000b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b76:	2301      	movs	r3, #1
 8000b78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	4619      	mov	r1, r3
 8000b80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b84:	f000 ffc6 	bl	8001b14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b88:	e021      	b.n	8000bce <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a13      	ldr	r2, [pc, #76]	@ (8000bdc <HAL_TIM_MspPostInit+0xb0>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d11c      	bne.n	8000bce <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b94:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <HAL_TIM_MspPostInit+0xac>)
 8000b96:	695b      	ldr	r3, [r3, #20]
 8000b98:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <HAL_TIM_MspPostInit+0xac>)
 8000b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b9e:	6153      	str	r3, [r2, #20]
 8000ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <HAL_TIM_MspPostInit+0xac>)
 8000ba2:	695b      	ldr	r3, [r3, #20]
 8000ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000bac:	2380      	movs	r3, #128	@ 0x80
 8000bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bc0:	f107 0314 	add.w	r3, r7, #20
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bca:	f000 ffa3 	bl	8001b14 <HAL_GPIO_Init>
}
 8000bce:	bf00      	nop
 8000bd0:	3728      	adds	r7, #40	@ 0x28
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	40000400 	.word	0x40000400

08000be0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000be4:	4b14      	ldr	r3, [pc, #80]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000be6:	4a15      	ldr	r2, [pc, #84]	@ (8000c3c <MX_USART1_UART_Init+0x5c>)
 8000be8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bea:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bf0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c06:	220c      	movs	r2, #12
 8000c08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c10:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c16:	4b08      	ldr	r3, [pc, #32]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c1c:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c22:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c24:	f004 feba 	bl	800599c <HAL_UART_Init>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c2e:	f7ff fd36 	bl	800069e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	20000174 	.word	0x20000174
 8000c3c:	40013800 	.word	0x40013800

08000c40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	@ 0x28
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8000cd0 <HAL_UART_MspInit+0x90>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d131      	bne.n	8000cc6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c62:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd4 <HAL_UART_MspInit+0x94>)
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	4a1b      	ldr	r2, [pc, #108]	@ (8000cd4 <HAL_UART_MspInit+0x94>)
 8000c68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c6c:	6193      	str	r3, [r2, #24]
 8000c6e:	4b19      	ldr	r3, [pc, #100]	@ (8000cd4 <HAL_UART_MspInit+0x94>)
 8000c70:	699b      	ldr	r3, [r3, #24]
 8000c72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7a:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <HAL_UART_MspInit+0x94>)
 8000c7c:	695b      	ldr	r3, [r3, #20]
 8000c7e:	4a15      	ldr	r2, [pc, #84]	@ (8000cd4 <HAL_UART_MspInit+0x94>)
 8000c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c84:	6153      	str	r3, [r2, #20]
 8000c86:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <HAL_UART_MspInit+0x94>)
 8000c88:	695b      	ldr	r3, [r3, #20]
 8000c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c92:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ca4:	2307      	movs	r3, #7
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4619      	mov	r1, r3
 8000cae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cb2:	f000 ff2f 	bl	8001b14 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2100      	movs	r1, #0
 8000cba:	2025      	movs	r0, #37	@ 0x25
 8000cbc:	f000 fe77 	bl	80019ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cc0:	2025      	movs	r0, #37	@ 0x25
 8000cc2:	f000 fe90 	bl	80019e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	3728      	adds	r7, #40	@ 0x28
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40013800 	.word	0x40013800
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <imu_read_u8>:
#define I2C_TIMEOUT_MS         (50u)

static bool s_inited = false;

static HAL_StatusTypeDef imu_read_u8(uint8_t reg, uint8_t *val)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af04      	add	r7, sp, #16
 8000cde:	4603      	mov	r3, r0
 8000ce0:	6039      	str	r1, [r7, #0]
 8000ce2:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	b29a      	uxth	r2, r3
 8000ce8:	2332      	movs	r3, #50	@ 0x32
 8000cea:	9302      	str	r3, [sp, #8]
 8000cec:	2301      	movs	r3, #1
 8000cee:	9301      	str	r3, [sp, #4]
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	9300      	str	r3, [sp, #0]
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	21d0      	movs	r1, #208	@ 0xd0
 8000cf8:	4803      	ldr	r0, [pc, #12]	@ (8000d08 <imu_read_u8+0x30>)
 8000cfa:	f001 fa45 	bl	8002188 <HAL_I2C_Mem_Read>
 8000cfe:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          val,
                          1,
                          I2C_TIMEOUT_MS);
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	2000003c 	.word	0x2000003c

08000d0c <imu_write_u8>:

static HAL_StatusTypeDef imu_write_u8(uint8_t reg, uint8_t val)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af04      	add	r7, sp, #16
 8000d12:	4603      	mov	r3, r0
 8000d14:	460a      	mov	r2, r1
 8000d16:	71fb      	strb	r3, [r7, #7]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c1,
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	2332      	movs	r3, #50	@ 0x32
 8000d22:	9302      	str	r3, [sp, #8]
 8000d24:	2301      	movs	r3, #1
 8000d26:	9301      	str	r3, [sp, #4]
 8000d28:	1dbb      	adds	r3, r7, #6
 8000d2a:	9300      	str	r3, [sp, #0]
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	21d0      	movs	r1, #208	@ 0xd0
 8000d30:	4803      	ldr	r0, [pc, #12]	@ (8000d40 <imu_write_u8+0x34>)
 8000d32:	f001 f915 	bl	8001f60 <HAL_I2C_Mem_Write>
 8000d36:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &val,
                           1,
                           I2C_TIMEOUT_MS);
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	2000003c 	.word	0x2000003c

08000d44 <whoami_ok>:

static bool whoami_ok(uint8_t w)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
  // MPU6500 typicky 0x70, niektoré moduly/varianty môžu vrátiť aj 0x71/0x68
  return (w == 0x70u) || (w == 0x71u) || (w == 0x68u);
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	2b70      	cmp	r3, #112	@ 0x70
 8000d52:	d005      	beq.n	8000d60 <whoami_ok+0x1c>
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	2b71      	cmp	r3, #113	@ 0x71
 8000d58:	d002      	beq.n	8000d60 <whoami_ok+0x1c>
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	2b68      	cmp	r3, #104	@ 0x68
 8000d5e:	d101      	bne.n	8000d64 <whoami_ok+0x20>
 8000d60:	2301      	movs	r3, #1
 8000d62:	e000      	b.n	8000d66 <whoami_ok+0x22>
 8000d64:	2300      	movs	r3, #0
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	b2db      	uxtb	r3, r3
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <IMU_Init>:

void IMU_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
  s_inited = false;
 8000d7e:	4b14      	ldr	r3, [pc, #80]	@ (8000dd0 <IMU_Init+0x58>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]

  // Wake up (clear SLEEP)
  (void)imu_write_u8(REG_PWR_MGMT_1, 0x00u);
 8000d84:	2100      	movs	r1, #0
 8000d86:	206b      	movs	r0, #107	@ 0x6b
 8000d88:	f7ff ffc0 	bl	8000d0c <imu_write_u8>
  HAL_Delay(10);
 8000d8c:	200a      	movs	r0, #10
 8000d8e:	f000 fd0f 	bl	80017b0 <HAL_Delay>

  // Verify WHO_AM_I
  uint8_t w = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	71fb      	strb	r3, [r7, #7]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) {
 8000d96:	1dfb      	adds	r3, r7, #7
 8000d98:	4619      	mov	r1, r3
 8000d9a:	2075      	movs	r0, #117	@ 0x75
 8000d9c:	f7ff ff9c 	bl	8000cd8 <imu_read_u8>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d10d      	bne.n	8000dc2 <IMU_Init+0x4a>
    return;
  }
  if (!whoami_ok(w)) {
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff ffcb 	bl	8000d44 <whoami_ok>
 8000dae:	4603      	mov	r3, r0
 8000db0:	f083 0301 	eor.w	r3, r3, #1
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d105      	bne.n	8000dc6 <IMU_Init+0x4e>
    return;
  }

  s_inited = true;
 8000dba:	4b05      	ldr	r3, [pc, #20]	@ (8000dd0 <IMU_Init+0x58>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	701a      	strb	r2, [r3, #0]
 8000dc0:	e002      	b.n	8000dc8 <IMU_Init+0x50>
    return;
 8000dc2:	bf00      	nop
 8000dc4:	e000      	b.n	8000dc8 <IMU_Init+0x50>
    return;
 8000dc6:	bf00      	nop
}
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	200001fc 	.word	0x200001fc

08000dd4 <IMU_Update>:

float IMU_Update(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
  if (!s_inited) return 0.0f;
 8000dda:	4b16      	ldr	r3, [pc, #88]	@ (8000e34 <IMU_Update+0x60>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	f083 0301 	eor.w	r3, r3, #1
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d002      	beq.n	8000dee <IMU_Update+0x1a>
 8000de8:	f04f 0300 	mov.w	r3, #0
 8000dec:	e01b      	b.n	8000e26 <IMU_Update+0x52>

  uint8_t w = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	71fb      	strb	r3, [r7, #7]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return 0.0f;
 8000df2:	1dfb      	adds	r3, r7, #7
 8000df4:	4619      	mov	r1, r3
 8000df6:	2075      	movs	r0, #117	@ 0x75
 8000df8:	f7ff ff6e 	bl	8000cd8 <imu_read_u8>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d002      	beq.n	8000e08 <IMU_Update+0x34>
 8000e02:	f04f 0300 	mov.w	r3, #0
 8000e06:	e00e      	b.n	8000e26 <IMU_Update+0x52>
  if (!whoami_ok(w)) return 0.0f;
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff ff9a 	bl	8000d44 <whoami_ok>
 8000e10:	4603      	mov	r3, r0
 8000e12:	f083 0301 	eor.w	r3, r3, #1
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d002      	beq.n	8000e22 <IMU_Update+0x4e>
 8000e1c:	f04f 0300 	mov.w	r3, #0
 8000e20:	e001      	b.n	8000e26 <IMU_Update+0x52>

  return 1.0f;
 8000e22:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
}
 8000e26:	ee07 3a90 	vmov	s15, r3
 8000e2a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	200001fc 	.word	0x200001fc

08000e38 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b088      	sub	sp, #32
 8000e3c:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 8000e3e:	f107 0308 	add.w	r3, r7, #8
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 8000e4e:	1d3a      	adds	r2, r7, #4
 8000e50:	f107 0308 	add.w	r3, r7, #8
 8000e54:	4611      	mov	r1, r2
 8000e56:	4618      	mov	r0, r3
 8000e58:	f003 f82a 	bl	8003eb0 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8000e5c:	f002 ffe4 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 8000e60:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d002      	beq.n	8000e6e <tim_apb1_clk_hz+0x36>
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	e000      	b.n	8000e70 <tim_apb1_clk_hz+0x38>
 8000e6e:	69fb      	ldr	r3, [r7, #28]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3720      	adds	r7, #32
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b088      	sub	sp, #32
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 8000e84:	f7ff ffd8 	bl	8000e38 <tim_apb1_clk_hz>
 8000e88:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d101      	bne.n	8000e94 <compute_psc_arr+0x1c>
 8000e90:	2301      	movs	r3, #1
 8000e92:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8000e94:	2300      	movs	r3, #0
 8000e96:	61fb      	str	r3, [r7, #28]
 8000e98:	e024      	b.n	8000ee4 <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	1c5a      	adds	r2, r3, #1
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	fb02 f303 	mul.w	r3, r2, r3
 8000ea4:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d015      	beq.n	8000ed8 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 8000eac:	69ba      	ldr	r2, [r7, #24]
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb4:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d00f      	beq.n	8000edc <compute_psc_arr+0x64>
        a -= 1u;
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	3b01      	subs	r3, #1
 8000ec0:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ec8:	d209      	bcs.n	8000ede <compute_psc_arr+0x66>
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	69fa      	ldr	r2, [r7, #28]
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	e011      	b.n	8000efc <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 8000ed8:	bf00      	nop
 8000eda:	e000      	b.n	8000ede <compute_psc_arr+0x66>
        if (a == 0u) continue;
 8000edc:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	61fb      	str	r3, [r7, #28]
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000eea:	d3d6      	bcc.n	8000e9a <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ef2:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000efa:	601a      	str	r2, [r3, #0]
}
 8000efc:	3720      	adds	r7, #32
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
	...

08000f04 <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 8000f0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f1a:	d801      	bhi.n	8000f20 <pct_to_freq_hz+0x1c>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	e02d      	b.n	8000f7c <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8000f20:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f24:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000f88 <pct_to_freq_hz+0x84>
 8000f28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f30:	db02      	blt.n	8000f38 <pct_to_freq_hz+0x34>
 8000f32:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8000f36:	e021      	b.n	8000f7c <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 8000f38:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f3c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000f8c <pct_to_freq_hz+0x88>
 8000f40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f44:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000f88 <pct_to_freq_hz+0x84>
 8000f48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f4c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8000f50:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f60:	d502      	bpl.n	8000f68 <pct_to_freq_hz+0x64>
 8000f62:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000f66:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 8000f68:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f6c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f70:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f78:	ee17 3a90 	vmov	r3, s15
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	42c80000 	.word	0x42c80000
 8000f8c:	46c35000 	.word	0x46c35000

08000f90 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
 8000f9c:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d10b      	bne.n	8000fbc <pwm_set_freq_50pct+0x2c>
        if (*running) {
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d069      	beq.n	8001080 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 8000fac:	68b9      	ldr	r1, [r7, #8]
 8000fae:	68f8      	ldr	r0, [r7, #12]
 8000fb0:	f003 fa78 	bl	80044a4 <HAL_TIM_PWM_Stop>
            *running = false;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]
 8000fba:	e062      	b.n	8001082 <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 8000fbc:	f107 0210 	add.w	r2, r7, #16
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	6838      	ldr	r0, [r7, #0]
 8000fc8:	f7ff ff56 	bl	8000e78 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	697a      	ldr	r2, [r7, #20]
 8000fd2:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d106      	bne.n	8000ff6 <pwm_set_freq_50pct+0x66>
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	1c5a      	adds	r2, r3, #1
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	0852      	lsrs	r2, r2, #1
 8000ff2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ff4:	e02d      	b.n	8001052 <pwm_set_freq_50pct+0xc2>
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	2b04      	cmp	r3, #4
 8000ffa:	d106      	bne.n	800100a <pwm_set_freq_50pct+0x7a>
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	3301      	adds	r3, #1
 8001000:	68fa      	ldr	r2, [r7, #12]
 8001002:	6812      	ldr	r2, [r2, #0]
 8001004:	085b      	lsrs	r3, r3, #1
 8001006:	6393      	str	r3, [r2, #56]	@ 0x38
 8001008:	e023      	b.n	8001052 <pwm_set_freq_50pct+0xc2>
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	2b08      	cmp	r3, #8
 800100e:	d106      	bne.n	800101e <pwm_set_freq_50pct+0x8e>
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	3301      	adds	r3, #1
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	6812      	ldr	r2, [r2, #0]
 8001018:	085b      	lsrs	r3, r3, #1
 800101a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800101c:	e019      	b.n	8001052 <pwm_set_freq_50pct+0xc2>
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	2b0c      	cmp	r3, #12
 8001022:	d106      	bne.n	8001032 <pwm_set_freq_50pct+0xa2>
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	3301      	adds	r3, #1
 8001028:	68fa      	ldr	r2, [r7, #12]
 800102a:	6812      	ldr	r2, [r2, #0]
 800102c:	085b      	lsrs	r3, r3, #1
 800102e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001030:	e00f      	b.n	8001052 <pwm_set_freq_50pct+0xc2>
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	2b10      	cmp	r3, #16
 8001036:	d106      	bne.n	8001046 <pwm_set_freq_50pct+0xb6>
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	3301      	adds	r3, #1
 800103c:	68fa      	ldr	r2, [r7, #12]
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	085b      	lsrs	r3, r3, #1
 8001042:	6593      	str	r3, [r2, #88]	@ 0x58
 8001044:	e005      	b.n	8001052 <pwm_set_freq_50pct+0xc2>
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	3301      	adds	r3, #1
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	6812      	ldr	r2, [r2, #0]
 800104e:	085b      	lsrs	r3, r3, #1
 8001050:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2200      	movs	r2, #0
 8001058:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 800105a:	2101      	movs	r1, #1
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f003 fdb9 	bl	8004bd4 <HAL_TIM_GenerateEvent>

    if (!*running) {
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	f083 0301 	eor.w	r3, r3, #1
 800106a:	b2db      	uxtb	r3, r3
 800106c:	2b00      	cmp	r3, #0
 800106e:	d008      	beq.n	8001082 <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 8001070:	68b9      	ldr	r1, [r7, #8]
 8001072:	68f8      	ldr	r0, [r7, #12]
 8001074:	f003 f92a 	bl	80042cc <HAL_TIM_PWM_Start>
        *running = true;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2201      	movs	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]
 800107e:	e000      	b.n	8001082 <pwm_set_freq_50pct+0xf2>
        return;
 8001080:	bf00      	nop
    }
}
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b01      	cmp	r3, #1
 8001096:	bf0c      	ite	eq
 8001098:	2301      	moveq	r3, #1
 800109a:	2300      	movne	r3, #0
 800109c:	b2db      	uxtb	r3, r3
 800109e:	461a      	mov	r2, r3
 80010a0:	2108      	movs	r1, #8
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f000 fea7 	bl	8001df8 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	4603      	mov	r3, r0
 80010ba:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	bf0c      	ite	eq
 80010c2:	2301      	moveq	r3, #1
 80010c4:	2300      	movne	r3, #0
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	2110      	movs	r1, #16
 80010cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d0:	f000 fe92 	bl	8001df8 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <Motors_Brake>:

// Electronic brake control
void Motors_Brake(bool enable)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
  if (enable) {
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d00c      	beq.n	8001106 <Motors_Brake+0x2a>
    // Active-LOW brake
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2104      	movs	r1, #4
 80010f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f4:	f000 fe80 	bl	8001df8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_RESET);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2120      	movs	r1, #32
 80010fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001100:	f000 fe7a 	bl	8001df8 <HAL_GPIO_WritePin>
  } else {
    // Open-drain
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
  }
}
 8001104:	e00b      	b.n	800111e <Motors_Brake+0x42>
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
 8001106:	2201      	movs	r2, #1
 8001108:	2104      	movs	r1, #4
 800110a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800110e:	f000 fe73 	bl	8001df8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2120      	movs	r1, #32
 8001116:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800111a:	f000 fe6d 	bl	8001df8 <HAL_GPIO_WritePin>
}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
	...

08001128 <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 800112c:	2100      	movs	r1, #0
 800112e:	481a      	ldr	r0, [pc, #104]	@ (8001198 <Motors_Init+0x70>)
 8001130:	f003 f9b8 	bl	80044a4 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8001134:	2104      	movs	r1, #4
 8001136:	4819      	ldr	r0, [pc, #100]	@ (800119c <Motors_Init+0x74>)
 8001138:	f003 f9b4 	bl	80044a4 <HAL_TIM_PWM_Stop>
    s_runL = false;
 800113c:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <Motors_Init+0x78>)
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 8001142:	4b18      	ldr	r3, [pc, #96]	@ (80011a4 <Motors_Init+0x7c>)
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 8001148:	4b17      	ldr	r3, [pc, #92]	@ (80011a8 <Motors_Init+0x80>)
 800114a:	f04f 0200 	mov.w	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <Motors_Init+0x80>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a15      	ldr	r2, [pc, #84]	@ (80011ac <Motors_Init+0x84>)
 8001156:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 8001158:	4b15      	ldr	r3, [pc, #84]	@ (80011b0 <Motors_Init+0x88>)
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	4b13      	ldr	r3, [pc, #76]	@ (80011b0 <Motors_Init+0x88>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a13      	ldr	r2, [pc, #76]	@ (80011b4 <Motors_Init+0x8c>)
 8001166:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 8001168:	f000 fb16 	bl	8001798 <HAL_GetTick>
 800116c:	4603      	mov	r3, r0
 800116e:	4a12      	ldr	r2, [pc, #72]	@ (80011b8 <Motors_Init+0x90>)
 8001170:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 8001172:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <Motors_Init+0x94>)
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 8001178:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <Motors_Init+0x98>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 800117e:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <Motors_Init+0x94>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ff80 	bl	8001088 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 8001188:	4b0d      	ldr	r3, [pc, #52]	@ (80011c0 <Motors_Init+0x98>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ff90 	bl	80010b2 <motor_set_dir_right>
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200000dc 	.word	0x200000dc
 800119c:	20000128 	.word	0x20000128
 80011a0:	20000214 	.word	0x20000214
 80011a4:	20000215 	.word	0x20000215
 80011a8:	20000204 	.word	0x20000204
 80011ac:	20000200 	.word	0x20000200
 80011b0:	2000020c 	.word	0x2000020c
 80011b4:	20000208 	.word	0x20000208
 80011b8:	20000210 	.word	0x20000210
 80011bc:	20000216 	.word	0x20000216
 80011c0:	20000217 	.word	0x20000217

080011c4 <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b088      	sub	sp, #32
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80011ce:	edc7 0a00 	vstr	s1, [r7]
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80011d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80011d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011de:	bf4c      	ite	mi
 80011e0:	2301      	movmi	r3, #1
 80011e2:	2300      	movpl	r3, #0
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	75fb      	strb	r3, [r7, #23]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80011e8:	edd7 7a00 	vldr	s15, [r7]
 80011ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f4:	bf4c      	ite	mi
 80011f6:	2301      	movmi	r3, #1
 80011f8:	2300      	movpl	r3, #0
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	75bb      	strb	r3, [r7, #22]

    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 80011fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001202:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120a:	d504      	bpl.n	8001216 <Motors_Speed_inPercent+0x52>
 800120c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001210:	eef1 7a67 	vneg.f32	s15, s15
 8001214:	e001      	b.n	800121a <Motors_Speed_inPercent+0x56>
 8001216:	edd7 7a01 	vldr	s15, [r7, #4]
 800121a:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 800121e:	edd7 7a00 	vldr	s15, [r7]
 8001222:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122a:	d504      	bpl.n	8001236 <Motors_Speed_inPercent+0x72>
 800122c:	edd7 7a00 	vldr	s15, [r7]
 8001230:	eef1 7a67 	vneg.f32	s15, s15
 8001234:	e001      	b.n	800123a <Motors_Speed_inPercent+0x76>
 8001236:	edd7 7a00 	vldr	s15, [r7]
 800123a:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 800123e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001242:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 80014c0 <Motors_Speed_inPercent+0x2fc>
 8001246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124e:	dd01      	ble.n	8001254 <Motors_Speed_inPercent+0x90>
 8001250:	4b9c      	ldr	r3, [pc, #624]	@ (80014c4 <Motors_Speed_inPercent+0x300>)
 8001252:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 8001254:	edd7 7a06 	vldr	s15, [r7, #24]
 8001258:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 80014c0 <Motors_Speed_inPercent+0x2fc>
 800125c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001264:	dd01      	ble.n	800126a <Motors_Speed_inPercent+0xa6>
 8001266:	4b97      	ldr	r3, [pc, #604]	@ (80014c4 <Motors_Speed_inPercent+0x300>)
 8001268:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 800126a:	4b97      	ldr	r3, [pc, #604]	@ (80014c8 <Motors_Speed_inPercent+0x304>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	7dfa      	ldrb	r2, [r7, #23]
 8001270:	429a      	cmp	r2, r3
 8001272:	bf14      	ite	ne
 8001274:	2301      	movne	r3, #1
 8001276:	2300      	moveq	r3, #0
 8001278:	757b      	strb	r3, [r7, #21]
    bool wantFlipR = (reqDirR != s_dirR);
 800127a:	4b94      	ldr	r3, [pc, #592]	@ (80014cc <Motors_Speed_inPercent+0x308>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	7dba      	ldrb	r2, [r7, #22]
 8001280:	429a      	cmp	r2, r3
 8001282:	bf14      	ite	ne
 8001284:	2301      	movne	r3, #1
 8001286:	2300      	moveq	r3, #0
 8001288:	753b      	strb	r3, [r7, #20]

    if (wantFlipL && s_curL > 0.0f) absL = 0.0f;
 800128a:	7d7b      	ldrb	r3, [r7, #21]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d00a      	beq.n	80012a6 <Motors_Speed_inPercent+0xe2>
 8001290:	4b8f      	ldr	r3, [pc, #572]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001292:	edd3 7a00 	vldr	s15, [r3]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	dd02      	ble.n	80012a6 <Motors_Speed_inPercent+0xe2>
 80012a0:	f04f 0300 	mov.w	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && s_curR > 0.0f) absR = 0.0f;
 80012a6:	7d3b      	ldrb	r3, [r7, #20]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00a      	beq.n	80012c2 <Motors_Speed_inPercent+0xfe>
 80012ac:	4b89      	ldr	r3, [pc, #548]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 80012ae:	edd3 7a00 	vldr	s15, [r3]
 80012b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ba:	dd02      	ble.n	80012c2 <Motors_Speed_inPercent+0xfe>
 80012bc:	f04f 0300 	mov.w	r3, #0
 80012c0:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 80012c2:	4a85      	ldr	r2, [pc, #532]	@ (80014d8 <Motors_Speed_inPercent+0x314>)
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 80012c8:	4a84      	ldr	r2, [pc, #528]	@ (80014dc <Motors_Speed_inPercent+0x318>)
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 80012ce:	f000 fa63 	bl	8001798 <HAL_GetTick>
 80012d2:	6138      	str	r0, [r7, #16]
    if ((now - s_lastTick) < g_step_period_ms) return;
 80012d4:	4b82      	ldr	r3, [pc, #520]	@ (80014e0 <Motors_Speed_inPercent+0x31c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	1ad2      	subs	r2, r2, r3
 80012dc:	4b81      	ldr	r3, [pc, #516]	@ (80014e4 <Motors_Speed_inPercent+0x320>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	f0c0 80e9 	bcc.w	80014b8 <Motors_Speed_inPercent+0x2f4>
    s_lastTick = now;
 80012e6:	4a7e      	ldr	r2, [pc, #504]	@ (80014e0 <Motors_Speed_inPercent+0x31c>)
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	6013      	str	r3, [r2, #0]

    float step = g_step_pct;
 80012ec:	4b7e      	ldr	r3, [pc, #504]	@ (80014e8 <Motors_Speed_inPercent+0x324>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	60fb      	str	r3, [r7, #12]
    if (step <= 0.0f) {
 80012f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80012f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fe:	d808      	bhi.n	8001312 <Motors_Speed_inPercent+0x14e>
        s_curL = s_tgtL;
 8001300:	4b75      	ldr	r3, [pc, #468]	@ (80014d8 <Motors_Speed_inPercent+0x314>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a72      	ldr	r2, [pc, #456]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001306:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 8001308:	4b74      	ldr	r3, [pc, #464]	@ (80014dc <Motors_Speed_inPercent+0x318>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a71      	ldr	r2, [pc, #452]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 800130e:	6013      	str	r3, [r2, #0]
 8001310:	e091      	b.n	8001436 <Motors_Speed_inPercent+0x272>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 8001312:	4b6f      	ldr	r3, [pc, #444]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001314:	ed93 7a00 	vldr	s14, [r3]
 8001318:	4b6f      	ldr	r3, [pc, #444]	@ (80014d8 <Motors_Speed_inPercent+0x314>)
 800131a:	edd3 7a00 	vldr	s15, [r3]
 800131e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001326:	d519      	bpl.n	800135c <Motors_Speed_inPercent+0x198>
 8001328:	4b69      	ldr	r3, [pc, #420]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 800132a:	ed93 7a00 	vldr	s14, [r3]
 800132e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001336:	4b66      	ldr	r3, [pc, #408]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001338:	edc3 7a00 	vstr	s15, [r3]
 800133c:	4b64      	ldr	r3, [pc, #400]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 800133e:	ed93 7a00 	vldr	s14, [r3]
 8001342:	4b65      	ldr	r3, [pc, #404]	@ (80014d8 <Motors_Speed_inPercent+0x314>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800134c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001350:	dd28      	ble.n	80013a4 <Motors_Speed_inPercent+0x1e0>
 8001352:	4b61      	ldr	r3, [pc, #388]	@ (80014d8 <Motors_Speed_inPercent+0x314>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a5e      	ldr	r2, [pc, #376]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001358:	6013      	str	r3, [r2, #0]
 800135a:	e023      	b.n	80013a4 <Motors_Speed_inPercent+0x1e0>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 800135c:	4b5c      	ldr	r3, [pc, #368]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 800135e:	ed93 7a00 	vldr	s14, [r3]
 8001362:	4b5d      	ldr	r3, [pc, #372]	@ (80014d8 <Motors_Speed_inPercent+0x314>)
 8001364:	edd3 7a00 	vldr	s15, [r3]
 8001368:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	dd18      	ble.n	80013a4 <Motors_Speed_inPercent+0x1e0>
 8001372:	4b57      	ldr	r3, [pc, #348]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001374:	ed93 7a00 	vldr	s14, [r3]
 8001378:	edd7 7a03 	vldr	s15, [r7, #12]
 800137c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001380:	4b53      	ldr	r3, [pc, #332]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001382:	edc3 7a00 	vstr	s15, [r3]
 8001386:	4b52      	ldr	r3, [pc, #328]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001388:	ed93 7a00 	vldr	s14, [r3]
 800138c:	4b52      	ldr	r3, [pc, #328]	@ (80014d8 <Motors_Speed_inPercent+0x314>)
 800138e:	edd3 7a00 	vldr	s15, [r3]
 8001392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	d503      	bpl.n	80013a4 <Motors_Speed_inPercent+0x1e0>
 800139c:	4b4e      	ldr	r3, [pc, #312]	@ (80014d8 <Motors_Speed_inPercent+0x314>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a4b      	ldr	r2, [pc, #300]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 80013a2:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 80013a4:	4b4b      	ldr	r3, [pc, #300]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 80013a6:	ed93 7a00 	vldr	s14, [r3]
 80013aa:	4b4c      	ldr	r3, [pc, #304]	@ (80014dc <Motors_Speed_inPercent+0x318>)
 80013ac:	edd3 7a00 	vldr	s15, [r3]
 80013b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b8:	d519      	bpl.n	80013ee <Motors_Speed_inPercent+0x22a>
 80013ba:	4b46      	ldr	r3, [pc, #280]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 80013bc:	ed93 7a00 	vldr	s14, [r3]
 80013c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80013c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c8:	4b42      	ldr	r3, [pc, #264]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 80013ca:	edc3 7a00 	vstr	s15, [r3]
 80013ce:	4b41      	ldr	r3, [pc, #260]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 80013d0:	ed93 7a00 	vldr	s14, [r3]
 80013d4:	4b41      	ldr	r3, [pc, #260]	@ (80014dc <Motors_Speed_inPercent+0x318>)
 80013d6:	edd3 7a00 	vldr	s15, [r3]
 80013da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e2:	dd28      	ble.n	8001436 <Motors_Speed_inPercent+0x272>
 80013e4:	4b3d      	ldr	r3, [pc, #244]	@ (80014dc <Motors_Speed_inPercent+0x318>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a3a      	ldr	r2, [pc, #232]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	e023      	b.n	8001436 <Motors_Speed_inPercent+0x272>
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 80013ee:	4b39      	ldr	r3, [pc, #228]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 80013f0:	ed93 7a00 	vldr	s14, [r3]
 80013f4:	4b39      	ldr	r3, [pc, #228]	@ (80014dc <Motors_Speed_inPercent+0x318>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	dd18      	ble.n	8001436 <Motors_Speed_inPercent+0x272>
 8001404:	4b33      	ldr	r3, [pc, #204]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 8001406:	ed93 7a00 	vldr	s14, [r3]
 800140a:	edd7 7a03 	vldr	s15, [r7, #12]
 800140e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001412:	4b30      	ldr	r3, [pc, #192]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 8001414:	edc3 7a00 	vstr	s15, [r3]
 8001418:	4b2e      	ldr	r3, [pc, #184]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 800141a:	ed93 7a00 	vldr	s14, [r3]
 800141e:	4b2f      	ldr	r3, [pc, #188]	@ (80014dc <Motors_Speed_inPercent+0x318>)
 8001420:	edd3 7a00 	vldr	s15, [r3]
 8001424:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142c:	d503      	bpl.n	8001436 <Motors_Speed_inPercent+0x272>
 800142e:	4b2b      	ldr	r3, [pc, #172]	@ (80014dc <Motors_Speed_inPercent+0x318>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a28      	ldr	r2, [pc, #160]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 8001434:	6013      	str	r3, [r2, #0]
    }

    if (wantFlipL && s_curL == 0.0f) {
 8001436:	7d7b      	ldrb	r3, [r7, #21]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d00f      	beq.n	800145c <Motors_Speed_inPercent+0x298>
 800143c:	4b24      	ldr	r3, [pc, #144]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 800143e:	edd3 7a00 	vldr	s15, [r3]
 8001442:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144a:	d107      	bne.n	800145c <Motors_Speed_inPercent+0x298>
        s_dirL = reqDirL;
 800144c:	4a1e      	ldr	r2, [pc, #120]	@ (80014c8 <Motors_Speed_inPercent+0x304>)
 800144e:	7dfb      	ldrb	r3, [r7, #23]
 8001450:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8001452:	4b1d      	ldr	r3, [pc, #116]	@ (80014c8 <Motors_Speed_inPercent+0x304>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff fe16 	bl	8001088 <motor_set_dir_left>
    }
    if (wantFlipR && s_curR == 0.0f) {
 800145c:	7d3b      	ldrb	r3, [r7, #20]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d00f      	beq.n	8001482 <Motors_Speed_inPercent+0x2be>
 8001462:	4b1c      	ldr	r3, [pc, #112]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 8001464:	edd3 7a00 	vldr	s15, [r3]
 8001468:	eef5 7a40 	vcmp.f32	s15, #0.0
 800146c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001470:	d107      	bne.n	8001482 <Motors_Speed_inPercent+0x2be>
        s_dirR = reqDirR;
 8001472:	4a16      	ldr	r2, [pc, #88]	@ (80014cc <Motors_Speed_inPercent+0x308>)
 8001474:	7dbb      	ldrb	r3, [r7, #22]
 8001476:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8001478:	4b14      	ldr	r3, [pc, #80]	@ (80014cc <Motors_Speed_inPercent+0x308>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fe18 	bl	80010b2 <motor_set_dir_right>
    }

    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8001482:	4b13      	ldr	r3, [pc, #76]	@ (80014d0 <Motors_Speed_inPercent+0x30c>)
 8001484:	edd3 7a00 	vldr	s15, [r3]
 8001488:	eeb0 0a67 	vmov.f32	s0, s15
 800148c:	f7ff fd3a 	bl	8000f04 <pct_to_freq_hz>
 8001490:	4603      	mov	r3, r0
 8001492:	4a16      	ldr	r2, [pc, #88]	@ (80014ec <Motors_Speed_inPercent+0x328>)
 8001494:	2100      	movs	r1, #0
 8001496:	4816      	ldr	r0, [pc, #88]	@ (80014f0 <Motors_Speed_inPercent+0x32c>)
 8001498:	f7ff fd7a 	bl	8000f90 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 800149c:	4b0d      	ldr	r3, [pc, #52]	@ (80014d4 <Motors_Speed_inPercent+0x310>)
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	eeb0 0a67 	vmov.f32	s0, s15
 80014a6:	f7ff fd2d 	bl	8000f04 <pct_to_freq_hz>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4a11      	ldr	r2, [pc, #68]	@ (80014f4 <Motors_Speed_inPercent+0x330>)
 80014ae:	2104      	movs	r1, #4
 80014b0:	4811      	ldr	r0, [pc, #68]	@ (80014f8 <Motors_Speed_inPercent+0x334>)
 80014b2:	f7ff fd6d 	bl	8000f90 <pwm_set_freq_50pct>
 80014b6:	e000      	b.n	80014ba <Motors_Speed_inPercent+0x2f6>
    if ((now - s_lastTick) < g_step_period_ms) return;
 80014b8:	bf00      	nop
}
 80014ba:	3720      	adds	r7, #32
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	42c80000 	.word	0x42c80000
 80014c4:	42c80000 	.word	0x42c80000
 80014c8:	20000216 	.word	0x20000216
 80014cc:	20000217 	.word	0x20000217
 80014d0:	20000200 	.word	0x20000200
 80014d4:	20000204 	.word	0x20000204
 80014d8:	20000208 	.word	0x20000208
 80014dc:	2000020c 	.word	0x2000020c
 80014e0:	20000210 	.word	0x20000210
 80014e4:	20000004 	.word	0x20000004
 80014e8:	20000008 	.word	0x20000008
 80014ec:	20000214 	.word	0x20000214
 80014f0:	200000dc 	.word	0x200000dc
 80014f4:	20000215 	.word	0x20000215
 80014f8:	20000128 	.word	0x20000128

080014fc <Motors_Control>:

// Update motors speed via controls
void Motors_Control(uint8_t keys_state) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	71fb      	strb	r3, [r7, #7]
	float left  = 0.0f;
 8001506:	f04f 0300 	mov.w	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]
	float right = 0.0f;
 800150c:	f04f 0300 	mov.w	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]

	if (g_keys_state & KEY_SPACE) { // brake
 8001512:	4b2c      	ldr	r3, [pc, #176]	@ (80015c4 <Motors_Control+0xc8>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	f003 0310 	and.w	r3, r3, #16
 800151c:	2b00      	cmp	r3, #0
 800151e:	d00f      	beq.n	8001540 <Motors_Control+0x44>
		left  = 0.0f;
 8001520:	f04f 0300 	mov.w	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
		right = 0.0f;
 8001526:	f04f 0300 	mov.w	r3, #0
 800152a:	60bb      	str	r3, [r7, #8]
		Motors_Speed_inPercent(left, right);
 800152c:	edd7 0a02 	vldr	s1, [r7, #8]
 8001530:	ed97 0a03 	vldr	s0, [r7, #12]
 8001534:	f7ff fe46 	bl	80011c4 <Motors_Speed_inPercent>
		Motors_Brake(true);
 8001538:	2001      	movs	r0, #1
 800153a:	f7ff fdcf 	bl	80010dc <Motors_Brake>
 800153e:	e037      	b.n	80015b0 <Motors_Control+0xb4>
	} else {
		Motors_Brake(false);
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff fdcb 	bl	80010dc <Motors_Brake>

		if (g_keys_state & KEY_W) { 		// forward
 8001546:	4b1f      	ldr	r3, [pc, #124]	@ (80015c4 <Motors_Control+0xc8>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	f003 0301 	and.w	r3, r3, #1
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <Motors_Control+0x64>
			left  = -1.0f;
 8001554:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <Motors_Control+0xcc>)
 8001556:	60fb      	str	r3, [r7, #12]
			right = 1.0f;
 8001558:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	e027      	b.n	80015b0 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_S) {  // reverse
 8001560:	4b18      	ldr	r3, [pc, #96]	@ (80015c4 <Motors_Control+0xc8>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	2b00      	cmp	r3, #0
 800156c:	d005      	beq.n	800157a <Motors_Control+0x7e>
			left  = 1.0f;
 800156e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001572:	60fb      	str	r3, [r7, #12]
			right = -1.0f;
 8001574:	4b14      	ldr	r3, [pc, #80]	@ (80015c8 <Motors_Control+0xcc>)
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	e01a      	b.n	80015b0 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_A) {  // turn left
 800157a:	4b12      	ldr	r3, [pc, #72]	@ (80015c4 <Motors_Control+0xc8>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b2db      	uxtb	r3, r3
 8001580:	f003 0302 	and.w	r3, r3, #2
 8001584:	2b00      	cmp	r3, #0
 8001586:	d006      	beq.n	8001596 <Motors_Control+0x9a>
			left  = 0.5f;
 8001588:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800158c:	60fb      	str	r3, [r7, #12]
			right = 0.5f;
 800158e:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	e00c      	b.n	80015b0 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_D) {  // turn right
 8001596:	4b0b      	ldr	r3, [pc, #44]	@ (80015c4 <Motors_Control+0xc8>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	b2db      	uxtb	r3, r3
 800159c:	f003 0308 	and.w	r3, r3, #8
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d005      	beq.n	80015b0 <Motors_Control+0xb4>
			left  = -0.5f;
 80015a4:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 80015a8:	60fb      	str	r3, [r7, #12]
			right = -0.5f;
 80015aa:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 80015ae:	60bb      	str	r3, [r7, #8]
		}
	}

	Motors_Speed_inPercent(left, right);
 80015b0:	edd7 0a02 	vldr	s1, [r7, #8]
 80015b4:	ed97 0a03 	vldr	s0, [r7, #12]
 80015b8:	f7ff fe04 	bl	80011c4 <Motors_Speed_inPercent>
}
 80015bc:	bf00      	nop
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000030 	.word	0x20000030
 80015c8:	bf800000 	.word	0xbf800000

080015cc <HAL_TIM_IC_CaptureCallback>:
 * Dôležité:
 * Tento callback musíš mať v projekte len raz.
 * Ak už máš HAL_TIM_IC_CaptureCallback inde, tak túto logiku prenes tam.
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
    if (u_htim == NULL) return;
 80015d4:	4b29      	ldr	r3, [pc, #164]	@ (800167c <HAL_TIM_IC_CaptureCallback+0xb0>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d048      	beq.n	800166e <HAL_TIM_IC_CaptureCallback+0xa2>
    if (htim->Instance != u_htim->Instance) return;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	4b26      	ldr	r3, [pc, #152]	@ (800167c <HAL_TIM_IC_CaptureCallback+0xb0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d143      	bne.n	8001672 <HAL_TIM_IC_CaptureCallback+0xa6>

    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	7f1b      	ldrb	r3, [r3, #28]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d140      	bne.n	8001674 <HAL_TIM_IC_CaptureCallback+0xa8>
    {
        if (!got_rise)
 80015f2:	4b23      	ldr	r3, [pc, #140]	@ (8001680 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d11a      	bne.n	8001632 <HAL_TIM_IC_CaptureCallback+0x66>
        {
            /* Rising edge */
            ic_rise = HAL_TIM_ReadCapturedValue(htim, ECHO_IC_CHANNEL);
 80015fc:	2100      	movs	r1, #0
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f003 fbd8 	bl	8004db4 <HAL_TIM_ReadCapturedValue>
 8001604:	4603      	mov	r3, r0
 8001606:	4a1f      	ldr	r2, [pc, #124]	@ (8001684 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001608:	6013      	str	r3, [r2, #0]
            got_rise = 1;
 800160a:	4b1d      	ldr	r3, [pc, #116]	@ (8001680 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800160c:	2201      	movs	r2, #1
 800160e:	701a      	strb	r2, [r3, #0]

            /* prepni polaritu na Falling */
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, ECHO_IC_CHANNEL, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6a1a      	ldr	r2, [r3, #32]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f022 020a 	bic.w	r2, r2, #10
 800161e:	621a      	str	r2, [r3, #32]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6a1a      	ldr	r2, [r3, #32]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f042 0202 	orr.w	r2, r2, #2
 800162e:	621a      	str	r2, [r3, #32]
 8001630:	e020      	b.n	8001674 <HAL_TIM_IC_CaptureCallback+0xa8>
        }
        else if (!got_fall)
 8001632:	4b15      	ldr	r3, [pc, #84]	@ (8001688 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2b00      	cmp	r3, #0
 800163a:	d11b      	bne.n	8001674 <HAL_TIM_IC_CaptureCallback+0xa8>
        {
            /* Falling edge */
            ic_fall = HAL_TIM_ReadCapturedValue(htim, ECHO_IC_CHANNEL);
 800163c:	2100      	movs	r1, #0
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f003 fbb8 	bl	8004db4 <HAL_TIM_ReadCapturedValue>
 8001644:	4603      	mov	r3, r0
 8001646:	4a11      	ldr	r2, [pc, #68]	@ (800168c <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001648:	6013      	str	r3, [r2, #0]
            got_fall = 1;
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800164c:	2201      	movs	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]

            /* priprav ďalšie meranie zas na Rising */
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, ECHO_IC_CHANNEL, TIM_INPUTCHANNELPOLARITY_RISING);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	6a1a      	ldr	r2, [r3, #32]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f022 020a 	bic.w	r2, r2, #10
 800165e:	621a      	str	r2, [r3, #32]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6a12      	ldr	r2, [r2, #32]
 800166a:	621a      	str	r2, [r3, #32]
 800166c:	e002      	b.n	8001674 <HAL_TIM_IC_CaptureCallback+0xa8>
    if (u_htim == NULL) return;
 800166e:	bf00      	nop
 8001670:	e000      	b.n	8001674 <HAL_TIM_IC_CaptureCallback+0xa8>
    if (htim->Instance != u_htim->Instance) return;
 8001672:	bf00      	nop
        }
    }
}
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000218 	.word	0x20000218
 8001680:	20000224 	.word	0x20000224
 8001684:	2000021c 	.word	0x2000021c
 8001688:	20000225 	.word	0x20000225
 800168c:	20000220 	.word	0x20000220

08001690 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001690:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016c8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001694:	f7ff f872 	bl	800077c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001698:	480c      	ldr	r0, [pc, #48]	@ (80016cc <LoopForever+0x6>)
  ldr r1, =_edata
 800169a:	490d      	ldr	r1, [pc, #52]	@ (80016d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800169c:	4a0d      	ldr	r2, [pc, #52]	@ (80016d4 <LoopForever+0xe>)
  movs r3, #0
 800169e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a0:	e002      	b.n	80016a8 <LoopCopyDataInit>

080016a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016a6:	3304      	adds	r3, #4

080016a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016ac:	d3f9      	bcc.n	80016a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ae:	4a0a      	ldr	r2, [pc, #40]	@ (80016d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016b0:	4c0a      	ldr	r4, [pc, #40]	@ (80016dc <LoopForever+0x16>)
  movs r3, #0
 80016b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b4:	e001      	b.n	80016ba <LoopFillZerobss>

080016b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016b8:	3204      	adds	r2, #4

080016ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016bc:	d3fb      	bcc.n	80016b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016be:	f005 fb97 	bl	8006df0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016c2:	f7fe ff59 	bl	8000578 <main>

080016c6 <LoopForever>:

LoopForever:
    b LoopForever
 80016c6:	e7fe      	b.n	80016c6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016c8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80016cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80016d4:	08006e90 	.word	0x08006e90
  ldr r2, =_sbss
 80016d8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80016dc:	2000022c 	.word	0x2000022c

080016e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016e0:	e7fe      	b.n	80016e0 <ADC1_2_IRQHandler>
	...

080016e4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <HAL_Init+0x28>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a07      	ldr	r2, [pc, #28]	@ (800170c <HAL_Init+0x28>)
 80016ee:	f043 0310 	orr.w	r3, r3, #16
 80016f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016f4:	2003      	movs	r0, #3
 80016f6:	f000 f94f 	bl	8001998 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016fa:	200f      	movs	r0, #15
 80016fc:	f000 f808 	bl	8001710 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001700:	f7fe ffd4 	bl	80006ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40022000 	.word	0x40022000

08001710 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <HAL_InitTick+0x54>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <HAL_InitTick+0x58>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	4619      	mov	r1, r3
 8001722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001726:	fbb3 f3f1 	udiv	r3, r3, r1
 800172a:	fbb2 f3f3 	udiv	r3, r2, r3
 800172e:	4618      	mov	r0, r3
 8001730:	f000 f967 	bl	8001a02 <HAL_SYSTICK_Config>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e00e      	b.n	800175c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b0f      	cmp	r3, #15
 8001742:	d80a      	bhi.n	800175a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001744:	2200      	movs	r2, #0
 8001746:	6879      	ldr	r1, [r7, #4]
 8001748:	f04f 30ff 	mov.w	r0, #4294967295
 800174c:	f000 f92f 	bl	80019ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001750:	4a06      	ldr	r2, [pc, #24]	@ (800176c <HAL_InitTick+0x5c>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001756:	2300      	movs	r3, #0
 8001758:	e000      	b.n	800175c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000000 	.word	0x20000000
 8001768:	20000010 	.word	0x20000010
 800176c:	2000000c 	.word	0x2000000c

08001770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001774:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <HAL_IncTick+0x20>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_IncTick+0x24>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4413      	add	r3, r2
 8001780:	4a04      	ldr	r2, [pc, #16]	@ (8001794 <HAL_IncTick+0x24>)
 8001782:	6013      	str	r3, [r2, #0]
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	20000010 	.word	0x20000010
 8001794:	20000228 	.word	0x20000228

08001798 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  return uwTick;  
 800179c:	4b03      	ldr	r3, [pc, #12]	@ (80017ac <HAL_GetTick+0x14>)
 800179e:	681b      	ldr	r3, [r3, #0]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000228 	.word	0x20000228

080017b0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017b8:	f7ff ffee 	bl	8001798 <HAL_GetTick>
 80017bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017c8:	d005      	beq.n	80017d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ca:	4b0a      	ldr	r3, [pc, #40]	@ (80017f4 <HAL_Delay+0x44>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	461a      	mov	r2, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	4413      	add	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80017d6:	bf00      	nop
 80017d8:	f7ff ffde 	bl	8001798 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d8f7      	bhi.n	80017d8 <HAL_Delay+0x28>
  {
  }
}
 80017e8:	bf00      	nop
 80017ea:	bf00      	nop
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000010 	.word	0x20000010

080017f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001808:	4b0c      	ldr	r3, [pc, #48]	@ (800183c <__NVIC_SetPriorityGrouping+0x44>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800180e:	68ba      	ldr	r2, [r7, #8]
 8001810:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001814:	4013      	ands	r3, r2
 8001816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001820:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001828:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800182a:	4a04      	ldr	r2, [pc, #16]	@ (800183c <__NVIC_SetPriorityGrouping+0x44>)
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	60d3      	str	r3, [r2, #12]
}
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001844:	4b04      	ldr	r3, [pc, #16]	@ (8001858 <__NVIC_GetPriorityGrouping+0x18>)
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	0a1b      	lsrs	r3, r3, #8
 800184a:	f003 0307 	and.w	r3, r3, #7
}
 800184e:	4618      	mov	r0, r3
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186a:	2b00      	cmp	r3, #0
 800186c:	db0b      	blt.n	8001886 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	f003 021f 	and.w	r2, r3, #31
 8001874:	4907      	ldr	r1, [pc, #28]	@ (8001894 <__NVIC_EnableIRQ+0x38>)
 8001876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187a:	095b      	lsrs	r3, r3, #5
 800187c:	2001      	movs	r0, #1
 800187e:	fa00 f202 	lsl.w	r2, r0, r2
 8001882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	e000e100 	.word	0xe000e100

08001898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	6039      	str	r1, [r7, #0]
 80018a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	db0a      	blt.n	80018c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	490c      	ldr	r1, [pc, #48]	@ (80018e4 <__NVIC_SetPriority+0x4c>)
 80018b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b6:	0112      	lsls	r2, r2, #4
 80018b8:	b2d2      	uxtb	r2, r2
 80018ba:	440b      	add	r3, r1
 80018bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018c0:	e00a      	b.n	80018d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	4908      	ldr	r1, [pc, #32]	@ (80018e8 <__NVIC_SetPriority+0x50>)
 80018c8:	79fb      	ldrb	r3, [r7, #7]
 80018ca:	f003 030f 	and.w	r3, r3, #15
 80018ce:	3b04      	subs	r3, #4
 80018d0:	0112      	lsls	r2, r2, #4
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	440b      	add	r3, r1
 80018d6:	761a      	strb	r2, [r3, #24]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000e100 	.word	0xe000e100
 80018e8:	e000ed00 	.word	0xe000ed00

080018ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b089      	sub	sp, #36	@ 0x24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	f1c3 0307 	rsb	r3, r3, #7
 8001906:	2b04      	cmp	r3, #4
 8001908:	bf28      	it	cs
 800190a:	2304      	movcs	r3, #4
 800190c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	3304      	adds	r3, #4
 8001912:	2b06      	cmp	r3, #6
 8001914:	d902      	bls.n	800191c <NVIC_EncodePriority+0x30>
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	3b03      	subs	r3, #3
 800191a:	e000      	b.n	800191e <NVIC_EncodePriority+0x32>
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001920:	f04f 32ff 	mov.w	r2, #4294967295
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	43da      	mvns	r2, r3
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	401a      	ands	r2, r3
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001934:	f04f 31ff 	mov.w	r1, #4294967295
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	fa01 f303 	lsl.w	r3, r1, r3
 800193e:	43d9      	mvns	r1, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001944:	4313      	orrs	r3, r2
         );
}
 8001946:	4618      	mov	r0, r3
 8001948:	3724      	adds	r7, #36	@ 0x24
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
	...

08001954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3b01      	subs	r3, #1
 8001960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001964:	d301      	bcc.n	800196a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001966:	2301      	movs	r3, #1
 8001968:	e00f      	b.n	800198a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <SysTick_Config+0x40>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3b01      	subs	r3, #1
 8001970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001972:	210f      	movs	r1, #15
 8001974:	f04f 30ff 	mov.w	r0, #4294967295
 8001978:	f7ff ff8e 	bl	8001898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800197c:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <SysTick_Config+0x40>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001982:	4b04      	ldr	r3, [pc, #16]	@ (8001994 <SysTick_Config+0x40>)
 8001984:	2207      	movs	r2, #7
 8001986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	e000e010 	.word	0xe000e010

08001998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff ff29 	bl	80017f8 <__NVIC_SetPriorityGrouping>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b086      	sub	sp, #24
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	4603      	mov	r3, r0
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
 80019ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019c0:	f7ff ff3e 	bl	8001840 <__NVIC_GetPriorityGrouping>
 80019c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	68b9      	ldr	r1, [r7, #8]
 80019ca:	6978      	ldr	r0, [r7, #20]
 80019cc:	f7ff ff8e 	bl	80018ec <NVIC_EncodePriority>
 80019d0:	4602      	mov	r2, r0
 80019d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d6:	4611      	mov	r1, r2
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff ff5d 	bl	8001898 <__NVIC_SetPriority>
}
 80019de:	bf00      	nop
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b082      	sub	sp, #8
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	4603      	mov	r3, r0
 80019ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff31 	bl	800185c <__NVIC_EnableIRQ>
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff ffa2 	bl	8001954 <SysTick_Config>
 8001a10:	4603      	mov	r3, r0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b083      	sub	sp, #12
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d101      	bne.n	8001a2c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e02e      	b.n	8001a8a <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d008      	beq.n	8001a48 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2204      	movs	r2, #4
 8001a3a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e020      	b.n	8001a8a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f022 020e 	bic.w	r2, r2, #14
 8001a56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 0201 	bic.w	r2, r2, #1
 8001a66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a70:	2101      	movs	r1, #1
 8001a72:	fa01 f202 	lsl.w	r2, r1, r2
 8001a76:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b084      	sub	sp, #16
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d005      	beq.n	8001ab8 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2204      	movs	r2, #4
 8001ab0:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	73fb      	strb	r3, [r7, #15]
 8001ab6:	e027      	b.n	8001b08 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 020e 	bic.w	r2, r2, #14
 8001ac6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0201 	bic.w	r2, r2, #1
 8001ad6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae6:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d003      	beq.n	8001b08 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	4798      	blx	r3
    }
  }
  return status;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b087      	sub	sp, #28
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b22:	e14e      	b.n	8001dc2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b30:	4013      	ands	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f000 8140 	beq.w	8001dbc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d005      	beq.n	8001b54 <HAL_GPIO_Init+0x40>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 0303 	and.w	r3, r3, #3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d130      	bne.n	8001bb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	2203      	movs	r2, #3
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	68da      	ldr	r2, [r3, #12]
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43db      	mvns	r3, r3
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	091b      	lsrs	r3, r3, #4
 8001ba0:	f003 0201 	and.w	r2, r3, #1
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	d017      	beq.n	8001bf2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	2203      	movs	r2, #3
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f003 0303 	and.w	r3, r3, #3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d123      	bne.n	8001c46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	08da      	lsrs	r2, r3, #3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	3208      	adds	r2, #8
 8001c06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	220f      	movs	r2, #15
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	691a      	ldr	r2, [r3, #16]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	08da      	lsrs	r2, r3, #3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3208      	adds	r2, #8
 8001c40:	6939      	ldr	r1, [r7, #16]
 8001c42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	2203      	movs	r2, #3
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43db      	mvns	r3, r3
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 0203 	and.w	r2, r3, #3
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f000 809a 	beq.w	8001dbc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c88:	4b55      	ldr	r3, [pc, #340]	@ (8001de0 <HAL_GPIO_Init+0x2cc>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	4a54      	ldr	r2, [pc, #336]	@ (8001de0 <HAL_GPIO_Init+0x2cc>)
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	6193      	str	r3, [r2, #24]
 8001c94:	4b52      	ldr	r3, [pc, #328]	@ (8001de0 <HAL_GPIO_Init+0x2cc>)
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ca0:	4a50      	ldr	r2, [pc, #320]	@ (8001de4 <HAL_GPIO_Init+0x2d0>)
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	089b      	lsrs	r3, r3, #2
 8001ca6:	3302      	adds	r3, #2
 8001ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	f003 0303 	and.w	r3, r3, #3
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	220f      	movs	r2, #15
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cca:	d013      	beq.n	8001cf4 <HAL_GPIO_Init+0x1e0>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a46      	ldr	r2, [pc, #280]	@ (8001de8 <HAL_GPIO_Init+0x2d4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d00d      	beq.n	8001cf0 <HAL_GPIO_Init+0x1dc>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a45      	ldr	r2, [pc, #276]	@ (8001dec <HAL_GPIO_Init+0x2d8>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d007      	beq.n	8001cec <HAL_GPIO_Init+0x1d8>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a44      	ldr	r2, [pc, #272]	@ (8001df0 <HAL_GPIO_Init+0x2dc>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d101      	bne.n	8001ce8 <HAL_GPIO_Init+0x1d4>
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e006      	b.n	8001cf6 <HAL_GPIO_Init+0x1e2>
 8001ce8:	2305      	movs	r3, #5
 8001cea:	e004      	b.n	8001cf6 <HAL_GPIO_Init+0x1e2>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e002      	b.n	8001cf6 <HAL_GPIO_Init+0x1e2>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_GPIO_Init+0x1e2>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	f002 0203 	and.w	r2, r2, #3
 8001cfc:	0092      	lsls	r2, r2, #2
 8001cfe:	4093      	lsls	r3, r2
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d06:	4937      	ldr	r1, [pc, #220]	@ (8001de4 <HAL_GPIO_Init+0x2d0>)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d14:	4b37      	ldr	r3, [pc, #220]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4013      	ands	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d003      	beq.n	8001d38 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d38:	4a2e      	ldr	r2, [pc, #184]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	43db      	mvns	r3, r3
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d003      	beq.n	8001d62 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d62:	4a24      	ldr	r2, [pc, #144]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d68:	4b22      	ldr	r3, [pc, #136]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	43db      	mvns	r3, r3
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d003      	beq.n	8001d8c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d8c:	4a19      	ldr	r2, [pc, #100]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d92:	4b18      	ldr	r3, [pc, #96]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001db6:	4a0f      	ldr	r2, [pc, #60]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f47f aea9 	bne.w	8001b24 <HAL_GPIO_Init+0x10>
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000
 8001de8:	48000400 	.word	0x48000400
 8001dec:	48000800 	.word	0x48000800
 8001df0:	48000c00 	.word	0x48000c00
 8001df4:	40010400 	.word	0x40010400

08001df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	807b      	strh	r3, [r7, #2]
 8001e04:	4613      	mov	r3, r2
 8001e06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e08:	787b      	ldrb	r3, [r7, #1]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e0e:	887a      	ldrh	r2, [r7, #2]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e14:	e002      	b.n	8001e1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e16:	887a      	ldrh	r2, [r7, #2]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e08d      	b.n	8001f56 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d106      	bne.n	8001e54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7fe fb4e 	bl	80004f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2224      	movs	r2, #36	@ 0x24
 8001e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 0201 	bic.w	r2, r2, #1
 8001e6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689a      	ldr	r2, [r3, #8]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d107      	bne.n	8001ea2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	e006      	b.n	8001eb0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001eae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d108      	bne.n	8001eca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	685a      	ldr	r2, [r3, #4]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ec6:	605a      	str	r2, [r3, #4]
 8001ec8:	e007      	b.n	8001eda <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ed8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6812      	ldr	r2, [r2, #0]
 8001ee4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ee8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001eec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68da      	ldr	r2, [r3, #12]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001efc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691a      	ldr	r2, [r3, #16]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	69d9      	ldr	r1, [r3, #28]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a1a      	ldr	r2, [r3, #32]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f042 0201 	orr.w	r2, r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2220      	movs	r2, #32
 8001f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
	...

08001f60 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b088      	sub	sp, #32
 8001f64:	af02      	add	r7, sp, #8
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	4608      	mov	r0, r1
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4603      	mov	r3, r0
 8001f70:	817b      	strh	r3, [r7, #10]
 8001f72:	460b      	mov	r3, r1
 8001f74:	813b      	strh	r3, [r7, #8]
 8001f76:	4613      	mov	r3, r2
 8001f78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b20      	cmp	r3, #32
 8001f84:	f040 80f9 	bne.w	800217a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f88:	6a3b      	ldr	r3, [r7, #32]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d002      	beq.n	8001f94 <HAL_I2C_Mem_Write+0x34>
 8001f8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d105      	bne.n	8001fa0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f9a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e0ed      	b.n	800217c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d101      	bne.n	8001fae <HAL_I2C_Mem_Write+0x4e>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e0e6      	b.n	800217c <HAL_I2C_Mem_Write+0x21c>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fb6:	f7ff fbef 	bl	8001798 <HAL_GetTick>
 8001fba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	2319      	movs	r3, #25
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	f000 fac3 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e0d1      	b.n	800217c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2221      	movs	r2, #33	@ 0x21
 8001fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2240      	movs	r2, #64	@ 0x40
 8001fe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6a3a      	ldr	r2, [r7, #32]
 8001ff2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002000:	88f8      	ldrh	r0, [r7, #6]
 8002002:	893a      	ldrh	r2, [r7, #8]
 8002004:	8979      	ldrh	r1, [r7, #10]
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	9301      	str	r3, [sp, #4]
 800200a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	4603      	mov	r3, r0
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f000 f9d3 	bl	80023bc <I2C_RequestMemoryWrite>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d005      	beq.n	8002028 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0a9      	b.n	800217c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800202c:	b29b      	uxth	r3, r3
 800202e:	2bff      	cmp	r3, #255	@ 0xff
 8002030:	d90e      	bls.n	8002050 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	22ff      	movs	r2, #255	@ 0xff
 8002036:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800203c:	b2da      	uxtb	r2, r3
 800203e:	8979      	ldrh	r1, [r7, #10]
 8002040:	2300      	movs	r3, #0
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002048:	68f8      	ldr	r0, [r7, #12]
 800204a:	f000 fc47 	bl	80028dc <I2C_TransferConfig>
 800204e:	e00f      	b.n	8002070 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002054:	b29a      	uxth	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800205e:	b2da      	uxtb	r2, r3
 8002060:	8979      	ldrh	r1, [r7, #10]
 8002062:	2300      	movs	r3, #0
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800206a:	68f8      	ldr	r0, [r7, #12]
 800206c:	f000 fc36 	bl	80028dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002070:	697a      	ldr	r2, [r7, #20]
 8002072:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002074:	68f8      	ldr	r0, [r7, #12]
 8002076:	f000 fac6 	bl	8002606 <I2C_WaitOnTXISFlagUntilTimeout>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e07b      	b.n	800217c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002088:	781a      	ldrb	r2, [r3, #0]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002094:	1c5a      	adds	r2, r3, #1
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800209e:	b29b      	uxth	r3, r3
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ac:	3b01      	subs	r3, #1
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d034      	beq.n	8002128 <HAL_I2C_Mem_Write+0x1c8>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d130      	bne.n	8002128 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020cc:	2200      	movs	r2, #0
 80020ce:	2180      	movs	r1, #128	@ 0x80
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f000 fa3f 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e04d      	b.n	800217c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	2bff      	cmp	r3, #255	@ 0xff
 80020e8:	d90e      	bls.n	8002108 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	22ff      	movs	r2, #255	@ 0xff
 80020ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	8979      	ldrh	r1, [r7, #10]
 80020f8:	2300      	movs	r3, #0
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002100:	68f8      	ldr	r0, [r7, #12]
 8002102:	f000 fbeb 	bl	80028dc <I2C_TransferConfig>
 8002106:	e00f      	b.n	8002128 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800210c:	b29a      	uxth	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002116:	b2da      	uxtb	r2, r3
 8002118:	8979      	ldrh	r1, [r7, #10]
 800211a:	2300      	movs	r3, #0
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002122:	68f8      	ldr	r0, [r7, #12]
 8002124:	f000 fbda 	bl	80028dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800212c:	b29b      	uxth	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	d19e      	bne.n	8002070 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f000 faac 	bl	8002694 <I2C_WaitOnSTOPFlagUntilTimeout>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e01a      	b.n	800217c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2220      	movs	r2, #32
 800214c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6859      	ldr	r1, [r3, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b0a      	ldr	r3, [pc, #40]	@ (8002184 <HAL_I2C_Mem_Write+0x224>)
 800215a:	400b      	ands	r3, r1
 800215c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2220      	movs	r2, #32
 8002162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002176:	2300      	movs	r3, #0
 8002178:	e000      	b.n	800217c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800217a:	2302      	movs	r3, #2
  }
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	fe00e800 	.word	0xfe00e800

08002188 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b088      	sub	sp, #32
 800218c:	af02      	add	r7, sp, #8
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	4608      	mov	r0, r1
 8002192:	4611      	mov	r1, r2
 8002194:	461a      	mov	r2, r3
 8002196:	4603      	mov	r3, r0
 8002198:	817b      	strh	r3, [r7, #10]
 800219a:	460b      	mov	r3, r1
 800219c:	813b      	strh	r3, [r7, #8]
 800219e:	4613      	mov	r3, r2
 80021a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b20      	cmp	r3, #32
 80021ac:	f040 80fd 	bne.w	80023aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80021b0:	6a3b      	ldr	r3, [r7, #32]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d002      	beq.n	80021bc <HAL_I2C_Mem_Read+0x34>
 80021b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d105      	bne.n	80021c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e0f1      	b.n	80023ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d101      	bne.n	80021d6 <HAL_I2C_Mem_Read+0x4e>
 80021d2:	2302      	movs	r3, #2
 80021d4:	e0ea      	b.n	80023ac <HAL_I2C_Mem_Read+0x224>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021de:	f7ff fadb 	bl	8001798 <HAL_GetTick>
 80021e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	2319      	movs	r3, #25
 80021ea:	2201      	movs	r2, #1
 80021ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	f000 f9af 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e0d5      	b.n	80023ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2222      	movs	r2, #34	@ 0x22
 8002204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2240      	movs	r2, #64	@ 0x40
 800220c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2200      	movs	r2, #0
 8002214:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6a3a      	ldr	r2, [r7, #32]
 800221a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002220:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2200      	movs	r2, #0
 8002226:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002228:	88f8      	ldrh	r0, [r7, #6]
 800222a:	893a      	ldrh	r2, [r7, #8]
 800222c:	8979      	ldrh	r1, [r7, #10]
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	9301      	str	r3, [sp, #4]
 8002232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	4603      	mov	r3, r0
 8002238:	68f8      	ldr	r0, [r7, #12]
 800223a:	f000 f913 	bl	8002464 <I2C_RequestMemoryRead>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d005      	beq.n	8002250 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e0ad      	b.n	80023ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002254:	b29b      	uxth	r3, r3
 8002256:	2bff      	cmp	r3, #255	@ 0xff
 8002258:	d90e      	bls.n	8002278 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2201      	movs	r2, #1
 800225e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002264:	b2da      	uxtb	r2, r3
 8002266:	8979      	ldrh	r1, [r7, #10]
 8002268:	4b52      	ldr	r3, [pc, #328]	@ (80023b4 <HAL_I2C_Mem_Read+0x22c>)
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f000 fb33 	bl	80028dc <I2C_TransferConfig>
 8002276:	e00f      	b.n	8002298 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800227c:	b29a      	uxth	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002286:	b2da      	uxtb	r2, r3
 8002288:	8979      	ldrh	r1, [r7, #10]
 800228a:	4b4a      	ldr	r3, [pc, #296]	@ (80023b4 <HAL_I2C_Mem_Read+0x22c>)
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 fb22 	bl	80028dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800229e:	2200      	movs	r2, #0
 80022a0:	2104      	movs	r1, #4
 80022a2:	68f8      	ldr	r0, [r7, #12]
 80022a4:	f000 f956 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e07c      	b.n	80023ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022bc:	b2d2      	uxtb	r2, r2
 80022be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022ce:	3b01      	subs	r3, #1
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022da:	b29b      	uxth	r3, r3
 80022dc:	3b01      	subs	r3, #1
 80022de:	b29a      	uxth	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d034      	beq.n	8002358 <HAL_I2C_Mem_Read+0x1d0>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d130      	bne.n	8002358 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022fc:	2200      	movs	r2, #0
 80022fe:	2180      	movs	r1, #128	@ 0x80
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 f927 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e04d      	b.n	80023ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002314:	b29b      	uxth	r3, r3
 8002316:	2bff      	cmp	r3, #255	@ 0xff
 8002318:	d90e      	bls.n	8002338 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2201      	movs	r2, #1
 800231e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002324:	b2da      	uxtb	r2, r3
 8002326:	8979      	ldrh	r1, [r7, #10]
 8002328:	2300      	movs	r3, #0
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f000 fad3 	bl	80028dc <I2C_TransferConfig>
 8002336:	e00f      	b.n	8002358 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800233c:	b29a      	uxth	r2, r3
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002346:	b2da      	uxtb	r2, r3
 8002348:	8979      	ldrh	r1, [r7, #10]
 800234a:	2300      	movs	r3, #0
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f000 fac2 	bl	80028dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800235c:	b29b      	uxth	r3, r3
 800235e:	2b00      	cmp	r3, #0
 8002360:	d19a      	bne.n	8002298 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002362:	697a      	ldr	r2, [r7, #20]
 8002364:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 f994 	bl	8002694 <I2C_WaitOnSTOPFlagUntilTimeout>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e01a      	b.n	80023ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2220      	movs	r2, #32
 800237c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6859      	ldr	r1, [r3, #4]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <HAL_I2C_Mem_Read+0x230>)
 800238a:	400b      	ands	r3, r1
 800238c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2220      	movs	r2, #32
 8002392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	e000      	b.n	80023ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80023aa:	2302      	movs	r3, #2
  }
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	80002400 	.word	0x80002400
 80023b8:	fe00e800 	.word	0xfe00e800

080023bc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	4608      	mov	r0, r1
 80023c6:	4611      	mov	r1, r2
 80023c8:	461a      	mov	r2, r3
 80023ca:	4603      	mov	r3, r0
 80023cc:	817b      	strh	r3, [r7, #10]
 80023ce:	460b      	mov	r3, r1
 80023d0:	813b      	strh	r3, [r7, #8]
 80023d2:	4613      	mov	r3, r2
 80023d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80023d6:	88fb      	ldrh	r3, [r7, #6]
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	8979      	ldrh	r1, [r7, #10]
 80023dc:	4b20      	ldr	r3, [pc, #128]	@ (8002460 <I2C_RequestMemoryWrite+0xa4>)
 80023de:	9300      	str	r3, [sp, #0]
 80023e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f000 fa79 	bl	80028dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	69b9      	ldr	r1, [r7, #24]
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 f909 	bl	8002606 <I2C_WaitOnTXISFlagUntilTimeout>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e02c      	b.n	8002458 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023fe:	88fb      	ldrh	r3, [r7, #6]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d105      	bne.n	8002410 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002404:	893b      	ldrh	r3, [r7, #8]
 8002406:	b2da      	uxtb	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	629a      	str	r2, [r3, #40]	@ 0x28
 800240e:	e015      	b.n	800243c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002410:	893b      	ldrh	r3, [r7, #8]
 8002412:	0a1b      	lsrs	r3, r3, #8
 8002414:	b29b      	uxth	r3, r3
 8002416:	b2da      	uxtb	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800241e:	69fa      	ldr	r2, [r7, #28]
 8002420:	69b9      	ldr	r1, [r7, #24]
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 f8ef 	bl	8002606 <I2C_WaitOnTXISFlagUntilTimeout>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e012      	b.n	8002458 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002432:	893b      	ldrh	r3, [r7, #8]
 8002434:	b2da      	uxtb	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	2200      	movs	r2, #0
 8002444:	2180      	movs	r1, #128	@ 0x80
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f000 f884 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e000      	b.n	8002458 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	80002000 	.word	0x80002000

08002464 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af02      	add	r7, sp, #8
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	4608      	mov	r0, r1
 800246e:	4611      	mov	r1, r2
 8002470:	461a      	mov	r2, r3
 8002472:	4603      	mov	r3, r0
 8002474:	817b      	strh	r3, [r7, #10]
 8002476:	460b      	mov	r3, r1
 8002478:	813b      	strh	r3, [r7, #8]
 800247a:	4613      	mov	r3, r2
 800247c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800247e:	88fb      	ldrh	r3, [r7, #6]
 8002480:	b2da      	uxtb	r2, r3
 8002482:	8979      	ldrh	r1, [r7, #10]
 8002484:	4b20      	ldr	r3, [pc, #128]	@ (8002508 <I2C_RequestMemoryRead+0xa4>)
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	2300      	movs	r3, #0
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 fa26 	bl	80028dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002490:	69fa      	ldr	r2, [r7, #28]
 8002492:	69b9      	ldr	r1, [r7, #24]
 8002494:	68f8      	ldr	r0, [r7, #12]
 8002496:	f000 f8b6 	bl	8002606 <I2C_WaitOnTXISFlagUntilTimeout>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e02c      	b.n	80024fe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80024a4:	88fb      	ldrh	r3, [r7, #6]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d105      	bne.n	80024b6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024aa:	893b      	ldrh	r3, [r7, #8]
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80024b4:	e015      	b.n	80024e2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80024b6:	893b      	ldrh	r3, [r7, #8]
 80024b8:	0a1b      	lsrs	r3, r3, #8
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024c4:	69fa      	ldr	r2, [r7, #28]
 80024c6:	69b9      	ldr	r1, [r7, #24]
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 f89c 	bl	8002606 <I2C_WaitOnTXISFlagUntilTimeout>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e012      	b.n	80024fe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024d8:	893b      	ldrh	r3, [r7, #8]
 80024da:	b2da      	uxtb	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	2200      	movs	r2, #0
 80024ea:	2140      	movs	r1, #64	@ 0x40
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 f831 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e000      	b.n	80024fe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	80002000 	.word	0x80002000

0800250c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b02      	cmp	r3, #2
 8002520:	d103      	bne.n	800252a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2200      	movs	r2, #0
 8002528:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	2b01      	cmp	r3, #1
 8002536:	d007      	beq.n	8002548 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f042 0201 	orr.w	r2, r2, #1
 8002546:	619a      	str	r2, [r3, #24]
  }
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	603b      	str	r3, [r7, #0]
 8002560:	4613      	mov	r3, r2
 8002562:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002564:	e03b      	b.n	80025de <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	6839      	ldr	r1, [r7, #0]
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f000 f8d6 	bl	800271c <I2C_IsErrorOccurred>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e041      	b.n	80025fe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002580:	d02d      	beq.n	80025de <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002582:	f7ff f909 	bl	8001798 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	429a      	cmp	r2, r3
 8002590:	d302      	bcc.n	8002598 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d122      	bne.n	80025de <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	699a      	ldr	r2, [r3, #24]
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	4013      	ands	r3, r2
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	bf0c      	ite	eq
 80025a8:	2301      	moveq	r3, #1
 80025aa:	2300      	movne	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	461a      	mov	r2, r3
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d113      	bne.n	80025de <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ba:	f043 0220 	orr.w	r2, r3, #32
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2220      	movs	r2, #32
 80025c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e00f      	b.n	80025fe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	699a      	ldr	r2, [r3, #24]
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	4013      	ands	r3, r2
 80025e8:	68ba      	ldr	r2, [r7, #8]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	bf0c      	ite	eq
 80025ee:	2301      	moveq	r3, #1
 80025f0:	2300      	movne	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	461a      	mov	r2, r3
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d0b4      	beq.n	8002566 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b084      	sub	sp, #16
 800260a:	af00      	add	r7, sp, #0
 800260c:	60f8      	str	r0, [r7, #12]
 800260e:	60b9      	str	r1, [r7, #8]
 8002610:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002612:	e033      	b.n	800267c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	68b9      	ldr	r1, [r7, #8]
 8002618:	68f8      	ldr	r0, [r7, #12]
 800261a:	f000 f87f 	bl	800271c <I2C_IsErrorOccurred>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e031      	b.n	800268c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800262e:	d025      	beq.n	800267c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002630:	f7ff f8b2 	bl	8001798 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	429a      	cmp	r2, r3
 800263e:	d302      	bcc.n	8002646 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d11a      	bne.n	800267c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b02      	cmp	r3, #2
 8002652:	d013      	beq.n	800267c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002658:	f043 0220 	orr.w	r2, r3, #32
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2220      	movs	r2, #32
 8002664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e007      	b.n	800268c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	2b02      	cmp	r3, #2
 8002688:	d1c4      	bne.n	8002614 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026a0:	e02f      	b.n	8002702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 f838 	bl	800271c <I2C_IsErrorOccurred>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e02d      	b.n	8002712 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026b6:	f7ff f86f 	bl	8001798 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	68ba      	ldr	r2, [r7, #8]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d302      	bcc.n	80026cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d11a      	bne.n	8002702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	f003 0320 	and.w	r3, r3, #32
 80026d6:	2b20      	cmp	r3, #32
 80026d8:	d013      	beq.n	8002702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026de:	f043 0220 	orr.w	r2, r3, #32
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2220      	movs	r2, #32
 80026ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e007      	b.n	8002712 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	f003 0320 	and.w	r3, r3, #32
 800270c:	2b20      	cmp	r3, #32
 800270e:	d1c8      	bne.n	80026a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	@ 0x28
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002728:	2300      	movs	r3, #0
 800272a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002736:	2300      	movs	r3, #0
 8002738:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	f003 0310 	and.w	r3, r3, #16
 8002744:	2b00      	cmp	r3, #0
 8002746:	d068      	beq.n	800281a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2210      	movs	r2, #16
 800274e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002750:	e049      	b.n	80027e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002758:	d045      	beq.n	80027e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800275a:	f7ff f81d 	bl	8001798 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	429a      	cmp	r2, r3
 8002768:	d302      	bcc.n	8002770 <I2C_IsErrorOccurred+0x54>
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d13a      	bne.n	80027e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800277a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002782:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800278e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002792:	d121      	bne.n	80027d8 <I2C_IsErrorOccurred+0xbc>
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800279a:	d01d      	beq.n	80027d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800279c:	7cfb      	ldrb	r3, [r7, #19]
 800279e:	2b20      	cmp	r3, #32
 80027a0:	d01a      	beq.n	80027d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80027b2:	f7fe fff1 	bl	8001798 <HAL_GetTick>
 80027b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027b8:	e00e      	b.n	80027d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80027ba:	f7fe ffed 	bl	8001798 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b19      	cmp	r3, #25
 80027c6:	d907      	bls.n	80027d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80027c8:	6a3b      	ldr	r3, [r7, #32]
 80027ca:	f043 0320 	orr.w	r3, r3, #32
 80027ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80027d6:	e006      	b.n	80027e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	699b      	ldr	r3, [r3, #24]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b20      	cmp	r3, #32
 80027e4:	d1e9      	bne.n	80027ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	f003 0320 	and.w	r3, r3, #32
 80027f0:	2b20      	cmp	r3, #32
 80027f2:	d003      	beq.n	80027fc <I2C_IsErrorOccurred+0xe0>
 80027f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d0aa      	beq.n	8002752 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80027fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002800:	2b00      	cmp	r3, #0
 8002802:	d103      	bne.n	800280c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2220      	movs	r2, #32
 800280a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800280c:	6a3b      	ldr	r3, [r7, #32]
 800280e:	f043 0304 	orr.w	r3, r3, #4
 8002812:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00b      	beq.n	8002844 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800282c:	6a3b      	ldr	r3, [r7, #32]
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800283c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00b      	beq.n	8002866 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800284e:	6a3b      	ldr	r3, [r7, #32]
 8002850:	f043 0308 	orr.w	r3, r3, #8
 8002854:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800285e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800286c:	2b00      	cmp	r3, #0
 800286e:	d00b      	beq.n	8002888 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002870:	6a3b      	ldr	r3, [r7, #32]
 8002872:	f043 0302 	orr.w	r3, r3, #2
 8002876:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002880:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800288c:	2b00      	cmp	r3, #0
 800288e:	d01c      	beq.n	80028ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f7ff fe3b 	bl	800250c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	6859      	ldr	r1, [r3, #4]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	4b0d      	ldr	r3, [pc, #52]	@ (80028d8 <I2C_IsErrorOccurred+0x1bc>)
 80028a2:	400b      	ands	r3, r1
 80028a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028aa:	6a3b      	ldr	r3, [r7, #32]
 80028ac:	431a      	orrs	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2220      	movs	r2, #32
 80028b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80028ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3728      	adds	r7, #40	@ 0x28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	fe00e800 	.word	0xfe00e800

080028dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	607b      	str	r3, [r7, #4]
 80028e6:	460b      	mov	r3, r1
 80028e8:	817b      	strh	r3, [r7, #10]
 80028ea:	4613      	mov	r3, r2
 80028ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028ee:	897b      	ldrh	r3, [r7, #10]
 80028f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80028f4:	7a7b      	ldrb	r3, [r7, #9]
 80028f6:	041b      	lsls	r3, r3, #16
 80028f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002902:	6a3b      	ldr	r3, [r7, #32]
 8002904:	4313      	orrs	r3, r2
 8002906:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800290a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	6a3b      	ldr	r3, [r7, #32]
 8002914:	0d5b      	lsrs	r3, r3, #21
 8002916:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800291a:	4b08      	ldr	r3, [pc, #32]	@ (800293c <I2C_TransferConfig+0x60>)
 800291c:	430b      	orrs	r3, r1
 800291e:	43db      	mvns	r3, r3
 8002920:	ea02 0103 	and.w	r1, r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	430a      	orrs	r2, r1
 800292c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800292e:	bf00      	nop
 8002930:	371c      	adds	r7, #28
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	03ff63ff 	.word	0x03ff63ff

08002940 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b20      	cmp	r3, #32
 8002954:	d138      	bne.n	80029c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002960:	2302      	movs	r3, #2
 8002962:	e032      	b.n	80029ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2224      	movs	r2, #36	@ 0x24
 8002970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f022 0201 	bic.w	r2, r2, #1
 8002982:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002992:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6819      	ldr	r1, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f042 0201 	orr.w	r2, r2, #1
 80029b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2220      	movs	r2, #32
 80029b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e000      	b.n	80029ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80029c8:	2302      	movs	r3, #2
  }
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b085      	sub	sp, #20
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
 80029de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b20      	cmp	r3, #32
 80029ea:	d139      	bne.n	8002a60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d101      	bne.n	80029fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80029f6:	2302      	movs	r3, #2
 80029f8:	e033      	b.n	8002a62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2224      	movs	r2, #36	@ 0x24
 8002a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0201 	bic.w	r2, r2, #1
 8002a18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	021b      	lsls	r3, r3, #8
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f042 0201 	orr.w	r2, r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	e000      	b.n	8002a62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a60:	2302      	movs	r3, #2
  }
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
	...

08002a70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a80:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d102      	bne.n	8002a96 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	f000 bff4 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f000 816d 	beq.w	8002d86 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002aac:	4bb4      	ldr	r3, [pc, #720]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 030c 	and.w	r3, r3, #12
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d00c      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ab8:	4bb1      	ldr	r3, [pc, #708]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f003 030c 	and.w	r3, r3, #12
 8002ac0:	2b08      	cmp	r3, #8
 8002ac2:	d157      	bne.n	8002b74 <HAL_RCC_OscConfig+0x104>
 8002ac4:	4bae      	ldr	r3, [pc, #696]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ad0:	d150      	bne.n	8002b74 <HAL_RCC_OscConfig+0x104>
 8002ad2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ad6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ada:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002ade:	fa93 f3a3 	rbit	r3, r3
 8002ae2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ae6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aea:	fab3 f383 	clz	r3, r3
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002af2:	d802      	bhi.n	8002afa <HAL_RCC_OscConfig+0x8a>
 8002af4:	4ba2      	ldr	r3, [pc, #648]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	e015      	b.n	8002b26 <HAL_RCC_OscConfig+0xb6>
 8002afa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002afe:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b02:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002b0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b12:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002b16:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002b1a:	fa93 f3a3 	rbit	r3, r3
 8002b1e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002b22:	4b97      	ldr	r3, [pc, #604]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b26:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b2a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002b2e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002b32:	fa92 f2a2 	rbit	r2, r2
 8002b36:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002b3a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002b3e:	fab2 f282 	clz	r2, r2
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	f042 0220 	orr.w	r2, r2, #32
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	f002 021f 	and.w	r2, r2, #31
 8002b4e:	2101      	movs	r1, #1
 8002b50:	fa01 f202 	lsl.w	r2, r1, r2
 8002b54:	4013      	ands	r3, r2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 8114 	beq.w	8002d84 <HAL_RCC_OscConfig+0x314>
 8002b5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f040 810b 	bne.w	8002d84 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	f000 bf85 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b84:	d106      	bne.n	8002b94 <HAL_RCC_OscConfig+0x124>
 8002b86:	4b7e      	ldr	r3, [pc, #504]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a7d      	ldr	r2, [pc, #500]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	e036      	b.n	8002c02 <HAL_RCC_OscConfig+0x192>
 8002b94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d10c      	bne.n	8002bbe <HAL_RCC_OscConfig+0x14e>
 8002ba4:	4b76      	ldr	r3, [pc, #472]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a75      	ldr	r2, [pc, #468]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002baa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bae:	6013      	str	r3, [r2, #0]
 8002bb0:	4b73      	ldr	r3, [pc, #460]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a72      	ldr	r2, [pc, #456]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	e021      	b.n	8002c02 <HAL_RCC_OscConfig+0x192>
 8002bbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bce:	d10c      	bne.n	8002bea <HAL_RCC_OscConfig+0x17a>
 8002bd0:	4b6b      	ldr	r3, [pc, #428]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a6a      	ldr	r2, [pc, #424]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bda:	6013      	str	r3, [r2, #0]
 8002bdc:	4b68      	ldr	r3, [pc, #416]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a67      	ldr	r2, [pc, #412]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	e00b      	b.n	8002c02 <HAL_RCC_OscConfig+0x192>
 8002bea:	4b65      	ldr	r3, [pc, #404]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a64      	ldr	r2, [pc, #400]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bf4:	6013      	str	r3, [r2, #0]
 8002bf6:	4b62      	ldr	r3, [pc, #392]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a61      	ldr	r2, [pc, #388]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002bfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c00:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c02:	4b5f      	ldr	r3, [pc, #380]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c06:	f023 020f 	bic.w	r2, r3, #15
 8002c0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	495a      	ldr	r1, [pc, #360]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d054      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2c:	f7fe fdb4 	bl	8001798 <HAL_GetTick>
 8002c30:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c34:	e00a      	b.n	8002c4c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c36:	f7fe fdaf 	bl	8001798 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b64      	cmp	r3, #100	@ 0x64
 8002c44:	d902      	bls.n	8002c4c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	f000 bf19 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>
 8002c4c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c50:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c54:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002c58:	fa93 f3a3 	rbit	r3, r3
 8002c5c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002c60:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c64:	fab3 f383 	clz	r3, r3
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c6c:	d802      	bhi.n	8002c74 <HAL_RCC_OscConfig+0x204>
 8002c6e:	4b44      	ldr	r3, [pc, #272]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	e015      	b.n	8002ca0 <HAL_RCC_OscConfig+0x230>
 8002c74:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c78:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002c80:	fa93 f3a3 	rbit	r3, r3
 8002c84:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002c88:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c8c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002c90:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002c94:	fa93 f3a3 	rbit	r3, r3
 8002c98:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002c9c:	4b38      	ldr	r3, [pc, #224]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ca4:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002ca8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002cac:	fa92 f2a2 	rbit	r2, r2
 8002cb0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002cb4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002cb8:	fab2 f282 	clz	r2, r2
 8002cbc:	b2d2      	uxtb	r2, r2
 8002cbe:	f042 0220 	orr.w	r2, r2, #32
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	f002 021f 	and.w	r2, r2, #31
 8002cc8:	2101      	movs	r1, #1
 8002cca:	fa01 f202 	lsl.w	r2, r1, r2
 8002cce:	4013      	ands	r3, r2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0b0      	beq.n	8002c36 <HAL_RCC_OscConfig+0x1c6>
 8002cd4:	e057      	b.n	8002d86 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd6:	f7fe fd5f 	bl	8001798 <HAL_GetTick>
 8002cda:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cde:	e00a      	b.n	8002cf6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ce0:	f7fe fd5a 	bl	8001798 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b64      	cmp	r3, #100	@ 0x64
 8002cee:	d902      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	f000 bec4 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>
 8002cf6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cfa:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002d02:	fa93 f3a3 	rbit	r3, r3
 8002d06:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002d0a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d16:	d802      	bhi.n	8002d1e <HAL_RCC_OscConfig+0x2ae>
 8002d18:	4b19      	ldr	r3, [pc, #100]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	e015      	b.n	8002d4a <HAL_RCC_OscConfig+0x2da>
 8002d1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d22:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d26:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002d2a:	fa93 f3a3 	rbit	r3, r3
 8002d2e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002d32:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d36:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002d3a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002d3e:	fa93 f3a3 	rbit	r3, r3
 8002d42:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002d46:	4b0e      	ldr	r3, [pc, #56]	@ (8002d80 <HAL_RCC_OscConfig+0x310>)
 8002d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d4e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002d52:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002d56:	fa92 f2a2 	rbit	r2, r2
 8002d5a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002d5e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002d62:	fab2 f282 	clz	r2, r2
 8002d66:	b2d2      	uxtb	r2, r2
 8002d68:	f042 0220 	orr.w	r2, r2, #32
 8002d6c:	b2d2      	uxtb	r2, r2
 8002d6e:	f002 021f 	and.w	r2, r2, #31
 8002d72:	2101      	movs	r1, #1
 8002d74:	fa01 f202 	lsl.w	r2, r1, r2
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1b0      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x270>
 8002d7e:	e002      	b.n	8002d86 <HAL_RCC_OscConfig+0x316>
 8002d80:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 816c 	beq.w	8003074 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d9c:	4bcc      	ldr	r3, [pc, #816]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 030c 	and.w	r3, r3, #12
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00b      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002da8:	4bc9      	ldr	r3, [pc, #804]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f003 030c 	and.w	r3, r3, #12
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d16d      	bne.n	8002e90 <HAL_RCC_OscConfig+0x420>
 8002db4:	4bc6      	ldr	r3, [pc, #792]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d167      	bne.n	8002e90 <HAL_RCC_OscConfig+0x420>
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002dca:	fa93 f3a3 	rbit	r3, r3
 8002dce:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002dd2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dd6:	fab3 f383 	clz	r3, r3
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	2b3f      	cmp	r3, #63	@ 0x3f
 8002dde:	d802      	bhi.n	8002de6 <HAL_RCC_OscConfig+0x376>
 8002de0:	4bbb      	ldr	r3, [pc, #748]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	e013      	b.n	8002e0e <HAL_RCC_OscConfig+0x39e>
 8002de6:	2302      	movs	r3, #2
 8002de8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dec:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002df0:	fa93 f3a3 	rbit	r3, r3
 8002df4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002df8:	2302      	movs	r3, #2
 8002dfa:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002dfe:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002e02:	fa93 f3a3 	rbit	r3, r3
 8002e06:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002e0a:	4bb1      	ldr	r3, [pc, #708]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	2202      	movs	r2, #2
 8002e10:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002e14:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002e18:	fa92 f2a2 	rbit	r2, r2
 8002e1c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002e20:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002e24:	fab2 f282 	clz	r2, r2
 8002e28:	b2d2      	uxtb	r2, r2
 8002e2a:	f042 0220 	orr.w	r2, r2, #32
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	f002 021f 	and.w	r2, r2, #31
 8002e34:	2101      	movs	r1, #1
 8002e36:	fa01 f202 	lsl.w	r2, r1, r2
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00a      	beq.n	8002e56 <HAL_RCC_OscConfig+0x3e6>
 8002e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d002      	beq.n	8002e56 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	f000 be14 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e56:	4b9e      	ldr	r3, [pc, #632]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	21f8      	movs	r1, #248	@ 0xf8
 8002e6c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002e74:	fa91 f1a1 	rbit	r1, r1
 8002e78:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002e7c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002e80:	fab1 f181 	clz	r1, r1
 8002e84:	b2c9      	uxtb	r1, r1
 8002e86:	408b      	lsls	r3, r1
 8002e88:	4991      	ldr	r1, [pc, #580]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e8e:	e0f1      	b.n	8003074 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 8083 	beq.w	8002fa8 <HAL_RCC_OscConfig+0x538>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002eac:	fa93 f3a3 	rbit	r3, r3
 8002eb0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002eb4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eb8:	fab3 f383 	clz	r3, r3
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ec2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	461a      	mov	r2, r3
 8002eca:	2301      	movs	r3, #1
 8002ecc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ece:	f7fe fc63 	bl	8001798 <HAL_GetTick>
 8002ed2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed6:	e00a      	b.n	8002eee <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ed8:	f7fe fc5e 	bl	8001798 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d902      	bls.n	8002eee <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	f000 bdc8 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002ef8:	fa93 f3a3 	rbit	r3, r3
 8002efc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002f00:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f04:	fab3 f383 	clz	r3, r3
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f0c:	d802      	bhi.n	8002f14 <HAL_RCC_OscConfig+0x4a4>
 8002f0e:	4b70      	ldr	r3, [pc, #448]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	e013      	b.n	8002f3c <HAL_RCC_OscConfig+0x4cc>
 8002f14:	2302      	movs	r3, #2
 8002f16:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002f1e:	fa93 f3a3 	rbit	r3, r3
 8002f22:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002f26:	2302      	movs	r3, #2
 8002f28:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002f2c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002f30:	fa93 f3a3 	rbit	r3, r3
 8002f34:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002f38:	4b65      	ldr	r3, [pc, #404]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002f42:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002f46:	fa92 f2a2 	rbit	r2, r2
 8002f4a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002f4e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002f52:	fab2 f282 	clz	r2, r2
 8002f56:	b2d2      	uxtb	r2, r2
 8002f58:	f042 0220 	orr.w	r2, r2, #32
 8002f5c:	b2d2      	uxtb	r2, r2
 8002f5e:	f002 021f 	and.w	r2, r2, #31
 8002f62:	2101      	movs	r1, #1
 8002f64:	fa01 f202 	lsl.w	r2, r1, r2
 8002f68:	4013      	ands	r3, r2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0b4      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6e:	4b58      	ldr	r3, [pc, #352]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	21f8      	movs	r1, #248	@ 0xf8
 8002f84:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f88:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002f8c:	fa91 f1a1 	rbit	r1, r1
 8002f90:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002f94:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002f98:	fab1 f181 	clz	r1, r1
 8002f9c:	b2c9      	uxtb	r1, r1
 8002f9e:	408b      	lsls	r3, r1
 8002fa0:	494b      	ldr	r1, [pc, #300]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	600b      	str	r3, [r1, #0]
 8002fa6:	e065      	b.n	8003074 <HAL_RCC_OscConfig+0x604>
 8002fa8:	2301      	movs	r3, #1
 8002faa:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fae:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002fb2:	fa93 f3a3 	rbit	r3, r3
 8002fb6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002fba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fbe:	fab3 f383 	clz	r3, r3
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002fc8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	461a      	mov	r2, r3
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd4:	f7fe fbe0 	bl	8001798 <HAL_GetTick>
 8002fd8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fdc:	e00a      	b.n	8002ff4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fde:	f7fe fbdb 	bl	8001798 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d902      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	f000 bd45 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002ffe:	fa93 f3a3 	rbit	r3, r3
 8003002:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003006:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800300a:	fab3 f383 	clz	r3, r3
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b3f      	cmp	r3, #63	@ 0x3f
 8003012:	d802      	bhi.n	800301a <HAL_RCC_OscConfig+0x5aa>
 8003014:	4b2e      	ldr	r3, [pc, #184]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	e013      	b.n	8003042 <HAL_RCC_OscConfig+0x5d2>
 800301a:	2302      	movs	r3, #2
 800301c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003024:	fa93 f3a3 	rbit	r3, r3
 8003028:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800302c:	2302      	movs	r3, #2
 800302e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003032:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003036:	fa93 f3a3 	rbit	r3, r3
 800303a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800303e:	4b24      	ldr	r3, [pc, #144]	@ (80030d0 <HAL_RCC_OscConfig+0x660>)
 8003040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003042:	2202      	movs	r2, #2
 8003044:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003048:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800304c:	fa92 f2a2 	rbit	r2, r2
 8003050:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003054:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003058:	fab2 f282 	clz	r2, r2
 800305c:	b2d2      	uxtb	r2, r2
 800305e:	f042 0220 	orr.w	r2, r2, #32
 8003062:	b2d2      	uxtb	r2, r2
 8003064:	f002 021f 	and.w	r2, r2, #31
 8003068:	2101      	movs	r1, #1
 800306a:	fa01 f202 	lsl.w	r2, r1, r2
 800306e:	4013      	ands	r3, r2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1b4      	bne.n	8002fde <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003078:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0308 	and.w	r3, r3, #8
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 8115 	beq.w	80032b4 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800308a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800308e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d07e      	beq.n	8003198 <HAL_RCC_OscConfig+0x728>
 800309a:	2301      	movs	r3, #1
 800309c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030a4:	fa93 f3a3 	rbit	r3, r3
 80030a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80030ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030b0:	fab3 f383 	clz	r3, r3
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	461a      	mov	r2, r3
 80030b8:	4b06      	ldr	r3, [pc, #24]	@ (80030d4 <HAL_RCC_OscConfig+0x664>)
 80030ba:	4413      	add	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	461a      	mov	r2, r3
 80030c0:	2301      	movs	r3, #1
 80030c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030c4:	f7fe fb68 	bl	8001798 <HAL_GetTick>
 80030c8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030cc:	e00f      	b.n	80030ee <HAL_RCC_OscConfig+0x67e>
 80030ce:	bf00      	nop
 80030d0:	40021000 	.word	0x40021000
 80030d4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030d8:	f7fe fb5e 	bl	8001798 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d902      	bls.n	80030ee <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	f000 bcc8 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>
 80030ee:	2302      	movs	r3, #2
 80030f0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80030f8:	fa93 f3a3 	rbit	r3, r3
 80030fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003100:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003104:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003108:	2202      	movs	r2, #2
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003110:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	fa93 f2a3 	rbit	r2, r3
 800311a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800311e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003128:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800312c:	2202      	movs	r2, #2
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003134:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	fa93 f2a3 	rbit	r2, r3
 800313e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003142:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003146:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003148:	4bb0      	ldr	r3, [pc, #704]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 800314a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800314c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003150:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003154:	2102      	movs	r1, #2
 8003156:	6019      	str	r1, [r3, #0]
 8003158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	fa93 f1a3 	rbit	r1, r3
 8003166:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800316e:	6019      	str	r1, [r3, #0]
  return result;
 8003170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003174:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	fab3 f383 	clz	r3, r3
 800317e:	b2db      	uxtb	r3, r3
 8003180:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003184:	b2db      	uxtb	r3, r3
 8003186:	f003 031f 	and.w	r3, r3, #31
 800318a:	2101      	movs	r1, #1
 800318c:	fa01 f303 	lsl.w	r3, r1, r3
 8003190:	4013      	ands	r3, r2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0a0      	beq.n	80030d8 <HAL_RCC_OscConfig+0x668>
 8003196:	e08d      	b.n	80032b4 <HAL_RCC_OscConfig+0x844>
 8003198:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80031a0:	2201      	movs	r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	fa93 f2a3 	rbit	r2, r3
 80031b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80031ba:	601a      	str	r2, [r3, #0]
  return result;
 80031bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80031c4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031c6:	fab3 f383 	clz	r3, r3
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	461a      	mov	r2, r3
 80031ce:	4b90      	ldr	r3, [pc, #576]	@ (8003410 <HAL_RCC_OscConfig+0x9a0>)
 80031d0:	4413      	add	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	461a      	mov	r2, r3
 80031d6:	2300      	movs	r3, #0
 80031d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031da:	f7fe fadd 	bl	8001798 <HAL_GetTick>
 80031de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e2:	e00a      	b.n	80031fa <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031e4:	f7fe fad8 	bl	8001798 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d902      	bls.n	80031fa <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	f000 bc42 	b.w	8003a7e <HAL_RCC_OscConfig+0x100e>
 80031fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003202:	2202      	movs	r2, #2
 8003204:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	fa93 f2a3 	rbit	r2, r3
 8003214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003218:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003222:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003226:	2202      	movs	r2, #2
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800322e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	fa93 f2a3 	rbit	r2, r3
 8003238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003246:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800324a:	2202      	movs	r2, #2
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003252:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	fa93 f2a3 	rbit	r2, r3
 800325c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003260:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003264:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003266:	4b69      	ldr	r3, [pc, #420]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 8003268:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800326a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800326e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003272:	2102      	movs	r1, #2
 8003274:	6019      	str	r1, [r3, #0]
 8003276:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800327a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	fa93 f1a3 	rbit	r1, r3
 8003284:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003288:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800328c:	6019      	str	r1, [r3, #0]
  return result;
 800328e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003292:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	fab3 f383 	clz	r3, r3
 800329c:	b2db      	uxtb	r3, r3
 800329e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f003 031f 	and.w	r3, r3, #31
 80032a8:	2101      	movs	r1, #1
 80032aa:	fa01 f303 	lsl.w	r3, r1, r3
 80032ae:	4013      	ands	r3, r2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d197      	bne.n	80031e4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 819e 	beq.w	8003606 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ca:	2300      	movs	r3, #0
 80032cc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032d0:	4b4e      	ldr	r3, [pc, #312]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d116      	bne.n	800330a <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032dc:	4b4b      	ldr	r3, [pc, #300]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	4a4a      	ldr	r2, [pc, #296]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80032e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032e6:	61d3      	str	r3, [r2, #28]
 80032e8:	4b48      	ldr	r3, [pc, #288]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80032ea:	69db      	ldr	r3, [r3, #28]
 80032ec:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80032f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032fe:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003302:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003304:	2301      	movs	r3, #1
 8003306:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330a:	4b42      	ldr	r3, [pc, #264]	@ (8003414 <HAL_RCC_OscConfig+0x9a4>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003312:	2b00      	cmp	r3, #0
 8003314:	d11a      	bne.n	800334c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003316:	4b3f      	ldr	r3, [pc, #252]	@ (8003414 <HAL_RCC_OscConfig+0x9a4>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a3e      	ldr	r2, [pc, #248]	@ (8003414 <HAL_RCC_OscConfig+0x9a4>)
 800331c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003320:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003322:	f7fe fa39 	bl	8001798 <HAL_GetTick>
 8003326:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800332a:	e009      	b.n	8003340 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800332c:	f7fe fa34 	bl	8001798 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b64      	cmp	r3, #100	@ 0x64
 800333a:	d901      	bls.n	8003340 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e39e      	b.n	8003a7e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003340:	4b34      	ldr	r3, [pc, #208]	@ (8003414 <HAL_RCC_OscConfig+0x9a4>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003348:	2b00      	cmp	r3, #0
 800334a:	d0ef      	beq.n	800332c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800334c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003350:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d106      	bne.n	800336a <HAL_RCC_OscConfig+0x8fa>
 800335c:	4b2b      	ldr	r3, [pc, #172]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 800335e:	6a1b      	ldr	r3, [r3, #32]
 8003360:	4a2a      	ldr	r2, [pc, #168]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 8003362:	f043 0301 	orr.w	r3, r3, #1
 8003366:	6213      	str	r3, [r2, #32]
 8003368:	e035      	b.n	80033d6 <HAL_RCC_OscConfig+0x966>
 800336a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800336e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10c      	bne.n	8003394 <HAL_RCC_OscConfig+0x924>
 800337a:	4b24      	ldr	r3, [pc, #144]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	4a23      	ldr	r2, [pc, #140]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 8003380:	f023 0301 	bic.w	r3, r3, #1
 8003384:	6213      	str	r3, [r2, #32]
 8003386:	4b21      	ldr	r3, [pc, #132]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	4a20      	ldr	r2, [pc, #128]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 800338c:	f023 0304 	bic.w	r3, r3, #4
 8003390:	6213      	str	r3, [r2, #32]
 8003392:	e020      	b.n	80033d6 <HAL_RCC_OscConfig+0x966>
 8003394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003398:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	2b05      	cmp	r3, #5
 80033a2:	d10c      	bne.n	80033be <HAL_RCC_OscConfig+0x94e>
 80033a4:	4b19      	ldr	r3, [pc, #100]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	4a18      	ldr	r2, [pc, #96]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80033aa:	f043 0304 	orr.w	r3, r3, #4
 80033ae:	6213      	str	r3, [r2, #32]
 80033b0:	4b16      	ldr	r3, [pc, #88]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	4a15      	ldr	r2, [pc, #84]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80033b6:	f043 0301 	orr.w	r3, r3, #1
 80033ba:	6213      	str	r3, [r2, #32]
 80033bc:	e00b      	b.n	80033d6 <HAL_RCC_OscConfig+0x966>
 80033be:	4b13      	ldr	r3, [pc, #76]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	4a12      	ldr	r2, [pc, #72]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80033c4:	f023 0301 	bic.w	r3, r3, #1
 80033c8:	6213      	str	r3, [r2, #32]
 80033ca:	4b10      	ldr	r3, [pc, #64]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80033cc:	6a1b      	ldr	r3, [r3, #32]
 80033ce:	4a0f      	ldr	r2, [pc, #60]	@ (800340c <HAL_RCC_OscConfig+0x99c>)
 80033d0:	f023 0304 	bic.w	r3, r3, #4
 80033d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 8087 	beq.w	80034f6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e8:	f7fe f9d6 	bl	8001798 <HAL_GetTick>
 80033ec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f0:	e012      	b.n	8003418 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033f2:	f7fe f9d1 	bl	8001798 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003402:	4293      	cmp	r3, r2
 8003404:	d908      	bls.n	8003418 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e339      	b.n	8003a7e <HAL_RCC_OscConfig+0x100e>
 800340a:	bf00      	nop
 800340c:	40021000 	.word	0x40021000
 8003410:	10908120 	.word	0x10908120
 8003414:	40007000 	.word	0x40007000
 8003418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003420:	2202      	movs	r2, #2
 8003422:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003428:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	fa93 f2a3 	rbit	r2, r3
 8003432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003436:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003440:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003444:	2202      	movs	r2, #2
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800344c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	fa93 f2a3 	rbit	r2, r3
 8003456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800345a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800345e:	601a      	str	r2, [r3, #0]
  return result;
 8003460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003464:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003468:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800346a:	fab3 f383 	clz	r3, r3
 800346e:	b2db      	uxtb	r3, r3
 8003470:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d102      	bne.n	8003480 <HAL_RCC_OscConfig+0xa10>
 800347a:	4b98      	ldr	r3, [pc, #608]	@ (80036dc <HAL_RCC_OscConfig+0xc6c>)
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	e013      	b.n	80034a8 <HAL_RCC_OscConfig+0xa38>
 8003480:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003484:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003488:	2202      	movs	r2, #2
 800348a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003490:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	fa93 f2a3 	rbit	r2, r3
 800349a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800349e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	4b8d      	ldr	r3, [pc, #564]	@ (80036dc <HAL_RCC_OscConfig+0xc6c>)
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034ac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80034b0:	2102      	movs	r1, #2
 80034b2:	6011      	str	r1, [r2, #0]
 80034b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034b8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80034bc:	6812      	ldr	r2, [r2, #0]
 80034be:	fa92 f1a2 	rbit	r1, r2
 80034c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034c6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80034ca:	6011      	str	r1, [r2, #0]
  return result;
 80034cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034d0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80034d4:	6812      	ldr	r2, [r2, #0]
 80034d6:	fab2 f282 	clz	r2, r2
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	f002 021f 	and.w	r2, r2, #31
 80034e6:	2101      	movs	r1, #1
 80034e8:	fa01 f202 	lsl.w	r2, r1, r2
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f43f af7f 	beq.w	80033f2 <HAL_RCC_OscConfig+0x982>
 80034f4:	e07d      	b.n	80035f2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034f6:	f7fe f94f 	bl	8001798 <HAL_GetTick>
 80034fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034fe:	e00b      	b.n	8003518 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003500:	f7fe f94a 	bl	8001798 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003510:	4293      	cmp	r3, r2
 8003512:	d901      	bls.n	8003518 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e2b2      	b.n	8003a7e <HAL_RCC_OscConfig+0x100e>
 8003518:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800351c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003520:	2202      	movs	r2, #2
 8003522:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003528:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	fa93 f2a3 	rbit	r2, r3
 8003532:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003536:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003540:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003544:	2202      	movs	r2, #2
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800354c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	fa93 f2a3 	rbit	r2, r3
 8003556:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800355a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800355e:	601a      	str	r2, [r3, #0]
  return result;
 8003560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003564:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003568:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800356a:	fab3 f383 	clz	r3, r3
 800356e:	b2db      	uxtb	r3, r3
 8003570:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d102      	bne.n	8003580 <HAL_RCC_OscConfig+0xb10>
 800357a:	4b58      	ldr	r3, [pc, #352]	@ (80036dc <HAL_RCC_OscConfig+0xc6c>)
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	e013      	b.n	80035a8 <HAL_RCC_OscConfig+0xb38>
 8003580:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003584:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003588:	2202      	movs	r2, #2
 800358a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003590:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	fa93 f2a3 	rbit	r2, r3
 800359a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800359e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	4b4d      	ldr	r3, [pc, #308]	@ (80036dc <HAL_RCC_OscConfig+0xc6c>)
 80035a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035ac:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80035b0:	2102      	movs	r1, #2
 80035b2:	6011      	str	r1, [r2, #0]
 80035b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035b8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	fa92 f1a2 	rbit	r1, r2
 80035c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035c6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80035ca:	6011      	str	r1, [r2, #0]
  return result;
 80035cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035d0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	fab2 f282 	clz	r2, r2
 80035da:	b2d2      	uxtb	r2, r2
 80035dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035e0:	b2d2      	uxtb	r2, r2
 80035e2:	f002 021f 	and.w	r2, r2, #31
 80035e6:	2101      	movs	r1, #1
 80035e8:	fa01 f202 	lsl.w	r2, r1, r2
 80035ec:	4013      	ands	r3, r2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d186      	bne.n	8003500 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035f2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d105      	bne.n	8003606 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035fa:	4b38      	ldr	r3, [pc, #224]	@ (80036dc <HAL_RCC_OscConfig+0xc6c>)
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	4a37      	ldr	r2, [pc, #220]	@ (80036dc <HAL_RCC_OscConfig+0xc6c>)
 8003600:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003604:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003606:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800360a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 8232 	beq.w	8003a7c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003618:	4b30      	ldr	r3, [pc, #192]	@ (80036dc <HAL_RCC_OscConfig+0xc6c>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 030c 	and.w	r3, r3, #12
 8003620:	2b08      	cmp	r3, #8
 8003622:	f000 8201 	beq.w	8003a28 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003626:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800362a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	2b02      	cmp	r3, #2
 8003634:	f040 8157 	bne.w	80038e6 <HAL_RCC_OscConfig+0xe76>
 8003638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800363c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003640:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003644:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800364a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	fa93 f2a3 	rbit	r2, r3
 8003654:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003658:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800365c:	601a      	str	r2, [r3, #0]
  return result;
 800365e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003662:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003666:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003668:	fab3 f383 	clz	r3, r3
 800366c:	b2db      	uxtb	r3, r3
 800366e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003672:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	461a      	mov	r2, r3
 800367a:	2300      	movs	r3, #0
 800367c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367e:	f7fe f88b 	bl	8001798 <HAL_GetTick>
 8003682:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003686:	e009      	b.n	800369c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003688:	f7fe f886 	bl	8001798 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d901      	bls.n	800369c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e1f0      	b.n	8003a7e <HAL_RCC_OscConfig+0x100e>
 800369c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80036a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ae:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	fa93 f2a3 	rbit	r2, r3
 80036b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036bc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80036c0:	601a      	str	r2, [r3, #0]
  return result;
 80036c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036c6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80036ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036cc:	fab3 f383 	clz	r3, r3
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80036d4:	d804      	bhi.n	80036e0 <HAL_RCC_OscConfig+0xc70>
 80036d6:	4b01      	ldr	r3, [pc, #4]	@ (80036dc <HAL_RCC_OscConfig+0xc6c>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	e029      	b.n	8003730 <HAL_RCC_OscConfig+0xcc0>
 80036dc:	40021000 	.word	0x40021000
 80036e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80036e8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	fa93 f2a3 	rbit	r2, r3
 80036fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003700:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800370a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800370e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003718:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	fa93 f2a3 	rbit	r2, r3
 8003722:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003726:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	4bc3      	ldr	r3, [pc, #780]	@ (8003a3c <HAL_RCC_OscConfig+0xfcc>)
 800372e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003730:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003734:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003738:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800373c:	6011      	str	r1, [r2, #0]
 800373e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003742:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003746:	6812      	ldr	r2, [r2, #0]
 8003748:	fa92 f1a2 	rbit	r1, r2
 800374c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003750:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003754:	6011      	str	r1, [r2, #0]
  return result;
 8003756:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800375a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800375e:	6812      	ldr	r2, [r2, #0]
 8003760:	fab2 f282 	clz	r2, r2
 8003764:	b2d2      	uxtb	r2, r2
 8003766:	f042 0220 	orr.w	r2, r2, #32
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	f002 021f 	and.w	r2, r2, #31
 8003770:	2101      	movs	r1, #1
 8003772:	fa01 f202 	lsl.w	r2, r1, r2
 8003776:	4013      	ands	r3, r2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d185      	bne.n	8003688 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800377c:	4baf      	ldr	r3, [pc, #700]	@ (8003a3c <HAL_RCC_OscConfig+0xfcc>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003788:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003794:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	430b      	orrs	r3, r1
 800379e:	49a7      	ldr	r1, [pc, #668]	@ (8003a3c <HAL_RCC_OscConfig+0xfcc>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	604b      	str	r3, [r1, #4]
 80037a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80037ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80037b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	fa93 f2a3 	rbit	r2, r3
 80037c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80037c8:	601a      	str	r2, [r3, #0]
  return result;
 80037ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80037d2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037d4:	fab3 f383 	clz	r3, r3
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037de:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	461a      	mov	r2, r3
 80037e6:	2301      	movs	r3, #1
 80037e8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ea:	f7fd ffd5 	bl	8001798 <HAL_GetTick>
 80037ee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037f2:	e009      	b.n	8003808 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037f4:	f7fd ffd0 	bl	8001798 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d901      	bls.n	8003808 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e13a      	b.n	8003a7e <HAL_RCC_OscConfig+0x100e>
 8003808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800380c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003810:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800381a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	fa93 f2a3 	rbit	r2, r3
 8003824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003828:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800382c:	601a      	str	r2, [r3, #0]
  return result;
 800382e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003832:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003836:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003838:	fab3 f383 	clz	r3, r3
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003840:	d802      	bhi.n	8003848 <HAL_RCC_OscConfig+0xdd8>
 8003842:	4b7e      	ldr	r3, [pc, #504]	@ (8003a3c <HAL_RCC_OscConfig+0xfcc>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	e027      	b.n	8003898 <HAL_RCC_OscConfig+0xe28>
 8003848:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800384c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003850:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003854:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003856:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800385a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	fa93 f2a3 	rbit	r2, r3
 8003864:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003868:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003872:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003876:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003880:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	fa93 f2a3 	rbit	r2, r3
 800388a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800388e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	4b69      	ldr	r3, [pc, #420]	@ (8003a3c <HAL_RCC_OscConfig+0xfcc>)
 8003896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003898:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800389c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80038a0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80038a4:	6011      	str	r1, [r2, #0]
 80038a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038aa:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	fa92 f1a2 	rbit	r1, r2
 80038b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038b8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80038bc:	6011      	str	r1, [r2, #0]
  return result;
 80038be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038c2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80038c6:	6812      	ldr	r2, [r2, #0]
 80038c8:	fab2 f282 	clz	r2, r2
 80038cc:	b2d2      	uxtb	r2, r2
 80038ce:	f042 0220 	orr.w	r2, r2, #32
 80038d2:	b2d2      	uxtb	r2, r2
 80038d4:	f002 021f 	and.w	r2, r2, #31
 80038d8:	2101      	movs	r1, #1
 80038da:	fa01 f202 	lsl.w	r2, r1, r2
 80038de:	4013      	ands	r3, r2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d087      	beq.n	80037f4 <HAL_RCC_OscConfig+0xd84>
 80038e4:	e0ca      	b.n	8003a7c <HAL_RCC_OscConfig+0x100c>
 80038e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ea:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80038ee:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80038f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038f8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	fa93 f2a3 	rbit	r2, r3
 8003902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003906:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800390a:	601a      	str	r2, [r3, #0]
  return result;
 800390c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003910:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003914:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003916:	fab3 f383 	clz	r3, r3
 800391a:	b2db      	uxtb	r3, r3
 800391c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003920:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	461a      	mov	r2, r3
 8003928:	2300      	movs	r3, #0
 800392a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392c:	f7fd ff34 	bl	8001798 <HAL_GetTick>
 8003930:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003934:	e009      	b.n	800394a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003936:	f7fd ff2f 	bl	8001798 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e099      	b.n	8003a7e <HAL_RCC_OscConfig+0x100e>
 800394a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800394e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003952:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800395c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	fa93 f2a3 	rbit	r2, r3
 8003966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800396a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800396e:	601a      	str	r2, [r3, #0]
  return result;
 8003970:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003974:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003978:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800397a:	fab3 f383 	clz	r3, r3
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b3f      	cmp	r3, #63	@ 0x3f
 8003982:	d802      	bhi.n	800398a <HAL_RCC_OscConfig+0xf1a>
 8003984:	4b2d      	ldr	r3, [pc, #180]	@ (8003a3c <HAL_RCC_OscConfig+0xfcc>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	e027      	b.n	80039da <HAL_RCC_OscConfig+0xf6a>
 800398a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003992:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003996:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003998:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800399c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	fa93 f2a3 	rbit	r2, r3
 80039a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039aa:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80039b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039c2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	fa93 f2a3 	rbit	r2, r3
 80039cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	4b19      	ldr	r3, [pc, #100]	@ (8003a3c <HAL_RCC_OscConfig+0xfcc>)
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039de:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80039e2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80039e6:	6011      	str	r1, [r2, #0]
 80039e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039ec:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80039f0:	6812      	ldr	r2, [r2, #0]
 80039f2:	fa92 f1a2 	rbit	r1, r2
 80039f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039fa:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80039fe:	6011      	str	r1, [r2, #0]
  return result;
 8003a00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a04:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	fab2 f282 	clz	r2, r2
 8003a0e:	b2d2      	uxtb	r2, r2
 8003a10:	f042 0220 	orr.w	r2, r2, #32
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	f002 021f 	and.w	r2, r2, #31
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d187      	bne.n	8003936 <HAL_RCC_OscConfig+0xec6>
 8003a26:	e029      	b.n	8003a7c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	69db      	ldr	r3, [r3, #28]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d103      	bne.n	8003a40 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e020      	b.n	8003a7e <HAL_RCC_OscConfig+0x100e>
 8003a3c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a40:	4b11      	ldr	r3, [pc, #68]	@ (8003a88 <HAL_RCC_OscConfig+0x1018>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a48:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a4c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6a1b      	ldr	r3, [r3, #32]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d10b      	bne.n	8003a78 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003a60:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a64:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d001      	beq.n	8003a7c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e000      	b.n	8003a7e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40021000 	.word	0x40021000

08003a8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b09e      	sub	sp, #120	@ 0x78
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a96:	2300      	movs	r3, #0
 8003a98:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e154      	b.n	8003d4e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa4:	4b89      	ldr	r3, [pc, #548]	@ (8003ccc <HAL_RCC_ClockConfig+0x240>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0307 	and.w	r3, r3, #7
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d910      	bls.n	8003ad4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab2:	4b86      	ldr	r3, [pc, #536]	@ (8003ccc <HAL_RCC_ClockConfig+0x240>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 0207 	bic.w	r2, r3, #7
 8003aba:	4984      	ldr	r1, [pc, #528]	@ (8003ccc <HAL_RCC_ClockConfig+0x240>)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac2:	4b82      	ldr	r3, [pc, #520]	@ (8003ccc <HAL_RCC_ClockConfig+0x240>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d001      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e13c      	b.n	8003d4e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0302 	and.w	r3, r3, #2
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d008      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae0:	4b7b      	ldr	r3, [pc, #492]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	4978      	ldr	r1, [pc, #480]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f000 80cd 	beq.w	8003c9a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d137      	bne.n	8003b78 <HAL_RCC_ClockConfig+0xec>
 8003b08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b10:	fa93 f3a3 	rbit	r3, r3
 8003b14:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003b16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b18:	fab3 f383 	clz	r3, r3
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b20:	d802      	bhi.n	8003b28 <HAL_RCC_ClockConfig+0x9c>
 8003b22:	4b6b      	ldr	r3, [pc, #428]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	e00f      	b.n	8003b48 <HAL_RCC_ClockConfig+0xbc>
 8003b28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b30:	fa93 f3a3 	rbit	r3, r3
 8003b34:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b36:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b3e:	fa93 f3a3 	rbit	r3, r3
 8003b42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b44:	4b62      	ldr	r3, [pc, #392]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003b4c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b50:	fa92 f2a2 	rbit	r2, r2
 8003b54:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003b56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003b58:	fab2 f282 	clz	r2, r2
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	f042 0220 	orr.w	r2, r2, #32
 8003b62:	b2d2      	uxtb	r2, r2
 8003b64:	f002 021f 	and.w	r2, r2, #31
 8003b68:	2101      	movs	r1, #1
 8003b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6e:	4013      	ands	r3, r2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d171      	bne.n	8003c58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0ea      	b.n	8003d4e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d137      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0x164>
 8003b80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b84:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b88:	fa93 f3a3 	rbit	r3, r3
 8003b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003b8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b90:	fab3 f383 	clz	r3, r3
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b98:	d802      	bhi.n	8003ba0 <HAL_RCC_ClockConfig+0x114>
 8003b9a:	4b4d      	ldr	r3, [pc, #308]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	e00f      	b.n	8003bc0 <HAL_RCC_ClockConfig+0x134>
 8003ba0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ba8:	fa93 f3a3 	rbit	r3, r3
 8003bac:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8003bb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bb6:	fa93 f3a3 	rbit	r3, r3
 8003bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bbc:	4b44      	ldr	r3, [pc, #272]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003bc4:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003bc6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003bc8:	fa92 f2a2 	rbit	r2, r2
 8003bcc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003bce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bd0:	fab2 f282 	clz	r2, r2
 8003bd4:	b2d2      	uxtb	r2, r2
 8003bd6:	f042 0220 	orr.w	r2, r2, #32
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	f002 021f 	and.w	r2, r2, #31
 8003be0:	2101      	movs	r1, #1
 8003be2:	fa01 f202 	lsl.w	r2, r1, r2
 8003be6:	4013      	ands	r3, r2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d135      	bne.n	8003c58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0ae      	b.n	8003d4e <HAL_RCC_ClockConfig+0x2c2>
 8003bf0:	2302      	movs	r3, #2
 8003bf2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf6:	fa93 f3a3 	rbit	r3, r3
 8003bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bfe:	fab3 f383 	clz	r3, r3
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c06:	d802      	bhi.n	8003c0e <HAL_RCC_ClockConfig+0x182>
 8003c08:	4b31      	ldr	r3, [pc, #196]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	e00d      	b.n	8003c2a <HAL_RCC_ClockConfig+0x19e>
 8003c0e:	2302      	movs	r3, #2
 8003c10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c14:	fa93 f3a3 	rbit	r3, r3
 8003c18:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	623b      	str	r3, [r7, #32]
 8003c1e:	6a3b      	ldr	r3, [r7, #32]
 8003c20:	fa93 f3a3 	rbit	r3, r3
 8003c24:	61fb      	str	r3, [r7, #28]
 8003c26:	4b2a      	ldr	r3, [pc, #168]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	61ba      	str	r2, [r7, #24]
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	fa92 f2a2 	rbit	r2, r2
 8003c34:	617a      	str	r2, [r7, #20]
  return result;
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	fab2 f282 	clz	r2, r2
 8003c3c:	b2d2      	uxtb	r2, r2
 8003c3e:	f042 0220 	orr.w	r2, r2, #32
 8003c42:	b2d2      	uxtb	r2, r2
 8003c44:	f002 021f 	and.w	r2, r2, #31
 8003c48:	2101      	movs	r1, #1
 8003c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c4e:	4013      	ands	r3, r2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e07a      	b.n	8003d4e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c58:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f023 0203 	bic.w	r2, r3, #3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	491a      	ldr	r1, [pc, #104]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c6a:	f7fd fd95 	bl	8001798 <HAL_GetTick>
 8003c6e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c70:	e00a      	b.n	8003c88 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c72:	f7fd fd91 	bl	8001798 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d901      	bls.n	8003c88 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e062      	b.n	8003d4e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c88:	4b11      	ldr	r3, [pc, #68]	@ (8003cd0 <HAL_RCC_ClockConfig+0x244>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f003 020c 	and.w	r2, r3, #12
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d1eb      	bne.n	8003c72 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003ccc <HAL_RCC_ClockConfig+0x240>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	683a      	ldr	r2, [r7, #0]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d215      	bcs.n	8003cd4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ca8:	4b08      	ldr	r3, [pc, #32]	@ (8003ccc <HAL_RCC_ClockConfig+0x240>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f023 0207 	bic.w	r2, r3, #7
 8003cb0:	4906      	ldr	r1, [pc, #24]	@ (8003ccc <HAL_RCC_ClockConfig+0x240>)
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cb8:	4b04      	ldr	r3, [pc, #16]	@ (8003ccc <HAL_RCC_ClockConfig+0x240>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0307 	and.w	r3, r3, #7
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d006      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e041      	b.n	8003d4e <HAL_RCC_ClockConfig+0x2c2>
 8003cca:	bf00      	nop
 8003ccc:	40022000 	.word	0x40022000
 8003cd0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0304 	and.w	r3, r3, #4
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d008      	beq.n	8003cf2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d58 <HAL_RCC_ClockConfig+0x2cc>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	491a      	ldr	r1, [pc, #104]	@ (8003d58 <HAL_RCC_ClockConfig+0x2cc>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0308 	and.w	r3, r3, #8
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d009      	beq.n	8003d12 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cfe:	4b16      	ldr	r3, [pc, #88]	@ (8003d58 <HAL_RCC_ClockConfig+0x2cc>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	4912      	ldr	r1, [pc, #72]	@ (8003d58 <HAL_RCC_ClockConfig+0x2cc>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003d12:	f000 f829 	bl	8003d68 <HAL_RCC_GetSysClockFreq>
 8003d16:	4601      	mov	r1, r0
 8003d18:	4b0f      	ldr	r3, [pc, #60]	@ (8003d58 <HAL_RCC_ClockConfig+0x2cc>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d20:	22f0      	movs	r2, #240	@ 0xf0
 8003d22:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	fa92 f2a2 	rbit	r2, r2
 8003d2a:	60fa      	str	r2, [r7, #12]
  return result;
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	fab2 f282 	clz	r2, r2
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	40d3      	lsrs	r3, r2
 8003d36:	4a09      	ldr	r2, [pc, #36]	@ (8003d5c <HAL_RCC_ClockConfig+0x2d0>)
 8003d38:	5cd3      	ldrb	r3, [r2, r3]
 8003d3a:	fa21 f303 	lsr.w	r3, r1, r3
 8003d3e:	4a08      	ldr	r2, [pc, #32]	@ (8003d60 <HAL_RCC_ClockConfig+0x2d4>)
 8003d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003d42:	4b08      	ldr	r3, [pc, #32]	@ (8003d64 <HAL_RCC_ClockConfig+0x2d8>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fd fce2 	bl	8001710 <HAL_InitTick>
  
  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3778      	adds	r7, #120	@ 0x78
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	08006e50 	.word	0x08006e50
 8003d60:	20000000 	.word	0x20000000
 8003d64:	2000000c 	.word	0x2000000c

08003d68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b087      	sub	sp, #28
 8003d6c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	2300      	movs	r3, #0
 8003d74:	60bb      	str	r3, [r7, #8]
 8003d76:	2300      	movs	r3, #0
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003d82:	4b1e      	ldr	r3, [pc, #120]	@ (8003dfc <HAL_RCC_GetSysClockFreq+0x94>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f003 030c 	and.w	r3, r3, #12
 8003d8e:	2b04      	cmp	r3, #4
 8003d90:	d002      	beq.n	8003d98 <HAL_RCC_GetSysClockFreq+0x30>
 8003d92:	2b08      	cmp	r3, #8
 8003d94:	d003      	beq.n	8003d9e <HAL_RCC_GetSysClockFreq+0x36>
 8003d96:	e026      	b.n	8003de6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d98:	4b19      	ldr	r3, [pc, #100]	@ (8003e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d9a:	613b      	str	r3, [r7, #16]
      break;
 8003d9c:	e026      	b.n	8003dec <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	0c9b      	lsrs	r3, r3, #18
 8003da2:	f003 030f 	and.w	r3, r3, #15
 8003da6:	4a17      	ldr	r2, [pc, #92]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003da8:	5cd3      	ldrb	r3, [r2, r3]
 8003daa:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003dac:	4b13      	ldr	r3, [pc, #76]	@ (8003dfc <HAL_RCC_GetSysClockFreq+0x94>)
 8003dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db0:	f003 030f 	and.w	r3, r3, #15
 8003db4:	4a14      	ldr	r2, [pc, #80]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003db6:	5cd3      	ldrb	r3, [r2, r3]
 8003db8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d008      	beq.n	8003dd6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003dc4:	4a0e      	ldr	r2, [pc, #56]	@ (8003e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	fb02 f303 	mul.w	r3, r2, r3
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	e004      	b.n	8003de0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a0c      	ldr	r2, [pc, #48]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003dda:	fb02 f303 	mul.w	r3, r2, r3
 8003dde:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	613b      	str	r3, [r7, #16]
      break;
 8003de4:	e002      	b.n	8003dec <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003de6:	4b06      	ldr	r3, [pc, #24]	@ (8003e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8003de8:	613b      	str	r3, [r7, #16]
      break;
 8003dea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dec:	693b      	ldr	r3, [r7, #16]
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	371c      	adds	r7, #28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	007a1200 	.word	0x007a1200
 8003e04:	08006e68 	.word	0x08006e68
 8003e08:	08006e78 	.word	0x08006e78
 8003e0c:	003d0900 	.word	0x003d0900

08003e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e14:	4b03      	ldr	r3, [pc, #12]	@ (8003e24 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e16:	681b      	ldr	r3, [r3, #0]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	20000000 	.word	0x20000000

08003e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003e2e:	f7ff ffef 	bl	8003e10 <HAL_RCC_GetHCLKFreq>
 8003e32:	4601      	mov	r1, r0
 8003e34:	4b0b      	ldr	r3, [pc, #44]	@ (8003e64 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e3c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003e40:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	fa92 f2a2 	rbit	r2, r2
 8003e48:	603a      	str	r2, [r7, #0]
  return result;
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	fab2 f282 	clz	r2, r2
 8003e50:	b2d2      	uxtb	r2, r2
 8003e52:	40d3      	lsrs	r3, r2
 8003e54:	4a04      	ldr	r2, [pc, #16]	@ (8003e68 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003e56:	5cd3      	ldrb	r3, [r2, r3]
 8003e58:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3708      	adds	r7, #8
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40021000 	.word	0x40021000
 8003e68:	08006e60 	.word	0x08006e60

08003e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003e72:	f7ff ffcd 	bl	8003e10 <HAL_RCC_GetHCLKFreq>
 8003e76:	4601      	mov	r1, r0
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003e80:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003e84:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	fa92 f2a2 	rbit	r2, r2
 8003e8c:	603a      	str	r2, [r7, #0]
  return result;
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	fab2 f282 	clz	r2, r2
 8003e94:	b2d2      	uxtb	r2, r2
 8003e96:	40d3      	lsrs	r3, r2
 8003e98:	4a04      	ldr	r2, [pc, #16]	@ (8003eac <HAL_RCC_GetPCLK2Freq+0x40>)
 8003e9a:	5cd3      	ldrb	r3, [r2, r3]
 8003e9c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	40021000 	.word	0x40021000
 8003eac:	08006e60 	.word	0x08006e60

08003eb0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	220f      	movs	r2, #15
 8003ebe:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003ec0:	4b12      	ldr	r3, [pc, #72]	@ (8003f0c <HAL_RCC_GetClockConfig+0x5c>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 0203 	and.w	r2, r3, #3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8003ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8003f0c <HAL_RCC_GetClockConfig+0x5c>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8003f0c <HAL_RCC_GetClockConfig+0x5c>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003ee4:	4b09      	ldr	r3, [pc, #36]	@ (8003f0c <HAL_RCC_GetClockConfig+0x5c>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	08db      	lsrs	r3, r3, #3
 8003eea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003ef2:	4b07      	ldr	r3, [pc, #28]	@ (8003f10 <HAL_RCC_GetClockConfig+0x60>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0207 	and.w	r2, r3, #7
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	601a      	str	r2, [r3, #0]
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	40022000 	.word	0x40022000

08003f14 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b092      	sub	sp, #72	@ 0x48
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003f20:	2300      	movs	r3, #0
 8003f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003f24:	2300      	movs	r3, #0
 8003f26:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 80cb 	beq.w	80040ce <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f38:	4b85      	ldr	r3, [pc, #532]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d10e      	bne.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f44:	4b82      	ldr	r3, [pc, #520]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003f46:	69db      	ldr	r3, [r3, #28]
 8003f48:	4a81      	ldr	r2, [pc, #516]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003f4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f4e:	61d3      	str	r3, [r2, #28]
 8003f50:	4b7f      	ldr	r3, [pc, #508]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003f52:	69db      	ldr	r3, [r3, #28]
 8003f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f58:	60bb      	str	r3, [r7, #8]
 8003f5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f62:	4b7c      	ldr	r3, [pc, #496]	@ (8004154 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d118      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f6e:	4b79      	ldr	r3, [pc, #484]	@ (8004154 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a78      	ldr	r2, [pc, #480]	@ (8004154 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f78:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f7a:	f7fd fc0d 	bl	8001798 <HAL_GetTick>
 8003f7e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f80:	e008      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f82:	f7fd fc09 	bl	8001798 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b64      	cmp	r3, #100	@ 0x64
 8003f8e:	d901      	bls.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e0d9      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f94:	4b6f      	ldr	r3, [pc, #444]	@ (8004154 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d0f0      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fa0:	4b6b      	ldr	r3, [pc, #428]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d07b      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fb8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d074      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fbe:	4b64      	ldr	r3, [pc, #400]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fcc:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd0:	fa93 f3a3 	rbit	r3, r3
 8003fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fd8:	fab3 f383 	clz	r3, r3
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	461a      	mov	r2, r3
 8003fe0:	4b5d      	ldr	r3, [pc, #372]	@ (8004158 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003fe2:	4413      	add	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	2301      	movs	r3, #1
 8003fea:	6013      	str	r3, [r2, #0]
 8003fec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ff4:	fa93 f3a3 	rbit	r3, r3
 8003ff8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ffc:	fab3 f383 	clz	r3, r3
 8004000:	b2db      	uxtb	r3, r3
 8004002:	461a      	mov	r2, r3
 8004004:	4b54      	ldr	r3, [pc, #336]	@ (8004158 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004006:	4413      	add	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	461a      	mov	r2, r3
 800400c:	2300      	movs	r3, #0
 800400e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004010:	4a4f      	ldr	r2, [pc, #316]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004014:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b00      	cmp	r3, #0
 800401e:	d043      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004020:	f7fd fbba 	bl	8001798 <HAL_GetTick>
 8004024:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004026:	e00a      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004028:	f7fd fbb6 	bl	8001798 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004036:	4293      	cmp	r3, r2
 8004038:	d901      	bls.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e084      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800403e:	2302      	movs	r3, #2
 8004040:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004044:	fa93 f3a3 	rbit	r3, r3
 8004048:	627b      	str	r3, [r7, #36]	@ 0x24
 800404a:	2302      	movs	r3, #2
 800404c:	623b      	str	r3, [r7, #32]
 800404e:	6a3b      	ldr	r3, [r7, #32]
 8004050:	fa93 f3a3 	rbit	r3, r3
 8004054:	61fb      	str	r3, [r7, #28]
  return result;
 8004056:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004058:	fab3 f383 	clz	r3, r3
 800405c:	b2db      	uxtb	r3, r3
 800405e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	d102      	bne.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004068:	4b39      	ldr	r3, [pc, #228]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	e007      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800406e:	2302      	movs	r3, #2
 8004070:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	fa93 f3a3 	rbit	r3, r3
 8004078:	617b      	str	r3, [r7, #20]
 800407a:	4b35      	ldr	r3, [pc, #212]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800407c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407e:	2202      	movs	r2, #2
 8004080:	613a      	str	r2, [r7, #16]
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	fa92 f2a2 	rbit	r2, r2
 8004088:	60fa      	str	r2, [r7, #12]
  return result;
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	fab2 f282 	clz	r2, r2
 8004090:	b2d2      	uxtb	r2, r2
 8004092:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	f002 021f 	and.w	r2, r2, #31
 800409c:	2101      	movs	r1, #1
 800409e:	fa01 f202 	lsl.w	r2, r1, r2
 80040a2:	4013      	ands	r3, r2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0bf      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80040a8:	4b29      	ldr	r3, [pc, #164]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	4926      	ldr	r1, [pc, #152]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d105      	bne.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040c2:	4b23      	ldr	r3, [pc, #140]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040c4:	69db      	ldr	r3, [r3, #28]
 80040c6:	4a22      	ldr	r2, [pc, #136]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040cc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d008      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040da:	4b1d      	ldr	r3, [pc, #116]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040de:	f023 0203 	bic.w	r2, r3, #3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	491a      	ldr	r1, [pc, #104]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040f8:	4b15      	ldr	r3, [pc, #84]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fc:	f023 0210 	bic.w	r2, r3, #16
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	4912      	ldr	r1, [pc, #72]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004106:	4313      	orrs	r3, r2
 8004108:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004112:	2b00      	cmp	r3, #0
 8004114:	d008      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004116:	4b0e      	ldr	r3, [pc, #56]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800411a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	490b      	ldr	r1, [pc, #44]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004124:	4313      	orrs	r3, r2
 8004126:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004134:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004138:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	4903      	ldr	r1, [pc, #12]	@ (8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004142:	4313      	orrs	r3, r2
 8004144:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3748      	adds	r7, #72	@ 0x48
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40021000 	.word	0x40021000
 8004154:	40007000 	.word	0x40007000
 8004158:	10908100 	.word	0x10908100

0800415c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e049      	b.n	8004202 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d106      	bne.n	8004188 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7fc fca0 	bl	8000ac8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3304      	adds	r3, #4
 8004198:	4619      	mov	r1, r3
 800419a:	4610      	mov	r0, r2
 800419c:	f000 fe76 	bl	8004e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800420a:	b580      	push	{r7, lr}
 800420c:	b082      	sub	sp, #8
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e049      	b.n	80042b0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	d106      	bne.n	8004236 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f841 	bl	80042b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2202      	movs	r2, #2
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3304      	adds	r3, #4
 8004246:	4619      	mov	r1, r3
 8004248:	4610      	mov	r0, r2
 800424a:	f000 fe1f 	bl	8004e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2201      	movs	r2, #1
 800426a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d109      	bne.n	80042f0 <HAL_TIM_PWM_Start+0x24>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	bf14      	ite	ne
 80042e8:	2301      	movne	r3, #1
 80042ea:	2300      	moveq	r3, #0
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	e03c      	b.n	800436a <HAL_TIM_PWM_Start+0x9e>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d109      	bne.n	800430a <HAL_TIM_PWM_Start+0x3e>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b01      	cmp	r3, #1
 8004300:	bf14      	ite	ne
 8004302:	2301      	movne	r3, #1
 8004304:	2300      	moveq	r3, #0
 8004306:	b2db      	uxtb	r3, r3
 8004308:	e02f      	b.n	800436a <HAL_TIM_PWM_Start+0x9e>
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	2b08      	cmp	r3, #8
 800430e:	d109      	bne.n	8004324 <HAL_TIM_PWM_Start+0x58>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2b01      	cmp	r3, #1
 800431a:	bf14      	ite	ne
 800431c:	2301      	movne	r3, #1
 800431e:	2300      	moveq	r3, #0
 8004320:	b2db      	uxtb	r3, r3
 8004322:	e022      	b.n	800436a <HAL_TIM_PWM_Start+0x9e>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	2b0c      	cmp	r3, #12
 8004328:	d109      	bne.n	800433e <HAL_TIM_PWM_Start+0x72>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b01      	cmp	r3, #1
 8004334:	bf14      	ite	ne
 8004336:	2301      	movne	r3, #1
 8004338:	2300      	moveq	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	e015      	b.n	800436a <HAL_TIM_PWM_Start+0x9e>
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	2b10      	cmp	r3, #16
 8004342:	d109      	bne.n	8004358 <HAL_TIM_PWM_Start+0x8c>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2b01      	cmp	r3, #1
 800434e:	bf14      	ite	ne
 8004350:	2301      	movne	r3, #1
 8004352:	2300      	moveq	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	e008      	b.n	800436a <HAL_TIM_PWM_Start+0x9e>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	bf14      	ite	ne
 8004364:	2301      	movne	r3, #1
 8004366:	2300      	moveq	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e088      	b.n	8004484 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d104      	bne.n	8004382 <HAL_TIM_PWM_Start+0xb6>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2202      	movs	r2, #2
 800437c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004380:	e023      	b.n	80043ca <HAL_TIM_PWM_Start+0xfe>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b04      	cmp	r3, #4
 8004386:	d104      	bne.n	8004392 <HAL_TIM_PWM_Start+0xc6>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004390:	e01b      	b.n	80043ca <HAL_TIM_PWM_Start+0xfe>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b08      	cmp	r3, #8
 8004396:	d104      	bne.n	80043a2 <HAL_TIM_PWM_Start+0xd6>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2202      	movs	r2, #2
 800439c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043a0:	e013      	b.n	80043ca <HAL_TIM_PWM_Start+0xfe>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	2b0c      	cmp	r3, #12
 80043a6:	d104      	bne.n	80043b2 <HAL_TIM_PWM_Start+0xe6>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2202      	movs	r2, #2
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043b0:	e00b      	b.n	80043ca <HAL_TIM_PWM_Start+0xfe>
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	2b10      	cmp	r3, #16
 80043b6:	d104      	bne.n	80043c2 <HAL_TIM_PWM_Start+0xf6>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2202      	movs	r2, #2
 80043bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043c0:	e003      	b.n	80043ca <HAL_TIM_PWM_Start+0xfe>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2202      	movs	r2, #2
 80043c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2201      	movs	r2, #1
 80043d0:	6839      	ldr	r1, [r7, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f001 fa30 	bl	8005838 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a2b      	ldr	r2, [pc, #172]	@ (800448c <HAL_TIM_PWM_Start+0x1c0>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00e      	beq.n	8004400 <HAL_TIM_PWM_Start+0x134>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a2a      	ldr	r2, [pc, #168]	@ (8004490 <HAL_TIM_PWM_Start+0x1c4>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d009      	beq.n	8004400 <HAL_TIM_PWM_Start+0x134>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a28      	ldr	r2, [pc, #160]	@ (8004494 <HAL_TIM_PWM_Start+0x1c8>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d004      	beq.n	8004400 <HAL_TIM_PWM_Start+0x134>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a27      	ldr	r2, [pc, #156]	@ (8004498 <HAL_TIM_PWM_Start+0x1cc>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d101      	bne.n	8004404 <HAL_TIM_PWM_Start+0x138>
 8004400:	2301      	movs	r3, #1
 8004402:	e000      	b.n	8004406 <HAL_TIM_PWM_Start+0x13a>
 8004404:	2300      	movs	r3, #0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d007      	beq.n	800441a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004418:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a1b      	ldr	r2, [pc, #108]	@ (800448c <HAL_TIM_PWM_Start+0x1c0>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d00e      	beq.n	8004442 <HAL_TIM_PWM_Start+0x176>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800442c:	d009      	beq.n	8004442 <HAL_TIM_PWM_Start+0x176>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a1a      	ldr	r2, [pc, #104]	@ (800449c <HAL_TIM_PWM_Start+0x1d0>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d004      	beq.n	8004442 <HAL_TIM_PWM_Start+0x176>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a14      	ldr	r2, [pc, #80]	@ (8004490 <HAL_TIM_PWM_Start+0x1c4>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d115      	bne.n	800446e <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	4b15      	ldr	r3, [pc, #84]	@ (80044a0 <HAL_TIM_PWM_Start+0x1d4>)
 800444a:	4013      	ands	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b06      	cmp	r3, #6
 8004452:	d015      	beq.n	8004480 <HAL_TIM_PWM_Start+0x1b4>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800445a:	d011      	beq.n	8004480 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0201 	orr.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800446c:	e008      	b.n	8004480 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f042 0201 	orr.w	r2, r2, #1
 800447c:	601a      	str	r2, [r3, #0]
 800447e:	e000      	b.n	8004482 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004480:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004482:	2300      	movs	r3, #0
}
 8004484:	4618      	mov	r0, r3
 8004486:	3710      	adds	r7, #16
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40012c00 	.word	0x40012c00
 8004490:	40014000 	.word	0x40014000
 8004494:	40014400 	.word	0x40014400
 8004498:	40014800 	.word	0x40014800
 800449c:	40000400 	.word	0x40000400
 80044a0:	00010007 	.word	0x00010007

080044a4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2200      	movs	r2, #0
 80044b4:	6839      	ldr	r1, [r7, #0]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f001 f9be 	bl	8005838 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a3b      	ldr	r2, [pc, #236]	@ (80045b0 <HAL_TIM_PWM_Stop+0x10c>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d00e      	beq.n	80044e4 <HAL_TIM_PWM_Stop+0x40>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a3a      	ldr	r2, [pc, #232]	@ (80045b4 <HAL_TIM_PWM_Stop+0x110>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d009      	beq.n	80044e4 <HAL_TIM_PWM_Stop+0x40>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a38      	ldr	r2, [pc, #224]	@ (80045b8 <HAL_TIM_PWM_Stop+0x114>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d004      	beq.n	80044e4 <HAL_TIM_PWM_Stop+0x40>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a37      	ldr	r2, [pc, #220]	@ (80045bc <HAL_TIM_PWM_Stop+0x118>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d101      	bne.n	80044e8 <HAL_TIM_PWM_Stop+0x44>
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <HAL_TIM_PWM_Stop+0x46>
 80044e8:	2300      	movs	r3, #0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d017      	beq.n	800451e <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	6a1a      	ldr	r2, [r3, #32]
 80044f4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80044f8:	4013      	ands	r3, r2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10f      	bne.n	800451e <HAL_TIM_PWM_Stop+0x7a>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6a1a      	ldr	r2, [r3, #32]
 8004504:	f240 4344 	movw	r3, #1092	@ 0x444
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d107      	bne.n	800451e <HAL_TIM_PWM_Stop+0x7a>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800451c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6a1a      	ldr	r2, [r3, #32]
 8004524:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004528:	4013      	ands	r3, r2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10f      	bne.n	800454e <HAL_TIM_PWM_Stop+0xaa>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6a1a      	ldr	r2, [r3, #32]
 8004534:	f240 4344 	movw	r3, #1092	@ 0x444
 8004538:	4013      	ands	r3, r2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d107      	bne.n	800454e <HAL_TIM_PWM_Stop+0xaa>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 0201 	bic.w	r2, r2, #1
 800454c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d104      	bne.n	800455e <HAL_TIM_PWM_Stop+0xba>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800455c:	e023      	b.n	80045a6 <HAL_TIM_PWM_Stop+0x102>
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2b04      	cmp	r3, #4
 8004562:	d104      	bne.n	800456e <HAL_TIM_PWM_Stop+0xca>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800456c:	e01b      	b.n	80045a6 <HAL_TIM_PWM_Stop+0x102>
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2b08      	cmp	r3, #8
 8004572:	d104      	bne.n	800457e <HAL_TIM_PWM_Stop+0xda>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800457c:	e013      	b.n	80045a6 <HAL_TIM_PWM_Stop+0x102>
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	2b0c      	cmp	r3, #12
 8004582:	d104      	bne.n	800458e <HAL_TIM_PWM_Stop+0xea>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800458c:	e00b      	b.n	80045a6 <HAL_TIM_PWM_Stop+0x102>
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	2b10      	cmp	r3, #16
 8004592:	d104      	bne.n	800459e <HAL_TIM_PWM_Stop+0xfa>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800459c:	e003      	b.n	80045a6 <HAL_TIM_PWM_Stop+0x102>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40012c00 	.word	0x40012c00
 80045b4:	40014000 	.word	0x40014000
 80045b8:	40014400 	.word	0x40014400
 80045bc:	40014800 	.word	0x40014800

080045c0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d101      	bne.n	80045d2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e049      	b.n	8004666 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d106      	bne.n	80045ec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7fc fa22 	bl	8000a30 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2202      	movs	r2, #2
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	3304      	adds	r3, #4
 80045fc:	4619      	mov	r1, r3
 80045fe:	4610      	mov	r0, r2
 8004600:	f000 fc44 	bl	8004e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b084      	sub	sp, #16
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b00      	cmp	r3, #0
 800468e:	d020      	beq.n	80046d2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d01b      	beq.n	80046d2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f06f 0202 	mvn.w	r2, #2
 80046a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	f003 0303 	and.w	r3, r3, #3
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f7fc ff87 	bl	80015cc <HAL_TIM_IC_CaptureCallback>
 80046be:	e005      	b.n	80046cc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 fbc5 	bl	8004e50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 fbcc 	bl	8004e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d020      	beq.n	800471e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f003 0304 	and.w	r3, r3, #4
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d01b      	beq.n	800471e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f06f 0204 	mvn.w	r2, #4
 80046ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004700:	2b00      	cmp	r3, #0
 8004702:	d003      	beq.n	800470c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f7fc ff61 	bl	80015cc <HAL_TIM_IC_CaptureCallback>
 800470a:	e005      	b.n	8004718 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 fb9f 	bl	8004e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 fba6 	bl	8004e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	f003 0308 	and.w	r3, r3, #8
 8004724:	2b00      	cmp	r3, #0
 8004726:	d020      	beq.n	800476a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f003 0308 	and.w	r3, r3, #8
 800472e:	2b00      	cmp	r3, #0
 8004730:	d01b      	beq.n	800476a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f06f 0208 	mvn.w	r2, #8
 800473a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2204      	movs	r2, #4
 8004740:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	69db      	ldr	r3, [r3, #28]
 8004748:	f003 0303 	and.w	r3, r3, #3
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7fc ff3b 	bl	80015cc <HAL_TIM_IC_CaptureCallback>
 8004756:	e005      	b.n	8004764 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 fb79 	bl	8004e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 fb80 	bl	8004e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f003 0310 	and.w	r3, r3, #16
 8004770:	2b00      	cmp	r3, #0
 8004772:	d020      	beq.n	80047b6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f003 0310 	and.w	r3, r3, #16
 800477a:	2b00      	cmp	r3, #0
 800477c:	d01b      	beq.n	80047b6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f06f 0210 	mvn.w	r2, #16
 8004786:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2208      	movs	r2, #8
 800478c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f7fc ff15 	bl	80015cc <HAL_TIM_IC_CaptureCallback>
 80047a2:	e005      	b.n	80047b0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 fb53 	bl	8004e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fb5a 	bl	8004e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	f003 0301 	and.w	r3, r3, #1
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00c      	beq.n	80047da <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d007      	beq.n	80047da <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f06f 0201 	mvn.w	r2, #1
 80047d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 fb31 	bl	8004e3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00c      	beq.n	80047fe <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d007      	beq.n	80047fe <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80047f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f001 f8bb 	bl	8005974 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00c      	beq.n	8004822 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800480e:	2b00      	cmp	r3, #0
 8004810:	d007      	beq.n	8004822 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800481a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f001 f8b3 	bl	8005988 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00c      	beq.n	8004846 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004832:	2b00      	cmp	r3, #0
 8004834:	d007      	beq.n	8004846 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800483e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 fb19 	bl	8004e78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00c      	beq.n	800486a <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f003 0320 	and.w	r3, r3, #32
 8004856:	2b00      	cmp	r3, #0
 8004858:	d007      	beq.n	800486a <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f06f 0220 	mvn.w	r2, #32
 8004862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f001 f87b 	bl	8005960 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800486a:	bf00      	nop
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b086      	sub	sp, #24
 8004876:	af00      	add	r7, sp, #0
 8004878:	60f8      	str	r0, [r7, #12]
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800487e:	2300      	movs	r3, #0
 8004880:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_TIM_IC_ConfigChannel+0x1e>
 800488c:	2302      	movs	r3, #2
 800488e:	e088      	b.n	80049a2 <HAL_TIM_IC_ConfigChannel+0x130>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d11b      	bne.n	80048d6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80048ae:	f000 fe17 	bl	80054e0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	699a      	ldr	r2, [r3, #24]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 020c 	bic.w	r2, r2, #12
 80048c0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	6999      	ldr	r1, [r3, #24]
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	619a      	str	r2, [r3, #24]
 80048d4:	e060      	b.n	8004998 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2b04      	cmp	r3, #4
 80048da:	d11c      	bne.n	8004916 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80048ec:	f000 fe83 	bl	80055f6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699a      	ldr	r2, [r3, #24]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80048fe:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6999      	ldr	r1, [r3, #24]
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	021a      	lsls	r2, r3, #8
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	430a      	orrs	r2, r1
 8004912:	619a      	str	r2, [r3, #24]
 8004914:	e040      	b.n	8004998 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2b08      	cmp	r3, #8
 800491a:	d11b      	bne.n	8004954 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800492c:	f000 fed0 	bl	80056d0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	69da      	ldr	r2, [r3, #28]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 020c 	bic.w	r2, r2, #12
 800493e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	69d9      	ldr	r1, [r3, #28]
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	430a      	orrs	r2, r1
 8004950:	61da      	str	r2, [r3, #28]
 8004952:	e021      	b.n	8004998 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b0c      	cmp	r3, #12
 8004958:	d11c      	bne.n	8004994 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800496a:	f000 feed 	bl	8005748 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	69da      	ldr	r2, [r3, #28]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800497c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	69d9      	ldr	r1, [r3, #28]
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	021a      	lsls	r2, r3, #8
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	61da      	str	r2, [r3, #28]
 8004992:	e001      	b.n	8004998 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3718      	adds	r7, #24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
	...

080049ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b086      	sub	sp, #24
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049b8:	2300      	movs	r3, #0
 80049ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049c6:	2302      	movs	r3, #2
 80049c8:	e0ff      	b.n	8004bca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b14      	cmp	r3, #20
 80049d6:	f200 80f0 	bhi.w	8004bba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80049da:	a201      	add	r2, pc, #4	@ (adr r2, 80049e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e0:	08004a35 	.word	0x08004a35
 80049e4:	08004bbb 	.word	0x08004bbb
 80049e8:	08004bbb 	.word	0x08004bbb
 80049ec:	08004bbb 	.word	0x08004bbb
 80049f0:	08004a75 	.word	0x08004a75
 80049f4:	08004bbb 	.word	0x08004bbb
 80049f8:	08004bbb 	.word	0x08004bbb
 80049fc:	08004bbb 	.word	0x08004bbb
 8004a00:	08004ab7 	.word	0x08004ab7
 8004a04:	08004bbb 	.word	0x08004bbb
 8004a08:	08004bbb 	.word	0x08004bbb
 8004a0c:	08004bbb 	.word	0x08004bbb
 8004a10:	08004af7 	.word	0x08004af7
 8004a14:	08004bbb 	.word	0x08004bbb
 8004a18:	08004bbb 	.word	0x08004bbb
 8004a1c:	08004bbb 	.word	0x08004bbb
 8004a20:	08004b39 	.word	0x08004b39
 8004a24:	08004bbb 	.word	0x08004bbb
 8004a28:	08004bbb 	.word	0x08004bbb
 8004a2c:	08004bbb 	.word	0x08004bbb
 8004a30:	08004b79 	.word	0x08004b79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68b9      	ldr	r1, [r7, #8]
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 faaa 	bl	8004f94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	699a      	ldr	r2, [r3, #24]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 0208 	orr.w	r2, r2, #8
 8004a4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699a      	ldr	r2, [r3, #24]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0204 	bic.w	r2, r2, #4
 8004a5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	6999      	ldr	r1, [r3, #24]
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	691a      	ldr	r2, [r3, #16]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	619a      	str	r2, [r3, #24]
      break;
 8004a72:	e0a5      	b.n	8004bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68b9      	ldr	r1, [r7, #8]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 fb10 	bl	80050a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699a      	ldr	r2, [r3, #24]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	699a      	ldr	r2, [r3, #24]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6999      	ldr	r1, [r3, #24]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	021a      	lsls	r2, r3, #8
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	619a      	str	r2, [r3, #24]
      break;
 8004ab4:	e084      	b.n	8004bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68b9      	ldr	r1, [r7, #8]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f000 fb6f 	bl	80051a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	69da      	ldr	r2, [r3, #28]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f042 0208 	orr.w	r2, r2, #8
 8004ad0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	69da      	ldr	r2, [r3, #28]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f022 0204 	bic.w	r2, r2, #4
 8004ae0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	69d9      	ldr	r1, [r3, #28]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	691a      	ldr	r2, [r3, #16]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	430a      	orrs	r2, r1
 8004af2:	61da      	str	r2, [r3, #28]
      break;
 8004af4:	e064      	b.n	8004bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68b9      	ldr	r1, [r7, #8]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 fbcd 	bl	800529c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	69da      	ldr	r2, [r3, #28]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69da      	ldr	r2, [r3, #28]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	69d9      	ldr	r1, [r3, #28]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	021a      	lsls	r2, r3, #8
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	61da      	str	r2, [r3, #28]
      break;
 8004b36:	e043      	b.n	8004bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 fc10 	bl	8005364 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0208 	orr.w	r2, r2, #8
 8004b52:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 0204 	bic.w	r2, r2, #4
 8004b62:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	691a      	ldr	r2, [r3, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b76:	e023      	b.n	8004bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68b9      	ldr	r1, [r7, #8]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f000 fc4e 	bl	8005420 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b92:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ba2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	021a      	lsls	r2, r3, #8
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004bb8:	e002      	b.n	8004bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	75fb      	strb	r3, [r7, #23]
      break;
 8004bbe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3718      	adds	r7, #24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop

08004bd4 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d101      	bne.n	8004bec <HAL_TIM_GenerateEvent+0x18>
 8004be8:	2302      	movs	r3, #2
 8004bea:	e014      	b.n	8004c16 <HAL_TIM_GenerateEvent+0x42>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b084      	sub	sp, #16
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
 8004c2a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d101      	bne.n	8004c3e <HAL_TIM_ConfigClockSource+0x1c>
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e0b6      	b.n	8004dac <HAL_TIM_ConfigClockSource+0x18a>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2202      	movs	r2, #2
 8004c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c5c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c60:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c68:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68ba      	ldr	r2, [r7, #8]
 8004c70:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c7a:	d03e      	beq.n	8004cfa <HAL_TIM_ConfigClockSource+0xd8>
 8004c7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c80:	f200 8087 	bhi.w	8004d92 <HAL_TIM_ConfigClockSource+0x170>
 8004c84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c88:	f000 8086 	beq.w	8004d98 <HAL_TIM_ConfigClockSource+0x176>
 8004c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c90:	d87f      	bhi.n	8004d92 <HAL_TIM_ConfigClockSource+0x170>
 8004c92:	2b70      	cmp	r3, #112	@ 0x70
 8004c94:	d01a      	beq.n	8004ccc <HAL_TIM_ConfigClockSource+0xaa>
 8004c96:	2b70      	cmp	r3, #112	@ 0x70
 8004c98:	d87b      	bhi.n	8004d92 <HAL_TIM_ConfigClockSource+0x170>
 8004c9a:	2b60      	cmp	r3, #96	@ 0x60
 8004c9c:	d050      	beq.n	8004d40 <HAL_TIM_ConfigClockSource+0x11e>
 8004c9e:	2b60      	cmp	r3, #96	@ 0x60
 8004ca0:	d877      	bhi.n	8004d92 <HAL_TIM_ConfigClockSource+0x170>
 8004ca2:	2b50      	cmp	r3, #80	@ 0x50
 8004ca4:	d03c      	beq.n	8004d20 <HAL_TIM_ConfigClockSource+0xfe>
 8004ca6:	2b50      	cmp	r3, #80	@ 0x50
 8004ca8:	d873      	bhi.n	8004d92 <HAL_TIM_ConfigClockSource+0x170>
 8004caa:	2b40      	cmp	r3, #64	@ 0x40
 8004cac:	d058      	beq.n	8004d60 <HAL_TIM_ConfigClockSource+0x13e>
 8004cae:	2b40      	cmp	r3, #64	@ 0x40
 8004cb0:	d86f      	bhi.n	8004d92 <HAL_TIM_ConfigClockSource+0x170>
 8004cb2:	2b30      	cmp	r3, #48	@ 0x30
 8004cb4:	d064      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0x15e>
 8004cb6:	2b30      	cmp	r3, #48	@ 0x30
 8004cb8:	d86b      	bhi.n	8004d92 <HAL_TIM_ConfigClockSource+0x170>
 8004cba:	2b20      	cmp	r3, #32
 8004cbc:	d060      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0x15e>
 8004cbe:	2b20      	cmp	r3, #32
 8004cc0:	d867      	bhi.n	8004d92 <HAL_TIM_ConfigClockSource+0x170>
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d05c      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0x15e>
 8004cc6:	2b10      	cmp	r3, #16
 8004cc8:	d05a      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0x15e>
 8004cca:	e062      	b.n	8004d92 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cdc:	f000 fd8c 	bl	80057f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	609a      	str	r2, [r3, #8]
      break;
 8004cf8:	e04f      	b.n	8004d9a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d0a:	f000 fd75 	bl	80057f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d1c:	609a      	str	r2, [r3, #8]
      break;
 8004d1e:	e03c      	b.n	8004d9a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	f000 fc33 	bl	8005598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2150      	movs	r1, #80	@ 0x50
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 fd42 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8004d3e:	e02c      	b.n	8004d9a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	f000 fc8f 	bl	8005670 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2160      	movs	r1, #96	@ 0x60
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f000 fd32 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8004d5e:	e01c      	b.n	8004d9a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	f000 fc13 	bl	8005598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2140      	movs	r1, #64	@ 0x40
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f000 fd22 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8004d7e:	e00c      	b.n	8004d9a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4610      	mov	r0, r2
 8004d8c:	f000 fd19 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8004d90:	e003      	b.n	8004d9a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	73fb      	strb	r3, [r7, #15]
      break;
 8004d96:	e000      	b.n	8004d9a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d98:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b0c      	cmp	r3, #12
 8004dc6:	d831      	bhi.n	8004e2c <HAL_TIM_ReadCapturedValue+0x78>
 8004dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dce:	bf00      	nop
 8004dd0:	08004e05 	.word	0x08004e05
 8004dd4:	08004e2d 	.word	0x08004e2d
 8004dd8:	08004e2d 	.word	0x08004e2d
 8004ddc:	08004e2d 	.word	0x08004e2d
 8004de0:	08004e0f 	.word	0x08004e0f
 8004de4:	08004e2d 	.word	0x08004e2d
 8004de8:	08004e2d 	.word	0x08004e2d
 8004dec:	08004e2d 	.word	0x08004e2d
 8004df0:	08004e19 	.word	0x08004e19
 8004df4:	08004e2d 	.word	0x08004e2d
 8004df8:	08004e2d 	.word	0x08004e2d
 8004dfc:	08004e2d 	.word	0x08004e2d
 8004e00:	08004e23 	.word	0x08004e23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e0a:	60fb      	str	r3, [r7, #12]

      break;
 8004e0c:	e00f      	b.n	8004e2e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e14:	60fb      	str	r3, [r7, #12]

      break;
 8004e16:	e00a      	b.n	8004e2e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1e:	60fb      	str	r3, [r7, #12]

      break;
 8004e20:	e005      	b.n	8004e2e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e28:	60fb      	str	r3, [r7, #12]

      break;
 8004e2a:	e000      	b.n	8004e2e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004e2c:	bf00      	nop
  }

  return tmpreg;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3714      	adds	r7, #20
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a38      	ldr	r2, [pc, #224]	@ (8004f80 <TIM_Base_SetConfig+0xf4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d007      	beq.n	8004eb4 <TIM_Base_SetConfig+0x28>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eaa:	d003      	beq.n	8004eb4 <TIM_Base_SetConfig+0x28>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a35      	ldr	r2, [pc, #212]	@ (8004f84 <TIM_Base_SetConfig+0xf8>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d108      	bne.n	8004ec6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a2d      	ldr	r2, [pc, #180]	@ (8004f80 <TIM_Base_SetConfig+0xf4>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d013      	beq.n	8004ef6 <TIM_Base_SetConfig+0x6a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ed4:	d00f      	beq.n	8004ef6 <TIM_Base_SetConfig+0x6a>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a2a      	ldr	r2, [pc, #168]	@ (8004f84 <TIM_Base_SetConfig+0xf8>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d00b      	beq.n	8004ef6 <TIM_Base_SetConfig+0x6a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a29      	ldr	r2, [pc, #164]	@ (8004f88 <TIM_Base_SetConfig+0xfc>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d007      	beq.n	8004ef6 <TIM_Base_SetConfig+0x6a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a28      	ldr	r2, [pc, #160]	@ (8004f8c <TIM_Base_SetConfig+0x100>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d003      	beq.n	8004ef6 <TIM_Base_SetConfig+0x6a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a27      	ldr	r2, [pc, #156]	@ (8004f90 <TIM_Base_SetConfig+0x104>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d108      	bne.n	8004f08 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	689a      	ldr	r2, [r3, #8]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a14      	ldr	r2, [pc, #80]	@ (8004f80 <TIM_Base_SetConfig+0xf4>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00b      	beq.n	8004f4c <TIM_Base_SetConfig+0xc0>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a14      	ldr	r2, [pc, #80]	@ (8004f88 <TIM_Base_SetConfig+0xfc>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d007      	beq.n	8004f4c <TIM_Base_SetConfig+0xc0>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a13      	ldr	r2, [pc, #76]	@ (8004f8c <TIM_Base_SetConfig+0x100>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d003      	beq.n	8004f4c <TIM_Base_SetConfig+0xc0>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a12      	ldr	r2, [pc, #72]	@ (8004f90 <TIM_Base_SetConfig+0x104>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d103      	bne.n	8004f54 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	691a      	ldr	r2, [r3, #16]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d105      	bne.n	8004f72 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	f023 0201 	bic.w	r2, r3, #1
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	611a      	str	r2, [r3, #16]
  }
}
 8004f72:	bf00      	nop
 8004f74:	3714      	adds	r7, #20
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	40012c00 	.word	0x40012c00
 8004f84:	40000400 	.word	0x40000400
 8004f88:	40014000 	.word	0x40014000
 8004f8c:	40014400 	.word	0x40014400
 8004f90:	40014800 	.word	0x40014800

08004f94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	f023 0201 	bic.w	r2, r3, #1
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0303 	bic.w	r3, r3, #3
 8004fce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f023 0302 	bic.w	r3, r3, #2
 8004fe0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a28      	ldr	r2, [pc, #160]	@ (8005090 <TIM_OC1_SetConfig+0xfc>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d00b      	beq.n	800500c <TIM_OC1_SetConfig+0x78>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a27      	ldr	r2, [pc, #156]	@ (8005094 <TIM_OC1_SetConfig+0x100>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d007      	beq.n	800500c <TIM_OC1_SetConfig+0x78>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a26      	ldr	r2, [pc, #152]	@ (8005098 <TIM_OC1_SetConfig+0x104>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d003      	beq.n	800500c <TIM_OC1_SetConfig+0x78>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a25      	ldr	r2, [pc, #148]	@ (800509c <TIM_OC1_SetConfig+0x108>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d10c      	bne.n	8005026 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	f023 0308 	bic.w	r3, r3, #8
 8005012:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	697a      	ldr	r2, [r7, #20]
 800501a:	4313      	orrs	r3, r2
 800501c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f023 0304 	bic.w	r3, r3, #4
 8005024:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a19      	ldr	r2, [pc, #100]	@ (8005090 <TIM_OC1_SetConfig+0xfc>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00b      	beq.n	8005046 <TIM_OC1_SetConfig+0xb2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a18      	ldr	r2, [pc, #96]	@ (8005094 <TIM_OC1_SetConfig+0x100>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d007      	beq.n	8005046 <TIM_OC1_SetConfig+0xb2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a17      	ldr	r2, [pc, #92]	@ (8005098 <TIM_OC1_SetConfig+0x104>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d003      	beq.n	8005046 <TIM_OC1_SetConfig+0xb2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a16      	ldr	r2, [pc, #88]	@ (800509c <TIM_OC1_SetConfig+0x108>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d111      	bne.n	800506a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800504c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	4313      	orrs	r3, r2
 800505e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	4313      	orrs	r3, r2
 8005068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	621a      	str	r2, [r3, #32]
}
 8005084:	bf00      	nop
 8005086:	371c      	adds	r7, #28
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr
 8005090:	40012c00 	.word	0x40012c00
 8005094:	40014000 	.word	0x40014000
 8005098:	40014400 	.word	0x40014400
 800509c:	40014800 	.word	0x40014800

080050a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b087      	sub	sp, #28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a1b      	ldr	r3, [r3, #32]
 80050b4:	f023 0210 	bic.w	r2, r3, #16
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	021b      	lsls	r3, r3, #8
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	f023 0320 	bic.w	r3, r3, #32
 80050ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	011b      	lsls	r3, r3, #4
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a24      	ldr	r2, [pc, #144]	@ (8005190 <TIM_OC2_SetConfig+0xf0>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d10d      	bne.n	8005120 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800510a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	011b      	lsls	r3, r3, #4
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	4313      	orrs	r3, r2
 8005116:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800511e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a1b      	ldr	r2, [pc, #108]	@ (8005190 <TIM_OC2_SetConfig+0xf0>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d00b      	beq.n	8005140 <TIM_OC2_SetConfig+0xa0>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a1a      	ldr	r2, [pc, #104]	@ (8005194 <TIM_OC2_SetConfig+0xf4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d007      	beq.n	8005140 <TIM_OC2_SetConfig+0xa0>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a19      	ldr	r2, [pc, #100]	@ (8005198 <TIM_OC2_SetConfig+0xf8>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d003      	beq.n	8005140 <TIM_OC2_SetConfig+0xa0>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a18      	ldr	r2, [pc, #96]	@ (800519c <TIM_OC2_SetConfig+0xfc>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d113      	bne.n	8005168 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005146:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800514e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	4313      	orrs	r3, r2
 8005166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	621a      	str	r2, [r3, #32]
}
 8005182:	bf00      	nop
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40012c00 	.word	0x40012c00
 8005194:	40014000 	.word	0x40014000
 8005198:	40014400 	.word	0x40014400
 800519c:	40014800 	.word	0x40014800

080051a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a1b      	ldr	r3, [r3, #32]
 80051b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0303 	bic.w	r3, r3, #3
 80051da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a23      	ldr	r2, [pc, #140]	@ (800528c <TIM_OC3_SetConfig+0xec>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d10d      	bne.n	800521e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005208:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	021b      	lsls	r3, r3, #8
 8005210:	697a      	ldr	r2, [r7, #20]
 8005212:	4313      	orrs	r3, r2
 8005214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800521c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a1a      	ldr	r2, [pc, #104]	@ (800528c <TIM_OC3_SetConfig+0xec>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d00b      	beq.n	800523e <TIM_OC3_SetConfig+0x9e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a19      	ldr	r2, [pc, #100]	@ (8005290 <TIM_OC3_SetConfig+0xf0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d007      	beq.n	800523e <TIM_OC3_SetConfig+0x9e>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a18      	ldr	r2, [pc, #96]	@ (8005294 <TIM_OC3_SetConfig+0xf4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d003      	beq.n	800523e <TIM_OC3_SetConfig+0x9e>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a17      	ldr	r2, [pc, #92]	@ (8005298 <TIM_OC3_SetConfig+0xf8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d113      	bne.n	8005266 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005244:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800524c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	011b      	lsls	r3, r3, #4
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4313      	orrs	r3, r2
 8005258:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	699b      	ldr	r3, [r3, #24]
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	693a      	ldr	r2, [r7, #16]
 8005262:	4313      	orrs	r3, r2
 8005264:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	697a      	ldr	r2, [r7, #20]
 800527e:	621a      	str	r2, [r3, #32]
}
 8005280:	bf00      	nop
 8005282:	371c      	adds	r7, #28
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	40012c00 	.word	0x40012c00
 8005290:	40014000 	.word	0x40014000
 8005294:	40014400 	.word	0x40014400
 8005298:	40014800 	.word	0x40014800

0800529c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800529c:	b480      	push	{r7}
 800529e:	b087      	sub	sp, #28
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a1b      	ldr	r3, [r3, #32]
 80052aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	021b      	lsls	r3, r3, #8
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	031b      	lsls	r3, r3, #12
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a16      	ldr	r2, [pc, #88]	@ (8005354 <TIM_OC4_SetConfig+0xb8>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d00b      	beq.n	8005318 <TIM_OC4_SetConfig+0x7c>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a15      	ldr	r2, [pc, #84]	@ (8005358 <TIM_OC4_SetConfig+0xbc>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d007      	beq.n	8005318 <TIM_OC4_SetConfig+0x7c>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a14      	ldr	r2, [pc, #80]	@ (800535c <TIM_OC4_SetConfig+0xc0>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d003      	beq.n	8005318 <TIM_OC4_SetConfig+0x7c>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a13      	ldr	r2, [pc, #76]	@ (8005360 <TIM_OC4_SetConfig+0xc4>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d109      	bne.n	800532c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800531e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	695b      	ldr	r3, [r3, #20]
 8005324:	019b      	lsls	r3, r3, #6
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	4313      	orrs	r3, r2
 800532a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	685a      	ldr	r2, [r3, #4]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	621a      	str	r2, [r3, #32]
}
 8005346:	bf00      	nop
 8005348:	371c      	adds	r7, #28
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	40012c00 	.word	0x40012c00
 8005358:	40014000 	.word	0x40014000
 800535c:	40014400 	.word	0x40014400
 8005360:	40014800 	.word	0x40014800

08005364 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005364:	b480      	push	{r7}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a1b      	ldr	r3, [r3, #32]
 8005372:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a1b      	ldr	r3, [r3, #32]
 8005378:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800538a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005392:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80053a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	041b      	lsls	r3, r3, #16
 80053b0:	693a      	ldr	r2, [r7, #16]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a15      	ldr	r2, [pc, #84]	@ (8005410 <TIM_OC5_SetConfig+0xac>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d00b      	beq.n	80053d6 <TIM_OC5_SetConfig+0x72>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a14      	ldr	r2, [pc, #80]	@ (8005414 <TIM_OC5_SetConfig+0xb0>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d007      	beq.n	80053d6 <TIM_OC5_SetConfig+0x72>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a13      	ldr	r2, [pc, #76]	@ (8005418 <TIM_OC5_SetConfig+0xb4>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d003      	beq.n	80053d6 <TIM_OC5_SetConfig+0x72>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a12      	ldr	r2, [pc, #72]	@ (800541c <TIM_OC5_SetConfig+0xb8>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d109      	bne.n	80053ea <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	021b      	lsls	r3, r3, #8
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	693a      	ldr	r2, [r7, #16]
 8005402:	621a      	str	r2, [r3, #32]
}
 8005404:	bf00      	nop
 8005406:	371c      	adds	r7, #28
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	40012c00 	.word	0x40012c00
 8005414:	40014000 	.word	0x40014000
 8005418:	40014400 	.word	0x40014400
 800541c:	40014800 	.word	0x40014800

08005420 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a1b      	ldr	r3, [r3, #32]
 8005434:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800544e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	021b      	lsls	r3, r3, #8
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	4313      	orrs	r3, r2
 800545e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005466:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	051b      	lsls	r3, r3, #20
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	4313      	orrs	r3, r2
 8005472:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a16      	ldr	r2, [pc, #88]	@ (80054d0 <TIM_OC6_SetConfig+0xb0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d00b      	beq.n	8005494 <TIM_OC6_SetConfig+0x74>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a15      	ldr	r2, [pc, #84]	@ (80054d4 <TIM_OC6_SetConfig+0xb4>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d007      	beq.n	8005494 <TIM_OC6_SetConfig+0x74>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a14      	ldr	r2, [pc, #80]	@ (80054d8 <TIM_OC6_SetConfig+0xb8>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d003      	beq.n	8005494 <TIM_OC6_SetConfig+0x74>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a13      	ldr	r2, [pc, #76]	@ (80054dc <TIM_OC6_SetConfig+0xbc>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d109      	bne.n	80054a8 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800549a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	029b      	lsls	r3, r3, #10
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	621a      	str	r2, [r3, #32]
}
 80054c2:	bf00      	nop
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40012c00 	.word	0x40012c00
 80054d4:	40014000 	.word	0x40014000
 80054d8:	40014400 	.word	0x40014400
 80054dc:	40014800 	.word	0x40014800

080054e0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b087      	sub	sp, #28
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
 80054ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6a1b      	ldr	r3, [r3, #32]
 80054f2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	f023 0201 	bic.w	r2, r3, #1
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	4a20      	ldr	r2, [pc, #128]	@ (800558c <TIM_TI1_SetConfig+0xac>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d00b      	beq.n	8005526 <TIM_TI1_SetConfig+0x46>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005514:	d007      	beq.n	8005526 <TIM_TI1_SetConfig+0x46>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	4a1d      	ldr	r2, [pc, #116]	@ (8005590 <TIM_TI1_SetConfig+0xb0>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d003      	beq.n	8005526 <TIM_TI1_SetConfig+0x46>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	4a1c      	ldr	r2, [pc, #112]	@ (8005594 <TIM_TI1_SetConfig+0xb4>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d101      	bne.n	800552a <TIM_TI1_SetConfig+0x4a>
 8005526:	2301      	movs	r3, #1
 8005528:	e000      	b.n	800552c <TIM_TI1_SetConfig+0x4c>
 800552a:	2300      	movs	r3, #0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d008      	beq.n	8005542 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	f023 0303 	bic.w	r3, r3, #3
 8005536:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4313      	orrs	r3, r2
 800553e:	617b      	str	r3, [r7, #20]
 8005540:	e003      	b.n	800554a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	f043 0301 	orr.w	r3, r3, #1
 8005548:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005550:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	011b      	lsls	r3, r3, #4
 8005556:	b2db      	uxtb	r3, r3
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	4313      	orrs	r3, r2
 800555c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	f023 030a 	bic.w	r3, r3, #10
 8005564:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f003 030a 	and.w	r3, r3, #10
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	4313      	orrs	r3, r2
 8005570:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	621a      	str	r2, [r3, #32]
}
 800557e:	bf00      	nop
 8005580:	371c      	adds	r7, #28
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	40012c00 	.word	0x40012c00
 8005590:	40000400 	.word	0x40000400
 8005594:	40014000 	.word	0x40014000

08005598 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005598:	b480      	push	{r7}
 800559a:	b087      	sub	sp, #28
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6a1b      	ldr	r3, [r3, #32]
 80055a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	f023 0201 	bic.w	r2, r3, #1
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	011b      	lsls	r3, r3, #4
 80055c8:	693a      	ldr	r2, [r7, #16]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	f023 030a 	bic.w	r3, r3, #10
 80055d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	4313      	orrs	r3, r2
 80055dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	621a      	str	r2, [r3, #32]
}
 80055ea:	bf00      	nop
 80055ec:	371c      	adds	r7, #28
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80055f6:	b480      	push	{r7}
 80055f8:	b087      	sub	sp, #28
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	60f8      	str	r0, [r7, #12]
 80055fe:	60b9      	str	r1, [r7, #8]
 8005600:	607a      	str	r2, [r7, #4]
 8005602:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6a1b      	ldr	r3, [r3, #32]
 8005608:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6a1b      	ldr	r3, [r3, #32]
 800560e:	f023 0210 	bic.w	r2, r3, #16
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	699b      	ldr	r3, [r3, #24]
 800561a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	021b      	lsls	r3, r3, #8
 8005628:	693a      	ldr	r2, [r7, #16]
 800562a:	4313      	orrs	r3, r2
 800562c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005634:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	031b      	lsls	r3, r3, #12
 800563a:	b29b      	uxth	r3, r3
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	4313      	orrs	r3, r2
 8005640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005648:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	011b      	lsls	r3, r3, #4
 800564e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	4313      	orrs	r3, r2
 8005656:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	697a      	ldr	r2, [r7, #20]
 8005662:	621a      	str	r2, [r3, #32]
}
 8005664:	bf00      	nop
 8005666:	371c      	adds	r7, #28
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005670:	b480      	push	{r7}
 8005672:	b087      	sub	sp, #28
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6a1b      	ldr	r3, [r3, #32]
 8005680:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	f023 0210 	bic.w	r2, r3, #16
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800569a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	031b      	lsls	r3, r3, #12
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	697a      	ldr	r2, [r7, #20]
 80056c2:	621a      	str	r2, [r3, #32]
}
 80056c4:	bf00      	nop
 80056c6:	371c      	adds	r7, #28
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b087      	sub	sp, #28
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	607a      	str	r2, [r7, #4]
 80056dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	69db      	ldr	r3, [r3, #28]
 80056f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	f023 0303 	bic.w	r3, r3, #3
 80056fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4313      	orrs	r3, r2
 8005704:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800570c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	011b      	lsls	r3, r3, #4
 8005712:	b2db      	uxtb	r3, r3
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	4313      	orrs	r3, r2
 8005718:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005720:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	021b      	lsls	r3, r3, #8
 8005726:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	4313      	orrs	r3, r2
 800572e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	697a      	ldr	r2, [r7, #20]
 800573a:	621a      	str	r2, [r3, #32]
}
 800573c:	bf00      	nop
 800573e:	371c      	adds	r7, #28
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005748:	b480      	push	{r7}
 800574a:	b087      	sub	sp, #28
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	607a      	str	r2, [r7, #4]
 8005754:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6a1b      	ldr	r3, [r3, #32]
 8005760:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	69db      	ldr	r3, [r3, #28]
 800576c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005774:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	021b      	lsls	r3, r3, #8
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	4313      	orrs	r3, r2
 800577e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005786:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	031b      	lsls	r3, r3, #12
 800578c:	b29b      	uxth	r3, r3
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	4313      	orrs	r3, r2
 8005792:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800579a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	031b      	lsls	r3, r3, #12
 80057a0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	621a      	str	r2, [r3, #32]
}
 80057b6:	bf00      	nop
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr

080057c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b085      	sub	sp, #20
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	f043 0307 	orr.w	r3, r3, #7
 80057e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	609a      	str	r2, [r3, #8]
}
 80057ec:	bf00      	nop
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b087      	sub	sp, #28
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
 8005804:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005812:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	021a      	lsls	r2, r3, #8
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	431a      	orrs	r2, r3
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	4313      	orrs	r3, r2
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	4313      	orrs	r3, r2
 8005824:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	609a      	str	r2, [r3, #8]
}
 800582c:	bf00      	nop
 800582e:	371c      	adds	r7, #28
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005838:	b480      	push	{r7}
 800583a:	b087      	sub	sp, #28
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	f003 031f 	and.w	r3, r3, #31
 800584a:	2201      	movs	r2, #1
 800584c:	fa02 f303 	lsl.w	r3, r2, r3
 8005850:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6a1a      	ldr	r2, [r3, #32]
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	43db      	mvns	r3, r3
 800585a:	401a      	ands	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6a1a      	ldr	r2, [r3, #32]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 031f 	and.w	r3, r3, #31
 800586a:	6879      	ldr	r1, [r7, #4]
 800586c:	fa01 f303 	lsl.w	r3, r1, r3
 8005870:	431a      	orrs	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	621a      	str	r2, [r3, #32]
}
 8005876:	bf00      	nop
 8005878:	371c      	adds	r7, #28
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
	...

08005884 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005894:	2b01      	cmp	r3, #1
 8005896:	d101      	bne.n	800589c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005898:	2302      	movs	r3, #2
 800589a:	e054      	b.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2202      	movs	r2, #2
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a24      	ldr	r2, [pc, #144]	@ (8005954 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d108      	bne.n	80058d8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80058cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	68fa      	ldr	r2, [r7, #12]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a17      	ldr	r2, [pc, #92]	@ (8005954 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d00e      	beq.n	800591a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005904:	d009      	beq.n	800591a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a13      	ldr	r2, [pc, #76]	@ (8005958 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d004      	beq.n	800591a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a11      	ldr	r2, [pc, #68]	@ (800595c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d10c      	bne.n	8005934 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005920:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	4313      	orrs	r3, r2
 800592a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3714      	adds	r7, #20
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	40012c00 	.word	0x40012c00
 8005958:	40000400 	.word	0x40000400
 800595c:	40014000 	.word	0x40014000

08005960 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d101      	bne.n	80059ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e040      	b.n	8005a30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d106      	bne.n	80059c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7fb f93e 	bl	8000c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2224      	movs	r2, #36	@ 0x24
 80059c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 0201 	bic.w	r2, r2, #1
 80059d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d002      	beq.n	80059e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 fd28 	bl	8006438 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 fbef 	bl	80061cc <UART_SetConfig>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e01b      	b.n	8005a30 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	689a      	ldr	r2, [r3, #8]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0201 	orr.w	r2, r2, #1
 8005a26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 fda7 	bl	800657c <UART_CheckIdleState>
 8005a2e:	4603      	mov	r3, r0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3708      	adds	r7, #8
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b08a      	sub	sp, #40	@ 0x28
 8005a3c:	af02      	add	r7, sp, #8
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	603b      	str	r3, [r7, #0]
 8005a44:	4613      	mov	r3, r2
 8005a46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	d177      	bne.n	8005b40 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d002      	beq.n	8005a5c <HAL_UART_Transmit+0x24>
 8005a56:	88fb      	ldrh	r3, [r7, #6]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e070      	b.n	8005b42 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2221      	movs	r2, #33	@ 0x21
 8005a6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a6e:	f7fb fe93 	bl	8001798 <HAL_GetTick>
 8005a72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	88fa      	ldrh	r2, [r7, #6]
 8005a78:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	88fa      	ldrh	r2, [r7, #6]
 8005a80:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a8c:	d108      	bne.n	8005aa0 <HAL_UART_Transmit+0x68>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d104      	bne.n	8005aa0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005a96:	2300      	movs	r3, #0
 8005a98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	61bb      	str	r3, [r7, #24]
 8005a9e:	e003      	b.n	8005aa8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005aa8:	e02f      	b.n	8005b0a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2180      	movs	r1, #128	@ 0x80
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f000 fe09 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d004      	beq.n	8005aca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e03b      	b.n	8005b42 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10b      	bne.n	8005ae8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	881a      	ldrh	r2, [r3, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005adc:	b292      	uxth	r2, r2
 8005ade:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	3302      	adds	r3, #2
 8005ae4:	61bb      	str	r3, [r7, #24]
 8005ae6:	e007      	b.n	8005af8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	781a      	ldrb	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	3301      	adds	r3, #1
 8005af6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1c9      	bne.n	8005aaa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	2140      	movs	r1, #64	@ 0x40
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f000 fdd3 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d004      	beq.n	8005b36 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e005      	b.n	8005b42 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2220      	movs	r2, #32
 8005b3a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e000      	b.n	8005b42 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005b40:	2302      	movs	r3, #2
  }
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3720      	adds	r7, #32
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b08a      	sub	sp, #40	@ 0x28
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	60f8      	str	r0, [r7, #12]
 8005b52:	60b9      	str	r1, [r7, #8]
 8005b54:	4613      	mov	r3, r2
 8005b56:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b5e:	2b20      	cmp	r3, #32
 8005b60:	d132      	bne.n	8005bc8 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <HAL_UART_Receive_IT+0x24>
 8005b68:	88fb      	ldrh	r3, [r7, #6]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d101      	bne.n	8005b72 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e02b      	b.n	8005bca <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d018      	beq.n	8005bb8 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	e853 3f00 	ldrex	r3, [r3]
 8005b92:	613b      	str	r3, [r7, #16]
   return(result);
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba4:	623b      	str	r3, [r7, #32]
 8005ba6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba8:	69f9      	ldr	r1, [r7, #28]
 8005baa:	6a3a      	ldr	r2, [r7, #32]
 8005bac:	e841 2300 	strex	r3, r2, [r1]
 8005bb0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d1e6      	bne.n	8005b86 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005bb8:	88fb      	ldrh	r3, [r7, #6]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	68b9      	ldr	r1, [r7, #8]
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f000 fdf2 	bl	80067a8 <UART_Start_Receive_IT>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	e000      	b.n	8005bca <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005bc8:	2302      	movs	r3, #2
  }
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3728      	adds	r7, #40	@ 0x28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
	...

08005bd4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b0ba      	sub	sp, #232	@ 0xe8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005bfa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005bfe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005c02:	4013      	ands	r3, r2
 8005c04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005c08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d115      	bne.n	8005c3c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c14:	f003 0320 	and.w	r3, r3, #32
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d00f      	beq.n	8005c3c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c20:	f003 0320 	and.w	r3, r3, #32
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d009      	beq.n	8005c3c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f000 82ab 	beq.w	8006188 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	4798      	blx	r3
      }
      return;
 8005c3a:	e2a5      	b.n	8006188 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005c3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 8117 	beq.w	8005e74 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005c46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d106      	bne.n	8005c60 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005c52:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005c56:	4b85      	ldr	r3, [pc, #532]	@ (8005e6c <HAL_UART_IRQHandler+0x298>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f000 810a 	beq.w	8005e74 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d011      	beq.n	8005c90 <HAL_UART_IRQHandler+0xbc>
 8005c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00b      	beq.n	8005c90 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c86:	f043 0201 	orr.w	r2, r3, #1
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c94:	f003 0302 	and.w	r3, r3, #2
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d011      	beq.n	8005cc0 <HAL_UART_IRQHandler+0xec>
 8005c9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ca0:	f003 0301 	and.w	r3, r3, #1
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00b      	beq.n	8005cc0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2202      	movs	r2, #2
 8005cae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cb6:	f043 0204 	orr.w	r2, r3, #4
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005cc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cc4:	f003 0304 	and.w	r3, r3, #4
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d011      	beq.n	8005cf0 <HAL_UART_IRQHandler+0x11c>
 8005ccc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00b      	beq.n	8005cf0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2204      	movs	r2, #4
 8005cde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ce6:	f043 0202 	orr.w	r2, r3, #2
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005cf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cf4:	f003 0308 	and.w	r3, r3, #8
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d017      	beq.n	8005d2c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d00:	f003 0320 	and.w	r3, r3, #32
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d105      	bne.n	8005d14 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005d08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d0c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00b      	beq.n	8005d2c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2208      	movs	r2, #8
 8005d1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d22:	f043 0208 	orr.w	r2, r3, #8
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005d2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d012      	beq.n	8005d5e <HAL_UART_IRQHandler+0x18a>
 8005d38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d3c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d00c      	beq.n	8005d5e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d54:	f043 0220 	orr.w	r2, r3, #32
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8211 	beq.w	800618c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d6e:	f003 0320 	and.w	r3, r3, #32
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00d      	beq.n	8005d92 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d7a:	f003 0320 	and.w	r3, r3, #32
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d007      	beq.n	8005d92 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da6:	2b40      	cmp	r3, #64	@ 0x40
 8005da8:	d005      	beq.n	8005db6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005daa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005dae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d04f      	beq.n	8005e56 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 fdbc 	bl	8006934 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc6:	2b40      	cmp	r3, #64	@ 0x40
 8005dc8:	d141      	bne.n	8005e4e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	3308      	adds	r3, #8
 8005dd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005dd8:	e853 3f00 	ldrex	r3, [r3]
 8005ddc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005de0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005de4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005de8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	3308      	adds	r3, #8
 8005df2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005df6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005dfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dfe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005e02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005e06:	e841 2300 	strex	r3, r2, [r1]
 8005e0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005e0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1d9      	bne.n	8005dca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d013      	beq.n	8005e46 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e22:	4a13      	ldr	r2, [pc, #76]	@ (8005e70 <HAL_UART_IRQHandler+0x29c>)
 8005e24:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fb fe33 	bl	8001a96 <HAL_DMA_Abort_IT>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d017      	beq.n	8005e66 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005e40:	4610      	mov	r0, r2
 8005e42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e44:	e00f      	b.n	8005e66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7fa fa90 	bl	800036c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e4c:	e00b      	b.n	8005e66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f7fa fa8c 	bl	800036c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e54:	e007      	b.n	8005e66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fa fa88 	bl	800036c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005e64:	e192      	b.n	800618c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e66:	bf00      	nop
    return;
 8005e68:	e190      	b.n	800618c <HAL_UART_IRQHandler+0x5b8>
 8005e6a:	bf00      	nop
 8005e6c:	04000120 	.word	0x04000120
 8005e70:	080069fd 	.word	0x080069fd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	f040 814b 	bne.w	8006114 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e82:	f003 0310 	and.w	r3, r3, #16
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f000 8144 	beq.w	8006114 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005e8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e90:	f003 0310 	and.w	r3, r3, #16
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 813d 	beq.w	8006114 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2210      	movs	r2, #16
 8005ea0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eac:	2b40      	cmp	r3, #64	@ 0x40
 8005eae:	f040 80b5 	bne.w	800601c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ebe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f000 8164 	beq.w	8006190 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005ece:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	f080 815c 	bcs.w	8006190 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ede:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	f000 8086 	beq.w	8005ffa <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005efa:	e853 3f00 	ldrex	r3, [r3]
 8005efe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005f02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005f06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	461a      	mov	r2, r3
 8005f14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005f18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005f1c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f20:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005f24:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005f28:	e841 2300 	strex	r3, r2, [r1]
 8005f2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005f30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d1da      	bne.n	8005eee <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3308      	adds	r3, #8
 8005f3e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f42:	e853 3f00 	ldrex	r3, [r3]
 8005f46:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005f48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f4a:	f023 0301 	bic.w	r3, r3, #1
 8005f4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	3308      	adds	r3, #8
 8005f58:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005f5c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005f60:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f62:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005f64:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005f6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e1      	bne.n	8005f38 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3308      	adds	r3, #8
 8005f7a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f7e:	e853 3f00 	ldrex	r3, [r3]
 8005f82:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005f84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	3308      	adds	r3, #8
 8005f94:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005f98:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005f9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005fa0:	e841 2300 	strex	r3, r2, [r1]
 8005fa4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005fa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1e3      	bne.n	8005f74 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2220      	movs	r2, #32
 8005fb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fc2:	e853 3f00 	ldrex	r3, [r3]
 8005fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005fca:	f023 0310 	bic.w	r3, r3, #16
 8005fce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005fdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005fde:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005fe2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005fe4:	e841 2300 	strex	r3, r2, [r1]
 8005fe8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005fea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1e4      	bne.n	8005fba <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7fb fd10 	bl	8001a1a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2202      	movs	r2, #2
 8005ffe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800600c:	b29b      	uxth	r3, r3
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	b29b      	uxth	r3, r3
 8006012:	4619      	mov	r1, r3
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 f8cd 	bl	80061b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800601a:	e0b9      	b.n	8006190 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006028:	b29b      	uxth	r3, r3
 800602a:	1ad3      	subs	r3, r2, r3
 800602c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006036:	b29b      	uxth	r3, r3
 8006038:	2b00      	cmp	r3, #0
 800603a:	f000 80ab 	beq.w	8006194 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800603e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006042:	2b00      	cmp	r3, #0
 8006044:	f000 80a6 	beq.w	8006194 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006050:	e853 3f00 	ldrex	r3, [r3]
 8006054:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006058:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800605c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	461a      	mov	r2, r3
 8006066:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800606a:	647b      	str	r3, [r7, #68]	@ 0x44
 800606c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006070:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006072:	e841 2300 	strex	r3, r2, [r1]
 8006076:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1e4      	bne.n	8006048 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	3308      	adds	r3, #8
 8006084:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006088:	e853 3f00 	ldrex	r3, [r3]
 800608c:	623b      	str	r3, [r7, #32]
   return(result);
 800608e:	6a3b      	ldr	r3, [r7, #32]
 8006090:	f023 0301 	bic.w	r3, r3, #1
 8006094:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	3308      	adds	r3, #8
 800609e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80060a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80060a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060aa:	e841 2300 	strex	r3, r2, [r1]
 80060ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80060b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d1e3      	bne.n	800607e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	e853 3f00 	ldrex	r3, [r3]
 80060d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f023 0310 	bic.w	r3, r3, #16
 80060de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	461a      	mov	r2, r3
 80060e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80060ec:	61fb      	str	r3, [r7, #28]
 80060ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f0:	69b9      	ldr	r1, [r7, #24]
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	e841 2300 	strex	r3, r2, [r1]
 80060f8:	617b      	str	r3, [r7, #20]
   return(result);
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1e4      	bne.n	80060ca <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006106:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800610a:	4619      	mov	r1, r3
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f000 f851 	bl	80061b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006112:	e03f      	b.n	8006194 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006118:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00e      	beq.n	800613e <HAL_UART_IRQHandler+0x56a>
 8006120:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006124:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006128:	2b00      	cmp	r3, #0
 800612a:	d008      	beq.n	800613e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006134:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 fe48 	bl	8006dcc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800613c:	e02d      	b.n	800619a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800613e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00e      	beq.n	8006168 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800614a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800614e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006152:	2b00      	cmp	r3, #0
 8006154:	d008      	beq.n	8006168 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800615a:	2b00      	cmp	r3, #0
 800615c:	d01c      	beq.n	8006198 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	4798      	blx	r3
    }
    return;
 8006166:	e017      	b.n	8006198 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800616c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006170:	2b00      	cmp	r3, #0
 8006172:	d012      	beq.n	800619a <HAL_UART_IRQHandler+0x5c6>
 8006174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800617c:	2b00      	cmp	r3, #0
 800617e:	d00c      	beq.n	800619a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 fc51 	bl	8006a28 <UART_EndTransmit_IT>
    return;
 8006186:	e008      	b.n	800619a <HAL_UART_IRQHandler+0x5c6>
      return;
 8006188:	bf00      	nop
 800618a:	e006      	b.n	800619a <HAL_UART_IRQHandler+0x5c6>
    return;
 800618c:	bf00      	nop
 800618e:	e004      	b.n	800619a <HAL_UART_IRQHandler+0x5c6>
      return;
 8006190:	bf00      	nop
 8006192:	e002      	b.n	800619a <HAL_UART_IRQHandler+0x5c6>
      return;
 8006194:	bf00      	nop
 8006196:	e000      	b.n	800619a <HAL_UART_IRQHandler+0x5c6>
    return;
 8006198:	bf00      	nop
  }

}
 800619a:	37e8      	adds	r7, #232	@ 0xe8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	460b      	mov	r3, r1
 80061be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80061c0:	bf00      	nop
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b088      	sub	sp, #32
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061d4:	2300      	movs	r3, #0
 80061d6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	431a      	orrs	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	431a      	orrs	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	69db      	ldr	r3, [r3, #28]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	4b8a      	ldr	r3, [pc, #552]	@ (8006420 <UART_SetConfig+0x254>)
 80061f8:	4013      	ands	r3, r2
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6812      	ldr	r2, [r2, #0]
 80061fe:	6979      	ldr	r1, [r7, #20]
 8006200:	430b      	orrs	r3, r1
 8006202:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68da      	ldr	r2, [r3, #12]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	430a      	orrs	r2, r1
 8006218:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a1b      	ldr	r3, [r3, #32]
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	4313      	orrs	r3, r2
 8006228:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	430a      	orrs	r2, r1
 800623c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a78      	ldr	r2, [pc, #480]	@ (8006424 <UART_SetConfig+0x258>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d120      	bne.n	800628a <UART_SetConfig+0xbe>
 8006248:	4b77      	ldr	r3, [pc, #476]	@ (8006428 <UART_SetConfig+0x25c>)
 800624a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800624c:	f003 0303 	and.w	r3, r3, #3
 8006250:	2b03      	cmp	r3, #3
 8006252:	d817      	bhi.n	8006284 <UART_SetConfig+0xb8>
 8006254:	a201      	add	r2, pc, #4	@ (adr r2, 800625c <UART_SetConfig+0x90>)
 8006256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625a:	bf00      	nop
 800625c:	0800626d 	.word	0x0800626d
 8006260:	08006279 	.word	0x08006279
 8006264:	0800627f 	.word	0x0800627f
 8006268:	08006273 	.word	0x08006273
 800626c:	2300      	movs	r3, #0
 800626e:	77fb      	strb	r3, [r7, #31]
 8006270:	e01d      	b.n	80062ae <UART_SetConfig+0xe2>
 8006272:	2302      	movs	r3, #2
 8006274:	77fb      	strb	r3, [r7, #31]
 8006276:	e01a      	b.n	80062ae <UART_SetConfig+0xe2>
 8006278:	2304      	movs	r3, #4
 800627a:	77fb      	strb	r3, [r7, #31]
 800627c:	e017      	b.n	80062ae <UART_SetConfig+0xe2>
 800627e:	2308      	movs	r3, #8
 8006280:	77fb      	strb	r3, [r7, #31]
 8006282:	e014      	b.n	80062ae <UART_SetConfig+0xe2>
 8006284:	2310      	movs	r3, #16
 8006286:	77fb      	strb	r3, [r7, #31]
 8006288:	e011      	b.n	80062ae <UART_SetConfig+0xe2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a67      	ldr	r2, [pc, #412]	@ (800642c <UART_SetConfig+0x260>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d102      	bne.n	800629a <UART_SetConfig+0xce>
 8006294:	2300      	movs	r3, #0
 8006296:	77fb      	strb	r3, [r7, #31]
 8006298:	e009      	b.n	80062ae <UART_SetConfig+0xe2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a64      	ldr	r2, [pc, #400]	@ (8006430 <UART_SetConfig+0x264>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d102      	bne.n	80062aa <UART_SetConfig+0xde>
 80062a4:	2300      	movs	r3, #0
 80062a6:	77fb      	strb	r3, [r7, #31]
 80062a8:	e001      	b.n	80062ae <UART_SetConfig+0xe2>
 80062aa:	2310      	movs	r3, #16
 80062ac:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062b6:	d15a      	bne.n	800636e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80062b8:	7ffb      	ldrb	r3, [r7, #31]
 80062ba:	2b08      	cmp	r3, #8
 80062bc:	d827      	bhi.n	800630e <UART_SetConfig+0x142>
 80062be:	a201      	add	r2, pc, #4	@ (adr r2, 80062c4 <UART_SetConfig+0xf8>)
 80062c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c4:	080062e9 	.word	0x080062e9
 80062c8:	080062f1 	.word	0x080062f1
 80062cc:	080062f9 	.word	0x080062f9
 80062d0:	0800630f 	.word	0x0800630f
 80062d4:	080062ff 	.word	0x080062ff
 80062d8:	0800630f 	.word	0x0800630f
 80062dc:	0800630f 	.word	0x0800630f
 80062e0:	0800630f 	.word	0x0800630f
 80062e4:	08006307 	.word	0x08006307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062e8:	f7fd fd9e 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 80062ec:	61b8      	str	r0, [r7, #24]
        break;
 80062ee:	e013      	b.n	8006318 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062f0:	f7fd fdbc 	bl	8003e6c <HAL_RCC_GetPCLK2Freq>
 80062f4:	61b8      	str	r0, [r7, #24]
        break;
 80062f6:	e00f      	b.n	8006318 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062f8:	4b4e      	ldr	r3, [pc, #312]	@ (8006434 <UART_SetConfig+0x268>)
 80062fa:	61bb      	str	r3, [r7, #24]
        break;
 80062fc:	e00c      	b.n	8006318 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062fe:	f7fd fd33 	bl	8003d68 <HAL_RCC_GetSysClockFreq>
 8006302:	61b8      	str	r0, [r7, #24]
        break;
 8006304:	e008      	b.n	8006318 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800630a:	61bb      	str	r3, [r7, #24]
        break;
 800630c:	e004      	b.n	8006318 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800630e:	2300      	movs	r3, #0
 8006310:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	77bb      	strb	r3, [r7, #30]
        break;
 8006316:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d074      	beq.n	8006408 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	005a      	lsls	r2, r3, #1
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	085b      	lsrs	r3, r3, #1
 8006328:	441a      	add	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006332:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	2b0f      	cmp	r3, #15
 8006338:	d916      	bls.n	8006368 <UART_SetConfig+0x19c>
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006340:	d212      	bcs.n	8006368 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	b29b      	uxth	r3, r3
 8006346:	f023 030f 	bic.w	r3, r3, #15
 800634a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	085b      	lsrs	r3, r3, #1
 8006350:	b29b      	uxth	r3, r3
 8006352:	f003 0307 	and.w	r3, r3, #7
 8006356:	b29a      	uxth	r2, r3
 8006358:	89fb      	ldrh	r3, [r7, #14]
 800635a:	4313      	orrs	r3, r2
 800635c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	89fa      	ldrh	r2, [r7, #14]
 8006364:	60da      	str	r2, [r3, #12]
 8006366:	e04f      	b.n	8006408 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	77bb      	strb	r3, [r7, #30]
 800636c:	e04c      	b.n	8006408 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800636e:	7ffb      	ldrb	r3, [r7, #31]
 8006370:	2b08      	cmp	r3, #8
 8006372:	d828      	bhi.n	80063c6 <UART_SetConfig+0x1fa>
 8006374:	a201      	add	r2, pc, #4	@ (adr r2, 800637c <UART_SetConfig+0x1b0>)
 8006376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637a:	bf00      	nop
 800637c:	080063a1 	.word	0x080063a1
 8006380:	080063a9 	.word	0x080063a9
 8006384:	080063b1 	.word	0x080063b1
 8006388:	080063c7 	.word	0x080063c7
 800638c:	080063b7 	.word	0x080063b7
 8006390:	080063c7 	.word	0x080063c7
 8006394:	080063c7 	.word	0x080063c7
 8006398:	080063c7 	.word	0x080063c7
 800639c:	080063bf 	.word	0x080063bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063a0:	f7fd fd42 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 80063a4:	61b8      	str	r0, [r7, #24]
        break;
 80063a6:	e013      	b.n	80063d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063a8:	f7fd fd60 	bl	8003e6c <HAL_RCC_GetPCLK2Freq>
 80063ac:	61b8      	str	r0, [r7, #24]
        break;
 80063ae:	e00f      	b.n	80063d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063b0:	4b20      	ldr	r3, [pc, #128]	@ (8006434 <UART_SetConfig+0x268>)
 80063b2:	61bb      	str	r3, [r7, #24]
        break;
 80063b4:	e00c      	b.n	80063d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063b6:	f7fd fcd7 	bl	8003d68 <HAL_RCC_GetSysClockFreq>
 80063ba:	61b8      	str	r0, [r7, #24]
        break;
 80063bc:	e008      	b.n	80063d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063c2:	61bb      	str	r3, [r7, #24]
        break;
 80063c4:	e004      	b.n	80063d0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80063c6:	2300      	movs	r3, #0
 80063c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	77bb      	strb	r3, [r7, #30]
        break;
 80063ce:	bf00      	nop
    }

    if (pclk != 0U)
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d018      	beq.n	8006408 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	085a      	lsrs	r2, r3, #1
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	441a      	add	r2, r3
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063e8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	2b0f      	cmp	r3, #15
 80063ee:	d909      	bls.n	8006404 <UART_SetConfig+0x238>
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063f6:	d205      	bcs.n	8006404 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	60da      	str	r2, [r3, #12]
 8006402:	e001      	b.n	8006408 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006414:	7fbb      	ldrb	r3, [r7, #30]
}
 8006416:	4618      	mov	r0, r3
 8006418:	3720      	adds	r7, #32
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	efff69f3 	.word	0xefff69f3
 8006424:	40013800 	.word	0x40013800
 8006428:	40021000 	.word	0x40021000
 800642c:	40004400 	.word	0x40004400
 8006430:	40004800 	.word	0x40004800
 8006434:	007a1200 	.word	0x007a1200

08006438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	f003 0308 	and.w	r3, r3, #8
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00a      	beq.n	8006462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	430a      	orrs	r2, r1
 8006460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00a      	beq.n	8006484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	430a      	orrs	r2, r1
 8006482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006488:	f003 0302 	and.w	r3, r3, #2
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00a      	beq.n	80064a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	430a      	orrs	r2, r1
 80064a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064aa:	f003 0304 	and.w	r3, r3, #4
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00a      	beq.n	80064c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	430a      	orrs	r2, r1
 80064c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064cc:	f003 0310 	and.w	r3, r3, #16
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d00a      	beq.n	80064ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00a      	beq.n	800650c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	430a      	orrs	r2, r1
 800650a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006514:	2b00      	cmp	r3, #0
 8006516:	d01a      	beq.n	800654e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	430a      	orrs	r2, r1
 800652c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006532:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006536:	d10a      	bne.n	800654e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	430a      	orrs	r2, r1
 800654c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00a      	beq.n	8006570 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	430a      	orrs	r2, r1
 800656e:	605a      	str	r2, [r3, #4]
  }
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b098      	sub	sp, #96	@ 0x60
 8006580:	af02      	add	r7, sp, #8
 8006582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800658c:	f7fb f904 	bl	8001798 <HAL_GetTick>
 8006590:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0308 	and.w	r3, r3, #8
 800659c:	2b08      	cmp	r3, #8
 800659e:	d12e      	bne.n	80065fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80065a4:	9300      	str	r3, [sp, #0]
 80065a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065a8:	2200      	movs	r2, #0
 80065aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f88c 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d021      	beq.n	80065fe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c2:	e853 3f00 	ldrex	r3, [r3]
 80065c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80065c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	461a      	mov	r2, r3
 80065d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80065da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065e0:	e841 2300 	strex	r3, r2, [r1]
 80065e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1e6      	bne.n	80065ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2220      	movs	r2, #32
 80065f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e062      	b.n	80066c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 0304 	and.w	r3, r3, #4
 8006608:	2b04      	cmp	r3, #4
 800660a:	d149      	bne.n	80066a0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800660c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006610:	9300      	str	r3, [sp, #0]
 8006612:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006614:	2200      	movs	r2, #0
 8006616:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 f856 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d03c      	beq.n	80066a0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662e:	e853 3f00 	ldrex	r3, [r3]
 8006632:	623b      	str	r3, [r7, #32]
   return(result);
 8006634:	6a3b      	ldr	r3, [r7, #32]
 8006636:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800663a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	461a      	mov	r2, r3
 8006642:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006644:	633b      	str	r3, [r7, #48]	@ 0x30
 8006646:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006648:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800664a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800664c:	e841 2300 	strex	r3, r2, [r1]
 8006650:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1e6      	bne.n	8006626 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	3308      	adds	r3, #8
 800665e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	e853 3f00 	ldrex	r3, [r3]
 8006666:	60fb      	str	r3, [r7, #12]
   return(result);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 0301 	bic.w	r3, r3, #1
 800666e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	3308      	adds	r3, #8
 8006676:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006678:	61fa      	str	r2, [r7, #28]
 800667a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667c:	69b9      	ldr	r1, [r7, #24]
 800667e:	69fa      	ldr	r2, [r7, #28]
 8006680:	e841 2300 	strex	r3, r2, [r1]
 8006684:	617b      	str	r3, [r7, #20]
   return(result);
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d1e5      	bne.n	8006658 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2220      	movs	r2, #32
 8006690:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e011      	b.n	80066c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2220      	movs	r2, #32
 80066a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3758      	adds	r7, #88	@ 0x58
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	4613      	mov	r3, r2
 80066da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066dc:	e04f      	b.n	800677e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e4:	d04b      	beq.n	800677e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066e6:	f7fb f857 	bl	8001798 <HAL_GetTick>
 80066ea:	4602      	mov	r2, r0
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	69ba      	ldr	r2, [r7, #24]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d302      	bcc.n	80066fc <UART_WaitOnFlagUntilTimeout+0x30>
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d101      	bne.n	8006700 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e04e      	b.n	800679e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0304 	and.w	r3, r3, #4
 800670a:	2b00      	cmp	r3, #0
 800670c:	d037      	beq.n	800677e <UART_WaitOnFlagUntilTimeout+0xb2>
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	2b80      	cmp	r3, #128	@ 0x80
 8006712:	d034      	beq.n	800677e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	2b40      	cmp	r3, #64	@ 0x40
 8006718:	d031      	beq.n	800677e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	69db      	ldr	r3, [r3, #28]
 8006720:	f003 0308 	and.w	r3, r3, #8
 8006724:	2b08      	cmp	r3, #8
 8006726:	d110      	bne.n	800674a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2208      	movs	r2, #8
 800672e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f000 f8ff 	bl	8006934 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2208      	movs	r2, #8
 800673a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e029      	b.n	800679e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	69db      	ldr	r3, [r3, #28]
 8006750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006754:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006758:	d111      	bne.n	800677e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006762:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006764:	68f8      	ldr	r0, [r7, #12]
 8006766:	f000 f8e5 	bl	8006934 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2220      	movs	r2, #32
 800676e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e00f      	b.n	800679e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	69da      	ldr	r2, [r3, #28]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	4013      	ands	r3, r2
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	429a      	cmp	r2, r3
 800678c:	bf0c      	ite	eq
 800678e:	2301      	moveq	r3, #1
 8006790:	2300      	movne	r3, #0
 8006792:	b2db      	uxtb	r3, r3
 8006794:	461a      	mov	r2, r3
 8006796:	79fb      	ldrb	r3, [r7, #7]
 8006798:	429a      	cmp	r2, r3
 800679a:	d0a0      	beq.n	80066de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
	...

080067a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b097      	sub	sp, #92	@ 0x5c
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	4613      	mov	r3, r2
 80067b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	88fa      	ldrh	r2, [r7, #6]
 80067c0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	88fa      	ldrh	r2, [r7, #6]
 80067c8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067da:	d10e      	bne.n	80067fa <UART_Start_Receive_IT+0x52>
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	691b      	ldr	r3, [r3, #16]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d105      	bne.n	80067f0 <UART_Start_Receive_IT+0x48>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80067ea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80067ee:	e02d      	b.n	800684c <UART_Start_Receive_IT+0xa4>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	22ff      	movs	r2, #255	@ 0xff
 80067f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80067f8:	e028      	b.n	800684c <UART_Start_Receive_IT+0xa4>
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10d      	bne.n	800681e <UART_Start_Receive_IT+0x76>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d104      	bne.n	8006814 <UART_Start_Receive_IT+0x6c>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	22ff      	movs	r2, #255	@ 0xff
 800680e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006812:	e01b      	b.n	800684c <UART_Start_Receive_IT+0xa4>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	227f      	movs	r2, #127	@ 0x7f
 8006818:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800681c:	e016      	b.n	800684c <UART_Start_Receive_IT+0xa4>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006826:	d10d      	bne.n	8006844 <UART_Start_Receive_IT+0x9c>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d104      	bne.n	800683a <UART_Start_Receive_IT+0x92>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	227f      	movs	r2, #127	@ 0x7f
 8006834:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006838:	e008      	b.n	800684c <UART_Start_Receive_IT+0xa4>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	223f      	movs	r2, #63	@ 0x3f
 800683e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006842:	e003      	b.n	800684c <UART_Start_Receive_IT+0xa4>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2222      	movs	r2, #34	@ 0x22
 8006858:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	3308      	adds	r3, #8
 8006862:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006866:	e853 3f00 	ldrex	r3, [r3]
 800686a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800686c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686e:	f043 0301 	orr.w	r3, r3, #1
 8006872:	657b      	str	r3, [r7, #84]	@ 0x54
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	3308      	adds	r3, #8
 800687a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800687c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800687e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006880:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006882:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006884:	e841 2300 	strex	r3, r2, [r1]
 8006888:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800688a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800688c:	2b00      	cmp	r3, #0
 800688e:	d1e5      	bne.n	800685c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006898:	d107      	bne.n	80068aa <UART_Start_Receive_IT+0x102>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	691b      	ldr	r3, [r3, #16]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d103      	bne.n	80068aa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4a21      	ldr	r2, [pc, #132]	@ (800692c <UART_Start_Receive_IT+0x184>)
 80068a6:	669a      	str	r2, [r3, #104]	@ 0x68
 80068a8:	e002      	b.n	80068b0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	4a20      	ldr	r2, [pc, #128]	@ (8006930 <UART_Start_Receive_IT+0x188>)
 80068ae:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d019      	beq.n	80068ec <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c0:	e853 3f00 	ldrex	r3, [r3]
 80068c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80068cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	461a      	mov	r2, r3
 80068d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068d8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80068dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068de:	e841 2300 	strex	r3, r2, [r1]
 80068e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80068e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d1e6      	bne.n	80068b8 <UART_Start_Receive_IT+0x110>
 80068ea:	e018      	b.n	800691e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	e853 3f00 	ldrex	r3, [r3]
 80068f8:	613b      	str	r3, [r7, #16]
   return(result);
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f043 0320 	orr.w	r3, r3, #32
 8006900:	653b      	str	r3, [r7, #80]	@ 0x50
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800690a:	623b      	str	r3, [r7, #32]
 800690c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690e:	69f9      	ldr	r1, [r7, #28]
 8006910:	6a3a      	ldr	r2, [r7, #32]
 8006912:	e841 2300 	strex	r3, r2, [r1]
 8006916:	61bb      	str	r3, [r7, #24]
   return(result);
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1e6      	bne.n	80068ec <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	375c      	adds	r7, #92	@ 0x5c
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr
 800692c:	08006c25 	.word	0x08006c25
 8006930:	08006a7d 	.word	0x08006a7d

08006934 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006934:	b480      	push	{r7}
 8006936:	b095      	sub	sp, #84	@ 0x54
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006944:	e853 3f00 	ldrex	r3, [r3]
 8006948:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006950:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800695a:	643b      	str	r3, [r7, #64]	@ 0x40
 800695c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006960:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1e6      	bne.n	800693c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3308      	adds	r3, #8
 8006974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	e853 3f00 	ldrex	r3, [r3]
 800697c:	61fb      	str	r3, [r7, #28]
   return(result);
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	f023 0301 	bic.w	r3, r3, #1
 8006984:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3308      	adds	r3, #8
 800698c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800698e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006990:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006992:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006996:	e841 2300 	strex	r3, r2, [r1]
 800699a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800699c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1e5      	bne.n	800696e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d118      	bne.n	80069dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	e853 3f00 	ldrex	r3, [r3]
 80069b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	f023 0310 	bic.w	r3, r3, #16
 80069be:	647b      	str	r3, [r7, #68]	@ 0x44
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	461a      	mov	r2, r3
 80069c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069c8:	61bb      	str	r3, [r7, #24]
 80069ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069cc:	6979      	ldr	r1, [r7, #20]
 80069ce:	69ba      	ldr	r2, [r7, #24]
 80069d0:	e841 2300 	strex	r3, r2, [r1]
 80069d4:	613b      	str	r3, [r7, #16]
   return(result);
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1e6      	bne.n	80069aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2220      	movs	r2, #32
 80069e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80069f0:	bf00      	nop
 80069f2:	3754      	adds	r7, #84	@ 0x54
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a08:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f7f9 fca6 	bl	800036c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a20:	bf00      	nop
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b088      	sub	sp, #32
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	e853 3f00 	ldrex	r3, [r3]
 8006a3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a44:	61fb      	str	r3, [r7, #28]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	61bb      	str	r3, [r7, #24]
 8006a50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a52:	6979      	ldr	r1, [r7, #20]
 8006a54:	69ba      	ldr	r2, [r7, #24]
 8006a56:	e841 2300 	strex	r3, r2, [r1]
 8006a5a:	613b      	str	r3, [r7, #16]
   return(result);
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1e6      	bne.n	8006a30 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2220      	movs	r2, #32
 8006a66:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f7ff fb96 	bl	80061a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a74:	bf00      	nop
 8006a76:	3720      	adds	r7, #32
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b09c      	sub	sp, #112	@ 0x70
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a8a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a94:	2b22      	cmp	r3, #34	@ 0x22
 8006a96:	f040 80b9 	bne.w	8006c0c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006aa0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006aa4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006aa8:	b2d9      	uxtb	r1, r3
 8006aaa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006aae:	b2da      	uxtb	r2, r3
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab4:	400a      	ands	r2, r1
 8006ab6:	b2d2      	uxtb	r2, r2
 8006ab8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006abe:	1c5a      	adds	r2, r3, #1
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	3b01      	subs	r3, #1
 8006ace:	b29a      	uxth	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	f040 809c 	bne.w	8006c1c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006af2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006af4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006af8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	461a      	mov	r2, r3
 8006b00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b0a:	e841 2300 	strex	r3, r2, [r1]
 8006b0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1e6      	bne.n	8006ae4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	3308      	adds	r3, #8
 8006b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b20:	e853 3f00 	ldrex	r3, [r3]
 8006b24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b28:	f023 0301 	bic.w	r3, r3, #1
 8006b2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	3308      	adds	r3, #8
 8006b34:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006b36:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b3e:	e841 2300 	strex	r3, r2, [r1]
 8006b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1e5      	bne.n	8006b16 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2220      	movs	r2, #32
 8006b4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d018      	beq.n	8006b9e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b74:	e853 3f00 	ldrex	r3, [r3]
 8006b78:	623b      	str	r3, [r7, #32]
   return(result);
 8006b7a:	6a3b      	ldr	r3, [r7, #32]
 8006b7c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b80:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	461a      	mov	r2, r3
 8006b88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b92:	e841 2300 	strex	r3, r2, [r1]
 8006b96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d1e6      	bne.n	8006b6c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d12e      	bne.n	8006c04 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	e853 3f00 	ldrex	r3, [r3]
 8006bb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f023 0310 	bic.w	r3, r3, #16
 8006bc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bca:	61fb      	str	r3, [r7, #28]
 8006bcc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	69b9      	ldr	r1, [r7, #24]
 8006bd0:	69fa      	ldr	r2, [r7, #28]
 8006bd2:	e841 2300 	strex	r3, r2, [r1]
 8006bd6:	617b      	str	r3, [r7, #20]
   return(result);
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1e6      	bne.n	8006bac <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	69db      	ldr	r3, [r3, #28]
 8006be4:	f003 0310 	and.w	r3, r3, #16
 8006be8:	2b10      	cmp	r3, #16
 8006bea:	d103      	bne.n	8006bf4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2210      	movs	r2, #16
 8006bf2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f7ff fad9 	bl	80061b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c02:	e00b      	b.n	8006c1c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f7f9 fb05 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 8006c0a:	e007      	b.n	8006c1c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	699a      	ldr	r2, [r3, #24]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 0208 	orr.w	r2, r2, #8
 8006c1a:	619a      	str	r2, [r3, #24]
}
 8006c1c:	bf00      	nop
 8006c1e:	3770      	adds	r7, #112	@ 0x70
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b09c      	sub	sp, #112	@ 0x70
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c32:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c3c:	2b22      	cmp	r3, #34	@ 0x22
 8006c3e:	f040 80b9 	bne.w	8006db4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006c48:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c50:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006c52:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006c56:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c60:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c66:	1c9a      	adds	r2, r3, #2
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f040 809c 	bne.w	8006dc4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c94:	e853 3f00 	ldrex	r3, [r3]
 8006c98:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006c9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ca0:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006caa:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006cb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006cb2:	e841 2300 	strex	r3, r2, [r1]
 8006cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006cb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1e6      	bne.n	8006c8c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3308      	adds	r3, #8
 8006cc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cc8:	e853 3f00 	ldrex	r3, [r3]
 8006ccc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd0:	f023 0301 	bic.w	r3, r3, #1
 8006cd4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	3308      	adds	r3, #8
 8006cdc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006cde:	643a      	str	r2, [r7, #64]	@ 0x40
 8006ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ce4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ce6:	e841 2300 	strex	r3, r2, [r1]
 8006cea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1e5      	bne.n	8006cbe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2220      	movs	r2, #32
 8006cf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d018      	beq.n	8006d46 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1a:	6a3b      	ldr	r3, [r7, #32]
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	461a      	mov	r2, r3
 8006d30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d34:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d3a:	e841 2300 	strex	r3, r2, [r1]
 8006d3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1e6      	bne.n	8006d14 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d12e      	bne.n	8006dac <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	e853 3f00 	ldrex	r3, [r3]
 8006d60:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	f023 0310 	bic.w	r3, r3, #16
 8006d68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	461a      	mov	r2, r3
 8006d70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d72:	61bb      	str	r3, [r7, #24]
 8006d74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d76:	6979      	ldr	r1, [r7, #20]
 8006d78:	69ba      	ldr	r2, [r7, #24]
 8006d7a:	e841 2300 	strex	r3, r2, [r1]
 8006d7e:	613b      	str	r3, [r7, #16]
   return(result);
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d1e6      	bne.n	8006d54 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	69db      	ldr	r3, [r3, #28]
 8006d8c:	f003 0310 	and.w	r3, r3, #16
 8006d90:	2b10      	cmp	r3, #16
 8006d92:	d103      	bne.n	8006d9c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2210      	movs	r2, #16
 8006d9a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006da2:	4619      	mov	r1, r3
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f7ff fa05 	bl	80061b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006daa:	e00b      	b.n	8006dc4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f7f9 fa31 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 8006db2:	e007      	b.n	8006dc4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	699a      	ldr	r2, [r3, #24]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f042 0208 	orr.w	r2, r2, #8
 8006dc2:	619a      	str	r2, [r3, #24]
}
 8006dc4:	bf00      	nop
 8006dc6:	3770      	adds	r7, #112	@ 0x70
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <memset>:
 8006de0:	4402      	add	r2, r0
 8006de2:	4603      	mov	r3, r0
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d100      	bne.n	8006dea <memset+0xa>
 8006de8:	4770      	bx	lr
 8006dea:	f803 1b01 	strb.w	r1, [r3], #1
 8006dee:	e7f9      	b.n	8006de4 <memset+0x4>

08006df0 <__libc_init_array>:
 8006df0:	b570      	push	{r4, r5, r6, lr}
 8006df2:	4d0d      	ldr	r5, [pc, #52]	@ (8006e28 <__libc_init_array+0x38>)
 8006df4:	4c0d      	ldr	r4, [pc, #52]	@ (8006e2c <__libc_init_array+0x3c>)
 8006df6:	1b64      	subs	r4, r4, r5
 8006df8:	10a4      	asrs	r4, r4, #2
 8006dfa:	2600      	movs	r6, #0
 8006dfc:	42a6      	cmp	r6, r4
 8006dfe:	d109      	bne.n	8006e14 <__libc_init_array+0x24>
 8006e00:	4d0b      	ldr	r5, [pc, #44]	@ (8006e30 <__libc_init_array+0x40>)
 8006e02:	4c0c      	ldr	r4, [pc, #48]	@ (8006e34 <__libc_init_array+0x44>)
 8006e04:	f000 f818 	bl	8006e38 <_init>
 8006e08:	1b64      	subs	r4, r4, r5
 8006e0a:	10a4      	asrs	r4, r4, #2
 8006e0c:	2600      	movs	r6, #0
 8006e0e:	42a6      	cmp	r6, r4
 8006e10:	d105      	bne.n	8006e1e <__libc_init_array+0x2e>
 8006e12:	bd70      	pop	{r4, r5, r6, pc}
 8006e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e18:	4798      	blx	r3
 8006e1a:	3601      	adds	r6, #1
 8006e1c:	e7ee      	b.n	8006dfc <__libc_init_array+0xc>
 8006e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e22:	4798      	blx	r3
 8006e24:	3601      	adds	r6, #1
 8006e26:	e7f2      	b.n	8006e0e <__libc_init_array+0x1e>
 8006e28:	08006e88 	.word	0x08006e88
 8006e2c:	08006e88 	.word	0x08006e88
 8006e30:	08006e88 	.word	0x08006e88
 8006e34:	08006e8c 	.word	0x08006e8c

08006e38 <_init>:
 8006e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e3a:	bf00      	nop
 8006e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e3e:	bc08      	pop	{r3}
 8006e40:	469e      	mov	lr, r3
 8006e42:	4770      	bx	lr

08006e44 <_fini>:
 8006e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e46:	bf00      	nop
 8006e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e4a:	bc08      	pop	{r3}
 8006e4c:	469e      	mov	lr, r3
 8006e4e:	4770      	bx	lr
