

================================================================
== Vitis HLS Report for 'Axi2AxiStream'
================================================================
* Date:           Sun Jul 21 20:36:48 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1555212|  1555212|  15.552 ms|  15.552 ms|  1555212|  1555212|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71  |Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1  |  1555203|  1555203|  15.552 ms|  15.552 ms|  1555201|  1555201|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      58|    114|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    227|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     133|    343|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71  |Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1  |        0|   0|  58|  114|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                          |        0|   0|  58|  114|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  59|         11|    1|         11|
    |ap_done               |   9|          2|    1|          2|
    |gmem0_blk_n_AR        |   9|          2|    1|          2|
    |ldata_write           |   9|          2|    1|          2|
    |m_axi_gmem0_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem0_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem0_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem0_ARID      |   9|          2|    1|          2|
    |m_axi_gmem0_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem0_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem0_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem0_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem0_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem0_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem0_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem0_RREADY    |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 227|         48|  127|        360|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |trunc_ln_reg_101                                                 |  62|   0|   62|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  75|   0|   75|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|          gmem1|       pointer|
|din                   |   in|   64|     ap_none|            din|        scalar|
|ldata_din             |  out|   32|     ap_fifo|          ldata|       pointer|
|ldata_num_data_valid  |   in|    3|     ap_fifo|          ldata|       pointer|
|ldata_fifo_cap        |   in|    3|     ap_fifo|          ldata|       pointer|
|ldata_full_n          |   in|    1|     ap_fifo|          ldata|       pointer|
|ldata_write           |  out|    1|     ap_fifo|          ldata|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 11 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %din_read, i32 2, i32 63" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1021 = sext i62 %trunc_ln" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 13 'sext' 'sext_ln1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln1021" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 14 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 15 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 16 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 16 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 17 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 17 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 18 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 18 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 19 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 19 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 20 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 21 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 22 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 22 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln1021 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i32 %gmem0, i62 %trunc_ln, i32 %ldata" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 24 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_13, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:946->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012]   --->   Operation 27 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specfucore_ln949 = specfucore void @_ssdm_op_SpecFUCore, i32 2073600, i64 12, i64 3, i64 2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:949->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012]   --->   Operation 28 'specfucore' 'specfucore_ln949' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012]   --->   Operation 29 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln1021 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i32 %gmem0, i62 %trunc_ln, i32 %ldata" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 30 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln1029 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1029]   --->   Operation 31 'ret' 'ret_ln1029' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
din_read          (read           ) [ 00000000000]
trunc_ln          (partselect     ) [ 00111111111]
sext_ln1021       (sext           ) [ 00000000000]
gmem0_addr        (getelementptr  ) [ 00111111100]
empty             (readreq        ) [ 00000000000]
empty_57          (wait           ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
rbegin            (specregionbegin) [ 00000000000]
specfucore_ln949  (specfucore     ) [ 00000000000]
rend              (specregionend  ) [ 00000000000]
call_ln1021       (call           ) [ 00000000000]
ret_ln1029        (ret            ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ldata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="din_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_readreq_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="22" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="62" slack="8"/>
<pin id="75" dir="0" index="3" bw="32" slack="0"/>
<pin id="76" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1021/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="62" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="0" index="3" bw="7" slack="0"/>
<pin id="85" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln1021_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="62" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1021/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="gmem0_addr_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1005" name="trunc_ln_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="62" slack="8"/>
<pin id="103" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="106" class="1005" name="gmem0_addr_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="71" pin=3"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="58" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="93"><net_src comp="80" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="94" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="104"><net_src comp="80" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="109"><net_src comp="94" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: ldata | {9 10 }
 - Input state : 
	Port: Axi2AxiStream : gmem0 | {1 2 3 4 5 6 7 8 9 10 }
	Port: Axi2AxiStream : din | {1 }
  - Chain level:
	State 1
		sext_ln1021 : 1
		gmem0_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		rend : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|
|   call   | grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71 |   118   |    56   |
|----------|----------------------------------------------------|---------|---------|
|   read   |                 din_read_read_fu_58                |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|  readreq |                  grp_readreq_fu_64                 |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|partselect|                   trunc_ln_fu_80                   |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   sext   |                  sext_ln1021_fu_90                 |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   Total  |                                                    |   118   |    56   |
|----------|----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem0_addr_reg_106|   32   |
| trunc_ln_reg_101 |   62   |
+------------------+--------+
|       Total      |   94   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_64 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   64   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   118  |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   212  |   65   |
+-----------+--------+--------+--------+
