A verilog program that mimics a RISC-V CPU by taking a set of instructions and performing them.
RISC-V instruction is saved as ram.dat


NOTE: hrLib was not created by me, provided by university instructors.
