;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	SUB -207, <-120
	SPL 0, #2
	JMP <121, 106
	CMP #0, -0
	CMP #0, -0
	SPL 100, 91
	JMN 0, #2
	CMP #12, @240
	SUB @-127, 100
	SUB #50, 90
	SPL 0, <753
	SUB @-127, 100
	SUB #72, @240
	ADD 10, 9
	SPL 100, #-2
	SLT 10, 7
	CMP @121, 106
	SUB 12, @10
	SUB #0, -0
	SUB @121, 103
	CMP #0, -0
	ADD 10, 7
	DAT <0, <9
	DAT #0, <2
	SUB 100, 50
	DJN -1, @-20
	SUB 100, 50
	SUB #72, @240
	SUB @127, 106
	SUB @127, 106
	SLT 10, 9
	DAT <0, <9
	CMP 12, @10
	DAT #0, <2
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @912, @240
	CMP 12, @10
	SPL 0, <753
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <753
	MOV -1, <-20
	MOV -7, <-20
