

================================================================
== Vitis HLS Report for 'log_16_9_s'
================================================================
* Date:           Fri Apr 29 13:57:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    582|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     82|    -|
|Memory           |        1|    -|      24|     11|    -|
|Multiplexer      |        -|    -|       -|    194|    -|
|Register         |        -|    -|     775|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    2|     799|    997|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5s_23ns_28_1_1_U10  |mul_5s_23ns_28_1_1  |        0|   1|  0|  31|    0|
    |mul_9ns_9ns_18_1_1_U11  |mul_9ns_9ns_18_1_1  |        0|   0|  0|  51|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|  82|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_mulsub_24ns_4ns_29ns_29_4_1_U12  |mac_mulsub_24ns_4ns_29ns_29_4_1  |  i0 - i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                           Memory                                           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_U  |log_16_9_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb  |        1|   0|   0|    0|    64|   22|     1|         1408|
    |log_apfixed_reduce_log_inverse_lut_table_array_V_U                                          |log_16_9_s_log_apfixed_reduce_log_inverse_lut_table_array_V                       |        0|   6|   6|    0|    64|    6|     1|          384|
    |log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U   |log_16_9_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud  |        0|  18|   5|    0|    16|   18|     1|          288|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                                       |                                                                                  |        1|  24|  11|    0|   144|   46|     3|         2080|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln703_1_fu_1608_p2      |         +|   0|  0|  29|          29|          29|
    |add_ln703_fu_1497_p2        |         +|   0|  0|  29|          22|          22|
    |log_base_V_2_fu_1614_p2     |         +|   0|  0|  29|          29|          29|
    |log_base_V_fu_1639_p2       |         +|   0|  0|  36|          29|          29|
    |ret_V_3_fu_1480_p2          |         +|   0|  0|  36|          29|          29|
    |ret_V_2_fu_1574_p2          |         -|   0|  0|  33|          26|          26|
    |and_ln731_fu_1318_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_218            |       and|   0|  0|   2|           1|           1|
    |ap_condition_297            |       and|   0|  0|   2|           1|           1|
    |ap_condition_300            |       and|   0|  0|   2|           1|           1|
    |ap_condition_303            |       and|   0|  0|   2|           1|           1|
    |ap_condition_306            |       and|   0|  0|   2|           1|           1|
    |ap_condition_309            |       and|   0|  0|   2|           1|           1|
    |ap_condition_312            |       and|   0|  0|   2|           1|           1|
    |ap_condition_315            |       and|   0|  0|   2|           1|           1|
    |ap_condition_318            |       and|   0|  0|   2|           1|           1|
    |ap_condition_321            |       and|   0|  0|   2|           1|           1|
    |ap_condition_324            |       and|   0|  0|   2|           1|           1|
    |ap_condition_327            |       and|   0|  0|   2|           1|           1|
    |ap_condition_330            |       and|   0|  0|   2|           1|           1|
    |ap_condition_333            |       and|   0|  0|   2|           1|           1|
    |ap_condition_336            |       and|   0|  0|   2|           1|           1|
    |ap_condition_78             |       and|   0|  0|   2|           1|           1|
    |icmp_ln1497_fu_400_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln731_10_fu_1076_p2    |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_11_fu_1142_p2    |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_12_fu_1208_p2    |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_13_fu_1264_p2    |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_1_fu_482_p2      |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_2_fu_548_p2      |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_3_fu_614_p2      |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_4_fu_680_p2      |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_5_fu_746_p2      |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_6_fu_812_p2      |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_7_fu_878_p2      |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_8_fu_944_p2      |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_9_fu_1010_p2     |      icmp|   0|  0|  16|          28|          28|
    |icmp_ln731_fu_438_p2        |      icmp|   0|  0|  16|          28|          28|
    |select_ln1333_fu_1451_p3    |    select|   0|  0|  29|           1|          29|
    |select_ln731_10_fu_1162_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln731_11_fu_1228_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln731_12_fu_1284_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln731_13_fu_1332_p3  |    select|   0|  0|   5|           1|           4|
    |select_ln731_14_fu_1340_p3  |    select|   0|  0|  29|           1|          29|
    |select_ln731_1_fu_568_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_2_fu_634_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_3_fu_700_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_4_fu_766_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_5_fu_832_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_6_fu_898_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_7_fu_964_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_8_fu_1030_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln731_9_fu_1096_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln731_fu_502_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_10_fu_1156_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_11_fu_1222_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_12_fu_1278_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_13_fu_1304_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_1_fu_562_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_2_fu_628_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_3_fu_694_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_4_fu_760_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_5_fu_826_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_6_fu_892_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_7_fu_958_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_8_fu_1024_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_9_fu_1090_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_fu_496_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 582|         620|         679|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_index0_V_phi_fu_316_p4       |  14|          3|    6|         18|
    |ap_phi_mux_r_V_6_phi_fu_393_p4          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_b_exp_012_reg_322  |  81|         17|    5|         85|
    |ap_phi_reg_pp0_iter1_r_V_1_reg_275      |  81|         17|   29|        493|
    |ap_phi_reg_pp0_iter1_r_V_6_reg_389      |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 194|         41|   72|        660|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |a_reg_1843                              |   4|   0|    4|          0|
    |add_ln703_reg_1869                      |  22|   0|   22|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_r_V_6_reg_389     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_b_exp_012_reg_322  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter1_r_V_1_reg_275      |  29|   0|   29|          0|
    |ap_phi_reg_pp0_iter1_r_V_6_reg_389      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_b_exp_012_reg_322  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter2_r_V_6_reg_389      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_b_exp_012_reg_322  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter3_r_V_6_reg_389      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_b_exp_012_reg_322  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter4_r_V_6_reg_389      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_b_exp_012_reg_322  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter5_r_V_6_reg_389      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_b_exp_012_reg_322  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter6_r_V_6_reg_389      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_b_exp_012_reg_322  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter7_r_V_6_reg_389      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_b_exp_012_reg_322  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter8_r_V_6_reg_389      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_r_V_6_reg_389      |  16|   0|   16|          0|
    |b_frac_tilde_inverse_V_reg_1815         |   6|   0|    6|          0|
    |icmp_ln1497_reg_1668                    |   1|   0|    1|          0|
    |log_base_V_2_reg_1889                   |  29|   0|   29|          0|
    |log_sum_V_reg_1820                      |  22|   0|   22|          0|
    |mul_ln1115_reg_1830                     |  29|   0|   29|          0|
    |p_Result_6_reg_1894                     |   1|   0|    1|          0|
    |r_V_1_reg_275                           |  29|   0|   29|          0|
    |r_V_s_reg_1879                          |  17|   0|   17|          0|
    |ret_V_3_reg_1854                        |  29|   0|   29|          0|
    |ret_V_3_reg_1854_pp0_iter6_reg          |  29|   0|   29|          0|
    |tmp_39_reg_1837                         |  24|   0|   24|          0|
    |tmp_44_reg_1874                         |  15|   0|   15|          0|
    |tmp_46_reg_1884                         |  22|   0|   22|          0|
    |add_ln703_reg_1869                      |  64|  32|   22|          0|
    |icmp_ln1497_reg_1668                    |  64|  32|    1|          0|
    |log_sum_V_reg_1820                      |  64|  32|   22|          0|
    |r_V_1_reg_275                           |  64|  32|   29|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 775| 128|  593|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|    log<16, 9>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|    log<16, 9>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|    log<16, 9>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|    log<16, 9>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|    log<16, 9>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|    log<16, 9>|  return value|
|ap_return            |  out|   16|  ap_ctrl_hs|    log<16, 9>|  return value|
|grp_fu_1007_p_din0   |  out|   29|  ap_ctrl_hs|    log<16, 9>|  return value|
|grp_fu_1007_p_din1   |  out|    6|  ap_ctrl_hs|    log<16, 9>|  return value|
|grp_fu_1007_p_dout0  |   in|   29|  ap_ctrl_hs|    log<16, 9>|  return value|
|grp_fu_1007_p_ce     |  out|    1|  ap_ctrl_hs|    log<16, 9>|  return value|
|x                    |   in|   16|     ap_none|             x|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

