// Seed: 4173858716
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3
    , id_9,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply1 id_7
);
  integer id_10;
  assign id_0 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  module_0(
      id_0, id_8, id_4, id_8, id_3, id_3, id_6, id_6
  );
endmodule
