

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Fri Mar  8 15:48:47 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     6.508|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  486|  486|  486|  486|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1     |  485|  485|        97|          -|          -|     5|    no    |
        | + LOOP_2    |   95|   95|        19|          -|          -|     5|    no    |
        |  ++ LOOP_3  |   16|   16|         2|          1|          1|    16|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    161|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        -|      -|      82|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      82|    263|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_224_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln14_2_fu_253_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln14_fu_196_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln15_1_fu_268_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_214_p2       |     +    |      0|  0|  15|           9|           5|
    |c_fu_208_p2              |     +    |      0|  0|  12|           3|           1|
    |f_fu_243_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_174_p2              |     +    |      0|  0|  15|           9|           7|
    |r_fu_168_p2              |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_237_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_162_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_202_p2       |   icmp   |      0|  0|   9|           3|           3|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 161|          74|          53|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |c_0_reg_129              |   9|          2|    3|          6|
    |f_0_reg_151              |   9|          2|    5|         10|
    |i_0_reg_106              |   9|          2|    9|         18|
    |i_1_reg_118              |   9|          2|    9|         18|
    |i_2_reg_140              |   9|          2|    9|         18|
    |r_0_reg_95               |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 102|         21|   40|         85|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln14_reg_287         |  6|   0|    6|          0|
    |add_ln15_reg_301         |  9|   0|    9|          0|
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_0_reg_129              |  3|   0|    3|          0|
    |c_reg_296                |  3|   0|    3|          0|
    |f_0_reg_151              |  5|   0|    5|          0|
    |i_0_reg_106              |  9|   0|    9|          0|
    |i_1_reg_118              |  9|   0|    9|          0|
    |i_2_reg_140              |  9|   0|    9|          0|
    |i_reg_282                |  9|   0|    9|          0|
    |icmp_ln12_reg_311        |  1|   0|    1|          0|
    |r_0_reg_95               |  3|   0|    3|          0|
    |r_reg_277                |  3|   0|    3|          0|
    |tmp_5_cast_reg_306       |  6|   0|   10|          4|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 82|   0|   86|          4|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

