INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/reports/link
	Log files: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary, at Sat Nov  2 16:43:03 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Nov  2 16:43:03 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html', at Sat Nov  2 16:43:06 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:43:34] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo -keep --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Nov  2 16:43:38 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:44:15] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_krnl_vaddmul_1_0,krnl_vaddmul -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:44:30] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 30773 ; free virtual = 503081
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:44:30] cfgen started: /tools/Xilinx/Vitis/2021.2/bin/cfgen  -nk krnl_vaddmul:4 -sp krnl_vaddmul_1.in1:HBM[0] -sp krnl_vaddmul_1.in2:HBM[1] -sp krnl_vaddmul_1.out_add:HBM[2] -sp krnl_vaddmul_1.out_mul:HBM[3] -sp krnl_vaddmul_2.in1:HBM[8] -sp krnl_vaddmul_2.in2:HBM[9] -sp krnl_vaddmul_2.out_add:HBM[10] -sp krnl_vaddmul_2.out_mul:HBM[11] -sp krnl_vaddmul_3.in1:HBM[28:31] -sp krnl_vaddmul_3.in2:HBM[28:31] -sp krnl_vaddmul_3.out_add:HBM[28:31] -sp krnl_vaddmul_3.out_mul:HBM[28:31] -sp krnl_vaddmul_4.in1:HBM[19] -sp krnl_vaddmul_4.in2:HBM[18] -sp krnl_vaddmul_4.out_add:HBM[17] -sp krnl_vaddmul_4.out_mul:HBM[16] -dmclkid 0 -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul, num: 4  {krnl_vaddmul_1 krnl_vaddmul_2 krnl_vaddmul_3 krnl_vaddmul_4}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_add, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_mul, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in1, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in2, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_add, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_mul, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in1, sptag: HBM[28:31]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in2, sptag: HBM[28:31]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_add, sptag: HBM[28:31]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_mul, sptag: HBM[28:31]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in1, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in2, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_add, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_mul, sptag: HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in1 to HBM[0] for directive krnl_vaddmul_1.in1:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in2 to HBM[1] for directive krnl_vaddmul_1.in2:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_add to HBM[2] for directive krnl_vaddmul_1.out_add:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_mul to HBM[3] for directive krnl_vaddmul_1.out_mul:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in1 to HBM[8] for directive krnl_vaddmul_2.in1:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in2 to HBM[9] for directive krnl_vaddmul_2.in2:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_add to HBM[10] for directive krnl_vaddmul_2.out_add:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_mul to HBM[11] for directive krnl_vaddmul_2.out_mul:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in1 to HBM[28:31] for directive krnl_vaddmul_3.in1:HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in2 to HBM[28:31] for directive krnl_vaddmul_3.in2:HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_add to HBM[28:31] for directive krnl_vaddmul_3.out_add:HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_mul to HBM[28:31] for directive krnl_vaddmul_3.out_mul:HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in1 to HBM[19] for directive krnl_vaddmul_4.in1:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in2 to HBM[18] for directive krnl_vaddmul_4.in2:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_add to HBM[17] for directive krnl_vaddmul_4.out_add:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_mul to HBM[16] for directive krnl_vaddmul_4.out_mul:HBM[16]
INFO: [SYSTEM_LINK 82-37] [16:44:38] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 30773 ; free virtual = 503085
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:44:38] cf2bd started: /tools/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:44:45] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 30769 ; free virtual = 503087
INFO: [v++ 60-1441] [16:44:45] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:01:11 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 30813 ; free virtual = 503131
INFO: [v++ 60-1443] [16:44:45] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw.rtd -nofilter /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [16:44:53] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 30799 ; free virtual = 503126
INFO: [v++ 60-1443] [16:44:53] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [16:44:54] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 30789 ; free virtual = 503117
INFO: [v++ 60-1443] [16:44:54] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/.ipcache -s --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int --log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/logs/link --report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/reports/link --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini -k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link --no-info --iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 --messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[17:12:14] Run vpl: Step create_project: Started
Creating Vivado project.
[17:12:51] Run vpl: Step create_project: Completed
[17:12:51] Run vpl: Step create_bd: Started
[17:14:10] Run vpl: Step create_bd: RUNNING...
[17:15:28] Run vpl: Step create_bd: RUNNING...
[17:16:46] Run vpl: Step create_bd: RUNNING...
[17:18:04] Run vpl: Step create_bd: RUNNING...
[17:19:21] Run vpl: Step create_bd: RUNNING...
[17:20:39] Run vpl: Step create_bd: RUNNING...
[17:21:56] Run vpl: Step create_bd: RUNNING...
[17:23:14] Run vpl: Step create_bd: RUNNING...
[17:24:31] Run vpl: Step create_bd: RUNNING...
[17:25:49] Run vpl: Step create_bd: RUNNING...
[17:27:07] Run vpl: Step create_bd: RUNNING...
[17:28:25] Run vpl: Step create_bd: RUNNING...
[17:29:42] Run vpl: Step create_bd: RUNNING...
[17:31:01] Run vpl: Step create_bd: RUNNING...
[17:32:19] Run vpl: Step create_bd: RUNNING...
[17:33:37] Run vpl: Step create_bd: RUNNING...
[17:34:55] Run vpl: Step create_bd: RUNNING...
[17:36:15] Run vpl: Step create_bd: RUNNING...
[17:37:33] Run vpl: Step create_bd: RUNNING...
[17:38:51] Run vpl: Step create_bd: RUNNING...
[17:40:09] Run vpl: Step create_bd: RUNNING...
[17:41:28] Run vpl: Step create_bd: RUNNING...
[17:42:45] Run vpl: Step create_bd: RUNNING...
[17:44:03] Run vpl: Step create_bd: RUNNING...
[17:45:20] Run vpl: Step create_bd: RUNNING...
[17:46:34] Run vpl: Step create_bd: Completed
[17:46:34] Run vpl: Step update_bd: Started
[17:46:45] Run vpl: Step update_bd: Completed
[17:46:45] Run vpl: Step generate_target: Started
[17:48:03] Run vpl: Step generate_target: RUNNING...
[17:49:22] Run vpl: Step generate_target: RUNNING...
[17:50:38] Run vpl: Step generate_target: RUNNING...
[17:51:57] Run vpl: Step generate_target: RUNNING...
[17:53:13] Run vpl: Step generate_target: RUNNING...
[17:54:32] Run vpl: Step generate_target: RUNNING...
[17:55:49] Run vpl: Step generate_target: RUNNING...
[17:57:08] Run vpl: Step generate_target: RUNNING...
[17:58:25] Run vpl: Step generate_target: RUNNING...
[17:59:43] Run vpl: Step generate_target: RUNNING...
[18:01:01] Run vpl: Step generate_target: RUNNING...
[18:02:19] Run vpl: Step generate_target: RUNNING...
[18:02:37] Run vpl: Step generate_target: Completed
[18:02:37] Run vpl: Step config_hw_runs: Started
[18:03:21] Run vpl: Step config_hw_runs: Completed
[18:03:21] Run vpl: Step synth: Started
[18:04:25] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:04:56] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:05:28] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:05:59] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:06:30] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:07:01] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:07:32] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:08:03] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:08:34] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:09:05] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:09:37] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[18:10:08] Block-level synthesis in progress, 1 of 4 jobs complete, 0 jobs running.
[18:10:40] Block-level synthesis in progress, 1 of 4 jobs complete, 3 jobs running.
[18:11:11] Block-level synthesis in progress, 4 of 4 jobs complete, 0 jobs running.
[18:11:43] Top-level synthesis in progress.
[18:12:13] Top-level synthesis in progress.
[18:12:48] Top-level synthesis in progress.
[18:13:19] Top-level synthesis in progress.
[18:13:53] Run vpl: Step synth: Completed
[18:13:53] Run vpl: Step impl: Started
[18:25:19] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 40m 22s 

[18:25:19] Starting logic optimization..
[18:27:25] Phase 1 Retarget
[18:27:25] Phase 2 Constant propagation
[18:27:56] Phase 3 Sweep
[18:30:00] Phase 4 BUFG optimization
[18:30:00] Phase 5 Shift Register Optimization
[18:30:31] Phase 6 Post Processing Netlist
[18:33:08] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 49s 

[18:33:08] Starting logic placement..
[18:34:42] Phase 1 Placer Initialization
[18:34:42] Phase 1.1 Placer Initialization Netlist Sorting
[18:40:27] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[18:41:29] Phase 1.3 Build Placer Netlist Model
[18:44:05] Phase 1.4 Constrain Clocks/Macros
[18:44:37] Phase 2 Global Placement
[18:44:37] Phase 2.1 Floorplanning
[18:45:08] Phase 2.1.1 Partition Driven Placement
[18:45:08] Phase 2.1.1.1 PBP: Partition Driven Placement
[18:46:11] Phase 2.1.1.2 PBP: Clock Region Placement
[18:46:43] Phase 2.1.1.3 PBP: Compute Congestion
[18:47:14] Phase 2.1.1.4 PBP: UpdateTiming
[18:47:46] Phase 2.1.1.5 PBP: Add part constraints
[18:48:17] Phase 2.2 Physical Synthesis After Floorplan
[18:48:49] Phase 2.3 Update Timing before SLR Path Opt
[18:48:49] Phase 2.4 Post-Processing in Floorplanning
[18:48:49] Phase 2.5 Global Placement Core
[19:02:28] Phase 2.5.1 Physical Synthesis In Placer
[19:07:12] Phase 3 Detail Placement
[19:07:12] Phase 3.1 Commit Multi Column Macros
[19:07:12] Phase 3.2 Commit Most Macros & LUTRAMs
[19:09:18] Phase 3.3 Small Shape DP
[19:09:18] Phase 3.3.1 Small Shape Clustering
[19:09:18] Phase 3.3.2 Flow Legalize Slice Clusters
[19:09:18] Phase 3.3.3 Slice Area Swap
[19:11:01] Phase 3.4 Place Remaining
[19:11:01] Phase 3.5 Re-assign LUT pins
[19:11:32] Phase 3.6 Pipeline Register Optimization
[19:11:32] Phase 3.7 Fast Optimization
[19:13:07] Phase 4 Post Placement Optimization and Clean-Up
[19:13:07] Phase 4.1 Post Commit Optimization
[19:15:14] Phase 4.1.1 Post Placement Optimization
[19:15:14] Phase 4.1.1.1 BUFG Insertion
[19:15:14] Phase 1 Physical Synthesis Initialization
[19:16:17] Phase 4.1.1.2 BUFG Replication
[19:16:17] Phase 4.1.1.3 Post Placement Timing Optimization
[19:19:25] Phase 4.1.1.4 Replication
[19:20:59] Phase 4.2 Post Placement Cleanup
[19:20:59] Phase 4.3 Placer Reporting
[19:20:59] Phase 4.3.1 Print Estimated Congestion
[19:21:31] Phase 4.4 Final Placement Cleanup
[19:25:12] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 52m 03s 

[19:25:12] Starting logic routing..
[19:26:47] Phase 1 Build RT Design
[19:29:58] Phase 2 Router Initialization
[19:29:58] Phase 2.1 Fix Topology Constraints
[19:30:29] Phase 2.2 Pre Route Cleanup
[19:30:29] Phase 2.3 Global Clock Net Routing
[19:31:01] Phase 2.4 Update Timing
[19:34:11] Phase 2.5 Update Timing for Bus Skew
[19:34:11] Phase 2.5.1 Update Timing
[19:35:45] Phase 3 Initial Routing
[19:35:45] Phase 3.1 Global Routing
[19:37:21] Phase 4 Rip-up And Reroute
[19:37:21] Phase 4.1 Global Iteration 0
[19:56:18] Phase 4.2 Global Iteration 1
[19:58:24] Phase 4.3 Global Iteration 2
[19:59:58] Phase 4.4 Global Iteration 3
[20:01:01] Phase 5 Delay and Skew Optimization
[20:01:01] Phase 5.1 Delay CleanUp
[20:01:01] Phase 5.1.1 Update Timing
[20:02:37] Phase 5.1.2 Update Timing
[20:03:08] Phase 5.2 Clock Skew Optimization
[20:03:40] Phase 6 Post Hold Fix
[20:03:40] Phase 6.1 Hold Fix Iter
[20:03:40] Phase 6.1.1 Update Timing
[20:05:14] Phase 6.1.2 Lut RouteThru Assignment for hold
[20:05:14] Phase 6.2 Additional Hold Fix
[20:07:20] Phase 7 Leaf Clock Prog Delay Opt
[20:09:58] Phase 7.1 Delay CleanUp
[20:09:58] Phase 7.1.1 Update Timing
[20:11:01] Phase 7.2 Hold Fix Iter
[20:11:01] Phase 7.2.1 Update Timing
[20:12:36] Phase 7.2.2 Lut RouteThru Assignment for hold
[20:12:36] Phase 7.3 Additional Hold Fix
[20:15:13] Phase 7.4 Global Iteration for Hold
[20:15:13] Phase 7.4.1 Update Timing
[20:17:50] Phase 8 Route finalize
[20:18:22] Phase 9 Verifying routed nets
[20:18:22] Phase 10 Depositing Routes
[20:18:53] Phase 11 Resolve XTalk
[20:19:25] Phase 12 Post Router Timing
[20:19:56] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 54m 44s 

[20:19:56] Starting bitstream generation..
[20:32:03] Creating bitmap...
[20:39:55] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[20:39:55] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 19m 58s 
[20:39:54] Run vpl: Step impl: Completed
[20:39:57] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [20:40:06] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:25 ; elapsed = 03:55:12 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 26121 ; free virtual = 502374
INFO: [v++ 60-1443] [20:40:06] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/address_map.xml -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.rtd -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [20:40:14] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 26113 ; free virtual = 502370
INFO: [v++ 60-1443] [20:40:14] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.rtd --append-section :JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml --add-section SYSTEM_METADATA:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:49:58
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 47451019 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4487 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8468 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 28187 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (47525463 bytes) to the output file: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [20:40:16] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:02 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 26066 ; free virtual = 502368
INFO: [v++ 60-1443] [20:40:16] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.info --input /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [20:40:17] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 26066 ; free virtual = 502369
INFO: [v++ 60-1443] [20:40:17] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [20:40:17] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 26066 ; free virtual = 502368
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/reports/link/system_estimate_krnl_vaddmul.link.xtxt
INFO: [v++ 60-586] Created /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.ltx
INFO: [v++ 60-586] Created ./build_dir_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html
	Timing Report: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/logs/link/vivado.log
	Steps Log File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_4cores_addadd_12.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 57m 27s
