<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e11266"><registerName>pcsxmtrst</registerName><registerNameMore><registerNameFull>pcsxmtrst</registerNameFull></registerNameMore><registerBody><registerDescription>See field descriptions</registerDescription><registerProperties><registerPropset><addressOffset>0x1e4</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x38</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e11277"><bitFieldName>soft_pcs_tx_reset</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Soft reset for PCS Tx.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e11292"><bitFieldName>soft_pipe_reset</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Soft reset for PIPE.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e11307"><bitFieldName>dsbl_fab_pcs_tx_reset</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Optional disable preventing PCS Tx logic reset from being activated by the fabric epcs_X_pcs_reset_n port.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e11322"><bitFieldName>dsbl_fab_pipe_reset</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Optional enable PIPE logic reset from being activated by the ip{0,1}_pipe_arst_n ports.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>17</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e11337"><bitFieldName>dsbl_pipe_reset_pcs_tx</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Optional enable PCS Tx reset from being activated by pipe_arst_n.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>18</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e11352"><bitFieldName>ulckd_pll_reset_pcs_tx</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Unlocked PLL automatically resets PCS Tx domain logic.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e11368"><bitFieldName>fab_reset_txfifo_en</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Option bit allowing TxFIFO to be reset when epcs_pcs_tx_reset_b is driven low. The TXFIFO is an optional clock-domain crosser provided near the serdes. This FIFO is not normally used.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e11383"><bitFieldName>fab_reset_lpbkfifo_en</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Option bit allowing the parallel loopback FIFO to be reset when the epcs_pcs_rx_reset_b input port is driven low. This FIFO lies between the PMA receiver output and the PMA transmitter input. The path supports far-end loopback.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>25</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e11398"><bitFieldName>fab_reset_rtl_txch_en</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Option bit allowing the Tx CH RTL in the rtl_channel_core to be reset when the epcs_pcs_tx_reset_b input port is driven low.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>26</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>