=====
SETUP
0.066
18.223
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
18.223
=====
SETUP
0.066
18.223
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
18.223
=====
SETUP
0.066
18.223
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
18.223
=====
SETUP
0.070
18.219
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
18.219
=====
SETUP
0.253
18.036
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
18.036
=====
SETUP
0.253
18.036
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
18.036
=====
SETUP
0.253
18.036
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
18.036
=====
SETUP
0.253
18.036
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
18.036
=====
SETUP
0.285
18.004
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
18.004
=====
SETUP
0.285
18.004
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s7
16.553
17.123
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
17.124
17.673
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
18.004
=====
SETUP
1.286
17.004
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
14.270
14.641
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.645
15.194
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.196
15.649
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
16.310
16.859
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
17.004
=====
SETUP
2.122
16.167
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1037_s8
13.299
13.854
u_v9958/u_v9958_core/n1037_s4
14.757
15.128
u_v9958/u_v9958_core/n1037_s2
15.618
16.167
u_v9958/u_v9958_core/ff_vram_address_12_s0
16.167
=====
SETUP
2.161
16.129
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n318_s2
11.263
11.780
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.352
12.901
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.901
12.936
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.936
12.972
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.972
13.007
u_v9958/u_v9958_core/u_vdp_command/n1790_s12
14.165
14.627
u_v9958/u_v9958_core/u_vdp_command/n1790_s8
14.629
15.146
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
15.559
16.129
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.129
=====
SETUP
2.180
16.109
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1046_s8
13.900
14.353
u_v9958/u_v9958_core/n1047_s4
14.771
15.142
u_v9958/u_v9958_core/n1047_s2
15.539
16.109
u_v9958/u_v9958_core/ff_vram_address_2_s0
16.109
=====
SETUP
2.222
16.068
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1040_s8
13.307
13.862
u_v9958/u_v9958_core/n1040_s4
14.550
15.105
u_v9958/u_v9958_core/n1040_s2
15.519
16.068
u_v9958/u_v9958_core/ff_vram_address_9_s0
16.068
=====
SETUP
2.274
16.015
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_colordec/n180_s3
7.881
8.436
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.129
9.500
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.764
10.217
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.646
11.017
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0
11.031
11.586
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s
11.586
11.689
u_v9958/u_v9958_core/u_vdp_colordec/n181_s7
12.427
12.880
u_v9958/u_v9958_core/u_vdp_colordec/n181_s1
13.277
13.847
u_v9958/u_v9958_core/u_vdp_colordec/n178_s6
13.851
14.421
u_v9958/u_v9958_core/u_vdp_colordec/n220_s1
14.597
15.152
u_v9958/u_v9958_core/u_vdp_colordec/n221_s0
15.553
16.015
u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_0_s0
16.015
=====
SETUP
2.277
16.012
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1018_s2
13.900
14.353
u_v9958/u_v9958_core/n1033_s5
14.775
15.228
u_v9958/u_v9958_core/n1033_s2
15.641
16.012
u_v9958/u_v9958_core/ff_vram_address_16_s0
16.012
=====
SETUP
2.310
15.980
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n191_s1
11.235
11.784
u_v9958/u_v9958_core/u_vdp_command/n218_s0
11.798
12.315
u_v9958/u_v9958_core/u_vdp_command/n725_s
13.218
13.589
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.589
13.624
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.624
13.659
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.659
13.694
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.694
13.729
u_v9958/u_v9958_core/u_vdp_command/n720_s
13.729
13.765
u_v9958/u_v9958_core/u_vdp_command/n719_s
13.765
13.800
u_v9958/u_v9958_core/u_vdp_command/n718_s
13.800
13.835
u_v9958/u_v9958_core/u_vdp_command/n717_s
13.835
14.305
u_v9958/u_v9958_core/u_vdp_command/n1555_s28
14.868
15.239
u_v9958/u_v9958_core/u_vdp_command/n1555_s26
15.410
15.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
15.980
=====
SETUP
2.342
15.947
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1046_s8
13.900
14.353
u_v9958/u_v9958_core/n1046_s4
14.848
15.397
u_v9958/u_v9958_core/n1046_s2
15.398
15.947
u_v9958/u_v9958_core/ff_vram_address_3_s0
15.947
=====
SETUP
2.351
15.938
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1048_s8
13.900
14.353
u_v9958/u_v9958_core/n1049_s5
14.755
15.304
u_v9958/u_v9958_core/n1049_s2
15.476
15.938
u_v9958/u_v9958_core/ff_vram_address_0_s0
15.938
=====
SETUP
2.392
15.897
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1052_s1
13.315
13.870
u_v9958/u_v9958_core/n1036_s4
14.564
14.935
u_v9958/u_v9958_core/n1036_s2
15.348
15.897
u_v9958/u_v9958_core/ff_vram_address_13_s0
15.897
=====
SETUP
2.419
15.870
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n191_s1
11.235
11.784
u_v9958/u_v9958_core/u_vdp_command/n218_s0
11.798
12.315
u_v9958/u_v9958_core/u_vdp_command/n725_s
13.218
13.589
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.589
13.624
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.624
14.094
u_v9958/u_v9958_core/u_vdp_command/n1561_s27
14.750
15.320
u_v9958/u_v9958_core/u_vdp_command/n1561_s25
15.321
15.870
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
15.870
=====
SETUP
2.420
15.869
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1038_s8
13.315
13.870
u_v9958/u_v9958_core/n1039_s4
14.530
15.085
u_v9958/u_v9958_core/n1039_s2
15.498
15.869
u_v9958/u_v9958_core/ff_vram_address_10_s0
15.869
=====
SETUP
2.485
15.804
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/n524_s8
10.131
10.502
u_v9958/u_v9958_core/n524_s5
10.506
11.061
u_v9958/u_v9958_core/n2282_s1
11.758
12.313
u_v9958/u_v9958_core/n1012_s5
13.307
13.862
u_v9958/u_v9958_core/n1044_s4
14.705
15.254
u_v9958/u_v9958_core/n1044_s2
15.255
15.804
u_v9958/u_v9958_core/ff_vram_address_5_s0
15.804
=====
SETUP
2.494
15.795
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s3
8.242
8.695
u_v9958/u_v9958_core/u_vdp_command/n1977_s2
9.506
10.023
u_v9958/u_v9958_core/u_vdp_command/n191_s1
11.235
11.784
u_v9958/u_v9958_core/u_vdp_command/n218_s0
11.798
12.315
u_v9958/u_v9958_core/u_vdp_command/n966_s
13.246
13.617
u_v9958/u_v9958_core/u_vdp_command/n965_s
13.617
13.652
u_v9958/u_v9958_core/u_vdp_command/n964_s
13.652
13.687
u_v9958/u_v9958_core/u_vdp_command/n963_s
13.687
13.722
u_v9958/u_v9958_core/u_vdp_command/n962_s
13.722
13.758
u_v9958/u_v9958_core/u_vdp_command/n961_s
13.758
13.793
u_v9958/u_v9958_core/u_vdp_command/n960_s
13.793
13.828
u_v9958/u_v9958_core/u_vdp_command/n959_s
13.828
13.863
u_v9958/u_v9958_core/u_vdp_command/n958_s
13.863
14.333
u_v9958/u_v9958_core/u_vdp_command/n1575_s22
14.504
15.053
u_v9958/u_v9958_core/u_vdp_command/n1575_s21
15.225
15.795
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_8_s0
15.795
=====
HOLD
0.192
6.370
6.178
u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_frame_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.370
=====
HOLD
0.192
6.370
6.178
u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_frame_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.370
=====
HOLD
0.205
6.491
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.207
6.493
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.493
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.225
6.511
6.286
u_debugger/ff_rom_address_6_s0
6.168
6.369
u_debugger/u_rom/ff_ram_ff_ram_0_4_s
6.511
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_x_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_x_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_pattern_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_2_s
6.493
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_color_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.493
=====
HOLD
0.324
6.741
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.741
=====
HOLD
0.333
6.619
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.619
=====
HOLD
0.337
6.623
6.286
u_debugger/ff_rom_address_11_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.623
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.352
6.638
6.286
u_debugger/ff_rom_address_13_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_4_s
6.638
=====
HOLD
0.353
6.639
6.286
u_debugger/ff_rom_address_8_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.639
=====
HOLD
0.354
6.640
6.286
u_debugger/ff_rom_address_10_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.640
=====
HOLD
0.354
6.640
6.286
u_debugger/ff_rom_address_11_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_4_s
6.640
=====
HOLD
0.354
6.640
6.286
u_debugger/ff_rom_address_5_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_4_s
6.640
=====
HOLD
0.355
6.641
6.286
u_debugger/ff_rom_address_4_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_4_s
6.641
