
FinalProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083ec  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  080085b0  080085b0  000185b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a6c  08008a6c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08008a6c  08008a6c  00018a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a74  08008a74  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a74  08008a74  00018a74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a78  08008a78  00018a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08008a7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  200001f4  08008c70  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  08008c70  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c50  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000284e  00000000  00000000  00035e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  000386c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001198  00000000  00000000  00039968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c44f  00000000  00000000  0003ab00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016407  00000000  00000000  00066f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d6e8  00000000  00000000  0007d356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018aa3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f74  00000000  00000000  0018aa90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008594 	.word	0x08008594

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001f8 	.word	0x200001f8
 80001fc:	08008594 	.word	0x08008594

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <LCD_sendCommand>:





void LCD_sendCommand(uint8_t com){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
    uint8_t tmpCmd = com;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 0);
 8000eea:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <LCD_sendCommand+0x54>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a11      	ldr	r2, [pc, #68]	; (8000f34 <LCD_sendCommand+0x58>)
 8000ef0:	8811      	ldrh	r1, [r2, #0]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f001 fbb7 	bl	8002668 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 0);
 8000efa:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <LCD_sendCommand+0x5c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a0f      	ldr	r2, [pc, #60]	; (8000f3c <LCD_sendCommand+0x60>)
 8000f00:	8811      	ldrh	r1, [r2, #0]
 8000f02:	2200      	movs	r2, #0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f001 fbaf 	bl	8002668 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 1);
 8000f0a:	f107 010f 	add.w	r1, r7, #15
 8000f0e:	2301      	movs	r3, #1
 8000f10:	2201      	movs	r2, #1
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <LCD_sendCommand+0x64>)
 8000f14:	f003 f927 	bl	8004166 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 1);
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <LCD_sendCommand+0x5c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a07      	ldr	r2, [pc, #28]	; (8000f3c <LCD_sendCommand+0x60>)
 8000f1e:	8811      	ldrh	r1, [r2, #0]
 8000f20:	2201      	movs	r2, #1
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 fba0 	bl	8002668 <HAL_GPIO_WritePin>
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	2000027c 	.word	0x2000027c
 8000f34:	20000280 	.word	0x20000280
 8000f38:	20000274 	.word	0x20000274
 8000f3c:	20000278 	.word	0x20000278
 8000f40:	20000210 	.word	0x20000210

08000f44 <LCD_sendCommandArg>:
	uint8_t tmpDat = data;
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 1);
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpDat, 1, 1);
}

void LCD_sendCommandArg(uint8_t command, uint8_t *dataBytes, uint8_t dataLen){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
 8000f50:	4613      	mov	r3, r2
 8000f52:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 0);
 8000f54:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <LCD_sendCommandArg+0x90>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a1f      	ldr	r2, [pc, #124]	; (8000fd8 <LCD_sendCommandArg+0x94>)
 8000f5a:	8811      	ldrh	r1, [r2, #0]
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 fb82 	bl	8002668 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 0); //0 for command
 8000f64:	4b1d      	ldr	r3, [pc, #116]	; (8000fdc <LCD_sendCommandArg+0x98>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a1d      	ldr	r2, [pc, #116]	; (8000fe0 <LCD_sendCommandArg+0x9c>)
 8000f6a:	8811      	ldrh	r1, [r2, #0]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f001 fb7a 	bl	8002668 <HAL_GPIO_WritePin>
    uint8_t buf = command;
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(&lcdSPIhandle, &buf, 1, 1);
 8000f78:	f107 010b 	add.w	r1, r7, #11
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	2201      	movs	r2, #1
 8000f80:	4818      	ldr	r0, [pc, #96]	; (8000fe4 <LCD_sendCommandArg+0xa0>)
 8000f82:	f003 f8f0 	bl	8004166 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 1); //start writing args
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <LCD_sendCommandArg+0x98>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a15      	ldr	r2, [pc, #84]	; (8000fe0 <LCD_sendCommandArg+0x9c>)
 8000f8c:	8811      	ldrh	r1, [r2, #0]
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4618      	mov	r0, r3
 8000f92:	f001 fb69 	bl	8002668 <HAL_GPIO_WritePin>
    for(int i = 0; i < dataLen; ++i){
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	e00b      	b.n	8000fb4 <LCD_sendCommandArg+0x70>
        HAL_SPI_Transmit(&lcdSPIhandle, dataBytes, 1, 1);
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	6839      	ldr	r1, [r7, #0]
 8000fa2:	4810      	ldr	r0, [pc, #64]	; (8000fe4 <LCD_sendCommandArg+0xa0>)
 8000fa4:	f003 f8df 	bl	8004166 <HAL_SPI_Transmit>
        dataBytes++;
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	3301      	adds	r3, #1
 8000fac:	603b      	str	r3, [r7, #0]
    for(int i = 0; i < dataLen; ++i){
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	79bb      	ldrb	r3, [r7, #6]
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	dbef      	blt.n	8000f9c <LCD_sendCommandArg+0x58>
    }  
    HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 1);
 8000fbc:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <LCD_sendCommandArg+0x90>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a05      	ldr	r2, [pc, #20]	; (8000fd8 <LCD_sendCommandArg+0x94>)
 8000fc2:	8811      	ldrh	r1, [r2, #0]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f001 fb4e 	bl	8002668 <HAL_GPIO_WritePin>
}
 8000fcc:	bf00      	nop
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000274 	.word	0x20000274
 8000fd8:	20000278 	.word	0x20000278
 8000fdc:	2000027c 	.word	0x2000027c
 8000fe0:	20000280 	.word	0x20000280
 8000fe4:	20000210 	.word	0x20000210

08000fe8 <LCD_init>:

void LCD_init(SPI_HandleTypeDef *spiLcdHandle,
                    GPIO_TypeDef *csPORT, uint16_t csPIN, 
                    GPIO_TypeDef *dcPORT, uint16_t dcPIN, 
                    GPIO_TypeDef *resetPORT, uint16_t resetPIN){
 8000fe8:	b5b0      	push	{r4, r5, r7, lr}
 8000fea:	b098      	sub	sp, #96	; 0x60
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	80fb      	strh	r3, [r7, #6]
    //Set pins and ports---------------------------------------------
    //Copy SPI settings
    memcpy(&lcdSPIhandle, spiLcdHandle, sizeof(*spiLcdHandle));
 8000ff8:	2264      	movs	r2, #100	; 0x64
 8000ffa:	68f9      	ldr	r1, [r7, #12]
 8000ffc:	4874      	ldr	r0, [pc, #464]	; (80011d0 <LCD_init+0x1e8>)
 8000ffe:	f004 fd91 	bl	8005b24 <memcpy>
    //CS pin
    tftCS_GPIO = csPORT;
 8001002:	4a74      	ldr	r2, [pc, #464]	; (80011d4 <LCD_init+0x1ec>)
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	6013      	str	r3, [r2, #0]
    tftCS_PIN = csPIN;
 8001008:	4a73      	ldr	r2, [pc, #460]	; (80011d8 <LCD_init+0x1f0>)
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	8013      	strh	r3, [r2, #0]
    HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 1);
 800100e:	4b71      	ldr	r3, [pc, #452]	; (80011d4 <LCD_init+0x1ec>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a71      	ldr	r2, [pc, #452]	; (80011d8 <LCD_init+0x1f0>)
 8001014:	8811      	ldrh	r1, [r2, #0]
 8001016:	2201      	movs	r2, #1
 8001018:	4618      	mov	r0, r3
 800101a:	f001 fb25 	bl	8002668 <HAL_GPIO_WritePin>
    //DC pin
    tftDC_GPIO = dcPORT;
 800101e:	4a6f      	ldr	r2, [pc, #444]	; (80011dc <LCD_init+0x1f4>)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	6013      	str	r3, [r2, #0]
    tftDC_PIN = dcPIN;
 8001024:	4a6e      	ldr	r2, [pc, #440]	; (80011e0 <LCD_init+0x1f8>)
 8001026:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800102a:	8013      	strh	r3, [r2, #0]
    HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 1);
 800102c:	4b6b      	ldr	r3, [pc, #428]	; (80011dc <LCD_init+0x1f4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a6b      	ldr	r2, [pc, #428]	; (80011e0 <LCD_init+0x1f8>)
 8001032:	8811      	ldrh	r1, [r2, #0]
 8001034:	2201      	movs	r2, #1
 8001036:	4618      	mov	r0, r3
 8001038:	f001 fb16 	bl	8002668 <HAL_GPIO_WritePin>
    //RESET pin
    tftRESET_GPIO = resetPORT;
 800103c:	4a69      	ldr	r2, [pc, #420]	; (80011e4 <LCD_init+0x1fc>)
 800103e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001040:	6013      	str	r3, [r2, #0]
    tftRESET_PIN = resetPIN;
 8001042:	4a69      	ldr	r2, [pc, #420]	; (80011e8 <LCD_init+0x200>)
 8001044:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8001048:	8013      	strh	r3, [r2, #0]
    HAL_GPIO_WritePin(tftRESET_GPIO, tftRESET_PIN, 1);
 800104a:	4b66      	ldr	r3, [pc, #408]	; (80011e4 <LCD_init+0x1fc>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a66      	ldr	r2, [pc, #408]	; (80011e8 <LCD_init+0x200>)
 8001050:	8811      	ldrh	r1, [r2, #0]
 8001052:	2201      	movs	r2, #1
 8001054:	4618      	mov	r0, r3
 8001056:	f001 fb07 	bl	8002668 <HAL_GPIO_WritePin>
   


    //init commands---------------------------------------------------
    //Soft Reset
    HAL_Delay(10);
 800105a:	200a      	movs	r0, #10
 800105c:	f001 f868 	bl	8002130 <HAL_Delay>
    LCD_sendCommand(HX8357_SWRESET);
 8001060:	2001      	movs	r0, #1
 8001062:	f7ff ff3b 	bl	8000edc <LCD_sendCommand>
    HAL_Delay(10);
 8001066:	200a      	movs	r0, #10
 8001068:	f001 f862 	bl	8002130 <HAL_Delay>

    //Misc display values
    uint8_t setC[] = {0xFF, 0x83, 0x57};
 800106c:	4a5f      	ldr	r2, [pc, #380]	; (80011ec <LCD_init+0x204>)
 800106e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001072:	6812      	ldr	r2, [r2, #0]
 8001074:	4611      	mov	r1, r2
 8001076:	8019      	strh	r1, [r3, #0]
 8001078:	3302      	adds	r3, #2
 800107a:	0c12      	lsrs	r2, r2, #16
 800107c:	701a      	strb	r2, [r3, #0]
    LCD_sendCommandArg(HX8357D_SETC, setC, 3);
 800107e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001082:	2203      	movs	r2, #3
 8001084:	4619      	mov	r1, r3
 8001086:	20b9      	movs	r0, #185	; 0xb9
 8001088:	f7ff ff5c 	bl	8000f44 <LCD_sendCommandArg>
    HAL_Delay(500);
 800108c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001090:	f001 f84e 	bl	8002130 <HAL_Delay>
    uint8_t setRGB[] = {0x80, 0x00, 0x06, 0x06};
 8001094:	4b56      	ldr	r3, [pc, #344]	; (80011f0 <LCD_init+0x208>)
 8001096:	65bb      	str	r3, [r7, #88]	; 0x58
    LCD_sendCommandArg(HX8357_SETRGB, setRGB, 4);
 8001098:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800109c:	2204      	movs	r2, #4
 800109e:	4619      	mov	r1, r3
 80010a0:	20b3      	movs	r0, #179	; 0xb3
 80010a2:	f7ff ff4f 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setCOM = 0x25;
 80010a6:	2325      	movs	r3, #37	; 0x25
 80010a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    LCD_sendCommandArg(HX8357D_SETCOM, &setCOM, 1);
 80010ac:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80010b0:	2201      	movs	r2, #1
 80010b2:	4619      	mov	r1, r3
 80010b4:	20b6      	movs	r0, #182	; 0xb6
 80010b6:	f7ff ff45 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setOSC = 0x68;
 80010ba:	2368      	movs	r3, #104	; 0x68
 80010bc:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    LCD_sendCommandArg(HX8357_SETOSC, &setOSC, 1);
 80010c0:	f107 0356 	add.w	r3, r7, #86	; 0x56
 80010c4:	2201      	movs	r2, #1
 80010c6:	4619      	mov	r1, r3
 80010c8:	20b0      	movs	r0, #176	; 0xb0
 80010ca:	f7ff ff3b 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setPANEL = 0x05;
 80010ce:	2305      	movs	r3, #5
 80010d0:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    LCD_sendCommandArg(HX8357_SETPANEL, &setPANEL, 1);
 80010d4:	f107 0355 	add.w	r3, r7, #85	; 0x55
 80010d8:	2201      	movs	r2, #1
 80010da:	4619      	mov	r1, r3
 80010dc:	20cc      	movs	r0, #204	; 0xcc
 80010de:	f7ff ff31 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setPWR1[] = {0x00, 0x15, 0x1C, 0x1C, 0x83, 0xAA};
 80010e2:	4a44      	ldr	r2, [pc, #272]	; (80011f4 <LCD_init+0x20c>)
 80010e4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010ec:	6018      	str	r0, [r3, #0]
 80010ee:	3304      	adds	r3, #4
 80010f0:	8019      	strh	r1, [r3, #0]
    LCD_sendCommandArg(HX8357_SETPWR1, setPWR1, 6);
 80010f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010f6:	2206      	movs	r2, #6
 80010f8:	4619      	mov	r1, r3
 80010fa:	20b1      	movs	r0, #177	; 0xb1
 80010fc:	f7ff ff22 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setSTBA[] = {0x50, 0x50, 0x01, 0x3C, 0x1E, 0x08};
 8001100:	4a3d      	ldr	r2, [pc, #244]	; (80011f8 <LCD_init+0x210>)
 8001102:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001106:	e892 0003 	ldmia.w	r2, {r0, r1}
 800110a:	6018      	str	r0, [r3, #0]
 800110c:	3304      	adds	r3, #4
 800110e:	8019      	strh	r1, [r3, #0]
    LCD_sendCommandArg(HX8357D_SETSTBA, setSTBA, 6);
 8001110:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001114:	2206      	movs	r2, #6
 8001116:	4619      	mov	r1, r3
 8001118:	20c0      	movs	r0, #192	; 0xc0
 800111a:	f7ff ff13 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setCYC[] = {0x02, 0x40, 0x00, 0x2A, 0x2A, 0x0D, 0x78};
 800111e:	4a37      	ldr	r2, [pc, #220]	; (80011fc <LCD_init+0x214>)
 8001120:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001124:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001128:	6018      	str	r0, [r3, #0]
 800112a:	3304      	adds	r3, #4
 800112c:	8019      	strh	r1, [r3, #0]
 800112e:	3302      	adds	r3, #2
 8001130:	0c0a      	lsrs	r2, r1, #16
 8001132:	701a      	strb	r2, [r3, #0]
    LCD_sendCommandArg(HX8357D_SETCYC, setCYC, 7);
 8001134:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001138:	2207      	movs	r2, #7
 800113a:	4619      	mov	r1, r3
 800113c:	20b4      	movs	r0, #180	; 0xb4
 800113e:	f7ff ff01 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setGAMMA[] = {0x02, 0x0A, 0x11, 0x1D, 0x23, 0x35, 0x41, 0x4B,
 8001142:	4b2f      	ldr	r3, [pc, #188]	; (8001200 <LCD_init+0x218>)
 8001144:	f107 0418 	add.w	r4, r7, #24
 8001148:	461d      	mov	r5, r3
 800114a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800114c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800114e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001150:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001152:	682b      	ldr	r3, [r5, #0]
 8001154:	8023      	strh	r3, [r4, #0]
                        0x4B, 0x42, 0x3A, 0x27, 0x1B, 0x08, 0x09, 0x03,
                        0x02, 0x0A, 0x11, 0x1D, 0x23, 0x35, 0x41, 0x4B,
                        0x4B, 0x42, 0x3A, 0x27, 0x1B, 0x08, 0x09, 0x03,
                        0x00, 0x01};
    LCD_sendCommandArg(HX8357D_SETGAMMA, setGAMMA, 34);
 8001156:	f107 0318 	add.w	r3, r7, #24
 800115a:	2222      	movs	r2, #34	; 0x22
 800115c:	4619      	mov	r1, r3
 800115e:	20e0      	movs	r0, #224	; 0xe0
 8001160:	f7ff fef0 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setCOLMOD = 0x55;
 8001164:	2355      	movs	r3, #85	; 0x55
 8001166:	75fb      	strb	r3, [r7, #23]
    LCD_sendCommandArg(HX8357_COLMOD, &setCOLMOD, 1);
 8001168:	f107 0317 	add.w	r3, r7, #23
 800116c:	2201      	movs	r2, #1
 800116e:	4619      	mov	r1, r3
 8001170:	203a      	movs	r0, #58	; 0x3a
 8001172:	f7ff fee7 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setMADCTL = 0xC0;
 8001176:	23c0      	movs	r3, #192	; 0xc0
 8001178:	75bb      	strb	r3, [r7, #22]
    LCD_sendCommandArg(HX8357_MADCTL, &setMADCTL, 1);
 800117a:	f107 0316 	add.w	r3, r7, #22
 800117e:	2201      	movs	r2, #1
 8001180:	4619      	mov	r1, r3
 8001182:	2036      	movs	r0, #54	; 0x36
 8001184:	f7ff fede 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setTEON = 0x00;
 8001188:	2300      	movs	r3, #0
 800118a:	757b      	strb	r3, [r7, #21]
    LCD_sendCommandArg(HX8357_TEON, &setTEON, 1);
 800118c:	f107 0315 	add.w	r3, r7, #21
 8001190:	2201      	movs	r2, #1
 8001192:	4619      	mov	r1, r3
 8001194:	2035      	movs	r0, #53	; 0x35
 8001196:	f7ff fed5 	bl	8000f44 <LCD_sendCommandArg>
    uint8_t setTEARLINE[] = {0x00, 0x02};
 800119a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800119e:	823b      	strh	r3, [r7, #16]
    LCD_sendCommandArg(HX8357_TEARLINE, setTEARLINE, 2);
 80011a0:	f107 0310 	add.w	r3, r7, #16
 80011a4:	2202      	movs	r2, #2
 80011a6:	4619      	mov	r1, r3
 80011a8:	2044      	movs	r0, #68	; 0x44
 80011aa:	f7ff fecb 	bl	8000f44 <LCD_sendCommandArg>

    //Display on
    LCD_sendCommand(HX8357_SLPOUT);
 80011ae:	2011      	movs	r0, #17
 80011b0:	f7ff fe94 	bl	8000edc <LCD_sendCommand>
    HAL_Delay(150);
 80011b4:	2096      	movs	r0, #150	; 0x96
 80011b6:	f000 ffbb 	bl	8002130 <HAL_Delay>
    LCD_sendCommand(HX8357_DISPON);
 80011ba:	2029      	movs	r0, #41	; 0x29
 80011bc:	f7ff fe8e 	bl	8000edc <LCD_sendCommand>
    HAL_Delay(50);
 80011c0:	2032      	movs	r0, #50	; 0x32
 80011c2:	f000 ffb5 	bl	8002130 <HAL_Delay>
}
 80011c6:	bf00      	nop
 80011c8:	3760      	adds	r7, #96	; 0x60
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bdb0      	pop	{r4, r5, r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000210 	.word	0x20000210
 80011d4:	20000274 	.word	0x20000274
 80011d8:	20000278 	.word	0x20000278
 80011dc:	2000027c 	.word	0x2000027c
 80011e0:	20000280 	.word	0x20000280
 80011e4:	20000284 	.word	0x20000284
 80011e8:	20000288 	.word	0x20000288
 80011ec:	080085b0 	.word	0x080085b0
 80011f0:	06060080 	.word	0x06060080
 80011f4:	080085b4 	.word	0x080085b4
 80011f8:	080085bc 	.word	0x080085bc
 80011fc:	080085c4 	.word	0x080085c4
 8001200:	080085cc 	.word	0x080085cc

08001204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001204:	b5b0      	push	{r4, r5, r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800120a:	f000 ff1c 	bl	8002046 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800120e:	f000 f853 	bl	80012b8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001212:	f000 f97b 	bl	800150c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001216:	f000 f8ed 	bl	80013f4 <MX_SPI1_Init>
  MX_TIM4_Init();
 800121a:	f000 f929 	bl	8001470 <MX_TIM4_Init>
  MX_LPUART1_UART_Init();
 800121e:	f000 f89d 	bl	800135c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  LCD_init(&hspi1, tftCS_GPIO, tftCS_PIN, tftDC_GPIO, tftDC_PIN, tftRESET_GPIO, tftRESET_PIN);
 8001222:	4b1a      	ldr	r3, [pc, #104]	; (800128c <main+0x88>)
 8001224:	6818      	ldr	r0, [r3, #0]
 8001226:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <main+0x8c>)
 8001228:	881c      	ldrh	r4, [r3, #0]
 800122a:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <main+0x90>)
 800122c:	681d      	ldr	r5, [r3, #0]
 800122e:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <main+0x94>)
 8001230:	881b      	ldrh	r3, [r3, #0]
 8001232:	4a1a      	ldr	r2, [pc, #104]	; (800129c <main+0x98>)
 8001234:	6812      	ldr	r2, [r2, #0]
 8001236:	491a      	ldr	r1, [pc, #104]	; (80012a0 <main+0x9c>)
 8001238:	8809      	ldrh	r1, [r1, #0]
 800123a:	9102      	str	r1, [sp, #8]
 800123c:	9201      	str	r2, [sp, #4]
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	462b      	mov	r3, r5
 8001242:	4622      	mov	r2, r4
 8001244:	4601      	mov	r1, r0
 8001246:	4817      	ldr	r0, [pc, #92]	; (80012a4 <main+0xa0>)
 8001248:	f7ff fece 	bl	8000fe8 <LCD_init>
  N64_init(&htim4);
 800124c:	4816      	ldr	r0, [pc, #88]	; (80012a8 <main+0xa4>)
 800124e:	f000 fc95 	bl	8001b7c <N64_init>
  printf("Initing...\n\r");
 8001252:	4816      	ldr	r0, [pc, #88]	; (80012ac <main+0xa8>)
 8001254:	f005 f8e6 	bl	8006424 <iprintf>
  HAL_Delay(200);
 8001258:	20c8      	movs	r0, #200	; 0xc8
 800125a:	f000 ff69 	bl	8002130 <HAL_Delay>
  //LCD_rect(50, 250, 190, 300, HX8357_BLACK); //TODO bug! trailing pixels missing by amount of dy
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t vals = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
  printf("Starting...\n\r");
 8001262:	4813      	ldr	r0, [pc, #76]	; (80012b0 <main+0xac>)
 8001264:	f005 f8de 	bl	8006424 <iprintf>
  while (1)
  {

	  vals = pollRead();
 8001268:	f000 fc12 	bl	8001a90 <pollRead>
 800126c:	6078      	str	r0, [r7, #4]
	  //int buttonval = vals >> 31;
	  char xval = (vals >> 8) & 0xff; //both were signed
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	0a1b      	lsrs	r3, r3, #8
 8001272:	70fb      	strb	r3, [r7, #3]
	  char yval = vals & 0xff;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	70bb      	strb	r3, [r7, #2]
	  printf("X: %d,Y: %d\n\r", (int)xval, (int)yval);
 8001278:	78fb      	ldrb	r3, [r7, #3]
 800127a:	78ba      	ldrb	r2, [r7, #2]
 800127c:	4619      	mov	r1, r3
 800127e:	480d      	ldr	r0, [pc, #52]	; (80012b4 <main+0xb0>)
 8001280:	f005 f8d0 	bl	8006424 <iprintf>

	  HAL_Delay(10);
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);*/
	  HAL_Delay(50);
 8001284:	2032      	movs	r0, #50	; 0x32
 8001286:	f000 ff53 	bl	8002130 <HAL_Delay>
  {
 800128a:	e7ed      	b.n	8001268 <main+0x64>
 800128c:	20000000 	.word	0x20000000
 8001290:	20000004 	.word	0x20000004
 8001294:	20000008 	.word	0x20000008
 8001298:	2000000c 	.word	0x2000000c
 800129c:	20000010 	.word	0x20000010
 80012a0:	20000014 	.word	0x20000014
 80012a4:	2000031c 	.word	0x2000031c
 80012a8:	20000380 	.word	0x20000380
 80012ac:	080085f0 	.word	0x080085f0
 80012b0:	08008600 	.word	0x08008600
 80012b4:	08008610 	.word	0x08008610

080012b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b096      	sub	sp, #88	; 0x58
 80012bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	2244      	movs	r2, #68	; 0x44
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f004 fc3a 	bl	8005b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012cc:	463b      	mov	r3, r7
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]
 80012d4:	609a      	str	r2, [r3, #8]
 80012d6:	60da      	str	r2, [r3, #12]
 80012d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80012da:	2000      	movs	r0, #0
 80012dc:	f001 f9fc 	bl	80026d8 <HAL_PWREx_ControlVoltageScaling>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <SystemClock_Config+0x32>
  {
    Error_Handler();
 80012e6:	f000 fb75 	bl	80019d4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80012ea:	2310      	movs	r3, #16
 80012ec:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012ee:	2301      	movs	r3, #1
 80012f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012f6:	2360      	movs	r3, #96	; 0x60
 80012f8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012fa:	2302      	movs	r3, #2
 80012fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012fe:	2301      	movs	r3, #1
 8001300:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001302:	2301      	movs	r3, #1
 8001304:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001306:	233c      	movs	r3, #60	; 0x3c
 8001308:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800130a:	2302      	movs	r3, #2
 800130c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800130e:	2302      	movs	r3, #2
 8001310:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001312:	2302      	movs	r3, #2
 8001314:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001316:	f107 0314 	add.w	r3, r7, #20
 800131a:	4618      	mov	r0, r3
 800131c:	f001 fa90 	bl	8002840 <HAL_RCC_OscConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001326:	f000 fb55 	bl	80019d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800132a:	230f      	movs	r3, #15
 800132c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800132e:	2303      	movs	r3, #3
 8001330:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800133e:	463b      	mov	r3, r7
 8001340:	2105      	movs	r1, #5
 8001342:	4618      	mov	r0, r3
 8001344:	f001 fea2 	bl	800308c <HAL_RCC_ClockConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800134e:	f000 fb41 	bl	80019d4 <Error_Handler>
  }
}
 8001352:	bf00      	nop
 8001354:	3758      	adds	r7, #88	; 0x58
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001360:	4b22      	ldr	r3, [pc, #136]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 8001362:	4a23      	ldr	r2, [pc, #140]	; (80013f0 <MX_LPUART1_UART_Init+0x94>)
 8001364:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001366:	4b21      	ldr	r3, [pc, #132]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 8001368:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800136c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800136e:	4b1f      	ldr	r3, [pc, #124]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 8001370:	2200      	movs	r2, #0
 8001372:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001374:	4b1d      	ldr	r3, [pc, #116]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 8001376:	2200      	movs	r2, #0
 8001378:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800137a:	4b1c      	ldr	r3, [pc, #112]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001380:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 8001382:	220c      	movs	r2, #12
 8001384:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001386:	4b19      	ldr	r3, [pc, #100]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 800138e:	2200      	movs	r2, #0
 8001390:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001392:	4b16      	ldr	r3, [pc, #88]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 8001394:	2200      	movs	r2, #0
 8001396:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001398:	4b14      	ldr	r3, [pc, #80]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 800139a:	2200      	movs	r2, #0
 800139c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800139e:	4b13      	ldr	r3, [pc, #76]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80013a4:	4811      	ldr	r0, [pc, #68]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 80013a6:	f003 fcf7 	bl	8004d98 <HAL_UART_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80013b0:	f000 fb10 	bl	80019d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013b4:	2100      	movs	r1, #0
 80013b6:	480d      	ldr	r0, [pc, #52]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 80013b8:	f004 fac0 	bl	800593c <HAL_UARTEx_SetTxFifoThreshold>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013c2:	f000 fb07 	bl	80019d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013c6:	2100      	movs	r1, #0
 80013c8:	4808      	ldr	r0, [pc, #32]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 80013ca:	f004 faf5 	bl	80059b8 <HAL_UARTEx_SetRxFifoThreshold>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013d4:	f000 fafe 	bl	80019d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80013d8:	4804      	ldr	r0, [pc, #16]	; (80013ec <MX_LPUART1_UART_Init+0x90>)
 80013da:	f004 fa76 	bl	80058ca <HAL_UARTEx_DisableFifoMode>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013e4:	f000 faf6 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	2000028c 	.word	0x2000028c
 80013f0:	40008000 	.word	0x40008000

080013f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013f8:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <MX_SPI1_Init+0x74>)
 80013fa:	4a1c      	ldr	r2, [pc, #112]	; (800146c <MX_SPI1_Init+0x78>)
 80013fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013fe:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <MX_SPI1_Init+0x74>)
 8001400:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001404:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <MX_SPI1_Init+0x74>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800140c:	4b16      	ldr	r3, [pc, #88]	; (8001468 <MX_SPI1_Init+0x74>)
 800140e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001412:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001414:	4b14      	ldr	r3, [pc, #80]	; (8001468 <MX_SPI1_Init+0x74>)
 8001416:	2200      	movs	r2, #0
 8001418:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800141a:	4b13      	ldr	r3, [pc, #76]	; (8001468 <MX_SPI1_Init+0x74>)
 800141c:	2200      	movs	r2, #0
 800141e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001420:	4b11      	ldr	r3, [pc, #68]	; (8001468 <MX_SPI1_Init+0x74>)
 8001422:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001426:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001428:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <MX_SPI1_Init+0x74>)
 800142a:	2208      	movs	r2, #8
 800142c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800142e:	4b0e      	ldr	r3, [pc, #56]	; (8001468 <MX_SPI1_Init+0x74>)
 8001430:	2200      	movs	r2, #0
 8001432:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001434:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <MX_SPI1_Init+0x74>)
 8001436:	2200      	movs	r2, #0
 8001438:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800143a:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <MX_SPI1_Init+0x74>)
 800143c:	2200      	movs	r2, #0
 800143e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001440:	4b09      	ldr	r3, [pc, #36]	; (8001468 <MX_SPI1_Init+0x74>)
 8001442:	2207      	movs	r2, #7
 8001444:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001446:	4b08      	ldr	r3, [pc, #32]	; (8001468 <MX_SPI1_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <MX_SPI1_Init+0x74>)
 800144e:	2208      	movs	r2, #8
 8001450:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001452:	4805      	ldr	r0, [pc, #20]	; (8001468 <MX_SPI1_Init+0x74>)
 8001454:	f002 fde4 	bl	8004020 <HAL_SPI_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800145e:	f000 fab9 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000031c 	.word	0x2000031c
 800146c:	40013000 	.word	0x40013000

08001470 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001476:	f107 0310 	add.w	r3, r7, #16
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800148e:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <MX_TIM4_Init+0x94>)
 8001490:	4a1d      	ldr	r2, [pc, #116]	; (8001508 <MX_TIM4_Init+0x98>)
 8001492:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 19;
 8001494:	4b1b      	ldr	r3, [pc, #108]	; (8001504 <MX_TIM4_Init+0x94>)
 8001496:	2213      	movs	r2, #19
 8001498:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149a:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <MX_TIM4_Init+0x94>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff-1;
 80014a0:	4b18      	ldr	r3, [pc, #96]	; (8001504 <MX_TIM4_Init+0x94>)
 80014a2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80014a6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a8:	4b16      	ldr	r3, [pc, #88]	; (8001504 <MX_TIM4_Init+0x94>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ae:	4b15      	ldr	r3, [pc, #84]	; (8001504 <MX_TIM4_Init+0x94>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014b4:	4813      	ldr	r0, [pc, #76]	; (8001504 <MX_TIM4_Init+0x94>)
 80014b6:	f003 f929 	bl	800470c <HAL_TIM_Base_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80014c0:	f000 fa88 	bl	80019d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80014ca:	f107 0310 	add.w	r3, r7, #16
 80014ce:	4619      	mov	r1, r3
 80014d0:	480c      	ldr	r0, [pc, #48]	; (8001504 <MX_TIM4_Init+0x94>)
 80014d2:	f003 f9db 	bl	800488c <HAL_TIM_ConfigClockSource>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80014dc:	f000 fa7a 	bl	80019d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e0:	2300      	movs	r3, #0
 80014e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	4619      	mov	r1, r3
 80014ec:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_TIM4_Init+0x94>)
 80014ee:	f003 fbcb 	bl	8004c88 <HAL_TIMEx_MasterConfigSynchronization>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80014f8:	f000 fa6c 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80014fc:	bf00      	nop
 80014fe:	3720      	adds	r7, #32
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20000380 	.word	0x20000380
 8001508:	40000800 	.word	0x40000800

0800150c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08e      	sub	sp, #56	; 0x38
 8001510:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001512:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001522:	4bb5      	ldr	r3, [pc, #724]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001526:	4ab4      	ldr	r2, [pc, #720]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001528:	f043 0310 	orr.w	r3, r3, #16
 800152c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800152e:	4bb2      	ldr	r3, [pc, #712]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001532:	f003 0310 	and.w	r3, r3, #16
 8001536:	623b      	str	r3, [r7, #32]
 8001538:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	4baf      	ldr	r3, [pc, #700]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153e:	4aae      	ldr	r2, [pc, #696]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001546:	4bac      	ldr	r3, [pc, #688]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	61fb      	str	r3, [r7, #28]
 8001550:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001552:	4ba9      	ldr	r3, [pc, #676]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001556:	4aa8      	ldr	r2, [pc, #672]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001558:	f043 0320 	orr.w	r3, r3, #32
 800155c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800155e:	4ba6      	ldr	r3, [pc, #664]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001562:	f003 0320 	and.w	r3, r3, #32
 8001566:	61bb      	str	r3, [r7, #24]
 8001568:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800156a:	4ba3      	ldr	r3, [pc, #652]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156e:	4aa2      	ldr	r2, [pc, #648]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001574:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001576:	4ba0      	ldr	r3, [pc, #640]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	4b9d      	ldr	r3, [pc, #628]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001586:	4a9c      	ldr	r2, [pc, #624]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800158e:	4b9a      	ldr	r3, [pc, #616]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800159a:	4b97      	ldr	r3, [pc, #604]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800159e:	4a96      	ldr	r2, [pc, #600]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 80015a0:	f043 0302 	orr.w	r3, r3, #2
 80015a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015a6:	4b94      	ldr	r3, [pc, #592]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015b2:	4b91      	ldr	r3, [pc, #580]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b6:	4a90      	ldr	r2, [pc, #576]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 80015b8:	f043 0308 	orr.w	r3, r3, #8
 80015bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015be:	4b8e      	ldr	r3, [pc, #568]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c2:	f003 0308 	and.w	r3, r3, #8
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80015ca:	4b8b      	ldr	r3, [pc, #556]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ce:	4a8a      	ldr	r2, [pc, #552]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 80015d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d6:	4b88      	ldr	r3, [pc, #544]	; (80017f8 <MX_GPIO_Init+0x2ec>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80015e2:	f001 f91d 	bl	8002820 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2102      	movs	r1, #2
 80015ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ee:	f001 f83b 	bl	8002668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80015f8:	4880      	ldr	r0, [pc, #512]	; (80017fc <MX_GPIO_Init+0x2f0>)
 80015fa:	f001 f835 	bl	8002668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 80015fe:	2200      	movs	r2, #0
 8001600:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001604:	487e      	ldr	r0, [pc, #504]	; (8001800 <MX_GPIO_Init+0x2f4>)
 8001606:	f001 f82f 	bl	8002668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001610:	487c      	ldr	r0, [pc, #496]	; (8001804 <MX_GPIO_Init+0x2f8>)
 8001612:	f001 f829 	bl	8002668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	21c0      	movs	r1, #192	; 0xc0
 800161a:	487b      	ldr	r0, [pc, #492]	; (8001808 <MX_GPIO_Init+0x2fc>)
 800161c:	f001 f824 	bl	8002668 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001620:	230c      	movs	r3, #12
 8001622:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162c:	2300      	movs	r3, #0
 800162e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001630:	230d      	movs	r3, #13
 8001632:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001634:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001638:	4619      	mov	r1, r3
 800163a:	4871      	ldr	r0, [pc, #452]	; (8001800 <MX_GPIO_Init+0x2f4>)
 800163c:	f000 fe82 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001640:	2307      	movs	r3, #7
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001644:	2312      	movs	r3, #18
 8001646:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164c:	2303      	movs	r3, #3
 800164e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001650:	2304      	movs	r3, #4
 8001652:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001654:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001658:	4619      	mov	r1, r3
 800165a:	4868      	ldr	r0, [pc, #416]	; (80017fc <MX_GPIO_Init+0x2f0>)
 800165c:	f000 fe72 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001664:	2302      	movs	r3, #2
 8001666:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	2300      	movs	r3, #0
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166c:	2300      	movs	r3, #0
 800166e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001670:	230d      	movs	r3, #13
 8001672:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001674:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001678:	4619      	mov	r1, r3
 800167a:	4860      	ldr	r0, [pc, #384]	; (80017fc <MX_GPIO_Init+0x2f0>)
 800167c:	f000 fe62 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001680:	233f      	movs	r3, #63	; 0x3f
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001684:	230b      	movs	r3, #11
 8001686:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800168c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001690:	4619      	mov	r1, r3
 8001692:	485d      	ldr	r0, [pc, #372]	; (8001808 <MX_GPIO_Init+0x2fc>)
 8001694:	f000 fe56 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001698:	2301      	movs	r3, #1
 800169a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169c:	2302      	movs	r3, #2
 800169e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a0:	2300      	movs	r3, #0
 80016a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a4:	2300      	movs	r3, #0
 80016a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016a8:	2301      	movs	r3, #1
 80016aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b0:	4619      	mov	r1, r3
 80016b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b6:	f000 fe45 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016ba:	2302      	movs	r3, #2
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016be:	2301      	movs	r3, #1
 80016c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c6:	2300      	movs	r3, #0
 80016c8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ce:	4619      	mov	r1, r3
 80016d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016d4:	f000 fe36 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016d8:	2308      	movs	r3, #8
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80016dc:	230b      	movs	r3, #11
 80016de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e8:	4619      	mov	r1, r3
 80016ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ee:	f000 fe29 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016f2:	2301      	movs	r3, #1
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f6:	2302      	movs	r3, #2
 80016f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	2300      	movs	r3, #0
 8001700:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001702:	2302      	movs	r3, #2
 8001704:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001706:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800170a:	4619      	mov	r1, r3
 800170c:	483d      	ldr	r0, [pc, #244]	; (8001804 <MX_GPIO_Init+0x2f8>)
 800170e:	f000 fe19 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001712:	2302      	movs	r3, #2
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001716:	230b      	movs	r3, #11
 8001718:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001722:	4619      	mov	r1, r3
 8001724:	4837      	ldr	r0, [pc, #220]	; (8001804 <MX_GPIO_Init+0x2f8>)
 8001726:	f000 fe0d 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 800172a:	2344      	movs	r3, #68	; 0x44
 800172c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800172e:	2303      	movs	r3, #3
 8001730:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001736:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800173a:	4619      	mov	r1, r3
 800173c:	4831      	ldr	r0, [pc, #196]	; (8001804 <MX_GPIO_Init+0x2f8>)
 800173e:	f000 fe01 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF12 PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001742:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001746:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001748:	2301      	movs	r3, #1
 800174a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001750:	2300      	movs	r3, #0
 8001752:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001754:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001758:	4619      	mov	r1, r3
 800175a:	4828      	ldr	r0, [pc, #160]	; (80017fc <MX_GPIO_Init+0x2f0>)
 800175c:	f000 fdf2 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001760:	f44f 535e 	mov.w	r3, #14208	; 0x3780
 8001764:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001772:	2301      	movs	r3, #1
 8001774:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001776:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800177a:	4619      	mov	r1, r3
 800177c:	4820      	ldr	r0, [pc, #128]	; (8001800 <MX_GPIO_Init+0x2f4>)
 800177e:	f000 fde1 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001782:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001786:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001788:	2301      	movs	r3, #1
 800178a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001790:	2300      	movs	r3, #0
 8001792:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001794:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001798:	4619      	mov	r1, r3
 800179a:	4819      	ldr	r0, [pc, #100]	; (8001800 <MX_GPIO_Init+0x2f4>)
 800179c:	f000 fdd2 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80017a0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a6:	2302      	movs	r3, #2
 80017a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	2300      	movs	r3, #0
 80017b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80017b2:	2303      	movs	r3, #3
 80017b4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ba:	4619      	mov	r1, r3
 80017bc:	4810      	ldr	r0, [pc, #64]	; (8001800 <MX_GPIO_Init+0x2f4>)
 80017be:	f000 fdc1 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c8:	2302      	movs	r3, #2
 80017ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d0:	2300      	movs	r3, #0
 80017d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017d4:	2301      	movs	r3, #1
 80017d6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017dc:	4619      	mov	r1, r3
 80017de:	4809      	ldr	r0, [pc, #36]	; (8001804 <MX_GPIO_Init+0x2f8>)
 80017e0:	f000 fdb0 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80017e4:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80017e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ea:	2302      	movs	r3, #2
 80017ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	e00a      	b.n	800180c <MX_GPIO_Init+0x300>
 80017f6:	bf00      	nop
 80017f8:	40021000 	.word	0x40021000
 80017fc:	48001400 	.word	0x48001400
 8001800:	48001000 	.word	0x48001000
 8001804:	48000400 	.word	0x48000400
 8001808:	48000800 	.word	0x48000800
 800180c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800180e:	230d      	movs	r3, #13
 8001810:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001812:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001816:	4619      	mov	r1, r3
 8001818:	4862      	ldr	r0, [pc, #392]	; (80019a4 <MX_GPIO_Init+0x498>)
 800181a:	f000 fd93 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 800181e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001822:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001824:	2301      	movs	r3, #1
 8001826:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001828:	2300      	movs	r3, #0
 800182a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182c:	2300      	movs	r3, #0
 800182e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001830:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001834:	4619      	mov	r1, r3
 8001836:	485b      	ldr	r0, [pc, #364]	; (80019a4 <MX_GPIO_Init+0x498>)
 8001838:	f000 fd84 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800183c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001842:	2302      	movs	r3, #2
 8001844:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184a:	2303      	movs	r3, #3
 800184c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800184e:	2307      	movs	r3, #7
 8001850:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001852:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001856:	4619      	mov	r1, r3
 8001858:	4853      	ldr	r0, [pc, #332]	; (80019a8 <MX_GPIO_Init+0x49c>)
 800185a:	f000 fd73 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800185e:	2340      	movs	r3, #64	; 0x40
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001862:	2311      	movs	r3, #17
 8001864:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001866:	2301      	movs	r3, #1
 8001868:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800186a:	2301      	movs	r3, #1
 800186c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800186e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001872:	4619      	mov	r1, r3
 8001874:	484d      	ldr	r0, [pc, #308]	; (80019ac <MX_GPIO_Init+0x4a0>)
 8001876:	f000 fd65 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187e:	2301      	movs	r3, #1
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2300      	movs	r3, #0
 8001888:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800188a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188e:	4619      	mov	r1, r3
 8001890:	4846      	ldr	r0, [pc, #280]	; (80019ac <MX_GPIO_Init+0x4a0>)
 8001892:	f000 fd57 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001896:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800189a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80018a8:	230c      	movs	r3, #12
 80018aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b0:	4619      	mov	r1, r3
 80018b2:	483e      	ldr	r0, [pc, #248]	; (80019ac <MX_GPIO_Init+0x4a0>)
 80018b4:	f000 fd46 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80018b8:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	2302      	movs	r3, #2
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c6:	2303      	movs	r3, #3
 80018c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80018ca:	230a      	movs	r3, #10
 80018cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d2:	4619      	mov	r1, r3
 80018d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018d8:	f000 fd34 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e2:	2300      	movs	r3, #0
 80018e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ee:	4619      	mov	r1, r3
 80018f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f4:	f000 fd26 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018f8:	2301      	movs	r3, #1
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fc:	2302      	movs	r3, #2
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001904:	2303      	movs	r3, #3
 8001906:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001908:	2309      	movs	r3, #9
 800190a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800190c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001910:	4619      	mov	r1, r3
 8001912:	4825      	ldr	r0, [pc, #148]	; (80019a8 <MX_GPIO_Init+0x49c>)
 8001914:	f000 fd16 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001918:	2304      	movs	r3, #4
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	2302      	movs	r3, #2
 800191e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001928:	230c      	movs	r3, #12
 800192a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800192c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001930:	4619      	mov	r1, r3
 8001932:	481d      	ldr	r0, [pc, #116]	; (80019a8 <MX_GPIO_Init+0x49c>)
 8001934:	f000 fd06 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001938:	2378      	movs	r3, #120	; 0x78
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001948:	2307      	movs	r3, #7
 800194a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800194c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001950:	4619      	mov	r1, r3
 8001952:	4815      	ldr	r0, [pc, #84]	; (80019a8 <MX_GPIO_Init+0x49c>)
 8001954:	f000 fcf6 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001958:	2338      	movs	r3, #56	; 0x38
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195c:	2302      	movs	r3, #2
 800195e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	2300      	movs	r3, #0
 8001962:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001964:	2303      	movs	r3, #3
 8001966:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001968:	2306      	movs	r3, #6
 800196a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001970:	4619      	mov	r1, r3
 8001972:	480c      	ldr	r0, [pc, #48]	; (80019a4 <MX_GPIO_Init+0x498>)
 8001974:	f000 fce6 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001978:	f44f 7340 	mov.w	r3, #768	; 0x300
 800197c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800197e:	2312      	movs	r3, #18
 8001980:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001986:	2303      	movs	r3, #3
 8001988:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800198a:	2304      	movs	r3, #4
 800198c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800198e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001992:	4619      	mov	r1, r3
 8001994:	4803      	ldr	r0, [pc, #12]	; (80019a4 <MX_GPIO_Init+0x498>)
 8001996:	f000 fcd5 	bl	8002344 <HAL_GPIO_Init>

}
 800199a:	bf00      	nop
 800199c:	3738      	adds	r7, #56	; 0x38
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	48000400 	.word	0x48000400
 80019a8:	48000c00 	.word	0x48000c00
 80019ac:	48000800 	.word	0x48000800

080019b0 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80019b8:	1d39      	adds	r1, r7, #4
 80019ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019be:	2201      	movs	r2, #1
 80019c0:	4803      	ldr	r0, [pc, #12]	; (80019d0 <__io_putchar+0x20>)
 80019c2:	f003 fa39 	bl	8004e38 <HAL_UART_Transmit>
  return ch;
 80019c6:	687b      	ldr	r3, [r7, #4]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	2000028c 	.word	0x2000028c

080019d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d8:	b672      	cpsid	i
}
 80019da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019dc:	e7fe      	b.n	80019dc <Error_Handler+0x8>
	...

080019e0 <delay_us>:
static TIM_HandleTypeDef* countTim;


//??
void delay_us (uint16_t us)//blocking delay
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(countTim,0);  // set the counter value a 0
 80019ea:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <delay_us+0x34>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2200      	movs	r2, #0
 80019f2:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(countTim) < us);  // wait for the counter to reach the us input in the parameter
 80019f4:	bf00      	nop
 80019f6:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <delay_us+0x34>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019fe:	88fb      	ldrh	r3, [r7, #6]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d3f8      	bcc.n	80019f6 <delay_us+0x16>
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	200003cc 	.word	0x200003cc

08001a18 <writeOne>:

void writeOne() {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
	uint32_t* writeAdd = (uint32_t*)(GPIOC_ADDR + ODR_OFFSET);
 8001a1e:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <writeOne+0x38>)
 8001a20:	607b      	str	r3, [r7, #4]
	*writeAdd &= ~(1 << 6);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	601a      	str	r2, [r3, #0]
	delay_us(5);
 8001a2e:	2005      	movs	r0, #5
 8001a30:	f7ff ffd6 	bl	80019e0 <delay_us>
	*writeAdd |= (1 << 6);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	601a      	str	r2, [r3, #0]
	delay_us(15);
 8001a40:	200f      	movs	r0, #15
 8001a42:	f7ff ffcd 	bl	80019e0 <delay_us>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	48000814 	.word	0x48000814

08001a54 <writeZero>:

void writeZero() {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
	uint32_t* writeAdd = (uint32_t*)(GPIOC_ADDR + ODR_OFFSET);
 8001a5a:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <writeZero+0x38>)
 8001a5c:	607b      	str	r3, [r7, #4]
	*writeAdd &= ~(1 << 6);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
	delay_us(15);
 8001a6a:	200f      	movs	r0, #15
 8001a6c:	f7ff ffb8 	bl	80019e0 <delay_us>
	*writeAdd |= (1 << 6);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
	delay_us(5);
 8001a7c:	2005      	movs	r0, #5
 8001a7e:	f7ff ffaf 	bl	80019e0 <delay_us>
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	48000814 	.word	0x48000814

08001a90 <pollRead>:

//ret >> 31:            buttonval (?)
//(ret >> 8) & 0xff:    XVal (signed char)
//ret & 0xff:           YVal (signed char)
uint32_t pollRead() {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
	//poll
	volatile uint32_t* readAdd = (uint32_t*)(GPIOC_ADDR + IDR_OFFSET);
 8001a96:	4b37      	ldr	r3, [pc, #220]	; (8001b74 <pollRead+0xe4>)
 8001a98:	607b      	str	r3, [r7, #4]
	volatile uint32_t* writeAdd = (uint32_t*)(GPIOC_ADDR + ODR_OFFSET);
 8001a9a:	4b37      	ldr	r3, [pc, #220]	; (8001b78 <pollRead+0xe8>)
 8001a9c:	603b      	str	r3, [r7, #0]
	uint32_t buttonVals = 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
	writeZero();
 8001aa2:	f7ff ffd7 	bl	8001a54 <writeZero>
	writeZero();
 8001aa6:	f7ff ffd5 	bl	8001a54 <writeZero>
	writeZero();
 8001aaa:	f7ff ffd3 	bl	8001a54 <writeZero>
	writeZero();
 8001aae:	f7ff ffd1 	bl	8001a54 <writeZero>
	writeZero();
 8001ab2:	f7ff ffcf 	bl	8001a54 <writeZero>
	writeZero();
 8001ab6:	f7ff ffcd 	bl	8001a54 <writeZero>
	writeZero();
 8001aba:	f7ff ffcb 	bl	8001a54 <writeZero>
	writeOne();
 8001abe:	f7ff ffab 	bl	8001a18 <writeOne>
	*writeAdd &= ~(1 << 6);
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	601a      	str	r2, [r3, #0]
	delay_us(5);
 8001ace:	2005      	movs	r0, #5
 8001ad0:	f7ff ff86 	bl	80019e0 <delay_us>
	*writeAdd |= (1 << 6);
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	601a      	str	r2, [r3, #0]
	delay_us(9);
 8001ae0:	2009      	movs	r0, #9
 8001ae2:	f7ff ff7d 	bl	80019e0 <delay_us>

	//read
	for(int i = 0; i < 31; ++i) {
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	e02d      	b.n	8001b48 <pollRead+0xb8>
	delay_us(5);
 8001aec:	2005      	movs	r0, #5
 8001aee:	f7ff ff77 	bl	80019e0 <delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 8001af2:	2201      	movs	r2, #1
 8001af4:	2102      	movs	r1, #2
 8001af6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001afa:	f000 fdb5 	bl	8002668 <HAL_GPIO_WritePin>
	buttonVals |= (*readAdd >> 6) & 1;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	099b      	lsrs	r3, r3, #6
 8001b04:	f003 0301 	and.w	r3, r3, #1
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2102      	movs	r1, #2
 8001b12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b16:	f000 fda7 	bl	8002668 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
	buttonVals = buttonVals << 1;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
	delay_us(6);
 8001b20:	2006      	movs	r0, #6
 8001b22:	f7ff ff5d 	bl	80019e0 <delay_us>
	 if(i % 2 == 0) {
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d102      	bne.n	8001b36 <pollRead+0xa6>
		delay_us(2);
 8001b30:	2002      	movs	r0, #2
 8001b32:	f7ff ff55 	bl	80019e0 <delay_us>
	}
	 if (i==15) {
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	2b0f      	cmp	r3, #15
 8001b3a:	d102      	bne.n	8001b42 <pollRead+0xb2>
		 delay_us(4);
 8001b3c:	2004      	movs	r0, #4
 8001b3e:	f7ff ff4f 	bl	80019e0 <delay_us>
	for(int i = 0; i < 31; ++i) {
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	3301      	adds	r3, #1
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	2b1e      	cmp	r3, #30
 8001b4c:	ddce      	ble.n	8001aec <pollRead+0x5c>
	 }
	}
	delay_us(5);
 8001b4e:	2005      	movs	r0, #5
 8001b50:	f7ff ff46 	bl	80019e0 <delay_us>
	buttonVals |= (*readAdd >> 6) & 1;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	099b      	lsrs	r3, r3, #6
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
	delay_us(15);
 8001b64:	200f      	movs	r0, #15
 8001b66:	f7ff ff3b 	bl	80019e0 <delay_us>
	return buttonVals;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3710      	adds	r7, #16
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	48000810 	.word	0x48000810
 8001b78:	48000814 	.word	0x48000814

08001b7c <N64_init>:

void N64_init(TIM_HandleTypeDef* countTimer){
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	countTim = countTimer;
 8001b84:	4a05      	ldr	r2, [pc, #20]	; (8001b9c <N64_init+0x20>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(countTim);
 8001b8a:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <N64_init+0x20>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f002 fe14 	bl	80047bc <HAL_TIM_Base_Start>
	//TODO future: add pin/gpio of all pins involved
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	200003cc 	.word	0x200003cc

08001ba0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba6:	4b0f      	ldr	r3, [pc, #60]	; (8001be4 <HAL_MspInit+0x44>)
 8001ba8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001baa:	4a0e      	ldr	r2, [pc, #56]	; (8001be4 <HAL_MspInit+0x44>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	6613      	str	r3, [r2, #96]	; 0x60
 8001bb2:	4b0c      	ldr	r3, [pc, #48]	; (8001be4 <HAL_MspInit+0x44>)
 8001bb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	607b      	str	r3, [r7, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bbe:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <HAL_MspInit+0x44>)
 8001bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc2:	4a08      	ldr	r2, [pc, #32]	; (8001be4 <HAL_MspInit+0x44>)
 8001bc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc8:	6593      	str	r3, [r2, #88]	; 0x58
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <HAL_MspInit+0x44>)
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd2:	603b      	str	r3, [r7, #0]
 8001bd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	40021000 	.word	0x40021000

08001be8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b0ae      	sub	sp, #184	; 0xb8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c00:	f107 0310 	add.w	r3, r7, #16
 8001c04:	2294      	movs	r2, #148	; 0x94
 8001c06:	2100      	movs	r1, #0
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f003 ff99 	bl	8005b40 <memset>
  if(huart->Instance==LPUART1)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a22      	ldr	r2, [pc, #136]	; (8001c9c <HAL_UART_MspInit+0xb4>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d13d      	bne.n	8001c94 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001c18:	2320      	movs	r3, #32
 8001c1a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c20:	f107 0310 	add.w	r3, r7, #16
 8001c24:	4618      	mov	r0, r3
 8001c26:	f001 fce3 	bl	80035f0 <HAL_RCCEx_PeriphCLKConfig>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c30:	f7ff fed0 	bl	80019d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001c34:	4b1a      	ldr	r3, [pc, #104]	; (8001ca0 <HAL_UART_MspInit+0xb8>)
 8001c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c38:	4a19      	ldr	r2, [pc, #100]	; (8001ca0 <HAL_UART_MspInit+0xb8>)
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001c40:	4b17      	ldr	r3, [pc, #92]	; (8001ca0 <HAL_UART_MspInit+0xb8>)
 8001c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c4c:	4b14      	ldr	r3, [pc, #80]	; (8001ca0 <HAL_UART_MspInit+0xb8>)
 8001c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c50:	4a13      	ldr	r2, [pc, #76]	; (8001ca0 <HAL_UART_MspInit+0xb8>)
 8001c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c58:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <HAL_UART_MspInit+0xb8>)
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001c64:	f000 fddc 	bl	8002820 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001c68:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001c6c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c70:	2302      	movs	r3, #2
 8001c72:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001c82:	2308      	movs	r3, #8
 8001c84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c88:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <HAL_UART_MspInit+0xbc>)
 8001c90:	f000 fb58 	bl	8002344 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001c94:	bf00      	nop
 8001c96:	37b8      	adds	r7, #184	; 0xb8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40008000 	.word	0x40008000
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	48001800 	.word	0x48001800

08001ca8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08a      	sub	sp, #40	; 0x28
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0314 	add.w	r3, r7, #20
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a17      	ldr	r2, [pc, #92]	; (8001d24 <HAL_SPI_MspInit+0x7c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d128      	bne.n	8001d1c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cca:	4b17      	ldr	r3, [pc, #92]	; (8001d28 <HAL_SPI_MspInit+0x80>)
 8001ccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cce:	4a16      	ldr	r2, [pc, #88]	; (8001d28 <HAL_SPI_MspInit+0x80>)
 8001cd0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001cd4:	6613      	str	r3, [r2, #96]	; 0x60
 8001cd6:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <HAL_SPI_MspInit+0x80>)
 8001cd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <HAL_SPI_MspInit+0x80>)
 8001ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce6:	4a10      	ldr	r2, [pc, #64]	; (8001d28 <HAL_SPI_MspInit+0x80>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cee:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <HAL_SPI_MspInit+0x80>)
 8001cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001cfa:	23f0      	movs	r3, #240	; 0xf0
 8001cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d06:	2303      	movs	r3, #3
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d0a:	2305      	movs	r3, #5
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d18:	f000 fb14 	bl	8002344 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d1c:	bf00      	nop
 8001d1e:	3728      	adds	r7, #40	; 0x28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40013000 	.word	0x40013000
 8001d28:	40021000 	.word	0x40021000

08001d2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08a      	sub	sp, #40	; 0x28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a25      	ldr	r2, [pc, #148]	; (8001de0 <HAL_TIM_Base_MspInit+0xb4>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d144      	bne.n	8001dd8 <HAL_TIM_Base_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d4e:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d52:	4a24      	ldr	r2, [pc, #144]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d54:	f043 0304 	orr.w	r3, r3, #4
 8001d58:	6593      	str	r3, [r2, #88]	; 0x58
 8001d5a:	4b22      	ldr	r3, [pc, #136]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d5e:	f003 0304 	and.w	r3, r3, #4
 8001d62:	613b      	str	r3, [r7, #16]
 8001d64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d66:	4b1f      	ldr	r3, [pc, #124]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6a:	4a1e      	ldr	r2, [pc, #120]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d6c:	f043 0308 	orr.w	r3, r3, #8
 8001d70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d72:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d76:	f003 0308 	and.w	r3, r3, #8
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d7e:	4b19      	ldr	r3, [pc, #100]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	4a18      	ldr	r2, [pc, #96]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d84:	f043 0310 	orr.w	r3, r3, #16
 8001d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <HAL_TIM_Base_MspInit+0xb8>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8e:	f003 0310 	and.w	r3, r3, #16
 8001d92:	60bb      	str	r3, [r7, #8]
 8001d94:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    PE0     ------> TIM4_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d96:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da4:	2300      	movs	r3, #0
 8001da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001da8:	2302      	movs	r3, #2
 8001daa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	480d      	ldr	r0, [pc, #52]	; (8001de8 <HAL_TIM_Base_MspInit+0xbc>)
 8001db4:	f000 fac6 	bl	8002344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001db8:	2301      	movs	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4806      	ldr	r0, [pc, #24]	; (8001dec <HAL_TIM_Base_MspInit+0xc0>)
 8001dd4:	f000 fab6 	bl	8002344 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001dd8:	bf00      	nop
 8001dda:	3728      	adds	r7, #40	; 0x28
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40000800 	.word	0x40000800
 8001de4:	40021000 	.word	0x40021000
 8001de8:	48000c00 	.word	0x48000c00
 8001dec:	48001000 	.word	0x48001000

08001df0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001df4:	e7fe      	b.n	8001df4 <NMI_Handler+0x4>

08001df6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001df6:	b480      	push	{r7}
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dfa:	e7fe      	b.n	8001dfa <HardFault_Handler+0x4>

08001dfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e00:	e7fe      	b.n	8001e00 <MemManage_Handler+0x4>

08001e02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e02:	b480      	push	{r7}
 8001e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e06:	e7fe      	b.n	8001e06 <BusFault_Handler+0x4>

08001e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e0c:	e7fe      	b.n	8001e0c <UsageFault_Handler+0x4>

08001e0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e3c:	f000 f958 	bl	80020f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
	return 1;
 8001e48:	2301      	movs	r3, #1
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <_kill>:

int _kill(int pid, int sig)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e5e:	f003 fe37 	bl	8005ad0 <__errno>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2216      	movs	r2, #22
 8001e66:	601a      	str	r2, [r3, #0]
	return -1;
 8001e68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <_exit>:

void _exit (int status)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7ff ffe7 	bl	8001e54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e86:	e7fe      	b.n	8001e86 <_exit+0x12>

08001e88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	e00a      	b.n	8001eb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e9a:	f3af 8000 	nop.w
 8001e9e:	4601      	mov	r1, r0
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	60ba      	str	r2, [r7, #8]
 8001ea6:	b2ca      	uxtb	r2, r1
 8001ea8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	3301      	adds	r3, #1
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	dbf0      	blt.n	8001e9a <_read+0x12>
	}

return len;
 8001eb8:	687b      	ldr	r3, [r7, #4]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3718      	adds	r7, #24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	e009      	b.n	8001ee8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	1c5a      	adds	r2, r3, #1
 8001ed8:	60ba      	str	r2, [r7, #8]
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff fd67 	bl	80019b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	617b      	str	r3, [r7, #20]
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	dbf1      	blt.n	8001ed4 <_write+0x12>
	}
	return len;
 8001ef0:	687b      	ldr	r3, [r7, #4]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <_close>:

int _close(int file)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
	return -1;
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
 8001f1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f22:	605a      	str	r2, [r3, #4]
	return 0;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <_isatty>:

int _isatty(int file)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
	return 1;
 8001f3a:	2301      	movs	r3, #1
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
	return 0;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f6c:	4a14      	ldr	r2, [pc, #80]	; (8001fc0 <_sbrk+0x5c>)
 8001f6e:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <_sbrk+0x60>)
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f78:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <_sbrk+0x64>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d102      	bne.n	8001f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f80:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <_sbrk+0x64>)
 8001f82:	4a12      	ldr	r2, [pc, #72]	; (8001fcc <_sbrk+0x68>)
 8001f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f86:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <_sbrk+0x64>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d207      	bcs.n	8001fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f94:	f003 fd9c 	bl	8005ad0 <__errno>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa2:	e009      	b.n	8001fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001faa:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <_sbrk+0x64>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	4a05      	ldr	r2, [pc, #20]	; (8001fc8 <_sbrk+0x64>)
 8001fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	200a0000 	.word	0x200a0000
 8001fc4:	00000400 	.word	0x00000400
 8001fc8:	200003d0 	.word	0x200003d0
 8001fcc:	200003e8 	.word	0x200003e8

08001fd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <SystemInit+0x20>)
 8001fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fda:	4a05      	ldr	r2, [pc, #20]	; (8001ff0 <SystemInit+0x20>)
 8001fdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fe0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ff4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800202c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ff8:	f7ff ffea 	bl	8001fd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ffc:	480c      	ldr	r0, [pc, #48]	; (8002030 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ffe:	490d      	ldr	r1, [pc, #52]	; (8002034 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002000:	4a0d      	ldr	r2, [pc, #52]	; (8002038 <LoopForever+0xe>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002004:	e002      	b.n	800200c <LoopCopyDataInit>

08002006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800200a:	3304      	adds	r3, #4

0800200c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800200c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002010:	d3f9      	bcc.n	8002006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002012:	4a0a      	ldr	r2, [pc, #40]	; (800203c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002014:	4c0a      	ldr	r4, [pc, #40]	; (8002040 <LoopForever+0x16>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002018:	e001      	b.n	800201e <LoopFillZerobss>

0800201a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800201a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800201c:	3204      	adds	r2, #4

0800201e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002020:	d3fb      	bcc.n	800201a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002022:	f003 fd5b 	bl	8005adc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002026:	f7ff f8ed 	bl	8001204 <main>

0800202a <LoopForever>:

LoopForever:
    b LoopForever
 800202a:	e7fe      	b.n	800202a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800202c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002034:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002038:	08008a7c 	.word	0x08008a7c
  ldr r2, =_sbss
 800203c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002040:	200003e8 	.word	0x200003e8

08002044 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002044:	e7fe      	b.n	8002044 <ADC1_IRQHandler>

08002046 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b082      	sub	sp, #8
 800204a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800204c:	2300      	movs	r3, #0
 800204e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002050:	2003      	movs	r0, #3
 8002052:	f000 f943 	bl	80022dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002056:	2000      	movs	r0, #0
 8002058:	f000 f80e 	bl	8002078 <HAL_InitTick>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	71fb      	strb	r3, [r7, #7]
 8002066:	e001      	b.n	800206c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002068:	f7ff fd9a 	bl	8001ba0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800206c:	79fb      	ldrb	r3, [r7, #7]
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002084:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <HAL_InitTick+0x6c>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d023      	beq.n	80020d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800208c:	4b16      	ldr	r3, [pc, #88]	; (80020e8 <HAL_InitTick+0x70>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <HAL_InitTick+0x6c>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	4619      	mov	r1, r3
 8002096:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800209a:	fbb3 f3f1 	udiv	r3, r3, r1
 800209e:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a2:	4618      	mov	r0, r3
 80020a4:	f000 f941 	bl	800232a <HAL_SYSTICK_Config>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10f      	bne.n	80020ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b0f      	cmp	r3, #15
 80020b2:	d809      	bhi.n	80020c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020b4:	2200      	movs	r2, #0
 80020b6:	6879      	ldr	r1, [r7, #4]
 80020b8:	f04f 30ff 	mov.w	r0, #4294967295
 80020bc:	f000 f919 	bl	80022f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020c0:	4a0a      	ldr	r2, [pc, #40]	; (80020ec <HAL_InitTick+0x74>)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6013      	str	r3, [r2, #0]
 80020c6:	e007      	b.n	80020d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	73fb      	strb	r3, [r7, #15]
 80020cc:	e004      	b.n	80020d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	73fb      	strb	r3, [r7, #15]
 80020d2:	e001      	b.n	80020d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000020 	.word	0x20000020
 80020e8:	20000018 	.word	0x20000018
 80020ec:	2000001c 	.word	0x2000001c

080020f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020f4:	4b06      	ldr	r3, [pc, #24]	; (8002110 <HAL_IncTick+0x20>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <HAL_IncTick+0x24>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4413      	add	r3, r2
 8002100:	4a04      	ldr	r2, [pc, #16]	; (8002114 <HAL_IncTick+0x24>)
 8002102:	6013      	str	r3, [r2, #0]
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	20000020 	.word	0x20000020
 8002114:	200003d4 	.word	0x200003d4

08002118 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return uwTick;
 800211c:	4b03      	ldr	r3, [pc, #12]	; (800212c <HAL_GetTick+0x14>)
 800211e:	681b      	ldr	r3, [r3, #0]
}
 8002120:	4618      	mov	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	200003d4 	.word	0x200003d4

08002130 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002138:	f7ff ffee 	bl	8002118 <HAL_GetTick>
 800213c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002148:	d005      	beq.n	8002156 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800214a:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <HAL_Delay+0x44>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	461a      	mov	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4413      	add	r3, r2
 8002154:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002156:	bf00      	nop
 8002158:	f7ff ffde 	bl	8002118 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	429a      	cmp	r2, r3
 8002166:	d8f7      	bhi.n	8002158 <HAL_Delay+0x28>
  {
  }
}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000020 	.word	0x20000020

08002178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <__NVIC_SetPriorityGrouping+0x44>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800218e:	68ba      	ldr	r2, [r7, #8]
 8002190:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002194:	4013      	ands	r3, r2
 8002196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021aa:	4a04      	ldr	r2, [pc, #16]	; (80021bc <__NVIC_SetPriorityGrouping+0x44>)
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	60d3      	str	r3, [r2, #12]
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021c4:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <__NVIC_GetPriorityGrouping+0x18>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	0a1b      	lsrs	r3, r3, #8
 80021ca:	f003 0307 	and.w	r3, r3, #7
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	6039      	str	r1, [r7, #0]
 80021e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	db0a      	blt.n	8002206 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	b2da      	uxtb	r2, r3
 80021f4:	490c      	ldr	r1, [pc, #48]	; (8002228 <__NVIC_SetPriority+0x4c>)
 80021f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fa:	0112      	lsls	r2, r2, #4
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	440b      	add	r3, r1
 8002200:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002204:	e00a      	b.n	800221c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	b2da      	uxtb	r2, r3
 800220a:	4908      	ldr	r1, [pc, #32]	; (800222c <__NVIC_SetPriority+0x50>)
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	3b04      	subs	r3, #4
 8002214:	0112      	lsls	r2, r2, #4
 8002216:	b2d2      	uxtb	r2, r2
 8002218:	440b      	add	r3, r1
 800221a:	761a      	strb	r2, [r3, #24]
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000e100 	.word	0xe000e100
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002230:	b480      	push	{r7}
 8002232:	b089      	sub	sp, #36	; 0x24
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	f1c3 0307 	rsb	r3, r3, #7
 800224a:	2b04      	cmp	r3, #4
 800224c:	bf28      	it	cs
 800224e:	2304      	movcs	r3, #4
 8002250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	3304      	adds	r3, #4
 8002256:	2b06      	cmp	r3, #6
 8002258:	d902      	bls.n	8002260 <NVIC_EncodePriority+0x30>
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	3b03      	subs	r3, #3
 800225e:	e000      	b.n	8002262 <NVIC_EncodePriority+0x32>
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002264:	f04f 32ff 	mov.w	r2, #4294967295
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43da      	mvns	r2, r3
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	401a      	ands	r2, r3
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002278:	f04f 31ff 	mov.w	r1, #4294967295
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	fa01 f303 	lsl.w	r3, r1, r3
 8002282:	43d9      	mvns	r1, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002288:	4313      	orrs	r3, r2
         );
}
 800228a:	4618      	mov	r0, r3
 800228c:	3724      	adds	r7, #36	; 0x24
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3b01      	subs	r3, #1
 80022a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022a8:	d301      	bcc.n	80022ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022aa:	2301      	movs	r3, #1
 80022ac:	e00f      	b.n	80022ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ae:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <SysTick_Config+0x40>)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3b01      	subs	r3, #1
 80022b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022b6:	210f      	movs	r1, #15
 80022b8:	f04f 30ff 	mov.w	r0, #4294967295
 80022bc:	f7ff ff8e 	bl	80021dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022c0:	4b05      	ldr	r3, [pc, #20]	; (80022d8 <SysTick_Config+0x40>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022c6:	4b04      	ldr	r3, [pc, #16]	; (80022d8 <SysTick_Config+0x40>)
 80022c8:	2207      	movs	r2, #7
 80022ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	e000e010 	.word	0xe000e010

080022dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f7ff ff47 	bl	8002178 <__NVIC_SetPriorityGrouping>
}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b086      	sub	sp, #24
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	4603      	mov	r3, r0
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
 80022fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002300:	2300      	movs	r3, #0
 8002302:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002304:	f7ff ff5c 	bl	80021c0 <__NVIC_GetPriorityGrouping>
 8002308:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	68b9      	ldr	r1, [r7, #8]
 800230e:	6978      	ldr	r0, [r7, #20]
 8002310:	f7ff ff8e 	bl	8002230 <NVIC_EncodePriority>
 8002314:	4602      	mov	r2, r0
 8002316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800231a:	4611      	mov	r1, r2
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff ff5d 	bl	80021dc <__NVIC_SetPriority>
}
 8002322:	bf00      	nop
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b082      	sub	sp, #8
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff ffb0 	bl	8002298 <SysTick_Config>
 8002338:	4603      	mov	r3, r0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002344:	b480      	push	{r7}
 8002346:	b087      	sub	sp, #28
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002352:	e166      	b.n	8002622 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	2101      	movs	r1, #1
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	fa01 f303 	lsl.w	r3, r1, r3
 8002360:	4013      	ands	r3, r2
 8002362:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2b00      	cmp	r3, #0
 8002368:	f000 8158 	beq.w	800261c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 0303 	and.w	r3, r3, #3
 8002374:	2b01      	cmp	r3, #1
 8002376:	d005      	beq.n	8002384 <HAL_GPIO_Init+0x40>
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d130      	bne.n	80023e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	2203      	movs	r2, #3
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	43db      	mvns	r3, r3
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	4013      	ands	r3, r2
 800239a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	68da      	ldr	r2, [r3, #12]
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023ba:	2201      	movs	r2, #1
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43db      	mvns	r3, r3
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	4013      	ands	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	091b      	lsrs	r3, r3, #4
 80023d0:	f003 0201 	and.w	r2, r3, #1
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2b03      	cmp	r3, #3
 80023f0:	d017      	beq.n	8002422 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	2203      	movs	r2, #3
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	43db      	mvns	r3, r3
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	4013      	ands	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	4313      	orrs	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f003 0303 	and.w	r3, r3, #3
 800242a:	2b02      	cmp	r3, #2
 800242c:	d123      	bne.n	8002476 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	08da      	lsrs	r2, r3, #3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3208      	adds	r2, #8
 8002436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800243a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	220f      	movs	r2, #15
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	691a      	ldr	r2, [r3, #16]
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	f003 0307 	and.w	r3, r3, #7
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	4313      	orrs	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	08da      	lsrs	r2, r3, #3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3208      	adds	r2, #8
 8002470:	6939      	ldr	r1, [r7, #16]
 8002472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	2203      	movs	r2, #3
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43db      	mvns	r3, r3
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4013      	ands	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f003 0203 	and.w	r2, r3, #3
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f000 80b2 	beq.w	800261c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024b8:	4b61      	ldr	r3, [pc, #388]	; (8002640 <HAL_GPIO_Init+0x2fc>)
 80024ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024bc:	4a60      	ldr	r2, [pc, #384]	; (8002640 <HAL_GPIO_Init+0x2fc>)
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	6613      	str	r3, [r2, #96]	; 0x60
 80024c4:	4b5e      	ldr	r3, [pc, #376]	; (8002640 <HAL_GPIO_Init+0x2fc>)
 80024c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024d0:	4a5c      	ldr	r2, [pc, #368]	; (8002644 <HAL_GPIO_Init+0x300>)
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	089b      	lsrs	r3, r3, #2
 80024d6:	3302      	adds	r3, #2
 80024d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	f003 0303 	and.w	r3, r3, #3
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	220f      	movs	r2, #15
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	4013      	ands	r3, r2
 80024f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80024fa:	d02b      	beq.n	8002554 <HAL_GPIO_Init+0x210>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a52      	ldr	r2, [pc, #328]	; (8002648 <HAL_GPIO_Init+0x304>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d025      	beq.n	8002550 <HAL_GPIO_Init+0x20c>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a51      	ldr	r2, [pc, #324]	; (800264c <HAL_GPIO_Init+0x308>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d01f      	beq.n	800254c <HAL_GPIO_Init+0x208>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4a50      	ldr	r2, [pc, #320]	; (8002650 <HAL_GPIO_Init+0x30c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d019      	beq.n	8002548 <HAL_GPIO_Init+0x204>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	4a4f      	ldr	r2, [pc, #316]	; (8002654 <HAL_GPIO_Init+0x310>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d013      	beq.n	8002544 <HAL_GPIO_Init+0x200>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a4e      	ldr	r2, [pc, #312]	; (8002658 <HAL_GPIO_Init+0x314>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d00d      	beq.n	8002540 <HAL_GPIO_Init+0x1fc>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a4d      	ldr	r2, [pc, #308]	; (800265c <HAL_GPIO_Init+0x318>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d007      	beq.n	800253c <HAL_GPIO_Init+0x1f8>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a4c      	ldr	r2, [pc, #304]	; (8002660 <HAL_GPIO_Init+0x31c>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d101      	bne.n	8002538 <HAL_GPIO_Init+0x1f4>
 8002534:	2307      	movs	r3, #7
 8002536:	e00e      	b.n	8002556 <HAL_GPIO_Init+0x212>
 8002538:	2308      	movs	r3, #8
 800253a:	e00c      	b.n	8002556 <HAL_GPIO_Init+0x212>
 800253c:	2306      	movs	r3, #6
 800253e:	e00a      	b.n	8002556 <HAL_GPIO_Init+0x212>
 8002540:	2305      	movs	r3, #5
 8002542:	e008      	b.n	8002556 <HAL_GPIO_Init+0x212>
 8002544:	2304      	movs	r3, #4
 8002546:	e006      	b.n	8002556 <HAL_GPIO_Init+0x212>
 8002548:	2303      	movs	r3, #3
 800254a:	e004      	b.n	8002556 <HAL_GPIO_Init+0x212>
 800254c:	2302      	movs	r3, #2
 800254e:	e002      	b.n	8002556 <HAL_GPIO_Init+0x212>
 8002550:	2301      	movs	r3, #1
 8002552:	e000      	b.n	8002556 <HAL_GPIO_Init+0x212>
 8002554:	2300      	movs	r3, #0
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	f002 0203 	and.w	r2, r2, #3
 800255c:	0092      	lsls	r2, r2, #2
 800255e:	4093      	lsls	r3, r2
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002566:	4937      	ldr	r1, [pc, #220]	; (8002644 <HAL_GPIO_Init+0x300>)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	089b      	lsrs	r3, r3, #2
 800256c:	3302      	adds	r3, #2
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002574:	4b3b      	ldr	r3, [pc, #236]	; (8002664 <HAL_GPIO_Init+0x320>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	43db      	mvns	r3, r3
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	4013      	ands	r3, r2
 8002582:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4313      	orrs	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002598:	4a32      	ldr	r2, [pc, #200]	; (8002664 <HAL_GPIO_Init+0x320>)
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800259e:	4b31      	ldr	r3, [pc, #196]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	43db      	mvns	r3, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025c2:	4a28      	ldr	r2, [pc, #160]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025c8:	4b26      	ldr	r3, [pc, #152]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	43db      	mvns	r3, r3
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4013      	ands	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d003      	beq.n	80025ec <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025ec:	4a1d      	ldr	r2, [pc, #116]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	43db      	mvns	r3, r3
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	4013      	ands	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d003      	beq.n	8002616 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002616:	4a13      	ldr	r2, [pc, #76]	; (8002664 <HAL_GPIO_Init+0x320>)
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	3301      	adds	r3, #1
 8002620:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	fa22 f303 	lsr.w	r3, r2, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	f47f ae91 	bne.w	8002354 <HAL_GPIO_Init+0x10>
  }
}
 8002632:	bf00      	nop
 8002634:	bf00      	nop
 8002636:	371c      	adds	r7, #28
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	40021000 	.word	0x40021000
 8002644:	40010000 	.word	0x40010000
 8002648:	48000400 	.word	0x48000400
 800264c:	48000800 	.word	0x48000800
 8002650:	48000c00 	.word	0x48000c00
 8002654:	48001000 	.word	0x48001000
 8002658:	48001400 	.word	0x48001400
 800265c:	48001800 	.word	0x48001800
 8002660:	48001c00 	.word	0x48001c00
 8002664:	40010400 	.word	0x40010400

08002668 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	807b      	strh	r3, [r7, #2]
 8002674:	4613      	mov	r3, r2
 8002676:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002678:	787b      	ldrb	r3, [r7, #1]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800267e:	887a      	ldrh	r2, [r7, #2]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002684:	e002      	b.n	800268c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002686:	887a      	ldrh	r2, [r7, #2]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800268c:	bf00      	nop
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800269c:	4b0d      	ldr	r3, [pc, #52]	; (80026d4 <HAL_PWREx_GetVoltageRange+0x3c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026a8:	d102      	bne.n	80026b0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80026aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026ae:	e00b      	b.n	80026c8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80026b0:	4b08      	ldr	r3, [pc, #32]	; (80026d4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80026b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026be:	d102      	bne.n	80026c6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80026c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026c4:	e000      	b.n	80026c8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80026c6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	40007000 	.word	0x40007000

080026d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d141      	bne.n	800276a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80026e6:	4b4b      	ldr	r3, [pc, #300]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026f2:	d131      	bne.n	8002758 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026f4:	4b47      	ldr	r3, [pc, #284]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026fa:	4a46      	ldr	r2, [pc, #280]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002700:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002704:	4b43      	ldr	r3, [pc, #268]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800270c:	4a41      	ldr	r2, [pc, #260]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800270e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002712:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002714:	4b40      	ldr	r3, [pc, #256]	; (8002818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2232      	movs	r2, #50	; 0x32
 800271a:	fb02 f303 	mul.w	r3, r2, r3
 800271e:	4a3f      	ldr	r2, [pc, #252]	; (800281c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002720:	fba2 2303 	umull	r2, r3, r2, r3
 8002724:	0c9b      	lsrs	r3, r3, #18
 8002726:	3301      	adds	r3, #1
 8002728:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800272a:	e002      	b.n	8002732 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	3b01      	subs	r3, #1
 8002730:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002732:	4b38      	ldr	r3, [pc, #224]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800273a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800273e:	d102      	bne.n	8002746 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f2      	bne.n	800272c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002746:	4b33      	ldr	r3, [pc, #204]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800274e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002752:	d158      	bne.n	8002806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e057      	b.n	8002808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002758:	4b2e      	ldr	r3, [pc, #184]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800275a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800275e:	4a2d      	ldr	r2, [pc, #180]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002760:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002764:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002768:	e04d      	b.n	8002806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002770:	d141      	bne.n	80027f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002772:	4b28      	ldr	r3, [pc, #160]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800277a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800277e:	d131      	bne.n	80027e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002780:	4b24      	ldr	r3, [pc, #144]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002782:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002786:	4a23      	ldr	r2, [pc, #140]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002788:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800278c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002790:	4b20      	ldr	r3, [pc, #128]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002798:	4a1e      	ldr	r2, [pc, #120]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800279a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800279e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80027a0:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2232      	movs	r2, #50	; 0x32
 80027a6:	fb02 f303 	mul.w	r3, r2, r3
 80027aa:	4a1c      	ldr	r2, [pc, #112]	; (800281c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027ac:	fba2 2303 	umull	r2, r3, r2, r3
 80027b0:	0c9b      	lsrs	r3, r3, #18
 80027b2:	3301      	adds	r3, #1
 80027b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027b6:	e002      	b.n	80027be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027be:	4b15      	ldr	r3, [pc, #84]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ca:	d102      	bne.n	80027d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f2      	bne.n	80027b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027de:	d112      	bne.n	8002806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e011      	b.n	8002808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027e4:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027ea:	4a0a      	ldr	r2, [pc, #40]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80027f4:	e007      	b.n	8002806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027f6:	4b07      	ldr	r3, [pc, #28]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027fe:	4a05      	ldr	r2, [pc, #20]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002800:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002804:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	40007000 	.word	0x40007000
 8002818:	20000018 	.word	0x20000018
 800281c:	431bde83 	.word	0x431bde83

08002820 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002824:	4b05      	ldr	r3, [pc, #20]	; (800283c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	4a04      	ldr	r2, [pc, #16]	; (800283c <HAL_PWREx_EnableVddIO2+0x1c>)
 800282a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800282e:	6053      	str	r3, [r2, #4]
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	40007000 	.word	0x40007000

08002840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d102      	bne.n	8002854 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	f000 bc16 	b.w	8003080 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002854:	4b96      	ldr	r3, [pc, #600]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 030c 	and.w	r3, r3, #12
 800285c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800285e:	4b94      	ldr	r3, [pc, #592]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0310 	and.w	r3, r3, #16
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 80e4 	beq.w	8002a3e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d007      	beq.n	800288c <HAL_RCC_OscConfig+0x4c>
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	2b0c      	cmp	r3, #12
 8002880:	f040 808b 	bne.w	800299a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	2b01      	cmp	r3, #1
 8002888:	f040 8087 	bne.w	800299a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800288c:	4b88      	ldr	r3, [pc, #544]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d005      	beq.n	80028a4 <HAL_RCC_OscConfig+0x64>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e3ed      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a1a      	ldr	r2, [r3, #32]
 80028a8:	4b81      	ldr	r3, [pc, #516]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0308 	and.w	r3, r3, #8
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d004      	beq.n	80028be <HAL_RCC_OscConfig+0x7e>
 80028b4:	4b7e      	ldr	r3, [pc, #504]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028bc:	e005      	b.n	80028ca <HAL_RCC_OscConfig+0x8a>
 80028be:	4b7c      	ldr	r3, [pc, #496]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80028c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028c4:	091b      	lsrs	r3, r3, #4
 80028c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d223      	bcs.n	8002916 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 fdca 	bl	800346c <RCC_SetFlashLatencyFromMSIRange>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e3ce      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028e2:	4b73      	ldr	r3, [pc, #460]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a72      	ldr	r2, [pc, #456]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80028e8:	f043 0308 	orr.w	r3, r3, #8
 80028ec:	6013      	str	r3, [r2, #0]
 80028ee:	4b70      	ldr	r3, [pc, #448]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	496d      	ldr	r1, [pc, #436]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002900:	4b6b      	ldr	r3, [pc, #428]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	021b      	lsls	r3, r3, #8
 800290e:	4968      	ldr	r1, [pc, #416]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002910:	4313      	orrs	r3, r2
 8002912:	604b      	str	r3, [r1, #4]
 8002914:	e025      	b.n	8002962 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002916:	4b66      	ldr	r3, [pc, #408]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a65      	ldr	r2, [pc, #404]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 800291c:	f043 0308 	orr.w	r3, r3, #8
 8002920:	6013      	str	r3, [r2, #0]
 8002922:	4b63      	ldr	r3, [pc, #396]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	4960      	ldr	r1, [pc, #384]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002930:	4313      	orrs	r3, r2
 8002932:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002934:	4b5e      	ldr	r3, [pc, #376]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	69db      	ldr	r3, [r3, #28]
 8002940:	021b      	lsls	r3, r3, #8
 8002942:	495b      	ldr	r1, [pc, #364]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002944:	4313      	orrs	r3, r2
 8002946:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	4618      	mov	r0, r3
 8002954:	f000 fd8a 	bl	800346c <RCC_SetFlashLatencyFromMSIRange>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e38e      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002962:	f000 fcbf 	bl	80032e4 <HAL_RCC_GetSysClockFreq>
 8002966:	4602      	mov	r2, r0
 8002968:	4b51      	ldr	r3, [pc, #324]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	091b      	lsrs	r3, r3, #4
 800296e:	f003 030f 	and.w	r3, r3, #15
 8002972:	4950      	ldr	r1, [pc, #320]	; (8002ab4 <HAL_RCC_OscConfig+0x274>)
 8002974:	5ccb      	ldrb	r3, [r1, r3]
 8002976:	f003 031f 	and.w	r3, r3, #31
 800297a:	fa22 f303 	lsr.w	r3, r2, r3
 800297e:	4a4e      	ldr	r2, [pc, #312]	; (8002ab8 <HAL_RCC_OscConfig+0x278>)
 8002980:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002982:	4b4e      	ldr	r3, [pc, #312]	; (8002abc <HAL_RCC_OscConfig+0x27c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff fb76 	bl	8002078 <HAL_InitTick>
 800298c:	4603      	mov	r3, r0
 800298e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002990:	7bfb      	ldrb	r3, [r7, #15]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d052      	beq.n	8002a3c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002996:	7bfb      	ldrb	r3, [r7, #15]
 8002998:	e372      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d032      	beq.n	8002a08 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80029a2:	4b43      	ldr	r3, [pc, #268]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a42      	ldr	r2, [pc, #264]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029a8:	f043 0301 	orr.w	r3, r3, #1
 80029ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029ae:	f7ff fbb3 	bl	8002118 <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029b6:	f7ff fbaf 	bl	8002118 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e35b      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029c8:	4b39      	ldr	r3, [pc, #228]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0f0      	beq.n	80029b6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029d4:	4b36      	ldr	r3, [pc, #216]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a35      	ldr	r2, [pc, #212]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029da:	f043 0308 	orr.w	r3, r3, #8
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	4b33      	ldr	r3, [pc, #204]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	4930      	ldr	r1, [pc, #192]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029f2:	4b2f      	ldr	r3, [pc, #188]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	021b      	lsls	r3, r3, #8
 8002a00:	492b      	ldr	r1, [pc, #172]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	604b      	str	r3, [r1, #4]
 8002a06:	e01a      	b.n	8002a3e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a08:	4b29      	ldr	r3, [pc, #164]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a28      	ldr	r2, [pc, #160]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a0e:	f023 0301 	bic.w	r3, r3, #1
 8002a12:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a14:	f7ff fb80 	bl	8002118 <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a1c:	f7ff fb7c 	bl	8002118 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e328      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a2e:	4b20      	ldr	r3, [pc, #128]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f0      	bne.n	8002a1c <HAL_RCC_OscConfig+0x1dc>
 8002a3a:	e000      	b.n	8002a3e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a3c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d073      	beq.n	8002b32 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	2b08      	cmp	r3, #8
 8002a4e:	d005      	beq.n	8002a5c <HAL_RCC_OscConfig+0x21c>
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	2b0c      	cmp	r3, #12
 8002a54:	d10e      	bne.n	8002a74 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d10b      	bne.n	8002a74 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a5c:	4b14      	ldr	r3, [pc, #80]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d063      	beq.n	8002b30 <HAL_RCC_OscConfig+0x2f0>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d15f      	bne.n	8002b30 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e305      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a7c:	d106      	bne.n	8002a8c <HAL_RCC_OscConfig+0x24c>
 8002a7e:	4b0c      	ldr	r3, [pc, #48]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a0b      	ldr	r2, [pc, #44]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	e025      	b.n	8002ad8 <HAL_RCC_OscConfig+0x298>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a94:	d114      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x280>
 8002a96:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a05      	ldr	r2, [pc, #20]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a02      	ldr	r2, [pc, #8]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	e013      	b.n	8002ad8 <HAL_RCC_OscConfig+0x298>
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	08008620 	.word	0x08008620
 8002ab8:	20000018 	.word	0x20000018
 8002abc:	2000001c 	.word	0x2000001c
 8002ac0:	4ba0      	ldr	r3, [pc, #640]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a9f      	ldr	r2, [pc, #636]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002ac6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	4b9d      	ldr	r3, [pc, #628]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a9c      	ldr	r2, [pc, #624]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ad6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d013      	beq.n	8002b08 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae0:	f7ff fb1a 	bl	8002118 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae8:	f7ff fb16 	bl	8002118 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b64      	cmp	r3, #100	; 0x64
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e2c2      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002afa:	4b92      	ldr	r3, [pc, #584]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d0f0      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x2a8>
 8002b06:	e014      	b.n	8002b32 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b08:	f7ff fb06 	bl	8002118 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b10:	f7ff fb02 	bl	8002118 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b64      	cmp	r3, #100	; 0x64
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e2ae      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b22:	4b88      	ldr	r3, [pc, #544]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x2d0>
 8002b2e:	e000      	b.n	8002b32 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d060      	beq.n	8002c00 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	2b04      	cmp	r3, #4
 8002b42:	d005      	beq.n	8002b50 <HAL_RCC_OscConfig+0x310>
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	2b0c      	cmp	r3, #12
 8002b48:	d119      	bne.n	8002b7e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d116      	bne.n	8002b7e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b50:	4b7c      	ldr	r3, [pc, #496]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_RCC_OscConfig+0x328>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e28b      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b68:	4b76      	ldr	r3, [pc, #472]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	061b      	lsls	r3, r3, #24
 8002b76:	4973      	ldr	r1, [pc, #460]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b7c:	e040      	b.n	8002c00 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d023      	beq.n	8002bce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b86:	4b6f      	ldr	r3, [pc, #444]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a6e      	ldr	r2, [pc, #440]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002b8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b92:	f7ff fac1 	bl	8002118 <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b98:	e008      	b.n	8002bac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b9a:	f7ff fabd 	bl	8002118 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e269      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bac:	4b65      	ldr	r3, [pc, #404]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0f0      	beq.n	8002b9a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bb8:	4b62      	ldr	r3, [pc, #392]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	061b      	lsls	r3, r3, #24
 8002bc6:	495f      	ldr	r1, [pc, #380]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	604b      	str	r3, [r1, #4]
 8002bcc:	e018      	b.n	8002c00 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bce:	4b5d      	ldr	r3, [pc, #372]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a5c      	ldr	r2, [pc, #368]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002bd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bda:	f7ff fa9d 	bl	8002118 <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002be2:	f7ff fa99 	bl	8002118 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e245      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bf4:	4b53      	ldr	r3, [pc, #332]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1f0      	bne.n	8002be2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0308 	and.w	r3, r3, #8
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d03c      	beq.n	8002c86 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d01c      	beq.n	8002c4e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c14:	4b4b      	ldr	r3, [pc, #300]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c1a:	4a4a      	ldr	r2, [pc, #296]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c24:	f7ff fa78 	bl	8002118 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c2c:	f7ff fa74 	bl	8002118 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e220      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c3e:	4b41      	ldr	r3, [pc, #260]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002c40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c44:	f003 0302 	and.w	r3, r3, #2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d0ef      	beq.n	8002c2c <HAL_RCC_OscConfig+0x3ec>
 8002c4c:	e01b      	b.n	8002c86 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c4e:	4b3d      	ldr	r3, [pc, #244]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002c50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c54:	4a3b      	ldr	r2, [pc, #236]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002c56:	f023 0301 	bic.w	r3, r3, #1
 8002c5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5e:	f7ff fa5b 	bl	8002118 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c66:	f7ff fa57 	bl	8002118 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e203      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c78:	4b32      	ldr	r3, [pc, #200]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1ef      	bne.n	8002c66 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0304 	and.w	r3, r3, #4
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 80a6 	beq.w	8002de0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c94:	2300      	movs	r3, #0
 8002c96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c98:	4b2a      	ldr	r3, [pc, #168]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10d      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ca4:	4b27      	ldr	r3, [pc, #156]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca8:	4a26      	ldr	r2, [pc, #152]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002caa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cae:	6593      	str	r3, [r2, #88]	; 0x58
 8002cb0:	4b24      	ldr	r3, [pc, #144]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cc0:	4b21      	ldr	r3, [pc, #132]	; (8002d48 <HAL_RCC_OscConfig+0x508>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d118      	bne.n	8002cfe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ccc:	4b1e      	ldr	r3, [pc, #120]	; (8002d48 <HAL_RCC_OscConfig+0x508>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a1d      	ldr	r2, [pc, #116]	; (8002d48 <HAL_RCC_OscConfig+0x508>)
 8002cd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cd8:	f7ff fa1e 	bl	8002118 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce0:	f7ff fa1a 	bl	8002118 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e1c6      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cf2:	4b15      	ldr	r3, [pc, #84]	; (8002d48 <HAL_RCC_OscConfig+0x508>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d108      	bne.n	8002d18 <HAL_RCC_OscConfig+0x4d8>
 8002d06:	4b0f      	ldr	r3, [pc, #60]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d0c:	4a0d      	ldr	r2, [pc, #52]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002d0e:	f043 0301 	orr.w	r3, r3, #1
 8002d12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d16:	e029      	b.n	8002d6c <HAL_RCC_OscConfig+0x52c>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	2b05      	cmp	r3, #5
 8002d1e:	d115      	bne.n	8002d4c <HAL_RCC_OscConfig+0x50c>
 8002d20:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d26:	4a07      	ldr	r2, [pc, #28]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002d28:	f043 0304 	orr.w	r3, r3, #4
 8002d2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d30:	4b04      	ldr	r3, [pc, #16]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d36:	4a03      	ldr	r2, [pc, #12]	; (8002d44 <HAL_RCC_OscConfig+0x504>)
 8002d38:	f043 0301 	orr.w	r3, r3, #1
 8002d3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d40:	e014      	b.n	8002d6c <HAL_RCC_OscConfig+0x52c>
 8002d42:	bf00      	nop
 8002d44:	40021000 	.word	0x40021000
 8002d48:	40007000 	.word	0x40007000
 8002d4c:	4b9d      	ldr	r3, [pc, #628]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d52:	4a9c      	ldr	r2, [pc, #624]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002d54:	f023 0301 	bic.w	r3, r3, #1
 8002d58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d5c:	4b99      	ldr	r3, [pc, #612]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d62:	4a98      	ldr	r2, [pc, #608]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002d64:	f023 0304 	bic.w	r3, r3, #4
 8002d68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d016      	beq.n	8002da2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d74:	f7ff f9d0 	bl	8002118 <HAL_GetTick>
 8002d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d7a:	e00a      	b.n	8002d92 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d7c:	f7ff f9cc 	bl	8002118 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e176      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d92:	4b8c      	ldr	r3, [pc, #560]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d0ed      	beq.n	8002d7c <HAL_RCC_OscConfig+0x53c>
 8002da0:	e015      	b.n	8002dce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da2:	f7ff f9b9 	bl	8002118 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002da8:	e00a      	b.n	8002dc0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002daa:	f7ff f9b5 	bl	8002118 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e15f      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dc0:	4b80      	ldr	r3, [pc, #512]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1ed      	bne.n	8002daa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dce:	7ffb      	ldrb	r3, [r7, #31]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d105      	bne.n	8002de0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd4:	4b7b      	ldr	r3, [pc, #492]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd8:	4a7a      	ldr	r2, [pc, #488]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002dda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dde:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0320 	and.w	r3, r3, #32
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d03c      	beq.n	8002e66 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d01c      	beq.n	8002e2e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002df4:	4b73      	ldr	r3, [pc, #460]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002df6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002dfa:	4a72      	ldr	r2, [pc, #456]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e04:	f7ff f988 	bl	8002118 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e0c:	f7ff f984 	bl	8002118 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e130      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e1e:	4b69      	ldr	r3, [pc, #420]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002e20:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0ef      	beq.n	8002e0c <HAL_RCC_OscConfig+0x5cc>
 8002e2c:	e01b      	b.n	8002e66 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002e2e:	4b65      	ldr	r3, [pc, #404]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002e30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e34:	4a63      	ldr	r2, [pc, #396]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002e36:	f023 0301 	bic.w	r3, r3, #1
 8002e3a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e3e:	f7ff f96b 	bl	8002118 <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e46:	f7ff f967 	bl	8002118 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e113      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e58:	4b5a      	ldr	r3, [pc, #360]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002e5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1ef      	bne.n	8002e46 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f000 8107 	beq.w	800307e <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	f040 80cf 	bne.w	8003018 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e7a:	4b52      	ldr	r3, [pc, #328]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f003 0203 	and.w	r2, r3, #3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d12c      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d123      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eaa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d11b      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eba:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d113      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eca:	085b      	lsrs	r3, r3, #1
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d109      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	085b      	lsrs	r3, r3, #1
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d071      	beq.n	8002fcc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	2b0c      	cmp	r3, #12
 8002eec:	d068      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002eee:	4b35      	ldr	r3, [pc, #212]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d105      	bne.n	8002f06 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002efa:	4b32      	ldr	r3, [pc, #200]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e0ba      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f0a:	4b2e      	ldr	r3, [pc, #184]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a2d      	ldr	r2, [pc, #180]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f14:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f16:	f7ff f8ff 	bl	8002118 <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f1e:	f7ff f8fb 	bl	8002118 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e0a7      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f30:	4b24      	ldr	r3, [pc, #144]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1f0      	bne.n	8002f1e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f3c:	4b21      	ldr	r3, [pc, #132]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f3e:	68da      	ldr	r2, [r3, #12]
 8002f40:	4b21      	ldr	r3, [pc, #132]	; (8002fc8 <HAL_RCC_OscConfig+0x788>)
 8002f42:	4013      	ands	r3, r2
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f4c:	3a01      	subs	r2, #1
 8002f4e:	0112      	lsls	r2, r2, #4
 8002f50:	4311      	orrs	r1, r2
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f56:	0212      	lsls	r2, r2, #8
 8002f58:	4311      	orrs	r1, r2
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f5e:	0852      	lsrs	r2, r2, #1
 8002f60:	3a01      	subs	r2, #1
 8002f62:	0552      	lsls	r2, r2, #21
 8002f64:	4311      	orrs	r1, r2
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f6a:	0852      	lsrs	r2, r2, #1
 8002f6c:	3a01      	subs	r2, #1
 8002f6e:	0652      	lsls	r2, r2, #25
 8002f70:	4311      	orrs	r1, r2
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f76:	06d2      	lsls	r2, r2, #27
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	4912      	ldr	r1, [pc, #72]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f80:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a0f      	ldr	r2, [pc, #60]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f8a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f8c:	4b0d      	ldr	r3, [pc, #52]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	4a0c      	ldr	r2, [pc, #48]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002f92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f96:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f98:	f7ff f8be 	bl	8002118 <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa0:	f7ff f8ba 	bl	8002118 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e066      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fb2:	4b04      	ldr	r3, [pc, #16]	; (8002fc4 <HAL_RCC_OscConfig+0x784>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0f0      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fbe:	e05e      	b.n	800307e <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e05d      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fcc:	4b2e      	ldr	r3, [pc, #184]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d152      	bne.n	800307e <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002fd8:	4b2b      	ldr	r3, [pc, #172]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a2a      	ldr	r2, [pc, #168]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8002fde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fe2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fe4:	4b28      	ldr	r3, [pc, #160]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	4a27      	ldr	r2, [pc, #156]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8002fea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ff0:	f7ff f892 	bl	8002118 <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ff8:	f7ff f88e 	bl	8002118 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e03a      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800300a:	4b1f      	ldr	r3, [pc, #124]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0f0      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x7b8>
 8003016:	e032      	b.n	800307e <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	2b0c      	cmp	r3, #12
 800301c:	d02d      	beq.n	800307a <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800301e:	4b1a      	ldr	r3, [pc, #104]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a19      	ldr	r2, [pc, #100]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8003024:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003028:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800302a:	4b17      	ldr	r3, [pc, #92]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d105      	bne.n	8003042 <HAL_RCC_OscConfig+0x802>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003036:	4b14      	ldr	r3, [pc, #80]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	4a13      	ldr	r2, [pc, #76]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 800303c:	f023 0303 	bic.w	r3, r3, #3
 8003040:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003042:	4b11      	ldr	r3, [pc, #68]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	4a10      	ldr	r2, [pc, #64]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 8003048:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800304c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003050:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003052:	f7ff f861 	bl	8002118 <HAL_GetTick>
 8003056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003058:	e008      	b.n	800306c <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800305a:	f7ff f85d 	bl	8002118 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d901      	bls.n	800306c <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e009      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800306c:	4b06      	ldr	r3, [pc, #24]	; (8003088 <HAL_RCC_OscConfig+0x848>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1f0      	bne.n	800305a <HAL_RCC_OscConfig+0x81a>
 8003078:	e001      	b.n	800307e <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e000      	b.n	8003080 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3720      	adds	r7, #32
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	40021000 	.word	0x40021000

0800308c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003096:	2300      	movs	r3, #0
 8003098:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e10f      	b.n	80032c4 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030a4:	4b89      	ldr	r3, [pc, #548]	; (80032cc <HAL_RCC_ClockConfig+0x240>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 030f 	and.w	r3, r3, #15
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d910      	bls.n	80030d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b2:	4b86      	ldr	r3, [pc, #536]	; (80032cc <HAL_RCC_ClockConfig+0x240>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 020f 	bic.w	r2, r3, #15
 80030ba:	4984      	ldr	r1, [pc, #528]	; (80032cc <HAL_RCC_ClockConfig+0x240>)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	4313      	orrs	r3, r2
 80030c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c2:	4b82      	ldr	r3, [pc, #520]	; (80032cc <HAL_RCC_ClockConfig+0x240>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d001      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e0f7      	b.n	80032c4 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 8089 	beq.w	80031f4 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b03      	cmp	r3, #3
 80030e8:	d133      	bne.n	8003152 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ea:	4b79      	ldr	r3, [pc, #484]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e0e4      	b.n	80032c4 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80030fa:	f000 fa11 	bl	8003520 <RCC_GetSysClockFreqFromPLLSource>
 80030fe:	4603      	mov	r3, r0
 8003100:	4a74      	ldr	r2, [pc, #464]	; (80032d4 <HAL_RCC_ClockConfig+0x248>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d955      	bls.n	80031b2 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003106:	4b72      	ldr	r3, [pc, #456]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10a      	bne.n	8003128 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003112:	4b6f      	ldr	r3, [pc, #444]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800311a:	4a6d      	ldr	r2, [pc, #436]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 800311c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003120:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003122:	2380      	movs	r3, #128	; 0x80
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	e044      	b.n	80031b2 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d03e      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x126>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d13a      	bne.n	80031b2 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800313c:	4b64      	ldr	r3, [pc, #400]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003144:	4a62      	ldr	r2, [pc, #392]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003146:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800314a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800314c:	2380      	movs	r3, #128	; 0x80
 800314e:	617b      	str	r3, [r7, #20]
 8003150:	e02f      	b.n	80031b2 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	2b02      	cmp	r3, #2
 8003158:	d107      	bne.n	800316a <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800315a:	4b5d      	ldr	r3, [pc, #372]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d115      	bne.n	8003192 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e0ac      	b.n	80032c4 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d107      	bne.n	8003182 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003172:	4b57      	ldr	r3, [pc, #348]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d109      	bne.n	8003192 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e0a0      	b.n	80032c4 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003182:	4b53      	ldr	r3, [pc, #332]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800318a:	2b00      	cmp	r3, #0
 800318c:	d101      	bne.n	8003192 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e098      	b.n	80032c4 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003192:	f000 f8a7 	bl	80032e4 <HAL_RCC_GetSysClockFreq>
 8003196:	4603      	mov	r3, r0
 8003198:	4a4e      	ldr	r2, [pc, #312]	; (80032d4 <HAL_RCC_ClockConfig+0x248>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d909      	bls.n	80031b2 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800319e:	4b4c      	ldr	r3, [pc, #304]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031a6:	4a4a      	ldr	r2, [pc, #296]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 80031a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031ac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80031ae:	2380      	movs	r3, #128	; 0x80
 80031b0:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031b2:	4b47      	ldr	r3, [pc, #284]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f023 0203 	bic.w	r2, r3, #3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	4944      	ldr	r1, [pc, #272]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031c4:	f7fe ffa8 	bl	8002118 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ca:	e00a      	b.n	80031e2 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031cc:	f7fe ffa4 	bl	8002118 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031da:	4293      	cmp	r3, r2
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e070      	b.n	80032c4 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031e2:	4b3b      	ldr	r3, [pc, #236]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 020c 	and.w	r2, r3, #12
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d1eb      	bne.n	80031cc <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d009      	beq.n	8003214 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003200:	4b33      	ldr	r3, [pc, #204]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	4930      	ldr	r1, [pc, #192]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 800320e:	4313      	orrs	r3, r2
 8003210:	608b      	str	r3, [r1, #8]
 8003212:	e008      	b.n	8003226 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	2b80      	cmp	r3, #128	; 0x80
 8003218:	d105      	bne.n	8003226 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800321a:	4b2d      	ldr	r3, [pc, #180]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	4a2c      	ldr	r2, [pc, #176]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003220:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003224:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003226:	4b29      	ldr	r3, [pc, #164]	; (80032cc <HAL_RCC_ClockConfig+0x240>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	429a      	cmp	r2, r3
 8003232:	d210      	bcs.n	8003256 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003234:	4b25      	ldr	r3, [pc, #148]	; (80032cc <HAL_RCC_ClockConfig+0x240>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f023 020f 	bic.w	r2, r3, #15
 800323c:	4923      	ldr	r1, [pc, #140]	; (80032cc <HAL_RCC_ClockConfig+0x240>)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	4313      	orrs	r3, r2
 8003242:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003244:	4b21      	ldr	r3, [pc, #132]	; (80032cc <HAL_RCC_ClockConfig+0x240>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 030f 	and.w	r3, r3, #15
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	429a      	cmp	r2, r3
 8003250:	d001      	beq.n	8003256 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e036      	b.n	80032c4 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0304 	and.w	r3, r3, #4
 800325e:	2b00      	cmp	r3, #0
 8003260:	d008      	beq.n	8003274 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003262:	4b1b      	ldr	r3, [pc, #108]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	4918      	ldr	r1, [pc, #96]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003270:	4313      	orrs	r3, r2
 8003272:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b00      	cmp	r3, #0
 800327e:	d009      	beq.n	8003294 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003280:	4b13      	ldr	r3, [pc, #76]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	4910      	ldr	r1, [pc, #64]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 8003290:	4313      	orrs	r3, r2
 8003292:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003294:	f000 f826 	bl	80032e4 <HAL_RCC_GetSysClockFreq>
 8003298:	4602      	mov	r2, r0
 800329a:	4b0d      	ldr	r3, [pc, #52]	; (80032d0 <HAL_RCC_ClockConfig+0x244>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	091b      	lsrs	r3, r3, #4
 80032a0:	f003 030f 	and.w	r3, r3, #15
 80032a4:	490c      	ldr	r1, [pc, #48]	; (80032d8 <HAL_RCC_ClockConfig+0x24c>)
 80032a6:	5ccb      	ldrb	r3, [r1, r3]
 80032a8:	f003 031f 	and.w	r3, r3, #31
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
 80032b0:	4a0a      	ldr	r2, [pc, #40]	; (80032dc <HAL_RCC_ClockConfig+0x250>)
 80032b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032b4:	4b0a      	ldr	r3, [pc, #40]	; (80032e0 <HAL_RCC_ClockConfig+0x254>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fe fedd 	bl	8002078 <HAL_InitTick>
 80032be:	4603      	mov	r3, r0
 80032c0:	73fb      	strb	r3, [r7, #15]

  return status;
 80032c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40022000 	.word	0x40022000
 80032d0:	40021000 	.word	0x40021000
 80032d4:	04c4b400 	.word	0x04c4b400
 80032d8:	08008620 	.word	0x08008620
 80032dc:	20000018 	.word	0x20000018
 80032e0:	2000001c 	.word	0x2000001c

080032e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b089      	sub	sp, #36	; 0x24
 80032e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	61fb      	str	r3, [r7, #28]
 80032ee:	2300      	movs	r3, #0
 80032f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032f2:	4b3e      	ldr	r3, [pc, #248]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032fc:	4b3b      	ldr	r3, [pc, #236]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d005      	beq.n	8003318 <HAL_RCC_GetSysClockFreq+0x34>
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	2b0c      	cmp	r3, #12
 8003310:	d121      	bne.n	8003356 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d11e      	bne.n	8003356 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003318:	4b34      	ldr	r3, [pc, #208]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0308 	and.w	r3, r3, #8
 8003320:	2b00      	cmp	r3, #0
 8003322:	d107      	bne.n	8003334 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003324:	4b31      	ldr	r3, [pc, #196]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003326:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800332a:	0a1b      	lsrs	r3, r3, #8
 800332c:	f003 030f 	and.w	r3, r3, #15
 8003330:	61fb      	str	r3, [r7, #28]
 8003332:	e005      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003334:	4b2d      	ldr	r3, [pc, #180]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003340:	4a2b      	ldr	r2, [pc, #172]	; (80033f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003348:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d10d      	bne.n	800336c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003354:	e00a      	b.n	800336c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	2b04      	cmp	r3, #4
 800335a:	d102      	bne.n	8003362 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800335c:	4b25      	ldr	r3, [pc, #148]	; (80033f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800335e:	61bb      	str	r3, [r7, #24]
 8003360:	e004      	b.n	800336c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	2b08      	cmp	r3, #8
 8003366:	d101      	bne.n	800336c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003368:	4b23      	ldr	r3, [pc, #140]	; (80033f8 <HAL_RCC_GetSysClockFreq+0x114>)
 800336a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	2b0c      	cmp	r3, #12
 8003370:	d134      	bne.n	80033dc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003372:	4b1e      	ldr	r3, [pc, #120]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d003      	beq.n	800338a <HAL_RCC_GetSysClockFreq+0xa6>
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	2b03      	cmp	r3, #3
 8003386:	d003      	beq.n	8003390 <HAL_RCC_GetSysClockFreq+0xac>
 8003388:	e005      	b.n	8003396 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800338a:	4b1a      	ldr	r3, [pc, #104]	; (80033f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800338c:	617b      	str	r3, [r7, #20]
      break;
 800338e:	e005      	b.n	800339c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003390:	4b19      	ldr	r3, [pc, #100]	; (80033f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003392:	617b      	str	r3, [r7, #20]
      break;
 8003394:	e002      	b.n	800339c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	617b      	str	r3, [r7, #20]
      break;
 800339a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800339c:	4b13      	ldr	r3, [pc, #76]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	091b      	lsrs	r3, r3, #4
 80033a2:	f003 030f 	and.w	r3, r3, #15
 80033a6:	3301      	adds	r3, #1
 80033a8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033aa:	4b10      	ldr	r3, [pc, #64]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	0a1b      	lsrs	r3, r3, #8
 80033b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	fb03 f202 	mul.w	r2, r3, r2
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033c2:	4b0a      	ldr	r3, [pc, #40]	; (80033ec <HAL_RCC_GetSysClockFreq+0x108>)
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	0e5b      	lsrs	r3, r3, #25
 80033c8:	f003 0303 	and.w	r3, r3, #3
 80033cc:	3301      	adds	r3, #1
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033da:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80033dc:	69bb      	ldr	r3, [r7, #24]
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3724      	adds	r7, #36	; 0x24
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40021000 	.word	0x40021000
 80033f0:	08008638 	.word	0x08008638
 80033f4:	00f42400 	.word	0x00f42400
 80033f8:	007a1200 	.word	0x007a1200

080033fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003400:	4b03      	ldr	r3, [pc, #12]	; (8003410 <HAL_RCC_GetHCLKFreq+0x14>)
 8003402:	681b      	ldr	r3, [r3, #0]
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	20000018 	.word	0x20000018

08003414 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003418:	f7ff fff0 	bl	80033fc <HAL_RCC_GetHCLKFreq>
 800341c:	4602      	mov	r2, r0
 800341e:	4b06      	ldr	r3, [pc, #24]	; (8003438 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	0a1b      	lsrs	r3, r3, #8
 8003424:	f003 0307 	and.w	r3, r3, #7
 8003428:	4904      	ldr	r1, [pc, #16]	; (800343c <HAL_RCC_GetPCLK1Freq+0x28>)
 800342a:	5ccb      	ldrb	r3, [r1, r3]
 800342c:	f003 031f 	and.w	r3, r3, #31
 8003430:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003434:	4618      	mov	r0, r3
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40021000 	.word	0x40021000
 800343c:	08008630 	.word	0x08008630

08003440 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003444:	f7ff ffda 	bl	80033fc <HAL_RCC_GetHCLKFreq>
 8003448:	4602      	mov	r2, r0
 800344a:	4b06      	ldr	r3, [pc, #24]	; (8003464 <HAL_RCC_GetPCLK2Freq+0x24>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	0adb      	lsrs	r3, r3, #11
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	4904      	ldr	r1, [pc, #16]	; (8003468 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003456:	5ccb      	ldrb	r3, [r1, r3]
 8003458:	f003 031f 	and.w	r3, r3, #31
 800345c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003460:	4618      	mov	r0, r3
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40021000 	.word	0x40021000
 8003468:	08008630 	.word	0x08008630

0800346c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003474:	2300      	movs	r3, #0
 8003476:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003478:	4b27      	ldr	r3, [pc, #156]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800347a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800347c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d003      	beq.n	800348c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003484:	f7ff f908 	bl	8002698 <HAL_PWREx_GetVoltageRange>
 8003488:	6178      	str	r0, [r7, #20]
 800348a:	e014      	b.n	80034b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800348c:	4b22      	ldr	r3, [pc, #136]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800348e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003490:	4a21      	ldr	r2, [pc, #132]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003492:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003496:	6593      	str	r3, [r2, #88]	; 0x58
 8003498:	4b1f      	ldr	r3, [pc, #124]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800349a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800349c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80034a4:	f7ff f8f8 	bl	8002698 <HAL_PWREx_GetVoltageRange>
 80034a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80034aa:	4b1b      	ldr	r3, [pc, #108]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80034ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ae:	4a1a      	ldr	r2, [pc, #104]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80034b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034b4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034bc:	d10b      	bne.n	80034d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b80      	cmp	r3, #128	; 0x80
 80034c2:	d913      	bls.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2ba0      	cmp	r3, #160	; 0xa0
 80034c8:	d902      	bls.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034ca:	2302      	movs	r3, #2
 80034cc:	613b      	str	r3, [r7, #16]
 80034ce:	e00d      	b.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034d0:	2301      	movs	r3, #1
 80034d2:	613b      	str	r3, [r7, #16]
 80034d4:	e00a      	b.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b7f      	cmp	r3, #127	; 0x7f
 80034da:	d902      	bls.n	80034e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80034dc:	2302      	movs	r3, #2
 80034de:	613b      	str	r3, [r7, #16]
 80034e0:	e004      	b.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b70      	cmp	r3, #112	; 0x70
 80034e6:	d101      	bne.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034e8:	2301      	movs	r3, #1
 80034ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034ec:	4b0b      	ldr	r3, [pc, #44]	; (800351c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f023 020f 	bic.w	r2, r3, #15
 80034f4:	4909      	ldr	r1, [pc, #36]	; (800351c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034fc:	4b07      	ldr	r3, [pc, #28]	; (800351c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 030f 	and.w	r3, r3, #15
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	429a      	cmp	r2, r3
 8003508:	d001      	beq.n	800350e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e000      	b.n	8003510 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40021000 	.word	0x40021000
 800351c:	40022000 	.word	0x40022000

08003520 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003520:	b480      	push	{r7}
 8003522:	b087      	sub	sp, #28
 8003524:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003526:	2300      	movs	r3, #0
 8003528:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 800352a:	4b2d      	ldr	r3, [pc, #180]	; (80035e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	f003 0303 	and.w	r3, r3, #3
 8003532:	2b01      	cmp	r3, #1
 8003534:	d118      	bne.n	8003568 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003536:	4b2a      	ldr	r3, [pc, #168]	; (80035e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0308 	and.w	r3, r3, #8
 800353e:	2b00      	cmp	r3, #0
 8003540:	d107      	bne.n	8003552 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003542:	4b27      	ldr	r3, [pc, #156]	; (80035e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003544:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003548:	0a1b      	lsrs	r3, r3, #8
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	617b      	str	r3, [r7, #20]
 8003550:	e005      	b.n	800355e <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003552:	4b23      	ldr	r3, [pc, #140]	; (80035e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	091b      	lsrs	r3, r3, #4
 8003558:	f003 030f 	and.w	r3, r3, #15
 800355c:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800355e:	4a21      	ldr	r2, [pc, #132]	; (80035e4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003566:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003568:	4b1d      	ldr	r3, [pc, #116]	; (80035e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	f003 0303 	and.w	r3, r3, #3
 8003570:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2b02      	cmp	r3, #2
 8003576:	d003      	beq.n	8003580 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b03      	cmp	r3, #3
 800357c:	d003      	beq.n	8003586 <RCC_GetSysClockFreqFromPLLSource+0x66>
 800357e:	e005      	b.n	800358c <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003580:	4b19      	ldr	r3, [pc, #100]	; (80035e8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003582:	613b      	str	r3, [r7, #16]
    break;
 8003584:	e005      	b.n	8003592 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003586:	4b19      	ldr	r3, [pc, #100]	; (80035ec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003588:	613b      	str	r3, [r7, #16]
    break;
 800358a:	e002      	b.n	8003592 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	613b      	str	r3, [r7, #16]
    break;
 8003590:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003592:	4b13      	ldr	r3, [pc, #76]	; (80035e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	091b      	lsrs	r3, r3, #4
 8003598:	f003 030f 	and.w	r3, r3, #15
 800359c:	3301      	adds	r3, #1
 800359e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035a0:	4b0f      	ldr	r3, [pc, #60]	; (80035e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	0a1b      	lsrs	r3, r3, #8
 80035a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	fb03 f202 	mul.w	r2, r3, r2
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035b6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035b8:	4b09      	ldr	r3, [pc, #36]	; (80035e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	0e5b      	lsrs	r3, r3, #25
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	3301      	adds	r3, #1
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80035d2:	683b      	ldr	r3, [r7, #0]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	371c      	adds	r7, #28
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	40021000 	.word	0x40021000
 80035e4:	08008638 	.word	0x08008638
 80035e8:	00f42400 	.word	0x00f42400
 80035ec:	007a1200 	.word	0x007a1200

080035f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035f8:	2300      	movs	r3, #0
 80035fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035fc:	2300      	movs	r3, #0
 80035fe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003608:	2b00      	cmp	r3, #0
 800360a:	d040      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003610:	2b80      	cmp	r3, #128	; 0x80
 8003612:	d02a      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003614:	2b80      	cmp	r3, #128	; 0x80
 8003616:	d825      	bhi.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003618:	2b60      	cmp	r3, #96	; 0x60
 800361a:	d026      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800361c:	2b60      	cmp	r3, #96	; 0x60
 800361e:	d821      	bhi.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003620:	2b40      	cmp	r3, #64	; 0x40
 8003622:	d006      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003624:	2b40      	cmp	r3, #64	; 0x40
 8003626:	d81d      	bhi.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003628:	2b00      	cmp	r3, #0
 800362a:	d009      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800362c:	2b20      	cmp	r3, #32
 800362e:	d010      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003630:	e018      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003632:	4b89      	ldr	r3, [pc, #548]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	4a88      	ldr	r2, [pc, #544]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800363c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800363e:	e015      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3304      	adds	r3, #4
 8003644:	2100      	movs	r1, #0
 8003646:	4618      	mov	r0, r3
 8003648:	f000 fb02 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 800364c:	4603      	mov	r3, r0
 800364e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003650:	e00c      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	3320      	adds	r3, #32
 8003656:	2100      	movs	r1, #0
 8003658:	4618      	mov	r0, r3
 800365a:	f000 fbed 	bl	8003e38 <RCCEx_PLLSAI2_Config>
 800365e:	4603      	mov	r3, r0
 8003660:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003662:	e003      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	74fb      	strb	r3, [r7, #19]
      break;
 8003668:	e000      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800366a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800366c:	7cfb      	ldrb	r3, [r7, #19]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10b      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003672:	4b79      	ldr	r3, [pc, #484]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003674:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003678:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003680:	4975      	ldr	r1, [pc, #468]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003682:	4313      	orrs	r3, r2
 8003684:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003688:	e001      	b.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800368a:	7cfb      	ldrb	r3, [r7, #19]
 800368c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d047      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a2:	d030      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80036a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a8:	d82a      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80036aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036ae:	d02a      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80036b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036b4:	d824      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80036b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ba:	d008      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0xde>
 80036bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036c0:	d81e      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00a      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80036c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ca:	d010      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80036cc:	e018      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036ce:	4b62      	ldr	r3, [pc, #392]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	4a61      	ldr	r2, [pc, #388]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036d8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036da:	e015      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3304      	adds	r3, #4
 80036e0:	2100      	movs	r1, #0
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fab4 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 80036e8:	4603      	mov	r3, r0
 80036ea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036ec:	e00c      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	3320      	adds	r3, #32
 80036f2:	2100      	movs	r1, #0
 80036f4:	4618      	mov	r0, r3
 80036f6:	f000 fb9f 	bl	8003e38 <RCCEx_PLLSAI2_Config>
 80036fa:	4603      	mov	r3, r0
 80036fc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036fe:	e003      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	74fb      	strb	r3, [r7, #19]
      break;
 8003704:	e000      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003706:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003708:	7cfb      	ldrb	r3, [r7, #19]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d10b      	bne.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800370e:	4b52      	ldr	r3, [pc, #328]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003710:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003714:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800371c:	494e      	ldr	r1, [pc, #312]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800371e:	4313      	orrs	r3, r2
 8003720:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003724:	e001      	b.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003726:	7cfb      	ldrb	r3, [r7, #19]
 8003728:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 809f 	beq.w	8003876 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003738:	2300      	movs	r3, #0
 800373a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800373c:	4b46      	ldr	r3, [pc, #280]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800373e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d101      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003748:	2301      	movs	r3, #1
 800374a:	e000      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800374c:	2300      	movs	r3, #0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00d      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003752:	4b41      	ldr	r3, [pc, #260]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003756:	4a40      	ldr	r2, [pc, #256]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800375c:	6593      	str	r3, [r2, #88]	; 0x58
 800375e:	4b3e      	ldr	r3, [pc, #248]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003766:	60bb      	str	r3, [r7, #8]
 8003768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800376a:	2301      	movs	r3, #1
 800376c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800376e:	4b3b      	ldr	r3, [pc, #236]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a3a      	ldr	r2, [pc, #232]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003774:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003778:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800377a:	f7fe fccd 	bl	8002118 <HAL_GetTick>
 800377e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003780:	e009      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003782:	f7fe fcc9 	bl	8002118 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d902      	bls.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	74fb      	strb	r3, [r7, #19]
        break;
 8003794:	e005      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003796:	4b31      	ldr	r3, [pc, #196]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0ef      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80037a2:	7cfb      	ldrb	r3, [r7, #19]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d15b      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037a8:	4b2b      	ldr	r3, [pc, #172]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037b2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d01f      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d019      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037c6:	4b24      	ldr	r3, [pc, #144]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037d0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037d2:	4b21      	ldr	r3, [pc, #132]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037d8:	4a1f      	ldr	r2, [pc, #124]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037e2:	4b1d      	ldr	r3, [pc, #116]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e8:	4a1b      	ldr	r2, [pc, #108]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80037f2:	4a19      	ldr	r2, [pc, #100]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b00      	cmp	r3, #0
 8003802:	d016      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003804:	f7fe fc88 	bl	8002118 <HAL_GetTick>
 8003808:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800380a:	e00b      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800380c:	f7fe fc84 	bl	8002118 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	f241 3288 	movw	r2, #5000	; 0x1388
 800381a:	4293      	cmp	r3, r2
 800381c:	d902      	bls.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	74fb      	strb	r3, [r7, #19]
            break;
 8003822:	e006      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0ec      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003832:	7cfb      	ldrb	r3, [r7, #19]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10c      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003838:	4b07      	ldr	r3, [pc, #28]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800383a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800383e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003848:	4903      	ldr	r1, [pc, #12]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800384a:	4313      	orrs	r3, r2
 800384c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003850:	e008      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003852:	7cfb      	ldrb	r3, [r7, #19]
 8003854:	74bb      	strb	r3, [r7, #18]
 8003856:	e005      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003858:	40021000 	.word	0x40021000
 800385c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003860:	7cfb      	ldrb	r3, [r7, #19]
 8003862:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003864:	7c7b      	ldrb	r3, [r7, #17]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d105      	bne.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800386a:	4ba0      	ldr	r3, [pc, #640]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800386c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800386e:	4a9f      	ldr	r2, [pc, #636]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003870:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003874:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003882:	4b9a      	ldr	r3, [pc, #616]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003888:	f023 0203 	bic.w	r2, r3, #3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003890:	4996      	ldr	r1, [pc, #600]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00a      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038a4:	4b91      	ldr	r3, [pc, #580]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038aa:	f023 020c 	bic.w	r2, r3, #12
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	498e      	ldr	r1, [pc, #568]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0304 	and.w	r3, r3, #4
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038c6:	4b89      	ldr	r3, [pc, #548]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038cc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d4:	4985      	ldr	r1, [pc, #532]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0308 	and.w	r3, r3, #8
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00a      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80038e8:	4b80      	ldr	r3, [pc, #512]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038f6:	497d      	ldr	r1, [pc, #500]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0310 	and.w	r3, r3, #16
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00a      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800390a:	4b78      	ldr	r3, [pc, #480]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800390c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003910:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003918:	4974      	ldr	r1, [pc, #464]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800391a:	4313      	orrs	r3, r2
 800391c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00a      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800392c:	4b6f      	ldr	r3, [pc, #444]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800392e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003932:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800393a:	496c      	ldr	r1, [pc, #432]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800393c:	4313      	orrs	r3, r2
 800393e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800394e:	4b67      	ldr	r3, [pc, #412]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003954:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800395c:	4963      	ldr	r1, [pc, #396]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003970:	4b5e      	ldr	r3, [pc, #376]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003976:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800397e:	495b      	ldr	r1, [pc, #364]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003992:	4b56      	ldr	r3, [pc, #344]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003998:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a0:	4952      	ldr	r1, [pc, #328]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00a      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039b4:	4b4d      	ldr	r3, [pc, #308]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039c2:	494a      	ldr	r1, [pc, #296]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039d6:	4b45      	ldr	r3, [pc, #276]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e4:	4941      	ldr	r1, [pc, #260]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00a      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80039f8:	4b3c      	ldr	r3, [pc, #240]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80039fe:	f023 0203 	bic.w	r2, r3, #3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a06:	4939      	ldr	r1, [pc, #228]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d028      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a1a:	4b34      	ldr	r3, [pc, #208]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a28:	4930      	ldr	r1, [pc, #192]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a38:	d106      	bne.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a3a:	4b2c      	ldr	r3, [pc, #176]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	4a2b      	ldr	r2, [pc, #172]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a44:	60d3      	str	r3, [r2, #12]
 8003a46:	e011      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a50:	d10c      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	3304      	adds	r3, #4
 8003a56:	2101      	movs	r1, #1
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f000 f8f9 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a62:	7cfb      	ldrb	r3, [r7, #19]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003a68:	7cfb      	ldrb	r3, [r7, #19]
 8003a6a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d04d      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a80:	d108      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003a82:	4b1a      	ldr	r3, [pc, #104]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a84:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a88:	4a18      	ldr	r2, [pc, #96]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a8e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003a92:	e012      	b.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003a94:	4b15      	ldr	r3, [pc, #84]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a9a:	4a14      	ldr	r2, [pc, #80]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aa0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003aa4:	4b11      	ldr	r3, [pc, #68]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aaa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ab2:	490e      	ldr	r1, [pc, #56]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003abe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ac2:	d106      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ac4:	4b09      	ldr	r3, [pc, #36]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	4a08      	ldr	r2, [pc, #32]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003aca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ace:	60d3      	str	r3, [r2, #12]
 8003ad0:	e020      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ad6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ada:	d109      	bne.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003adc:	4b03      	ldr	r3, [pc, #12]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	4a02      	ldr	r2, [pc, #8]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ae2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ae6:	60d3      	str	r3, [r2, #12]
 8003ae8:	e014      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003aea:	bf00      	nop
 8003aec:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003af4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003af8:	d10c      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	3304      	adds	r3, #4
 8003afe:	2101      	movs	r1, #1
 8003b00:	4618      	mov	r0, r3
 8003b02:	f000 f8a5 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 8003b06:	4603      	mov	r3, r0
 8003b08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b0a:	7cfb      	ldrb	r3, [r7, #19]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003b10:	7cfb      	ldrb	r3, [r7, #19]
 8003b12:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d028      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b20:	4b4a      	ldr	r3, [pc, #296]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b2e:	4947      	ldr	r1, [pc, #284]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b3e:	d106      	bne.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b40:	4b42      	ldr	r3, [pc, #264]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	4a41      	ldr	r2, [pc, #260]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b4a:	60d3      	str	r3, [r2, #12]
 8003b4c:	e011      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b52:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b56:	d10c      	bne.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3304      	adds	r3, #4
 8003b5c:	2101      	movs	r1, #1
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f000 f876 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 8003b64:	4603      	mov	r3, r0
 8003b66:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b68:	7cfb      	ldrb	r3, [r7, #19]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003b6e:	7cfb      	ldrb	r3, [r7, #19]
 8003b70:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d01e      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b7e:	4b33      	ldr	r3, [pc, #204]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b84:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b8e:	492f      	ldr	r1, [pc, #188]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ba0:	d10c      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	2102      	movs	r1, #2
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 f851 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bb2:	7cfb      	ldrb	r3, [r7, #19]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003bb8:	7cfb      	ldrb	r3, [r7, #19]
 8003bba:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00b      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bc8:	4b20      	ldr	r3, [pc, #128]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003bce:	f023 0204 	bic.w	r2, r3, #4
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bd8:	491c      	ldr	r1, [pc, #112]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00b      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003bec:	4b17      	ldr	r3, [pc, #92]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003bf2:	f023 0218 	bic.w	r2, r3, #24
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfc:	4913      	ldr	r1, [pc, #76]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d017      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003c10:	4b0e      	ldr	r3, [pc, #56]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c16:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c20:	490a      	ldr	r1, [pc, #40]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c2e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c32:	d105      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c34:	4b05      	ldr	r3, [pc, #20]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	4a04      	ldr	r2, [pc, #16]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c3e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c40:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3718      	adds	r7, #24
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000

08003c50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c5e:	4b72      	ldr	r3, [pc, #456]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00e      	beq.n	8003c88 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c6a:	4b6f      	ldr	r3, [pc, #444]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	f003 0203 	and.w	r2, r3, #3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d103      	bne.n	8003c82 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
       ||
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d142      	bne.n	8003d08 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	73fb      	strb	r3, [r7, #15]
 8003c86:	e03f      	b.n	8003d08 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2b03      	cmp	r3, #3
 8003c8e:	d018      	beq.n	8003cc2 <RCCEx_PLLSAI1_Config+0x72>
 8003c90:	2b03      	cmp	r3, #3
 8003c92:	d825      	bhi.n	8003ce0 <RCCEx_PLLSAI1_Config+0x90>
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d002      	beq.n	8003c9e <RCCEx_PLLSAI1_Config+0x4e>
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d009      	beq.n	8003cb0 <RCCEx_PLLSAI1_Config+0x60>
 8003c9c:	e020      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c9e:	4b62      	ldr	r3, [pc, #392]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d11d      	bne.n	8003ce6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cae:	e01a      	b.n	8003ce6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cb0:	4b5d      	ldr	r3, [pc, #372]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d116      	bne.n	8003cea <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cc0:	e013      	b.n	8003cea <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cc2:	4b59      	ldr	r3, [pc, #356]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d10f      	bne.n	8003cee <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cce:	4b56      	ldr	r3, [pc, #344]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d109      	bne.n	8003cee <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cde:	e006      	b.n	8003cee <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ce4:	e004      	b.n	8003cf0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003ce6:	bf00      	nop
 8003ce8:	e002      	b.n	8003cf0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003cea:	bf00      	nop
 8003cec:	e000      	b.n	8003cf0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003cee:	bf00      	nop
    }

    if(status == HAL_OK)
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d108      	bne.n	8003d08 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003cf6:	4b4c      	ldr	r3, [pc, #304]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f023 0203 	bic.w	r2, r3, #3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4949      	ldr	r1, [pc, #292]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003d08:	7bfb      	ldrb	r3, [r7, #15]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f040 8086 	bne.w	8003e1c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d10:	4b45      	ldr	r3, [pc, #276]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a44      	ldr	r2, [pc, #272]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d16:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d1c:	f7fe f9fc 	bl	8002118 <HAL_GetTick>
 8003d20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d22:	e009      	b.n	8003d38 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d24:	f7fe f9f8 	bl	8002118 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d902      	bls.n	8003d38 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	73fb      	strb	r3, [r7, #15]
        break;
 8003d36:	e005      	b.n	8003d44 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d38:	4b3b      	ldr	r3, [pc, #236]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d1ef      	bne.n	8003d24 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d168      	bne.n	8003e1c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d113      	bne.n	8003d78 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d50:	4b35      	ldr	r3, [pc, #212]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d52:	691a      	ldr	r2, [r3, #16]
 8003d54:	4b35      	ldr	r3, [pc, #212]	; (8003e2c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d56:	4013      	ands	r3, r2
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	6892      	ldr	r2, [r2, #8]
 8003d5c:	0211      	lsls	r1, r2, #8
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	68d2      	ldr	r2, [r2, #12]
 8003d62:	06d2      	lsls	r2, r2, #27
 8003d64:	4311      	orrs	r1, r2
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	6852      	ldr	r2, [r2, #4]
 8003d6a:	3a01      	subs	r2, #1
 8003d6c:	0112      	lsls	r2, r2, #4
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	492d      	ldr	r1, [pc, #180]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	610b      	str	r3, [r1, #16]
 8003d76:	e02d      	b.n	8003dd4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d115      	bne.n	8003daa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d7e:	4b2a      	ldr	r3, [pc, #168]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d80:	691a      	ldr	r2, [r3, #16]
 8003d82:	4b2b      	ldr	r3, [pc, #172]	; (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d84:	4013      	ands	r3, r2
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6892      	ldr	r2, [r2, #8]
 8003d8a:	0211      	lsls	r1, r2, #8
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	6912      	ldr	r2, [r2, #16]
 8003d90:	0852      	lsrs	r2, r2, #1
 8003d92:	3a01      	subs	r2, #1
 8003d94:	0552      	lsls	r2, r2, #21
 8003d96:	4311      	orrs	r1, r2
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	6852      	ldr	r2, [r2, #4]
 8003d9c:	3a01      	subs	r2, #1
 8003d9e:	0112      	lsls	r2, r2, #4
 8003da0:	430a      	orrs	r2, r1
 8003da2:	4921      	ldr	r1, [pc, #132]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	610b      	str	r3, [r1, #16]
 8003da8:	e014      	b.n	8003dd4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003daa:	4b1f      	ldr	r3, [pc, #124]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003dac:	691a      	ldr	r2, [r3, #16]
 8003dae:	4b21      	ldr	r3, [pc, #132]	; (8003e34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db0:	4013      	ands	r3, r2
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6892      	ldr	r2, [r2, #8]
 8003db6:	0211      	lsls	r1, r2, #8
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	6952      	ldr	r2, [r2, #20]
 8003dbc:	0852      	lsrs	r2, r2, #1
 8003dbe:	3a01      	subs	r2, #1
 8003dc0:	0652      	lsls	r2, r2, #25
 8003dc2:	4311      	orrs	r1, r2
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6852      	ldr	r2, [r2, #4]
 8003dc8:	3a01      	subs	r2, #1
 8003dca:	0112      	lsls	r2, r2, #4
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	4916      	ldr	r1, [pc, #88]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003dd4:	4b14      	ldr	r3, [pc, #80]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a13      	ldr	r2, [pc, #76]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003dda:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dde:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de0:	f7fe f99a 	bl	8002118 <HAL_GetTick>
 8003de4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003de6:	e009      	b.n	8003dfc <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003de8:	f7fe f996 	bl	8002118 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d902      	bls.n	8003dfc <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	73fb      	strb	r3, [r7, #15]
          break;
 8003dfa:	e005      	b.n	8003e08 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003dfc:	4b0a      	ldr	r3, [pc, #40]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d0ef      	beq.n	8003de8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d106      	bne.n	8003e1c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e0e:	4b06      	ldr	r3, [pc, #24]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e10:	691a      	ldr	r2, [r3, #16]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	4904      	ldr	r1, [pc, #16]	; (8003e28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	07ff800f 	.word	0x07ff800f
 8003e30:	ff9f800f 	.word	0xff9f800f
 8003e34:	f9ff800f 	.word	0xf9ff800f

08003e38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e42:	2300      	movs	r3, #0
 8003e44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e46:	4b72      	ldr	r3, [pc, #456]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f003 0303 	and.w	r3, r3, #3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00e      	beq.n	8003e70 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e52:	4b6f      	ldr	r3, [pc, #444]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f003 0203 	and.w	r2, r3, #3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d103      	bne.n	8003e6a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
       ||
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d142      	bne.n	8003ef0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	73fb      	strb	r3, [r7, #15]
 8003e6e:	e03f      	b.n	8003ef0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b03      	cmp	r3, #3
 8003e76:	d018      	beq.n	8003eaa <RCCEx_PLLSAI2_Config+0x72>
 8003e78:	2b03      	cmp	r3, #3
 8003e7a:	d825      	bhi.n	8003ec8 <RCCEx_PLLSAI2_Config+0x90>
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d002      	beq.n	8003e86 <RCCEx_PLLSAI2_Config+0x4e>
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d009      	beq.n	8003e98 <RCCEx_PLLSAI2_Config+0x60>
 8003e84:	e020      	b.n	8003ec8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e86:	4b62      	ldr	r3, [pc, #392]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d11d      	bne.n	8003ece <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e96:	e01a      	b.n	8003ece <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e98:	4b5d      	ldr	r3, [pc, #372]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d116      	bne.n	8003ed2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ea8:	e013      	b.n	8003ed2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003eaa:	4b59      	ldr	r3, [pc, #356]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10f      	bne.n	8003ed6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003eb6:	4b56      	ldr	r3, [pc, #344]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d109      	bne.n	8003ed6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ec6:	e006      	b.n	8003ed6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	73fb      	strb	r3, [r7, #15]
      break;
 8003ecc:	e004      	b.n	8003ed8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003ece:	bf00      	nop
 8003ed0:	e002      	b.n	8003ed8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003ed2:	bf00      	nop
 8003ed4:	e000      	b.n	8003ed8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003ed6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d108      	bne.n	8003ef0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003ede:	4b4c      	ldr	r3, [pc, #304]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	f023 0203 	bic.w	r2, r3, #3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4949      	ldr	r1, [pc, #292]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003ef0:	7bfb      	ldrb	r3, [r7, #15]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f040 8086 	bne.w	8004004 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003ef8:	4b45      	ldr	r3, [pc, #276]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a44      	ldr	r2, [pc, #272]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003efe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f04:	f7fe f908 	bl	8002118 <HAL_GetTick>
 8003f08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f0a:	e009      	b.n	8003f20 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f0c:	f7fe f904 	bl	8002118 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d902      	bls.n	8003f20 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	73fb      	strb	r3, [r7, #15]
        break;
 8003f1e:	e005      	b.n	8003f2c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f20:	4b3b      	ldr	r3, [pc, #236]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1ef      	bne.n	8003f0c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d168      	bne.n	8004004 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d113      	bne.n	8003f60 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f38:	4b35      	ldr	r3, [pc, #212]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f3a:	695a      	ldr	r2, [r3, #20]
 8003f3c:	4b35      	ldr	r3, [pc, #212]	; (8004014 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003f3e:	4013      	ands	r3, r2
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6892      	ldr	r2, [r2, #8]
 8003f44:	0211      	lsls	r1, r2, #8
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	68d2      	ldr	r2, [r2, #12]
 8003f4a:	06d2      	lsls	r2, r2, #27
 8003f4c:	4311      	orrs	r1, r2
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	6852      	ldr	r2, [r2, #4]
 8003f52:	3a01      	subs	r2, #1
 8003f54:	0112      	lsls	r2, r2, #4
 8003f56:	430a      	orrs	r2, r1
 8003f58:	492d      	ldr	r1, [pc, #180]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	614b      	str	r3, [r1, #20]
 8003f5e:	e02d      	b.n	8003fbc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d115      	bne.n	8003f92 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f66:	4b2a      	ldr	r3, [pc, #168]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f68:	695a      	ldr	r2, [r3, #20]
 8003f6a:	4b2b      	ldr	r3, [pc, #172]	; (8004018 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	6892      	ldr	r2, [r2, #8]
 8003f72:	0211      	lsls	r1, r2, #8
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6912      	ldr	r2, [r2, #16]
 8003f78:	0852      	lsrs	r2, r2, #1
 8003f7a:	3a01      	subs	r2, #1
 8003f7c:	0552      	lsls	r2, r2, #21
 8003f7e:	4311      	orrs	r1, r2
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6852      	ldr	r2, [r2, #4]
 8003f84:	3a01      	subs	r2, #1
 8003f86:	0112      	lsls	r2, r2, #4
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	4921      	ldr	r1, [pc, #132]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	614b      	str	r3, [r1, #20]
 8003f90:	e014      	b.n	8003fbc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f92:	4b1f      	ldr	r3, [pc, #124]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f94:	695a      	ldr	r2, [r3, #20]
 8003f96:	4b21      	ldr	r3, [pc, #132]	; (800401c <RCCEx_PLLSAI2_Config+0x1e4>)
 8003f98:	4013      	ands	r3, r2
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	6892      	ldr	r2, [r2, #8]
 8003f9e:	0211      	lsls	r1, r2, #8
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6952      	ldr	r2, [r2, #20]
 8003fa4:	0852      	lsrs	r2, r2, #1
 8003fa6:	3a01      	subs	r2, #1
 8003fa8:	0652      	lsls	r2, r2, #25
 8003faa:	4311      	orrs	r1, r2
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6852      	ldr	r2, [r2, #4]
 8003fb0:	3a01      	subs	r2, #1
 8003fb2:	0112      	lsls	r2, r2, #4
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	4916      	ldr	r1, [pc, #88]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003fbc:	4b14      	ldr	r3, [pc, #80]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a13      	ldr	r2, [pc, #76]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc8:	f7fe f8a6 	bl	8002118 <HAL_GetTick>
 8003fcc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003fce:	e009      	b.n	8003fe4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003fd0:	f7fe f8a2 	bl	8002118 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d902      	bls.n	8003fe4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	73fb      	strb	r3, [r7, #15]
          break;
 8003fe2:	e005      	b.n	8003ff0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003fe4:	4b0a      	ldr	r3, [pc, #40]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d0ef      	beq.n	8003fd0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003ff0:	7bfb      	ldrb	r3, [r7, #15]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d106      	bne.n	8004004 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003ff6:	4b06      	ldr	r3, [pc, #24]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ff8:	695a      	ldr	r2, [r3, #20]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	4904      	ldr	r1, [pc, #16]	; (8004010 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004000:	4313      	orrs	r3, r2
 8004002:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004004:	7bfb      	ldrb	r3, [r7, #15]
}
 8004006:	4618      	mov	r0, r3
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	40021000 	.word	0x40021000
 8004014:	07ff800f 	.word	0x07ff800f
 8004018:	ff9f800f 	.word	0xff9f800f
 800401c:	f9ff800f 	.word	0xf9ff800f

08004020 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e095      	b.n	800415e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	2b00      	cmp	r3, #0
 8004038:	d108      	bne.n	800404c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004042:	d009      	beq.n	8004058 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	61da      	str	r2, [r3, #28]
 800404a:	e005      	b.n	8004058 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d106      	bne.n	8004078 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f7fd fe18 	bl	8001ca8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800408e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004098:	d902      	bls.n	80040a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800409a:	2300      	movs	r3, #0
 800409c:	60fb      	str	r3, [r7, #12]
 800409e:	e002      	b.n	80040a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80040a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80040ae:	d007      	beq.n	80040c0 <HAL_SPI_Init+0xa0>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80040b8:	d002      	beq.n	80040c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80040d0:	431a      	orrs	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ee:	431a      	orrs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040f8:	431a      	orrs	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004102:	ea42 0103 	orr.w	r1, r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	430a      	orrs	r2, r1
 8004114:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	0c1b      	lsrs	r3, r3, #16
 800411c:	f003 0204 	and.w	r2, r3, #4
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	f003 0310 	and.w	r3, r3, #16
 8004128:	431a      	orrs	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800413c:	ea42 0103 	orr.w	r1, r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	430a      	orrs	r2, r1
 800414c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b088      	sub	sp, #32
 800416a:	af00      	add	r7, sp, #0
 800416c:	60f8      	str	r0, [r7, #12]
 800416e:	60b9      	str	r1, [r7, #8]
 8004170:	603b      	str	r3, [r7, #0]
 8004172:	4613      	mov	r3, r2
 8004174:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004176:	2300      	movs	r3, #0
 8004178:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004180:	2b01      	cmp	r3, #1
 8004182:	d101      	bne.n	8004188 <HAL_SPI_Transmit+0x22>
 8004184:	2302      	movs	r3, #2
 8004186:	e158      	b.n	800443a <HAL_SPI_Transmit+0x2d4>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004190:	f7fd ffc2 	bl	8002118 <HAL_GetTick>
 8004194:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004196:	88fb      	ldrh	r3, [r7, #6]
 8004198:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d002      	beq.n	80041ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80041a6:	2302      	movs	r3, #2
 80041a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80041aa:	e13d      	b.n	8004428 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d002      	beq.n	80041b8 <HAL_SPI_Transmit+0x52>
 80041b2:	88fb      	ldrh	r3, [r7, #6]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d102      	bne.n	80041be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80041bc:	e134      	b.n	8004428 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2203      	movs	r2, #3
 80041c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	88fa      	ldrh	r2, [r7, #6]
 80041d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	88fa      	ldrh	r2, [r7, #6]
 80041dc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004208:	d10f      	bne.n	800422a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004218:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004228:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004234:	2b40      	cmp	r3, #64	; 0x40
 8004236:	d007      	beq.n	8004248 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004246:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004250:	d94b      	bls.n	80042ea <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d002      	beq.n	8004260 <HAL_SPI_Transmit+0xfa>
 800425a:	8afb      	ldrh	r3, [r7, #22]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d13e      	bne.n	80042de <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004264:	881a      	ldrh	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004270:	1c9a      	adds	r2, r3, #2
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004284:	e02b      	b.n	80042de <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b02      	cmp	r3, #2
 8004292:	d112      	bne.n	80042ba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004298:	881a      	ldrh	r2, [r3, #0]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a4:	1c9a      	adds	r2, r3, #2
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	3b01      	subs	r3, #1
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80042b8:	e011      	b.n	80042de <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042ba:	f7fd ff2d 	bl	8002118 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	683a      	ldr	r2, [r7, #0]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d803      	bhi.n	80042d2 <HAL_SPI_Transmit+0x16c>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d0:	d102      	bne.n	80042d8 <HAL_SPI_Transmit+0x172>
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d102      	bne.n	80042de <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80042dc:	e0a4      	b.n	8004428 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1ce      	bne.n	8004286 <HAL_SPI_Transmit+0x120>
 80042e8:	e07c      	b.n	80043e4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d002      	beq.n	80042f8 <HAL_SPI_Transmit+0x192>
 80042f2:	8afb      	ldrh	r3, [r7, #22]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d170      	bne.n	80043da <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d912      	bls.n	8004328 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004306:	881a      	ldrh	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004312:	1c9a      	adds	r2, r3, #2
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b02      	subs	r3, #2
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004326:	e058      	b.n	80043da <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	330c      	adds	r3, #12
 8004332:	7812      	ldrb	r2, [r2, #0]
 8004334:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433a:	1c5a      	adds	r2, r3, #1
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004344:	b29b      	uxth	r3, r3
 8004346:	3b01      	subs	r3, #1
 8004348:	b29a      	uxth	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800434e:	e044      	b.n	80043da <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b02      	cmp	r3, #2
 800435c:	d12b      	bne.n	80043b6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004362:	b29b      	uxth	r3, r3
 8004364:	2b01      	cmp	r3, #1
 8004366:	d912      	bls.n	800438e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800436c:	881a      	ldrh	r2, [r3, #0]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004378:	1c9a      	adds	r2, r3, #2
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004382:	b29b      	uxth	r3, r3
 8004384:	3b02      	subs	r3, #2
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800438c:	e025      	b.n	80043da <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	330c      	adds	r3, #12
 8004398:	7812      	ldrb	r2, [r2, #0]
 800439a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a0:	1c5a      	adds	r2, r3, #1
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	3b01      	subs	r3, #1
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043b4:	e011      	b.n	80043da <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043b6:	f7fd feaf 	bl	8002118 <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	683a      	ldr	r2, [r7, #0]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d803      	bhi.n	80043ce <HAL_SPI_Transmit+0x268>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043cc:	d102      	bne.n	80043d4 <HAL_SPI_Transmit+0x26e>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d102      	bne.n	80043da <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80043d8:	e026      	b.n	8004428 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043de:	b29b      	uxth	r3, r3
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1b5      	bne.n	8004350 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	6839      	ldr	r1, [r7, #0]
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 f949 	bl	8004680 <SPI_EndRxTxTransaction>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d002      	beq.n	80043fa <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2220      	movs	r2, #32
 80043f8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10a      	bne.n	8004418 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004402:	2300      	movs	r3, #0
 8004404:	613b      	str	r3, [r7, #16]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	613b      	str	r3, [r7, #16]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	613b      	str	r3, [r7, #16]
 8004416:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800441c:	2b00      	cmp	r3, #0
 800441e:	d002      	beq.n	8004426 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	77fb      	strb	r3, [r7, #31]
 8004424:	e000      	b.n	8004428 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004426:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004438:	7ffb      	ldrb	r3, [r7, #31]
}
 800443a:	4618      	mov	r0, r3
 800443c:	3720      	adds	r7, #32
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
	...

08004444 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	603b      	str	r3, [r7, #0]
 8004450:	4613      	mov	r3, r2
 8004452:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004454:	f7fd fe60 	bl	8002118 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445c:	1a9b      	subs	r3, r3, r2
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	4413      	add	r3, r2
 8004462:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004464:	f7fd fe58 	bl	8002118 <HAL_GetTick>
 8004468:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800446a:	4b39      	ldr	r3, [pc, #228]	; (8004550 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	015b      	lsls	r3, r3, #5
 8004470:	0d1b      	lsrs	r3, r3, #20
 8004472:	69fa      	ldr	r2, [r7, #28]
 8004474:	fb02 f303 	mul.w	r3, r2, r3
 8004478:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800447a:	e054      	b.n	8004526 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004482:	d050      	beq.n	8004526 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004484:	f7fd fe48 	bl	8002118 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	69fa      	ldr	r2, [r7, #28]
 8004490:	429a      	cmp	r2, r3
 8004492:	d902      	bls.n	800449a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d13d      	bne.n	8004516 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044b2:	d111      	bne.n	80044d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044bc:	d004      	beq.n	80044c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c6:	d107      	bne.n	80044d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044e0:	d10f      	bne.n	8004502 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044f0:	601a      	str	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004500:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e017      	b.n	8004546 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d101      	bne.n	8004520 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800451c:	2300      	movs	r3, #0
 800451e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	3b01      	subs	r3, #1
 8004524:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4013      	ands	r3, r2
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	429a      	cmp	r2, r3
 8004534:	bf0c      	ite	eq
 8004536:	2301      	moveq	r3, #1
 8004538:	2300      	movne	r3, #0
 800453a:	b2db      	uxtb	r3, r3
 800453c:	461a      	mov	r2, r3
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	429a      	cmp	r2, r3
 8004542:	d19b      	bne.n	800447c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3720      	adds	r7, #32
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	20000018 	.word	0x20000018

08004554 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08a      	sub	sp, #40	; 0x28
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
 8004560:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004562:	2300      	movs	r3, #0
 8004564:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004566:	f7fd fdd7 	bl	8002118 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	683a      	ldr	r2, [r7, #0]
 8004572:	4413      	add	r3, r2
 8004574:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004576:	f7fd fdcf 	bl	8002118 <HAL_GetTick>
 800457a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	330c      	adds	r3, #12
 8004582:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004584:	4b3d      	ldr	r3, [pc, #244]	; (800467c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	4613      	mov	r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	4413      	add	r3, r2
 800458e:	00da      	lsls	r2, r3, #3
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	0d1b      	lsrs	r3, r3, #20
 8004594:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004596:	fb02 f303 	mul.w	r3, r2, r3
 800459a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800459c:	e060      	b.n	8004660 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80045a4:	d107      	bne.n	80045b6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d104      	bne.n	80045b6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80045b4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045bc:	d050      	beq.n	8004660 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045be:	f7fd fdab 	bl	8002118 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d902      	bls.n	80045d4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80045ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d13d      	bne.n	8004650 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	685a      	ldr	r2, [r3, #4]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80045e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045ec:	d111      	bne.n	8004612 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045f6:	d004      	beq.n	8004602 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004600:	d107      	bne.n	8004612 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004610:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800461a:	d10f      	bne.n	800463c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800462a:	601a      	str	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800463a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e010      	b.n	8004672 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	3b01      	subs	r3, #1
 800465e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689a      	ldr	r2, [r3, #8]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	4013      	ands	r3, r2
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	429a      	cmp	r2, r3
 800466e:	d196      	bne.n	800459e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3728      	adds	r7, #40	; 0x28
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	20000018 	.word	0x20000018

08004680 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af02      	add	r7, sp, #8
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	2200      	movs	r2, #0
 8004694:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f7ff ff5b 	bl	8004554 <SPI_WaitFifoStateUntilTimeout>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d007      	beq.n	80046b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046a8:	f043 0220 	orr.w	r2, r3, #32
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e027      	b.n	8004704 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	9300      	str	r3, [sp, #0]
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2200      	movs	r2, #0
 80046bc:	2180      	movs	r1, #128	; 0x80
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f7ff fec0 	bl	8004444 <SPI_WaitFlagStateUntilTimeout>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d007      	beq.n	80046da <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046ce:	f043 0220 	orr.w	r2, r3, #32
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e014      	b.n	8004704 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	9300      	str	r3, [sp, #0]
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f7ff ff34 	bl	8004554 <SPI_WaitFifoStateUntilTimeout>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d007      	beq.n	8004702 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046f6:	f043 0220 	orr.w	r2, r3, #32
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e000      	b.n	8004704 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	4618      	mov	r0, r3
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e049      	b.n	80047b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d106      	bne.n	8004738 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7fd fafa 	bl	8001d2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	3304      	adds	r3, #4
 8004748:	4619      	mov	r1, r3
 800474a:	4610      	mov	r0, r2
 800474c:	f000 f968 	bl	8004a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
	...

080047bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d001      	beq.n	80047d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e047      	b.n	8004864 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a23      	ldr	r2, [pc, #140]	; (8004870 <HAL_TIM_Base_Start+0xb4>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d01d      	beq.n	8004822 <HAL_TIM_Base_Start+0x66>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ee:	d018      	beq.n	8004822 <HAL_TIM_Base_Start+0x66>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a1f      	ldr	r2, [pc, #124]	; (8004874 <HAL_TIM_Base_Start+0xb8>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d013      	beq.n	8004822 <HAL_TIM_Base_Start+0x66>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a1e      	ldr	r2, [pc, #120]	; (8004878 <HAL_TIM_Base_Start+0xbc>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d00e      	beq.n	8004822 <HAL_TIM_Base_Start+0x66>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a1c      	ldr	r2, [pc, #112]	; (800487c <HAL_TIM_Base_Start+0xc0>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d009      	beq.n	8004822 <HAL_TIM_Base_Start+0x66>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a1b      	ldr	r2, [pc, #108]	; (8004880 <HAL_TIM_Base_Start+0xc4>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d004      	beq.n	8004822 <HAL_TIM_Base_Start+0x66>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a19      	ldr	r2, [pc, #100]	; (8004884 <HAL_TIM_Base_Start+0xc8>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d115      	bne.n	800484e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	689a      	ldr	r2, [r3, #8]
 8004828:	4b17      	ldr	r3, [pc, #92]	; (8004888 <HAL_TIM_Base_Start+0xcc>)
 800482a:	4013      	ands	r3, r2
 800482c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2b06      	cmp	r3, #6
 8004832:	d015      	beq.n	8004860 <HAL_TIM_Base_Start+0xa4>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800483a:	d011      	beq.n	8004860 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f042 0201 	orr.w	r2, r2, #1
 800484a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800484c:	e008      	b.n	8004860 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0201 	orr.w	r2, r2, #1
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	e000      	b.n	8004862 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004860:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	40012c00 	.word	0x40012c00
 8004874:	40000400 	.word	0x40000400
 8004878:	40000800 	.word	0x40000800
 800487c:	40000c00 	.word	0x40000c00
 8004880:	40013400 	.word	0x40013400
 8004884:	40014000 	.word	0x40014000
 8004888:	00010007 	.word	0x00010007

0800488c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004896:	2300      	movs	r3, #0
 8004898:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d101      	bne.n	80048a8 <HAL_TIM_ConfigClockSource+0x1c>
 80048a4:	2302      	movs	r3, #2
 80048a6:	e0b6      	b.n	8004a16 <HAL_TIM_ConfigClockSource+0x18a>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048e4:	d03e      	beq.n	8004964 <HAL_TIM_ConfigClockSource+0xd8>
 80048e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048ea:	f200 8087 	bhi.w	80049fc <HAL_TIM_ConfigClockSource+0x170>
 80048ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048f2:	f000 8086 	beq.w	8004a02 <HAL_TIM_ConfigClockSource+0x176>
 80048f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048fa:	d87f      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x170>
 80048fc:	2b70      	cmp	r3, #112	; 0x70
 80048fe:	d01a      	beq.n	8004936 <HAL_TIM_ConfigClockSource+0xaa>
 8004900:	2b70      	cmp	r3, #112	; 0x70
 8004902:	d87b      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x170>
 8004904:	2b60      	cmp	r3, #96	; 0x60
 8004906:	d050      	beq.n	80049aa <HAL_TIM_ConfigClockSource+0x11e>
 8004908:	2b60      	cmp	r3, #96	; 0x60
 800490a:	d877      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x170>
 800490c:	2b50      	cmp	r3, #80	; 0x50
 800490e:	d03c      	beq.n	800498a <HAL_TIM_ConfigClockSource+0xfe>
 8004910:	2b50      	cmp	r3, #80	; 0x50
 8004912:	d873      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x170>
 8004914:	2b40      	cmp	r3, #64	; 0x40
 8004916:	d058      	beq.n	80049ca <HAL_TIM_ConfigClockSource+0x13e>
 8004918:	2b40      	cmp	r3, #64	; 0x40
 800491a:	d86f      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x170>
 800491c:	2b30      	cmp	r3, #48	; 0x30
 800491e:	d064      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x15e>
 8004920:	2b30      	cmp	r3, #48	; 0x30
 8004922:	d86b      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x170>
 8004924:	2b20      	cmp	r3, #32
 8004926:	d060      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x15e>
 8004928:	2b20      	cmp	r3, #32
 800492a:	d867      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x170>
 800492c:	2b00      	cmp	r3, #0
 800492e:	d05c      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x15e>
 8004930:	2b10      	cmp	r3, #16
 8004932:	d05a      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x15e>
 8004934:	e062      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6818      	ldr	r0, [r3, #0]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	6899      	ldr	r1, [r3, #8]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	f000 f97f 	bl	8004c48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004958:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	609a      	str	r2, [r3, #8]
      break;
 8004962:	e04f      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	6899      	ldr	r1, [r3, #8]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	685a      	ldr	r2, [r3, #4]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f000 f968 	bl	8004c48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004986:	609a      	str	r2, [r3, #8]
      break;
 8004988:	e03c      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6818      	ldr	r0, [r3, #0]
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	6859      	ldr	r1, [r3, #4]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	461a      	mov	r2, r3
 8004998:	f000 f8dc 	bl	8004b54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2150      	movs	r1, #80	; 0x50
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 f935 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 80049a8:	e02c      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6818      	ldr	r0, [r3, #0]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	6859      	ldr	r1, [r3, #4]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	461a      	mov	r2, r3
 80049b8:	f000 f8fb 	bl	8004bb2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2160      	movs	r1, #96	; 0x60
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 f925 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 80049c8:	e01c      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6818      	ldr	r0, [r3, #0]
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	6859      	ldr	r1, [r3, #4]
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	461a      	mov	r2, r3
 80049d8:	f000 f8bc 	bl	8004b54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2140      	movs	r1, #64	; 0x40
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 f915 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 80049e8:	e00c      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4619      	mov	r1, r3
 80049f4:	4610      	mov	r0, r2
 80049f6:	f000 f90c 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 80049fa:	e003      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004a00:	e000      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004a02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3710      	adds	r7, #16
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
	...

08004a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a40      	ldr	r2, [pc, #256]	; (8004b34 <TIM_Base_SetConfig+0x114>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d013      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a3e:	d00f      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a3d      	ldr	r2, [pc, #244]	; (8004b38 <TIM_Base_SetConfig+0x118>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d00b      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a3c      	ldr	r2, [pc, #240]	; (8004b3c <TIM_Base_SetConfig+0x11c>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d007      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a3b      	ldr	r2, [pc, #236]	; (8004b40 <TIM_Base_SetConfig+0x120>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d003      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a3a      	ldr	r2, [pc, #232]	; (8004b44 <TIM_Base_SetConfig+0x124>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d108      	bne.n	8004a72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a2f      	ldr	r2, [pc, #188]	; (8004b34 <TIM_Base_SetConfig+0x114>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d01f      	beq.n	8004aba <TIM_Base_SetConfig+0x9a>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a80:	d01b      	beq.n	8004aba <TIM_Base_SetConfig+0x9a>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a2c      	ldr	r2, [pc, #176]	; (8004b38 <TIM_Base_SetConfig+0x118>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d017      	beq.n	8004aba <TIM_Base_SetConfig+0x9a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a2b      	ldr	r2, [pc, #172]	; (8004b3c <TIM_Base_SetConfig+0x11c>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d013      	beq.n	8004aba <TIM_Base_SetConfig+0x9a>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a2a      	ldr	r2, [pc, #168]	; (8004b40 <TIM_Base_SetConfig+0x120>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d00f      	beq.n	8004aba <TIM_Base_SetConfig+0x9a>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a29      	ldr	r2, [pc, #164]	; (8004b44 <TIM_Base_SetConfig+0x124>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d00b      	beq.n	8004aba <TIM_Base_SetConfig+0x9a>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a28      	ldr	r2, [pc, #160]	; (8004b48 <TIM_Base_SetConfig+0x128>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d007      	beq.n	8004aba <TIM_Base_SetConfig+0x9a>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a27      	ldr	r2, [pc, #156]	; (8004b4c <TIM_Base_SetConfig+0x12c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d003      	beq.n	8004aba <TIM_Base_SetConfig+0x9a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a26      	ldr	r2, [pc, #152]	; (8004b50 <TIM_Base_SetConfig+0x130>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d108      	bne.n	8004acc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	689a      	ldr	r2, [r3, #8]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a10      	ldr	r2, [pc, #64]	; (8004b34 <TIM_Base_SetConfig+0x114>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d00f      	beq.n	8004b18 <TIM_Base_SetConfig+0xf8>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a12      	ldr	r2, [pc, #72]	; (8004b44 <TIM_Base_SetConfig+0x124>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d00b      	beq.n	8004b18 <TIM_Base_SetConfig+0xf8>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a11      	ldr	r2, [pc, #68]	; (8004b48 <TIM_Base_SetConfig+0x128>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d007      	beq.n	8004b18 <TIM_Base_SetConfig+0xf8>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a10      	ldr	r2, [pc, #64]	; (8004b4c <TIM_Base_SetConfig+0x12c>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d003      	beq.n	8004b18 <TIM_Base_SetConfig+0xf8>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a0f      	ldr	r2, [pc, #60]	; (8004b50 <TIM_Base_SetConfig+0x130>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d103      	bne.n	8004b20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	691a      	ldr	r2, [r3, #16]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	615a      	str	r2, [r3, #20]
}
 8004b26:	bf00      	nop
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	40012c00 	.word	0x40012c00
 8004b38:	40000400 	.word	0x40000400
 8004b3c:	40000800 	.word	0x40000800
 8004b40:	40000c00 	.word	0x40000c00
 8004b44:	40013400 	.word	0x40013400
 8004b48:	40014000 	.word	0x40014000
 8004b4c:	40014400 	.word	0x40014400
 8004b50:	40014800 	.word	0x40014800

08004b54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b087      	sub	sp, #28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	f023 0201 	bic.w	r2, r3, #1
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	011b      	lsls	r3, r3, #4
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	f023 030a 	bic.w	r3, r3, #10
 8004b90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	621a      	str	r2, [r3, #32]
}
 8004ba6:	bf00      	nop
 8004ba8:	371c      	adds	r7, #28
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b087      	sub	sp, #28
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	60f8      	str	r0, [r7, #12]
 8004bba:	60b9      	str	r1, [r7, #8]
 8004bbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	f023 0210 	bic.w	r2, r3, #16
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004bdc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	031b      	lsls	r3, r3, #12
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004bee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	011b      	lsls	r3, r3, #4
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	621a      	str	r2, [r3, #32]
}
 8004c06:	bf00      	nop
 8004c08:	371c      	adds	r7, #28
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b085      	sub	sp, #20
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
 8004c1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f043 0307 	orr.w	r3, r3, #7
 8004c34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	609a      	str	r2, [r3, #8]
}
 8004c3c:	bf00      	nop
 8004c3e:	3714      	adds	r7, #20
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b087      	sub	sp, #28
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	021a      	lsls	r2, r3, #8
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	609a      	str	r2, [r3, #8]
}
 8004c7c:	bf00      	nop
 8004c7e:	371c      	adds	r7, #28
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d101      	bne.n	8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	e068      	b.n	8004d72 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a2e      	ldr	r2, [pc, #184]	; (8004d80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d004      	beq.n	8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a2d      	ldr	r2, [pc, #180]	; (8004d84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d108      	bne.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004cda:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a1e      	ldr	r2, [pc, #120]	; (8004d80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d01d      	beq.n	8004d46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d12:	d018      	beq.n	8004d46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a1b      	ldr	r2, [pc, #108]	; (8004d88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d013      	beq.n	8004d46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a1a      	ldr	r2, [pc, #104]	; (8004d8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d00e      	beq.n	8004d46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a18      	ldr	r2, [pc, #96]	; (8004d90 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d009      	beq.n	8004d46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a13      	ldr	r2, [pc, #76]	; (8004d84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d004      	beq.n	8004d46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a14      	ldr	r2, [pc, #80]	; (8004d94 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d10c      	bne.n	8004d60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3714      	adds	r7, #20
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	40012c00 	.word	0x40012c00
 8004d84:	40013400 	.word	0x40013400
 8004d88:	40000400 	.word	0x40000400
 8004d8c:	40000800 	.word	0x40000800
 8004d90:	40000c00 	.word	0x40000c00
 8004d94:	40014000 	.word	0x40014000

08004d98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d101      	bne.n	8004daa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e042      	b.n	8004e30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d106      	bne.n	8004dc2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f7fc ff13 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2224      	movs	r2, #36	; 0x24
 8004dc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f022 0201 	bic.w	r2, r2, #1
 8004dd8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 f8c4 	bl	8004f68 <UART_SetConfig>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d101      	bne.n	8004dea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e022      	b.n	8004e30 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d002      	beq.n	8004df8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 fbb4 	bl	8005560 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f042 0201 	orr.w	r2, r2, #1
 8004e26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fc3b 	bl	80056a4 <UART_CheckIdleState>
 8004e2e:	4603      	mov	r3, r0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3708      	adds	r7, #8
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08a      	sub	sp, #40	; 0x28
 8004e3c:	af02      	add	r7, sp, #8
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	603b      	str	r3, [r7, #0]
 8004e44:	4613      	mov	r3, r2
 8004e46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	f040 8084 	bne.w	8004f5c <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d002      	beq.n	8004e60 <HAL_UART_Transmit+0x28>
 8004e5a:	88fb      	ldrh	r3, [r7, #6]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d101      	bne.n	8004e64 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e07c      	b.n	8004f5e <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d101      	bne.n	8004e72 <HAL_UART_Transmit+0x3a>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	e075      	b.n	8004f5e <HAL_UART_Transmit+0x126>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2221      	movs	r2, #33	; 0x21
 8004e86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e8a:	f7fd f945 	bl	8002118 <HAL_GetTick>
 8004e8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	88fa      	ldrh	r2, [r7, #6]
 8004e94:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	88fa      	ldrh	r2, [r7, #6]
 8004e9c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ea8:	d108      	bne.n	8004ebc <HAL_UART_Transmit+0x84>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d104      	bne.n	8004ebc <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	61bb      	str	r3, [r7, #24]
 8004eba:	e003      	b.n	8004ec4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004ecc:	e02d      	b.n	8004f2a <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	2180      	movs	r1, #128	; 0x80
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 fc2e 	bl	800573a <UART_WaitOnFlagUntilTimeout>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d001      	beq.n	8004ee8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	e03a      	b.n	8004f5e <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10b      	bne.n	8004f06 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	881a      	ldrh	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004efa:	b292      	uxth	r2, r2
 8004efc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	3302      	adds	r3, #2
 8004f02:	61bb      	str	r3, [r7, #24]
 8004f04:	e008      	b.n	8004f18 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	781a      	ldrb	r2, [r3, #0]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	b292      	uxth	r2, r2
 8004f10:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	3301      	adds	r3, #1
 8004f16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1cb      	bne.n	8004ece <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	2140      	movs	r1, #64	; 0x40
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 fbfa 	bl	800573a <UART_WaitOnFlagUntilTimeout>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e006      	b.n	8004f5e <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2220      	movs	r2, #32
 8004f54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	e000      	b.n	8004f5e <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004f5c:	2302      	movs	r3, #2
  }
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3720      	adds	r7, #32
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f6c:	b08c      	sub	sp, #48	; 0x30
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f72:	2300      	movs	r3, #0
 8004f74:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	431a      	orrs	r2, r3
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	431a      	orrs	r2, r3
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	69db      	ldr	r3, [r3, #28]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	4baa      	ldr	r3, [pc, #680]	; (8005240 <UART_SetConfig+0x2d8>)
 8004f98:	4013      	ands	r3, r2
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	6812      	ldr	r2, [r2, #0]
 8004f9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fa0:	430b      	orrs	r3, r1
 8004fa2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	68da      	ldr	r2, [r3, #12]
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a9f      	ldr	r2, [pc, #636]	; (8005244 <UART_SetConfig+0x2dc>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d004      	beq.n	8004fd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004fde:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	6812      	ldr	r2, [r2, #0]
 8004fe6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff2:	f023 010f 	bic.w	r1, r3, #15
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a90      	ldr	r2, [pc, #576]	; (8005248 <UART_SetConfig+0x2e0>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d125      	bne.n	8005058 <UART_SetConfig+0xf0>
 800500c:	4b8f      	ldr	r3, [pc, #572]	; (800524c <UART_SetConfig+0x2e4>)
 800500e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	2b03      	cmp	r3, #3
 8005018:	d81a      	bhi.n	8005050 <UART_SetConfig+0xe8>
 800501a:	a201      	add	r2, pc, #4	; (adr r2, 8005020 <UART_SetConfig+0xb8>)
 800501c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005020:	08005031 	.word	0x08005031
 8005024:	08005041 	.word	0x08005041
 8005028:	08005039 	.word	0x08005039
 800502c:	08005049 	.word	0x08005049
 8005030:	2301      	movs	r3, #1
 8005032:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005036:	e116      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005038:	2302      	movs	r3, #2
 800503a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800503e:	e112      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005040:	2304      	movs	r3, #4
 8005042:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005046:	e10e      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005048:	2308      	movs	r3, #8
 800504a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800504e:	e10a      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005050:	2310      	movs	r3, #16
 8005052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005056:	e106      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a7c      	ldr	r2, [pc, #496]	; (8005250 <UART_SetConfig+0x2e8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d138      	bne.n	80050d4 <UART_SetConfig+0x16c>
 8005062:	4b7a      	ldr	r3, [pc, #488]	; (800524c <UART_SetConfig+0x2e4>)
 8005064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005068:	f003 030c 	and.w	r3, r3, #12
 800506c:	2b0c      	cmp	r3, #12
 800506e:	d82d      	bhi.n	80050cc <UART_SetConfig+0x164>
 8005070:	a201      	add	r2, pc, #4	; (adr r2, 8005078 <UART_SetConfig+0x110>)
 8005072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005076:	bf00      	nop
 8005078:	080050ad 	.word	0x080050ad
 800507c:	080050cd 	.word	0x080050cd
 8005080:	080050cd 	.word	0x080050cd
 8005084:	080050cd 	.word	0x080050cd
 8005088:	080050bd 	.word	0x080050bd
 800508c:	080050cd 	.word	0x080050cd
 8005090:	080050cd 	.word	0x080050cd
 8005094:	080050cd 	.word	0x080050cd
 8005098:	080050b5 	.word	0x080050b5
 800509c:	080050cd 	.word	0x080050cd
 80050a0:	080050cd 	.word	0x080050cd
 80050a4:	080050cd 	.word	0x080050cd
 80050a8:	080050c5 	.word	0x080050c5
 80050ac:	2300      	movs	r3, #0
 80050ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050b2:	e0d8      	b.n	8005266 <UART_SetConfig+0x2fe>
 80050b4:	2302      	movs	r3, #2
 80050b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050ba:	e0d4      	b.n	8005266 <UART_SetConfig+0x2fe>
 80050bc:	2304      	movs	r3, #4
 80050be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050c2:	e0d0      	b.n	8005266 <UART_SetConfig+0x2fe>
 80050c4:	2308      	movs	r3, #8
 80050c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050ca:	e0cc      	b.n	8005266 <UART_SetConfig+0x2fe>
 80050cc:	2310      	movs	r3, #16
 80050ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050d2:	e0c8      	b.n	8005266 <UART_SetConfig+0x2fe>
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a5e      	ldr	r2, [pc, #376]	; (8005254 <UART_SetConfig+0x2ec>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d125      	bne.n	800512a <UART_SetConfig+0x1c2>
 80050de:	4b5b      	ldr	r3, [pc, #364]	; (800524c <UART_SetConfig+0x2e4>)
 80050e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80050e8:	2b30      	cmp	r3, #48	; 0x30
 80050ea:	d016      	beq.n	800511a <UART_SetConfig+0x1b2>
 80050ec:	2b30      	cmp	r3, #48	; 0x30
 80050ee:	d818      	bhi.n	8005122 <UART_SetConfig+0x1ba>
 80050f0:	2b20      	cmp	r3, #32
 80050f2:	d00a      	beq.n	800510a <UART_SetConfig+0x1a2>
 80050f4:	2b20      	cmp	r3, #32
 80050f6:	d814      	bhi.n	8005122 <UART_SetConfig+0x1ba>
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d002      	beq.n	8005102 <UART_SetConfig+0x19a>
 80050fc:	2b10      	cmp	r3, #16
 80050fe:	d008      	beq.n	8005112 <UART_SetConfig+0x1aa>
 8005100:	e00f      	b.n	8005122 <UART_SetConfig+0x1ba>
 8005102:	2300      	movs	r3, #0
 8005104:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005108:	e0ad      	b.n	8005266 <UART_SetConfig+0x2fe>
 800510a:	2302      	movs	r3, #2
 800510c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005110:	e0a9      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005112:	2304      	movs	r3, #4
 8005114:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005118:	e0a5      	b.n	8005266 <UART_SetConfig+0x2fe>
 800511a:	2308      	movs	r3, #8
 800511c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005120:	e0a1      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005122:	2310      	movs	r3, #16
 8005124:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005128:	e09d      	b.n	8005266 <UART_SetConfig+0x2fe>
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a4a      	ldr	r2, [pc, #296]	; (8005258 <UART_SetConfig+0x2f0>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d125      	bne.n	8005180 <UART_SetConfig+0x218>
 8005134:	4b45      	ldr	r3, [pc, #276]	; (800524c <UART_SetConfig+0x2e4>)
 8005136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800513a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800513e:	2bc0      	cmp	r3, #192	; 0xc0
 8005140:	d016      	beq.n	8005170 <UART_SetConfig+0x208>
 8005142:	2bc0      	cmp	r3, #192	; 0xc0
 8005144:	d818      	bhi.n	8005178 <UART_SetConfig+0x210>
 8005146:	2b80      	cmp	r3, #128	; 0x80
 8005148:	d00a      	beq.n	8005160 <UART_SetConfig+0x1f8>
 800514a:	2b80      	cmp	r3, #128	; 0x80
 800514c:	d814      	bhi.n	8005178 <UART_SetConfig+0x210>
 800514e:	2b00      	cmp	r3, #0
 8005150:	d002      	beq.n	8005158 <UART_SetConfig+0x1f0>
 8005152:	2b40      	cmp	r3, #64	; 0x40
 8005154:	d008      	beq.n	8005168 <UART_SetConfig+0x200>
 8005156:	e00f      	b.n	8005178 <UART_SetConfig+0x210>
 8005158:	2300      	movs	r3, #0
 800515a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800515e:	e082      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005160:	2302      	movs	r3, #2
 8005162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005166:	e07e      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005168:	2304      	movs	r3, #4
 800516a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800516e:	e07a      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005170:	2308      	movs	r3, #8
 8005172:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005176:	e076      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005178:	2310      	movs	r3, #16
 800517a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800517e:	e072      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a35      	ldr	r2, [pc, #212]	; (800525c <UART_SetConfig+0x2f4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d12a      	bne.n	80051e0 <UART_SetConfig+0x278>
 800518a:	4b30      	ldr	r3, [pc, #192]	; (800524c <UART_SetConfig+0x2e4>)
 800518c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005190:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005194:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005198:	d01a      	beq.n	80051d0 <UART_SetConfig+0x268>
 800519a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800519e:	d81b      	bhi.n	80051d8 <UART_SetConfig+0x270>
 80051a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051a4:	d00c      	beq.n	80051c0 <UART_SetConfig+0x258>
 80051a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051aa:	d815      	bhi.n	80051d8 <UART_SetConfig+0x270>
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d003      	beq.n	80051b8 <UART_SetConfig+0x250>
 80051b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051b4:	d008      	beq.n	80051c8 <UART_SetConfig+0x260>
 80051b6:	e00f      	b.n	80051d8 <UART_SetConfig+0x270>
 80051b8:	2300      	movs	r3, #0
 80051ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051be:	e052      	b.n	8005266 <UART_SetConfig+0x2fe>
 80051c0:	2302      	movs	r3, #2
 80051c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051c6:	e04e      	b.n	8005266 <UART_SetConfig+0x2fe>
 80051c8:	2304      	movs	r3, #4
 80051ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051ce:	e04a      	b.n	8005266 <UART_SetConfig+0x2fe>
 80051d0:	2308      	movs	r3, #8
 80051d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051d6:	e046      	b.n	8005266 <UART_SetConfig+0x2fe>
 80051d8:	2310      	movs	r3, #16
 80051da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051de:	e042      	b.n	8005266 <UART_SetConfig+0x2fe>
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a17      	ldr	r2, [pc, #92]	; (8005244 <UART_SetConfig+0x2dc>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d13a      	bne.n	8005260 <UART_SetConfig+0x2f8>
 80051ea:	4b18      	ldr	r3, [pc, #96]	; (800524c <UART_SetConfig+0x2e4>)
 80051ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80051f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051f8:	d01a      	beq.n	8005230 <UART_SetConfig+0x2c8>
 80051fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051fe:	d81b      	bhi.n	8005238 <UART_SetConfig+0x2d0>
 8005200:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005204:	d00c      	beq.n	8005220 <UART_SetConfig+0x2b8>
 8005206:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800520a:	d815      	bhi.n	8005238 <UART_SetConfig+0x2d0>
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <UART_SetConfig+0x2b0>
 8005210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005214:	d008      	beq.n	8005228 <UART_SetConfig+0x2c0>
 8005216:	e00f      	b.n	8005238 <UART_SetConfig+0x2d0>
 8005218:	2300      	movs	r3, #0
 800521a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800521e:	e022      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005220:	2302      	movs	r3, #2
 8005222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005226:	e01e      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005228:	2304      	movs	r3, #4
 800522a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800522e:	e01a      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005230:	2308      	movs	r3, #8
 8005232:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005236:	e016      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005238:	2310      	movs	r3, #16
 800523a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800523e:	e012      	b.n	8005266 <UART_SetConfig+0x2fe>
 8005240:	cfff69f3 	.word	0xcfff69f3
 8005244:	40008000 	.word	0x40008000
 8005248:	40013800 	.word	0x40013800
 800524c:	40021000 	.word	0x40021000
 8005250:	40004400 	.word	0x40004400
 8005254:	40004800 	.word	0x40004800
 8005258:	40004c00 	.word	0x40004c00
 800525c:	40005000 	.word	0x40005000
 8005260:	2310      	movs	r3, #16
 8005262:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4aae      	ldr	r2, [pc, #696]	; (8005524 <UART_SetConfig+0x5bc>)
 800526c:	4293      	cmp	r3, r2
 800526e:	f040 8097 	bne.w	80053a0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005272:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005276:	2b08      	cmp	r3, #8
 8005278:	d823      	bhi.n	80052c2 <UART_SetConfig+0x35a>
 800527a:	a201      	add	r2, pc, #4	; (adr r2, 8005280 <UART_SetConfig+0x318>)
 800527c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005280:	080052a5 	.word	0x080052a5
 8005284:	080052c3 	.word	0x080052c3
 8005288:	080052ad 	.word	0x080052ad
 800528c:	080052c3 	.word	0x080052c3
 8005290:	080052b3 	.word	0x080052b3
 8005294:	080052c3 	.word	0x080052c3
 8005298:	080052c3 	.word	0x080052c3
 800529c:	080052c3 	.word	0x080052c3
 80052a0:	080052bb 	.word	0x080052bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052a4:	f7fe f8b6 	bl	8003414 <HAL_RCC_GetPCLK1Freq>
 80052a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052aa:	e010      	b.n	80052ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052ac:	4b9e      	ldr	r3, [pc, #632]	; (8005528 <UART_SetConfig+0x5c0>)
 80052ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052b0:	e00d      	b.n	80052ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052b2:	f7fe f817 	bl	80032e4 <HAL_RCC_GetSysClockFreq>
 80052b6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052b8:	e009      	b.n	80052ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052c0:	e005      	b.n	80052ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80052cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80052ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 8130 	beq.w	8005536 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052da:	4a94      	ldr	r2, [pc, #592]	; (800552c <UART_SetConfig+0x5c4>)
 80052dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052e0:	461a      	mov	r2, r3
 80052e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80052e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	685a      	ldr	r2, [r3, #4]
 80052ee:	4613      	mov	r3, r2
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	4413      	add	r3, r2
 80052f4:	69ba      	ldr	r2, [r7, #24]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d305      	bcc.n	8005306 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005300:	69ba      	ldr	r2, [r7, #24]
 8005302:	429a      	cmp	r2, r3
 8005304:	d903      	bls.n	800530e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800530c:	e113      	b.n	8005536 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800530e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005310:	2200      	movs	r2, #0
 8005312:	60bb      	str	r3, [r7, #8]
 8005314:	60fa      	str	r2, [r7, #12]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531a:	4a84      	ldr	r2, [pc, #528]	; (800552c <UART_SetConfig+0x5c4>)
 800531c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005320:	b29b      	uxth	r3, r3
 8005322:	2200      	movs	r2, #0
 8005324:	603b      	str	r3, [r7, #0]
 8005326:	607a      	str	r2, [r7, #4]
 8005328:	e9d7 2300 	ldrd	r2, r3, [r7]
 800532c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005330:	f7fb fc52 	bl	8000bd8 <__aeabi_uldivmod>
 8005334:	4602      	mov	r2, r0
 8005336:	460b      	mov	r3, r1
 8005338:	4610      	mov	r0, r2
 800533a:	4619      	mov	r1, r3
 800533c:	f04f 0200 	mov.w	r2, #0
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	020b      	lsls	r3, r1, #8
 8005346:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800534a:	0202      	lsls	r2, r0, #8
 800534c:	6979      	ldr	r1, [r7, #20]
 800534e:	6849      	ldr	r1, [r1, #4]
 8005350:	0849      	lsrs	r1, r1, #1
 8005352:	2000      	movs	r0, #0
 8005354:	460c      	mov	r4, r1
 8005356:	4605      	mov	r5, r0
 8005358:	eb12 0804 	adds.w	r8, r2, r4
 800535c:	eb43 0905 	adc.w	r9, r3, r5
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	469a      	mov	sl, r3
 8005368:	4693      	mov	fp, r2
 800536a:	4652      	mov	r2, sl
 800536c:	465b      	mov	r3, fp
 800536e:	4640      	mov	r0, r8
 8005370:	4649      	mov	r1, r9
 8005372:	f7fb fc31 	bl	8000bd8 <__aeabi_uldivmod>
 8005376:	4602      	mov	r2, r0
 8005378:	460b      	mov	r3, r1
 800537a:	4613      	mov	r3, r2
 800537c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005384:	d308      	bcc.n	8005398 <UART_SetConfig+0x430>
 8005386:	6a3b      	ldr	r3, [r7, #32]
 8005388:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800538c:	d204      	bcs.n	8005398 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	6a3a      	ldr	r2, [r7, #32]
 8005394:	60da      	str	r2, [r3, #12]
 8005396:	e0ce      	b.n	8005536 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800539e:	e0ca      	b.n	8005536 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	69db      	ldr	r3, [r3, #28]
 80053a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053a8:	d166      	bne.n	8005478 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80053aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80053ae:	2b08      	cmp	r3, #8
 80053b0:	d827      	bhi.n	8005402 <UART_SetConfig+0x49a>
 80053b2:	a201      	add	r2, pc, #4	; (adr r2, 80053b8 <UART_SetConfig+0x450>)
 80053b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b8:	080053dd 	.word	0x080053dd
 80053bc:	080053e5 	.word	0x080053e5
 80053c0:	080053ed 	.word	0x080053ed
 80053c4:	08005403 	.word	0x08005403
 80053c8:	080053f3 	.word	0x080053f3
 80053cc:	08005403 	.word	0x08005403
 80053d0:	08005403 	.word	0x08005403
 80053d4:	08005403 	.word	0x08005403
 80053d8:	080053fb 	.word	0x080053fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053dc:	f7fe f81a 	bl	8003414 <HAL_RCC_GetPCLK1Freq>
 80053e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80053e2:	e014      	b.n	800540e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053e4:	f7fe f82c 	bl	8003440 <HAL_RCC_GetPCLK2Freq>
 80053e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80053ea:	e010      	b.n	800540e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053ec:	4b4e      	ldr	r3, [pc, #312]	; (8005528 <UART_SetConfig+0x5c0>)
 80053ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80053f0:	e00d      	b.n	800540e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053f2:	f7fd ff77 	bl	80032e4 <HAL_RCC_GetSysClockFreq>
 80053f6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80053f8:	e009      	b.n	800540e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005400:	e005      	b.n	800540e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005402:	2300      	movs	r3, #0
 8005404:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800540c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800540e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 8090 	beq.w	8005536 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541a:	4a44      	ldr	r2, [pc, #272]	; (800552c <UART_SetConfig+0x5c4>)
 800541c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005420:	461a      	mov	r2, r3
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	fbb3 f3f2 	udiv	r3, r3, r2
 8005428:	005a      	lsls	r2, r3, #1
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	085b      	lsrs	r3, r3, #1
 8005430:	441a      	add	r2, r3
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	fbb2 f3f3 	udiv	r3, r2, r3
 800543a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800543c:	6a3b      	ldr	r3, [r7, #32]
 800543e:	2b0f      	cmp	r3, #15
 8005440:	d916      	bls.n	8005470 <UART_SetConfig+0x508>
 8005442:	6a3b      	ldr	r3, [r7, #32]
 8005444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005448:	d212      	bcs.n	8005470 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	b29b      	uxth	r3, r3
 800544e:	f023 030f 	bic.w	r3, r3, #15
 8005452:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005454:	6a3b      	ldr	r3, [r7, #32]
 8005456:	085b      	lsrs	r3, r3, #1
 8005458:	b29b      	uxth	r3, r3
 800545a:	f003 0307 	and.w	r3, r3, #7
 800545e:	b29a      	uxth	r2, r3
 8005460:	8bfb      	ldrh	r3, [r7, #30]
 8005462:	4313      	orrs	r3, r2
 8005464:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	8bfa      	ldrh	r2, [r7, #30]
 800546c:	60da      	str	r2, [r3, #12]
 800546e:	e062      	b.n	8005536 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005476:	e05e      	b.n	8005536 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005478:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800547c:	2b08      	cmp	r3, #8
 800547e:	d828      	bhi.n	80054d2 <UART_SetConfig+0x56a>
 8005480:	a201      	add	r2, pc, #4	; (adr r2, 8005488 <UART_SetConfig+0x520>)
 8005482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005486:	bf00      	nop
 8005488:	080054ad 	.word	0x080054ad
 800548c:	080054b5 	.word	0x080054b5
 8005490:	080054bd 	.word	0x080054bd
 8005494:	080054d3 	.word	0x080054d3
 8005498:	080054c3 	.word	0x080054c3
 800549c:	080054d3 	.word	0x080054d3
 80054a0:	080054d3 	.word	0x080054d3
 80054a4:	080054d3 	.word	0x080054d3
 80054a8:	080054cb 	.word	0x080054cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054ac:	f7fd ffb2 	bl	8003414 <HAL_RCC_GetPCLK1Freq>
 80054b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054b2:	e014      	b.n	80054de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054b4:	f7fd ffc4 	bl	8003440 <HAL_RCC_GetPCLK2Freq>
 80054b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054ba:	e010      	b.n	80054de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054bc:	4b1a      	ldr	r3, [pc, #104]	; (8005528 <UART_SetConfig+0x5c0>)
 80054be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80054c0:	e00d      	b.n	80054de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054c2:	f7fd ff0f 	bl	80032e4 <HAL_RCC_GetSysClockFreq>
 80054c6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054c8:	e009      	b.n	80054de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80054d0:	e005      	b.n	80054de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80054dc:	bf00      	nop
    }

    if (pclk != 0U)
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d028      	beq.n	8005536 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	4a10      	ldr	r2, [pc, #64]	; (800552c <UART_SetConfig+0x5c4>)
 80054ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054ee:	461a      	mov	r2, r3
 80054f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	085b      	lsrs	r3, r3, #1
 80054fc:	441a      	add	r2, r3
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	fbb2 f3f3 	udiv	r3, r2, r3
 8005506:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005508:	6a3b      	ldr	r3, [r7, #32]
 800550a:	2b0f      	cmp	r3, #15
 800550c:	d910      	bls.n	8005530 <UART_SetConfig+0x5c8>
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005514:	d20c      	bcs.n	8005530 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005516:	6a3b      	ldr	r3, [r7, #32]
 8005518:	b29a      	uxth	r2, r3
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	60da      	str	r2, [r3, #12]
 8005520:	e009      	b.n	8005536 <UART_SetConfig+0x5ce>
 8005522:	bf00      	nop
 8005524:	40008000 	.word	0x40008000
 8005528:	00f42400 	.word	0x00f42400
 800552c:	08008668 	.word	0x08008668
      }
      else
      {
        ret = HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	2201      	movs	r2, #1
 800553a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	2201      	movs	r2, #1
 8005542:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	2200      	movs	r2, #0
 800554a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	2200      	movs	r2, #0
 8005550:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005552:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005556:	4618      	mov	r0, r3
 8005558:	3730      	adds	r7, #48	; 0x30
 800555a:	46bd      	mov	sp, r7
 800555c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005560 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556c:	f003 0301 	and.w	r3, r3, #1
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00a      	beq.n	800558a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	430a      	orrs	r2, r1
 8005588:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00a      	beq.n	80055ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00a      	beq.n	80055ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	430a      	orrs	r2, r1
 80055cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00a      	beq.n	80055f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f4:	f003 0310 	and.w	r3, r3, #16
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d00a      	beq.n	8005612 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005616:	f003 0320 	and.w	r3, r3, #32
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00a      	beq.n	8005634 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800563c:	2b00      	cmp	r3, #0
 800563e:	d01a      	beq.n	8005676 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800565a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800565e:	d10a      	bne.n	8005676 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00a      	beq.n	8005698 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	605a      	str	r2, [r3, #4]
  }
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af02      	add	r7, sp, #8
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056b4:	f7fc fd30 	bl	8002118 <HAL_GetTick>
 80056b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0308 	and.w	r3, r3, #8
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	d10e      	bne.n	80056e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f82f 	bl	800573a <UART_WaitOnFlagUntilTimeout>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e025      	b.n	8005732 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	d10e      	bne.n	8005712 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80056f8:	9300      	str	r3, [sp, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f819 	bl	800573a <UART_WaitOnFlagUntilTimeout>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e00f      	b.n	8005732 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2220      	movs	r2, #32
 8005716:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2220      	movs	r2, #32
 800571e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b09c      	sub	sp, #112	; 0x70
 800573e:	af00      	add	r7, sp, #0
 8005740:	60f8      	str	r0, [r7, #12]
 8005742:	60b9      	str	r1, [r7, #8]
 8005744:	603b      	str	r3, [r7, #0]
 8005746:	4613      	mov	r3, r2
 8005748:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800574a:	e0a9      	b.n	80058a0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800574c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800574e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005752:	f000 80a5 	beq.w	80058a0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005756:	f7fc fcdf 	bl	8002118 <HAL_GetTick>
 800575a:	4602      	mov	r2, r0
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005762:	429a      	cmp	r2, r3
 8005764:	d302      	bcc.n	800576c <UART_WaitOnFlagUntilTimeout+0x32>
 8005766:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005768:	2b00      	cmp	r3, #0
 800576a:	d140      	bne.n	80057ee <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005774:	e853 3f00 	ldrex	r3, [r3]
 8005778:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800577a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800577c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005780:	667b      	str	r3, [r7, #100]	; 0x64
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	461a      	mov	r2, r3
 8005788:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800578a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800578c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005790:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005792:	e841 2300 	strex	r3, r2, [r1]
 8005796:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005798:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1e6      	bne.n	800576c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3308      	adds	r3, #8
 80057a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057a8:	e853 3f00 	ldrex	r3, [r3]
 80057ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b0:	f023 0301 	bic.w	r3, r3, #1
 80057b4:	663b      	str	r3, [r7, #96]	; 0x60
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	3308      	adds	r3, #8
 80057bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80057be:	64ba      	str	r2, [r7, #72]	; 0x48
 80057c0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80057c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057c6:	e841 2300 	strex	r3, r2, [r1]
 80057ca:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80057cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1e5      	bne.n	800579e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2220      	movs	r2, #32
 80057d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2220      	movs	r2, #32
 80057de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e069      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d051      	beq.n	80058a0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005806:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800580a:	d149      	bne.n	80058a0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005814:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800581e:	e853 3f00 	ldrex	r3, [r3]
 8005822:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005826:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800582a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	461a      	mov	r2, r3
 8005832:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005834:	637b      	str	r3, [r7, #52]	; 0x34
 8005836:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005838:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800583a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800583c:	e841 2300 	strex	r3, r2, [r1]
 8005840:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1e6      	bne.n	8005816 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	3308      	adds	r3, #8
 800584e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	e853 3f00 	ldrex	r3, [r3]
 8005856:	613b      	str	r3, [r7, #16]
   return(result);
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f023 0301 	bic.w	r3, r3, #1
 800585e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	3308      	adds	r3, #8
 8005866:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005868:	623a      	str	r2, [r7, #32]
 800586a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586c:	69f9      	ldr	r1, [r7, #28]
 800586e:	6a3a      	ldr	r2, [r7, #32]
 8005870:	e841 2300 	strex	r3, r2, [r1]
 8005874:	61bb      	str	r3, [r7, #24]
   return(result);
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1e5      	bne.n	8005848 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2220      	movs	r2, #32
 8005880:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e010      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	69da      	ldr	r2, [r3, #28]
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	4013      	ands	r3, r2
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	bf0c      	ite	eq
 80058b0:	2301      	moveq	r3, #1
 80058b2:	2300      	movne	r3, #0
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	461a      	mov	r2, r3
 80058b8:	79fb      	ldrb	r3, [r7, #7]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	f43f af46 	beq.w	800574c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3770      	adds	r7, #112	; 0x70
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b085      	sub	sp, #20
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d101      	bne.n	80058e0 <HAL_UARTEx_DisableFifoMode+0x16>
 80058dc:	2302      	movs	r3, #2
 80058de:	e027      	b.n	8005930 <HAL_UARTEx_DisableFifoMode+0x66>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2224      	movs	r2, #36	; 0x24
 80058ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f022 0201 	bic.w	r2, r2, #1
 8005906:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800590e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2220      	movs	r2, #32
 8005922:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3714      	adds	r7, #20
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800594c:	2b01      	cmp	r3, #1
 800594e:	d101      	bne.n	8005954 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005950:	2302      	movs	r3, #2
 8005952:	e02d      	b.n	80059b0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2224      	movs	r2, #36	; 0x24
 8005960:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f022 0201 	bic.w	r2, r2, #1
 800597a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f84f 	bl	8005a34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2220      	movs	r2, #32
 80059a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3710      	adds	r7, #16
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d101      	bne.n	80059d0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80059cc:	2302      	movs	r3, #2
 80059ce:	e02d      	b.n	8005a2c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2224      	movs	r2, #36	; 0x24
 80059dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 0201 	bic.w	r2, r2, #1
 80059f6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	430a      	orrs	r2, r1
 8005a0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 f811 	bl	8005a34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d108      	bne.n	8005a56 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005a54:	e031      	b.n	8005aba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005a56:	2308      	movs	r3, #8
 8005a58:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005a5a:	2308      	movs	r3, #8
 8005a5c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	0e5b      	lsrs	r3, r3, #25
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	f003 0307 	and.w	r3, r3, #7
 8005a6c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	0f5b      	lsrs	r3, r3, #29
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	f003 0307 	and.w	r3, r3, #7
 8005a7c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005a7e:	7bbb      	ldrb	r3, [r7, #14]
 8005a80:	7b3a      	ldrb	r2, [r7, #12]
 8005a82:	4911      	ldr	r1, [pc, #68]	; (8005ac8 <UARTEx_SetNbDataToProcess+0x94>)
 8005a84:	5c8a      	ldrb	r2, [r1, r2]
 8005a86:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005a8a:	7b3a      	ldrb	r2, [r7, #12]
 8005a8c:	490f      	ldr	r1, [pc, #60]	; (8005acc <UARTEx_SetNbDataToProcess+0x98>)
 8005a8e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005a90:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
 8005a9e:	7b7a      	ldrb	r2, [r7, #13]
 8005aa0:	4909      	ldr	r1, [pc, #36]	; (8005ac8 <UARTEx_SetNbDataToProcess+0x94>)
 8005aa2:	5c8a      	ldrb	r2, [r1, r2]
 8005aa4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005aa8:	7b7a      	ldrb	r2, [r7, #13]
 8005aaa:	4908      	ldr	r1, [pc, #32]	; (8005acc <UARTEx_SetNbDataToProcess+0x98>)
 8005aac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005aae:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005aba:	bf00      	nop
 8005abc:	3714      	adds	r7, #20
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
 8005ac8:	08008680 	.word	0x08008680
 8005acc:	08008688 	.word	0x08008688

08005ad0 <__errno>:
 8005ad0:	4b01      	ldr	r3, [pc, #4]	; (8005ad8 <__errno+0x8>)
 8005ad2:	6818      	ldr	r0, [r3, #0]
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	20000024 	.word	0x20000024

08005adc <__libc_init_array>:
 8005adc:	b570      	push	{r4, r5, r6, lr}
 8005ade:	4d0d      	ldr	r5, [pc, #52]	; (8005b14 <__libc_init_array+0x38>)
 8005ae0:	4c0d      	ldr	r4, [pc, #52]	; (8005b18 <__libc_init_array+0x3c>)
 8005ae2:	1b64      	subs	r4, r4, r5
 8005ae4:	10a4      	asrs	r4, r4, #2
 8005ae6:	2600      	movs	r6, #0
 8005ae8:	42a6      	cmp	r6, r4
 8005aea:	d109      	bne.n	8005b00 <__libc_init_array+0x24>
 8005aec:	4d0b      	ldr	r5, [pc, #44]	; (8005b1c <__libc_init_array+0x40>)
 8005aee:	4c0c      	ldr	r4, [pc, #48]	; (8005b20 <__libc_init_array+0x44>)
 8005af0:	f002 fd50 	bl	8008594 <_init>
 8005af4:	1b64      	subs	r4, r4, r5
 8005af6:	10a4      	asrs	r4, r4, #2
 8005af8:	2600      	movs	r6, #0
 8005afa:	42a6      	cmp	r6, r4
 8005afc:	d105      	bne.n	8005b0a <__libc_init_array+0x2e>
 8005afe:	bd70      	pop	{r4, r5, r6, pc}
 8005b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b04:	4798      	blx	r3
 8005b06:	3601      	adds	r6, #1
 8005b08:	e7ee      	b.n	8005ae8 <__libc_init_array+0xc>
 8005b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b0e:	4798      	blx	r3
 8005b10:	3601      	adds	r6, #1
 8005b12:	e7f2      	b.n	8005afa <__libc_init_array+0x1e>
 8005b14:	08008a74 	.word	0x08008a74
 8005b18:	08008a74 	.word	0x08008a74
 8005b1c:	08008a74 	.word	0x08008a74
 8005b20:	08008a78 	.word	0x08008a78

08005b24 <memcpy>:
 8005b24:	440a      	add	r2, r1
 8005b26:	4291      	cmp	r1, r2
 8005b28:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b2c:	d100      	bne.n	8005b30 <memcpy+0xc>
 8005b2e:	4770      	bx	lr
 8005b30:	b510      	push	{r4, lr}
 8005b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b3a:	4291      	cmp	r1, r2
 8005b3c:	d1f9      	bne.n	8005b32 <memcpy+0xe>
 8005b3e:	bd10      	pop	{r4, pc}

08005b40 <memset>:
 8005b40:	4402      	add	r2, r0
 8005b42:	4603      	mov	r3, r0
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d100      	bne.n	8005b4a <memset+0xa>
 8005b48:	4770      	bx	lr
 8005b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b4e:	e7f9      	b.n	8005b44 <memset+0x4>

08005b50 <__cvt>:
 8005b50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b54:	ec55 4b10 	vmov	r4, r5, d0
 8005b58:	2d00      	cmp	r5, #0
 8005b5a:	460e      	mov	r6, r1
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	462b      	mov	r3, r5
 8005b60:	bfbb      	ittet	lt
 8005b62:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005b66:	461d      	movlt	r5, r3
 8005b68:	2300      	movge	r3, #0
 8005b6a:	232d      	movlt	r3, #45	; 0x2d
 8005b6c:	700b      	strb	r3, [r1, #0]
 8005b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b70:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b74:	4691      	mov	r9, r2
 8005b76:	f023 0820 	bic.w	r8, r3, #32
 8005b7a:	bfbc      	itt	lt
 8005b7c:	4622      	movlt	r2, r4
 8005b7e:	4614      	movlt	r4, r2
 8005b80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b84:	d005      	beq.n	8005b92 <__cvt+0x42>
 8005b86:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005b8a:	d100      	bne.n	8005b8e <__cvt+0x3e>
 8005b8c:	3601      	adds	r6, #1
 8005b8e:	2102      	movs	r1, #2
 8005b90:	e000      	b.n	8005b94 <__cvt+0x44>
 8005b92:	2103      	movs	r1, #3
 8005b94:	ab03      	add	r3, sp, #12
 8005b96:	9301      	str	r3, [sp, #4]
 8005b98:	ab02      	add	r3, sp, #8
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	ec45 4b10 	vmov	d0, r4, r5
 8005ba0:	4653      	mov	r3, sl
 8005ba2:	4632      	mov	r2, r6
 8005ba4:	f000 fce4 	bl	8006570 <_dtoa_r>
 8005ba8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005bac:	4607      	mov	r7, r0
 8005bae:	d102      	bne.n	8005bb6 <__cvt+0x66>
 8005bb0:	f019 0f01 	tst.w	r9, #1
 8005bb4:	d022      	beq.n	8005bfc <__cvt+0xac>
 8005bb6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005bba:	eb07 0906 	add.w	r9, r7, r6
 8005bbe:	d110      	bne.n	8005be2 <__cvt+0x92>
 8005bc0:	783b      	ldrb	r3, [r7, #0]
 8005bc2:	2b30      	cmp	r3, #48	; 0x30
 8005bc4:	d10a      	bne.n	8005bdc <__cvt+0x8c>
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	2300      	movs	r3, #0
 8005bca:	4620      	mov	r0, r4
 8005bcc:	4629      	mov	r1, r5
 8005bce:	f7fa ff93 	bl	8000af8 <__aeabi_dcmpeq>
 8005bd2:	b918      	cbnz	r0, 8005bdc <__cvt+0x8c>
 8005bd4:	f1c6 0601 	rsb	r6, r6, #1
 8005bd8:	f8ca 6000 	str.w	r6, [sl]
 8005bdc:	f8da 3000 	ldr.w	r3, [sl]
 8005be0:	4499      	add	r9, r3
 8005be2:	2200      	movs	r2, #0
 8005be4:	2300      	movs	r3, #0
 8005be6:	4620      	mov	r0, r4
 8005be8:	4629      	mov	r1, r5
 8005bea:	f7fa ff85 	bl	8000af8 <__aeabi_dcmpeq>
 8005bee:	b108      	cbz	r0, 8005bf4 <__cvt+0xa4>
 8005bf0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bf4:	2230      	movs	r2, #48	; 0x30
 8005bf6:	9b03      	ldr	r3, [sp, #12]
 8005bf8:	454b      	cmp	r3, r9
 8005bfa:	d307      	bcc.n	8005c0c <__cvt+0xbc>
 8005bfc:	9b03      	ldr	r3, [sp, #12]
 8005bfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c00:	1bdb      	subs	r3, r3, r7
 8005c02:	4638      	mov	r0, r7
 8005c04:	6013      	str	r3, [r2, #0]
 8005c06:	b004      	add	sp, #16
 8005c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c0c:	1c59      	adds	r1, r3, #1
 8005c0e:	9103      	str	r1, [sp, #12]
 8005c10:	701a      	strb	r2, [r3, #0]
 8005c12:	e7f0      	b.n	8005bf6 <__cvt+0xa6>

08005c14 <__exponent>:
 8005c14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c16:	4603      	mov	r3, r0
 8005c18:	2900      	cmp	r1, #0
 8005c1a:	bfb8      	it	lt
 8005c1c:	4249      	neglt	r1, r1
 8005c1e:	f803 2b02 	strb.w	r2, [r3], #2
 8005c22:	bfb4      	ite	lt
 8005c24:	222d      	movlt	r2, #45	; 0x2d
 8005c26:	222b      	movge	r2, #43	; 0x2b
 8005c28:	2909      	cmp	r1, #9
 8005c2a:	7042      	strb	r2, [r0, #1]
 8005c2c:	dd2a      	ble.n	8005c84 <__exponent+0x70>
 8005c2e:	f10d 0407 	add.w	r4, sp, #7
 8005c32:	46a4      	mov	ip, r4
 8005c34:	270a      	movs	r7, #10
 8005c36:	46a6      	mov	lr, r4
 8005c38:	460a      	mov	r2, r1
 8005c3a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005c3e:	fb07 1516 	mls	r5, r7, r6, r1
 8005c42:	3530      	adds	r5, #48	; 0x30
 8005c44:	2a63      	cmp	r2, #99	; 0x63
 8005c46:	f104 34ff 	add.w	r4, r4, #4294967295
 8005c4a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005c4e:	4631      	mov	r1, r6
 8005c50:	dcf1      	bgt.n	8005c36 <__exponent+0x22>
 8005c52:	3130      	adds	r1, #48	; 0x30
 8005c54:	f1ae 0502 	sub.w	r5, lr, #2
 8005c58:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005c5c:	1c44      	adds	r4, r0, #1
 8005c5e:	4629      	mov	r1, r5
 8005c60:	4561      	cmp	r1, ip
 8005c62:	d30a      	bcc.n	8005c7a <__exponent+0x66>
 8005c64:	f10d 0209 	add.w	r2, sp, #9
 8005c68:	eba2 020e 	sub.w	r2, r2, lr
 8005c6c:	4565      	cmp	r5, ip
 8005c6e:	bf88      	it	hi
 8005c70:	2200      	movhi	r2, #0
 8005c72:	4413      	add	r3, r2
 8005c74:	1a18      	subs	r0, r3, r0
 8005c76:	b003      	add	sp, #12
 8005c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c7e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005c82:	e7ed      	b.n	8005c60 <__exponent+0x4c>
 8005c84:	2330      	movs	r3, #48	; 0x30
 8005c86:	3130      	adds	r1, #48	; 0x30
 8005c88:	7083      	strb	r3, [r0, #2]
 8005c8a:	70c1      	strb	r1, [r0, #3]
 8005c8c:	1d03      	adds	r3, r0, #4
 8005c8e:	e7f1      	b.n	8005c74 <__exponent+0x60>

08005c90 <_printf_float>:
 8005c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c94:	ed2d 8b02 	vpush	{d8}
 8005c98:	b08d      	sub	sp, #52	; 0x34
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005ca0:	4616      	mov	r6, r2
 8005ca2:	461f      	mov	r7, r3
 8005ca4:	4605      	mov	r5, r0
 8005ca6:	f001 fb47 	bl	8007338 <_localeconv_r>
 8005caa:	f8d0 a000 	ldr.w	sl, [r0]
 8005cae:	4650      	mov	r0, sl
 8005cb0:	f7fa faa6 	bl	8000200 <strlen>
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	930a      	str	r3, [sp, #40]	; 0x28
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	9305      	str	r3, [sp, #20]
 8005cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8005cc0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005cc4:	3307      	adds	r3, #7
 8005cc6:	f023 0307 	bic.w	r3, r3, #7
 8005cca:	f103 0208 	add.w	r2, r3, #8
 8005cce:	f8c8 2000 	str.w	r2, [r8]
 8005cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005cda:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005cde:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ce2:	9307      	str	r3, [sp, #28]
 8005ce4:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ce8:	ee08 0a10 	vmov	s16, r0
 8005cec:	4b9f      	ldr	r3, [pc, #636]	; (8005f6c <_printf_float+0x2dc>)
 8005cee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8005cf6:	f7fa ff31 	bl	8000b5c <__aeabi_dcmpun>
 8005cfa:	bb88      	cbnz	r0, 8005d60 <_printf_float+0xd0>
 8005cfc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d00:	4b9a      	ldr	r3, [pc, #616]	; (8005f6c <_printf_float+0x2dc>)
 8005d02:	f04f 32ff 	mov.w	r2, #4294967295
 8005d06:	f7fa ff0b 	bl	8000b20 <__aeabi_dcmple>
 8005d0a:	bb48      	cbnz	r0, 8005d60 <_printf_float+0xd0>
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	2300      	movs	r3, #0
 8005d10:	4640      	mov	r0, r8
 8005d12:	4649      	mov	r1, r9
 8005d14:	f7fa fefa 	bl	8000b0c <__aeabi_dcmplt>
 8005d18:	b110      	cbz	r0, 8005d20 <_printf_float+0x90>
 8005d1a:	232d      	movs	r3, #45	; 0x2d
 8005d1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d20:	4b93      	ldr	r3, [pc, #588]	; (8005f70 <_printf_float+0x2e0>)
 8005d22:	4894      	ldr	r0, [pc, #592]	; (8005f74 <_printf_float+0x2e4>)
 8005d24:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005d28:	bf94      	ite	ls
 8005d2a:	4698      	movls	r8, r3
 8005d2c:	4680      	movhi	r8, r0
 8005d2e:	2303      	movs	r3, #3
 8005d30:	6123      	str	r3, [r4, #16]
 8005d32:	9b05      	ldr	r3, [sp, #20]
 8005d34:	f023 0204 	bic.w	r2, r3, #4
 8005d38:	6022      	str	r2, [r4, #0]
 8005d3a:	f04f 0900 	mov.w	r9, #0
 8005d3e:	9700      	str	r7, [sp, #0]
 8005d40:	4633      	mov	r3, r6
 8005d42:	aa0b      	add	r2, sp, #44	; 0x2c
 8005d44:	4621      	mov	r1, r4
 8005d46:	4628      	mov	r0, r5
 8005d48:	f000 f9d8 	bl	80060fc <_printf_common>
 8005d4c:	3001      	adds	r0, #1
 8005d4e:	f040 8090 	bne.w	8005e72 <_printf_float+0x1e2>
 8005d52:	f04f 30ff 	mov.w	r0, #4294967295
 8005d56:	b00d      	add	sp, #52	; 0x34
 8005d58:	ecbd 8b02 	vpop	{d8}
 8005d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d60:	4642      	mov	r2, r8
 8005d62:	464b      	mov	r3, r9
 8005d64:	4640      	mov	r0, r8
 8005d66:	4649      	mov	r1, r9
 8005d68:	f7fa fef8 	bl	8000b5c <__aeabi_dcmpun>
 8005d6c:	b140      	cbz	r0, 8005d80 <_printf_float+0xf0>
 8005d6e:	464b      	mov	r3, r9
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	bfbc      	itt	lt
 8005d74:	232d      	movlt	r3, #45	; 0x2d
 8005d76:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005d7a:	487f      	ldr	r0, [pc, #508]	; (8005f78 <_printf_float+0x2e8>)
 8005d7c:	4b7f      	ldr	r3, [pc, #508]	; (8005f7c <_printf_float+0x2ec>)
 8005d7e:	e7d1      	b.n	8005d24 <_printf_float+0x94>
 8005d80:	6863      	ldr	r3, [r4, #4]
 8005d82:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005d86:	9206      	str	r2, [sp, #24]
 8005d88:	1c5a      	adds	r2, r3, #1
 8005d8a:	d13f      	bne.n	8005e0c <_printf_float+0x17c>
 8005d8c:	2306      	movs	r3, #6
 8005d8e:	6063      	str	r3, [r4, #4]
 8005d90:	9b05      	ldr	r3, [sp, #20]
 8005d92:	6861      	ldr	r1, [r4, #4]
 8005d94:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d98:	2300      	movs	r3, #0
 8005d9a:	9303      	str	r3, [sp, #12]
 8005d9c:	ab0a      	add	r3, sp, #40	; 0x28
 8005d9e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005da2:	ab09      	add	r3, sp, #36	; 0x24
 8005da4:	ec49 8b10 	vmov	d0, r8, r9
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	6022      	str	r2, [r4, #0]
 8005dac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005db0:	4628      	mov	r0, r5
 8005db2:	f7ff fecd 	bl	8005b50 <__cvt>
 8005db6:	9b06      	ldr	r3, [sp, #24]
 8005db8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dba:	2b47      	cmp	r3, #71	; 0x47
 8005dbc:	4680      	mov	r8, r0
 8005dbe:	d108      	bne.n	8005dd2 <_printf_float+0x142>
 8005dc0:	1cc8      	adds	r0, r1, #3
 8005dc2:	db02      	blt.n	8005dca <_printf_float+0x13a>
 8005dc4:	6863      	ldr	r3, [r4, #4]
 8005dc6:	4299      	cmp	r1, r3
 8005dc8:	dd41      	ble.n	8005e4e <_printf_float+0x1be>
 8005dca:	f1ab 0b02 	sub.w	fp, fp, #2
 8005dce:	fa5f fb8b 	uxtb.w	fp, fp
 8005dd2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005dd6:	d820      	bhi.n	8005e1a <_printf_float+0x18a>
 8005dd8:	3901      	subs	r1, #1
 8005dda:	465a      	mov	r2, fp
 8005ddc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005de0:	9109      	str	r1, [sp, #36]	; 0x24
 8005de2:	f7ff ff17 	bl	8005c14 <__exponent>
 8005de6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005de8:	1813      	adds	r3, r2, r0
 8005dea:	2a01      	cmp	r2, #1
 8005dec:	4681      	mov	r9, r0
 8005dee:	6123      	str	r3, [r4, #16]
 8005df0:	dc02      	bgt.n	8005df8 <_printf_float+0x168>
 8005df2:	6822      	ldr	r2, [r4, #0]
 8005df4:	07d2      	lsls	r2, r2, #31
 8005df6:	d501      	bpl.n	8005dfc <_printf_float+0x16c>
 8005df8:	3301      	adds	r3, #1
 8005dfa:	6123      	str	r3, [r4, #16]
 8005dfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d09c      	beq.n	8005d3e <_printf_float+0xae>
 8005e04:	232d      	movs	r3, #45	; 0x2d
 8005e06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e0a:	e798      	b.n	8005d3e <_printf_float+0xae>
 8005e0c:	9a06      	ldr	r2, [sp, #24]
 8005e0e:	2a47      	cmp	r2, #71	; 0x47
 8005e10:	d1be      	bne.n	8005d90 <_printf_float+0x100>
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1bc      	bne.n	8005d90 <_printf_float+0x100>
 8005e16:	2301      	movs	r3, #1
 8005e18:	e7b9      	b.n	8005d8e <_printf_float+0xfe>
 8005e1a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005e1e:	d118      	bne.n	8005e52 <_printf_float+0x1c2>
 8005e20:	2900      	cmp	r1, #0
 8005e22:	6863      	ldr	r3, [r4, #4]
 8005e24:	dd0b      	ble.n	8005e3e <_printf_float+0x1ae>
 8005e26:	6121      	str	r1, [r4, #16]
 8005e28:	b913      	cbnz	r3, 8005e30 <_printf_float+0x1a0>
 8005e2a:	6822      	ldr	r2, [r4, #0]
 8005e2c:	07d0      	lsls	r0, r2, #31
 8005e2e:	d502      	bpl.n	8005e36 <_printf_float+0x1a6>
 8005e30:	3301      	adds	r3, #1
 8005e32:	440b      	add	r3, r1
 8005e34:	6123      	str	r3, [r4, #16]
 8005e36:	65a1      	str	r1, [r4, #88]	; 0x58
 8005e38:	f04f 0900 	mov.w	r9, #0
 8005e3c:	e7de      	b.n	8005dfc <_printf_float+0x16c>
 8005e3e:	b913      	cbnz	r3, 8005e46 <_printf_float+0x1b6>
 8005e40:	6822      	ldr	r2, [r4, #0]
 8005e42:	07d2      	lsls	r2, r2, #31
 8005e44:	d501      	bpl.n	8005e4a <_printf_float+0x1ba>
 8005e46:	3302      	adds	r3, #2
 8005e48:	e7f4      	b.n	8005e34 <_printf_float+0x1a4>
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e7f2      	b.n	8005e34 <_printf_float+0x1a4>
 8005e4e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e54:	4299      	cmp	r1, r3
 8005e56:	db05      	blt.n	8005e64 <_printf_float+0x1d4>
 8005e58:	6823      	ldr	r3, [r4, #0]
 8005e5a:	6121      	str	r1, [r4, #16]
 8005e5c:	07d8      	lsls	r0, r3, #31
 8005e5e:	d5ea      	bpl.n	8005e36 <_printf_float+0x1a6>
 8005e60:	1c4b      	adds	r3, r1, #1
 8005e62:	e7e7      	b.n	8005e34 <_printf_float+0x1a4>
 8005e64:	2900      	cmp	r1, #0
 8005e66:	bfd4      	ite	le
 8005e68:	f1c1 0202 	rsble	r2, r1, #2
 8005e6c:	2201      	movgt	r2, #1
 8005e6e:	4413      	add	r3, r2
 8005e70:	e7e0      	b.n	8005e34 <_printf_float+0x1a4>
 8005e72:	6823      	ldr	r3, [r4, #0]
 8005e74:	055a      	lsls	r2, r3, #21
 8005e76:	d407      	bmi.n	8005e88 <_printf_float+0x1f8>
 8005e78:	6923      	ldr	r3, [r4, #16]
 8005e7a:	4642      	mov	r2, r8
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	4628      	mov	r0, r5
 8005e80:	47b8      	blx	r7
 8005e82:	3001      	adds	r0, #1
 8005e84:	d12c      	bne.n	8005ee0 <_printf_float+0x250>
 8005e86:	e764      	b.n	8005d52 <_printf_float+0xc2>
 8005e88:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e8c:	f240 80e0 	bls.w	8006050 <_printf_float+0x3c0>
 8005e90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e94:	2200      	movs	r2, #0
 8005e96:	2300      	movs	r3, #0
 8005e98:	f7fa fe2e 	bl	8000af8 <__aeabi_dcmpeq>
 8005e9c:	2800      	cmp	r0, #0
 8005e9e:	d034      	beq.n	8005f0a <_printf_float+0x27a>
 8005ea0:	4a37      	ldr	r2, [pc, #220]	; (8005f80 <_printf_float+0x2f0>)
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	4631      	mov	r1, r6
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	47b8      	blx	r7
 8005eaa:	3001      	adds	r0, #1
 8005eac:	f43f af51 	beq.w	8005d52 <_printf_float+0xc2>
 8005eb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	db02      	blt.n	8005ebe <_printf_float+0x22e>
 8005eb8:	6823      	ldr	r3, [r4, #0]
 8005eba:	07d8      	lsls	r0, r3, #31
 8005ebc:	d510      	bpl.n	8005ee0 <_printf_float+0x250>
 8005ebe:	ee18 3a10 	vmov	r3, s16
 8005ec2:	4652      	mov	r2, sl
 8005ec4:	4631      	mov	r1, r6
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	47b8      	blx	r7
 8005eca:	3001      	adds	r0, #1
 8005ecc:	f43f af41 	beq.w	8005d52 <_printf_float+0xc2>
 8005ed0:	f04f 0800 	mov.w	r8, #0
 8005ed4:	f104 091a 	add.w	r9, r4, #26
 8005ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eda:	3b01      	subs	r3, #1
 8005edc:	4543      	cmp	r3, r8
 8005ede:	dc09      	bgt.n	8005ef4 <_printf_float+0x264>
 8005ee0:	6823      	ldr	r3, [r4, #0]
 8005ee2:	079b      	lsls	r3, r3, #30
 8005ee4:	f100 8105 	bmi.w	80060f2 <_printf_float+0x462>
 8005ee8:	68e0      	ldr	r0, [r4, #12]
 8005eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005eec:	4298      	cmp	r0, r3
 8005eee:	bfb8      	it	lt
 8005ef0:	4618      	movlt	r0, r3
 8005ef2:	e730      	b.n	8005d56 <_printf_float+0xc6>
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	464a      	mov	r2, r9
 8005ef8:	4631      	mov	r1, r6
 8005efa:	4628      	mov	r0, r5
 8005efc:	47b8      	blx	r7
 8005efe:	3001      	adds	r0, #1
 8005f00:	f43f af27 	beq.w	8005d52 <_printf_float+0xc2>
 8005f04:	f108 0801 	add.w	r8, r8, #1
 8005f08:	e7e6      	b.n	8005ed8 <_printf_float+0x248>
 8005f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	dc39      	bgt.n	8005f84 <_printf_float+0x2f4>
 8005f10:	4a1b      	ldr	r2, [pc, #108]	; (8005f80 <_printf_float+0x2f0>)
 8005f12:	2301      	movs	r3, #1
 8005f14:	4631      	mov	r1, r6
 8005f16:	4628      	mov	r0, r5
 8005f18:	47b8      	blx	r7
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	f43f af19 	beq.w	8005d52 <_printf_float+0xc2>
 8005f20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f24:	4313      	orrs	r3, r2
 8005f26:	d102      	bne.n	8005f2e <_printf_float+0x29e>
 8005f28:	6823      	ldr	r3, [r4, #0]
 8005f2a:	07d9      	lsls	r1, r3, #31
 8005f2c:	d5d8      	bpl.n	8005ee0 <_printf_float+0x250>
 8005f2e:	ee18 3a10 	vmov	r3, s16
 8005f32:	4652      	mov	r2, sl
 8005f34:	4631      	mov	r1, r6
 8005f36:	4628      	mov	r0, r5
 8005f38:	47b8      	blx	r7
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	f43f af09 	beq.w	8005d52 <_printf_float+0xc2>
 8005f40:	f04f 0900 	mov.w	r9, #0
 8005f44:	f104 0a1a 	add.w	sl, r4, #26
 8005f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4a:	425b      	negs	r3, r3
 8005f4c:	454b      	cmp	r3, r9
 8005f4e:	dc01      	bgt.n	8005f54 <_printf_float+0x2c4>
 8005f50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f52:	e792      	b.n	8005e7a <_printf_float+0x1ea>
 8005f54:	2301      	movs	r3, #1
 8005f56:	4652      	mov	r2, sl
 8005f58:	4631      	mov	r1, r6
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	47b8      	blx	r7
 8005f5e:	3001      	adds	r0, #1
 8005f60:	f43f aef7 	beq.w	8005d52 <_printf_float+0xc2>
 8005f64:	f109 0901 	add.w	r9, r9, #1
 8005f68:	e7ee      	b.n	8005f48 <_printf_float+0x2b8>
 8005f6a:	bf00      	nop
 8005f6c:	7fefffff 	.word	0x7fefffff
 8005f70:	08008694 	.word	0x08008694
 8005f74:	08008698 	.word	0x08008698
 8005f78:	080086a0 	.word	0x080086a0
 8005f7c:	0800869c 	.word	0x0800869c
 8005f80:	080086a4 	.word	0x080086a4
 8005f84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	bfa8      	it	ge
 8005f8c:	461a      	movge	r2, r3
 8005f8e:	2a00      	cmp	r2, #0
 8005f90:	4691      	mov	r9, r2
 8005f92:	dc37      	bgt.n	8006004 <_printf_float+0x374>
 8005f94:	f04f 0b00 	mov.w	fp, #0
 8005f98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f9c:	f104 021a 	add.w	r2, r4, #26
 8005fa0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005fa2:	9305      	str	r3, [sp, #20]
 8005fa4:	eba3 0309 	sub.w	r3, r3, r9
 8005fa8:	455b      	cmp	r3, fp
 8005faa:	dc33      	bgt.n	8006014 <_printf_float+0x384>
 8005fac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	db3b      	blt.n	800602c <_printf_float+0x39c>
 8005fb4:	6823      	ldr	r3, [r4, #0]
 8005fb6:	07da      	lsls	r2, r3, #31
 8005fb8:	d438      	bmi.n	800602c <_printf_float+0x39c>
 8005fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fbc:	9a05      	ldr	r2, [sp, #20]
 8005fbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fc0:	1a9a      	subs	r2, r3, r2
 8005fc2:	eba3 0901 	sub.w	r9, r3, r1
 8005fc6:	4591      	cmp	r9, r2
 8005fc8:	bfa8      	it	ge
 8005fca:	4691      	movge	r9, r2
 8005fcc:	f1b9 0f00 	cmp.w	r9, #0
 8005fd0:	dc35      	bgt.n	800603e <_printf_float+0x3ae>
 8005fd2:	f04f 0800 	mov.w	r8, #0
 8005fd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fda:	f104 0a1a 	add.w	sl, r4, #26
 8005fde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fe2:	1a9b      	subs	r3, r3, r2
 8005fe4:	eba3 0309 	sub.w	r3, r3, r9
 8005fe8:	4543      	cmp	r3, r8
 8005fea:	f77f af79 	ble.w	8005ee0 <_printf_float+0x250>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	4652      	mov	r2, sl
 8005ff2:	4631      	mov	r1, r6
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	47b8      	blx	r7
 8005ff8:	3001      	adds	r0, #1
 8005ffa:	f43f aeaa 	beq.w	8005d52 <_printf_float+0xc2>
 8005ffe:	f108 0801 	add.w	r8, r8, #1
 8006002:	e7ec      	b.n	8005fde <_printf_float+0x34e>
 8006004:	4613      	mov	r3, r2
 8006006:	4631      	mov	r1, r6
 8006008:	4642      	mov	r2, r8
 800600a:	4628      	mov	r0, r5
 800600c:	47b8      	blx	r7
 800600e:	3001      	adds	r0, #1
 8006010:	d1c0      	bne.n	8005f94 <_printf_float+0x304>
 8006012:	e69e      	b.n	8005d52 <_printf_float+0xc2>
 8006014:	2301      	movs	r3, #1
 8006016:	4631      	mov	r1, r6
 8006018:	4628      	mov	r0, r5
 800601a:	9205      	str	r2, [sp, #20]
 800601c:	47b8      	blx	r7
 800601e:	3001      	adds	r0, #1
 8006020:	f43f ae97 	beq.w	8005d52 <_printf_float+0xc2>
 8006024:	9a05      	ldr	r2, [sp, #20]
 8006026:	f10b 0b01 	add.w	fp, fp, #1
 800602a:	e7b9      	b.n	8005fa0 <_printf_float+0x310>
 800602c:	ee18 3a10 	vmov	r3, s16
 8006030:	4652      	mov	r2, sl
 8006032:	4631      	mov	r1, r6
 8006034:	4628      	mov	r0, r5
 8006036:	47b8      	blx	r7
 8006038:	3001      	adds	r0, #1
 800603a:	d1be      	bne.n	8005fba <_printf_float+0x32a>
 800603c:	e689      	b.n	8005d52 <_printf_float+0xc2>
 800603e:	9a05      	ldr	r2, [sp, #20]
 8006040:	464b      	mov	r3, r9
 8006042:	4442      	add	r2, r8
 8006044:	4631      	mov	r1, r6
 8006046:	4628      	mov	r0, r5
 8006048:	47b8      	blx	r7
 800604a:	3001      	adds	r0, #1
 800604c:	d1c1      	bne.n	8005fd2 <_printf_float+0x342>
 800604e:	e680      	b.n	8005d52 <_printf_float+0xc2>
 8006050:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006052:	2a01      	cmp	r2, #1
 8006054:	dc01      	bgt.n	800605a <_printf_float+0x3ca>
 8006056:	07db      	lsls	r3, r3, #31
 8006058:	d538      	bpl.n	80060cc <_printf_float+0x43c>
 800605a:	2301      	movs	r3, #1
 800605c:	4642      	mov	r2, r8
 800605e:	4631      	mov	r1, r6
 8006060:	4628      	mov	r0, r5
 8006062:	47b8      	blx	r7
 8006064:	3001      	adds	r0, #1
 8006066:	f43f ae74 	beq.w	8005d52 <_printf_float+0xc2>
 800606a:	ee18 3a10 	vmov	r3, s16
 800606e:	4652      	mov	r2, sl
 8006070:	4631      	mov	r1, r6
 8006072:	4628      	mov	r0, r5
 8006074:	47b8      	blx	r7
 8006076:	3001      	adds	r0, #1
 8006078:	f43f ae6b 	beq.w	8005d52 <_printf_float+0xc2>
 800607c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006080:	2200      	movs	r2, #0
 8006082:	2300      	movs	r3, #0
 8006084:	f7fa fd38 	bl	8000af8 <__aeabi_dcmpeq>
 8006088:	b9d8      	cbnz	r0, 80060c2 <_printf_float+0x432>
 800608a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800608c:	f108 0201 	add.w	r2, r8, #1
 8006090:	3b01      	subs	r3, #1
 8006092:	4631      	mov	r1, r6
 8006094:	4628      	mov	r0, r5
 8006096:	47b8      	blx	r7
 8006098:	3001      	adds	r0, #1
 800609a:	d10e      	bne.n	80060ba <_printf_float+0x42a>
 800609c:	e659      	b.n	8005d52 <_printf_float+0xc2>
 800609e:	2301      	movs	r3, #1
 80060a0:	4652      	mov	r2, sl
 80060a2:	4631      	mov	r1, r6
 80060a4:	4628      	mov	r0, r5
 80060a6:	47b8      	blx	r7
 80060a8:	3001      	adds	r0, #1
 80060aa:	f43f ae52 	beq.w	8005d52 <_printf_float+0xc2>
 80060ae:	f108 0801 	add.w	r8, r8, #1
 80060b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060b4:	3b01      	subs	r3, #1
 80060b6:	4543      	cmp	r3, r8
 80060b8:	dcf1      	bgt.n	800609e <_printf_float+0x40e>
 80060ba:	464b      	mov	r3, r9
 80060bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80060c0:	e6dc      	b.n	8005e7c <_printf_float+0x1ec>
 80060c2:	f04f 0800 	mov.w	r8, #0
 80060c6:	f104 0a1a 	add.w	sl, r4, #26
 80060ca:	e7f2      	b.n	80060b2 <_printf_float+0x422>
 80060cc:	2301      	movs	r3, #1
 80060ce:	4642      	mov	r2, r8
 80060d0:	e7df      	b.n	8006092 <_printf_float+0x402>
 80060d2:	2301      	movs	r3, #1
 80060d4:	464a      	mov	r2, r9
 80060d6:	4631      	mov	r1, r6
 80060d8:	4628      	mov	r0, r5
 80060da:	47b8      	blx	r7
 80060dc:	3001      	adds	r0, #1
 80060de:	f43f ae38 	beq.w	8005d52 <_printf_float+0xc2>
 80060e2:	f108 0801 	add.w	r8, r8, #1
 80060e6:	68e3      	ldr	r3, [r4, #12]
 80060e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060ea:	1a5b      	subs	r3, r3, r1
 80060ec:	4543      	cmp	r3, r8
 80060ee:	dcf0      	bgt.n	80060d2 <_printf_float+0x442>
 80060f0:	e6fa      	b.n	8005ee8 <_printf_float+0x258>
 80060f2:	f04f 0800 	mov.w	r8, #0
 80060f6:	f104 0919 	add.w	r9, r4, #25
 80060fa:	e7f4      	b.n	80060e6 <_printf_float+0x456>

080060fc <_printf_common>:
 80060fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006100:	4616      	mov	r6, r2
 8006102:	4699      	mov	r9, r3
 8006104:	688a      	ldr	r2, [r1, #8]
 8006106:	690b      	ldr	r3, [r1, #16]
 8006108:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800610c:	4293      	cmp	r3, r2
 800610e:	bfb8      	it	lt
 8006110:	4613      	movlt	r3, r2
 8006112:	6033      	str	r3, [r6, #0]
 8006114:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006118:	4607      	mov	r7, r0
 800611a:	460c      	mov	r4, r1
 800611c:	b10a      	cbz	r2, 8006122 <_printf_common+0x26>
 800611e:	3301      	adds	r3, #1
 8006120:	6033      	str	r3, [r6, #0]
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	0699      	lsls	r1, r3, #26
 8006126:	bf42      	ittt	mi
 8006128:	6833      	ldrmi	r3, [r6, #0]
 800612a:	3302      	addmi	r3, #2
 800612c:	6033      	strmi	r3, [r6, #0]
 800612e:	6825      	ldr	r5, [r4, #0]
 8006130:	f015 0506 	ands.w	r5, r5, #6
 8006134:	d106      	bne.n	8006144 <_printf_common+0x48>
 8006136:	f104 0a19 	add.w	sl, r4, #25
 800613a:	68e3      	ldr	r3, [r4, #12]
 800613c:	6832      	ldr	r2, [r6, #0]
 800613e:	1a9b      	subs	r3, r3, r2
 8006140:	42ab      	cmp	r3, r5
 8006142:	dc26      	bgt.n	8006192 <_printf_common+0x96>
 8006144:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006148:	1e13      	subs	r3, r2, #0
 800614a:	6822      	ldr	r2, [r4, #0]
 800614c:	bf18      	it	ne
 800614e:	2301      	movne	r3, #1
 8006150:	0692      	lsls	r2, r2, #26
 8006152:	d42b      	bmi.n	80061ac <_printf_common+0xb0>
 8006154:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006158:	4649      	mov	r1, r9
 800615a:	4638      	mov	r0, r7
 800615c:	47c0      	blx	r8
 800615e:	3001      	adds	r0, #1
 8006160:	d01e      	beq.n	80061a0 <_printf_common+0xa4>
 8006162:	6823      	ldr	r3, [r4, #0]
 8006164:	68e5      	ldr	r5, [r4, #12]
 8006166:	6832      	ldr	r2, [r6, #0]
 8006168:	f003 0306 	and.w	r3, r3, #6
 800616c:	2b04      	cmp	r3, #4
 800616e:	bf08      	it	eq
 8006170:	1aad      	subeq	r5, r5, r2
 8006172:	68a3      	ldr	r3, [r4, #8]
 8006174:	6922      	ldr	r2, [r4, #16]
 8006176:	bf0c      	ite	eq
 8006178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800617c:	2500      	movne	r5, #0
 800617e:	4293      	cmp	r3, r2
 8006180:	bfc4      	itt	gt
 8006182:	1a9b      	subgt	r3, r3, r2
 8006184:	18ed      	addgt	r5, r5, r3
 8006186:	2600      	movs	r6, #0
 8006188:	341a      	adds	r4, #26
 800618a:	42b5      	cmp	r5, r6
 800618c:	d11a      	bne.n	80061c4 <_printf_common+0xc8>
 800618e:	2000      	movs	r0, #0
 8006190:	e008      	b.n	80061a4 <_printf_common+0xa8>
 8006192:	2301      	movs	r3, #1
 8006194:	4652      	mov	r2, sl
 8006196:	4649      	mov	r1, r9
 8006198:	4638      	mov	r0, r7
 800619a:	47c0      	blx	r8
 800619c:	3001      	adds	r0, #1
 800619e:	d103      	bne.n	80061a8 <_printf_common+0xac>
 80061a0:	f04f 30ff 	mov.w	r0, #4294967295
 80061a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061a8:	3501      	adds	r5, #1
 80061aa:	e7c6      	b.n	800613a <_printf_common+0x3e>
 80061ac:	18e1      	adds	r1, r4, r3
 80061ae:	1c5a      	adds	r2, r3, #1
 80061b0:	2030      	movs	r0, #48	; 0x30
 80061b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061b6:	4422      	add	r2, r4
 80061b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061c0:	3302      	adds	r3, #2
 80061c2:	e7c7      	b.n	8006154 <_printf_common+0x58>
 80061c4:	2301      	movs	r3, #1
 80061c6:	4622      	mov	r2, r4
 80061c8:	4649      	mov	r1, r9
 80061ca:	4638      	mov	r0, r7
 80061cc:	47c0      	blx	r8
 80061ce:	3001      	adds	r0, #1
 80061d0:	d0e6      	beq.n	80061a0 <_printf_common+0xa4>
 80061d2:	3601      	adds	r6, #1
 80061d4:	e7d9      	b.n	800618a <_printf_common+0x8e>
	...

080061d8 <_printf_i>:
 80061d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061dc:	7e0f      	ldrb	r7, [r1, #24]
 80061de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80061e0:	2f78      	cmp	r7, #120	; 0x78
 80061e2:	4691      	mov	r9, r2
 80061e4:	4680      	mov	r8, r0
 80061e6:	460c      	mov	r4, r1
 80061e8:	469a      	mov	sl, r3
 80061ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80061ee:	d807      	bhi.n	8006200 <_printf_i+0x28>
 80061f0:	2f62      	cmp	r7, #98	; 0x62
 80061f2:	d80a      	bhi.n	800620a <_printf_i+0x32>
 80061f4:	2f00      	cmp	r7, #0
 80061f6:	f000 80d8 	beq.w	80063aa <_printf_i+0x1d2>
 80061fa:	2f58      	cmp	r7, #88	; 0x58
 80061fc:	f000 80a3 	beq.w	8006346 <_printf_i+0x16e>
 8006200:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006204:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006208:	e03a      	b.n	8006280 <_printf_i+0xa8>
 800620a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800620e:	2b15      	cmp	r3, #21
 8006210:	d8f6      	bhi.n	8006200 <_printf_i+0x28>
 8006212:	a101      	add	r1, pc, #4	; (adr r1, 8006218 <_printf_i+0x40>)
 8006214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006218:	08006271 	.word	0x08006271
 800621c:	08006285 	.word	0x08006285
 8006220:	08006201 	.word	0x08006201
 8006224:	08006201 	.word	0x08006201
 8006228:	08006201 	.word	0x08006201
 800622c:	08006201 	.word	0x08006201
 8006230:	08006285 	.word	0x08006285
 8006234:	08006201 	.word	0x08006201
 8006238:	08006201 	.word	0x08006201
 800623c:	08006201 	.word	0x08006201
 8006240:	08006201 	.word	0x08006201
 8006244:	08006391 	.word	0x08006391
 8006248:	080062b5 	.word	0x080062b5
 800624c:	08006373 	.word	0x08006373
 8006250:	08006201 	.word	0x08006201
 8006254:	08006201 	.word	0x08006201
 8006258:	080063b3 	.word	0x080063b3
 800625c:	08006201 	.word	0x08006201
 8006260:	080062b5 	.word	0x080062b5
 8006264:	08006201 	.word	0x08006201
 8006268:	08006201 	.word	0x08006201
 800626c:	0800637b 	.word	0x0800637b
 8006270:	682b      	ldr	r3, [r5, #0]
 8006272:	1d1a      	adds	r2, r3, #4
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	602a      	str	r2, [r5, #0]
 8006278:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800627c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006280:	2301      	movs	r3, #1
 8006282:	e0a3      	b.n	80063cc <_printf_i+0x1f4>
 8006284:	6820      	ldr	r0, [r4, #0]
 8006286:	6829      	ldr	r1, [r5, #0]
 8006288:	0606      	lsls	r6, r0, #24
 800628a:	f101 0304 	add.w	r3, r1, #4
 800628e:	d50a      	bpl.n	80062a6 <_printf_i+0xce>
 8006290:	680e      	ldr	r6, [r1, #0]
 8006292:	602b      	str	r3, [r5, #0]
 8006294:	2e00      	cmp	r6, #0
 8006296:	da03      	bge.n	80062a0 <_printf_i+0xc8>
 8006298:	232d      	movs	r3, #45	; 0x2d
 800629a:	4276      	negs	r6, r6
 800629c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062a0:	485e      	ldr	r0, [pc, #376]	; (800641c <_printf_i+0x244>)
 80062a2:	230a      	movs	r3, #10
 80062a4:	e019      	b.n	80062da <_printf_i+0x102>
 80062a6:	680e      	ldr	r6, [r1, #0]
 80062a8:	602b      	str	r3, [r5, #0]
 80062aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80062ae:	bf18      	it	ne
 80062b0:	b236      	sxthne	r6, r6
 80062b2:	e7ef      	b.n	8006294 <_printf_i+0xbc>
 80062b4:	682b      	ldr	r3, [r5, #0]
 80062b6:	6820      	ldr	r0, [r4, #0]
 80062b8:	1d19      	adds	r1, r3, #4
 80062ba:	6029      	str	r1, [r5, #0]
 80062bc:	0601      	lsls	r1, r0, #24
 80062be:	d501      	bpl.n	80062c4 <_printf_i+0xec>
 80062c0:	681e      	ldr	r6, [r3, #0]
 80062c2:	e002      	b.n	80062ca <_printf_i+0xf2>
 80062c4:	0646      	lsls	r6, r0, #25
 80062c6:	d5fb      	bpl.n	80062c0 <_printf_i+0xe8>
 80062c8:	881e      	ldrh	r6, [r3, #0]
 80062ca:	4854      	ldr	r0, [pc, #336]	; (800641c <_printf_i+0x244>)
 80062cc:	2f6f      	cmp	r7, #111	; 0x6f
 80062ce:	bf0c      	ite	eq
 80062d0:	2308      	moveq	r3, #8
 80062d2:	230a      	movne	r3, #10
 80062d4:	2100      	movs	r1, #0
 80062d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062da:	6865      	ldr	r5, [r4, #4]
 80062dc:	60a5      	str	r5, [r4, #8]
 80062de:	2d00      	cmp	r5, #0
 80062e0:	bfa2      	ittt	ge
 80062e2:	6821      	ldrge	r1, [r4, #0]
 80062e4:	f021 0104 	bicge.w	r1, r1, #4
 80062e8:	6021      	strge	r1, [r4, #0]
 80062ea:	b90e      	cbnz	r6, 80062f0 <_printf_i+0x118>
 80062ec:	2d00      	cmp	r5, #0
 80062ee:	d04d      	beq.n	800638c <_printf_i+0x1b4>
 80062f0:	4615      	mov	r5, r2
 80062f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80062f6:	fb03 6711 	mls	r7, r3, r1, r6
 80062fa:	5dc7      	ldrb	r7, [r0, r7]
 80062fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006300:	4637      	mov	r7, r6
 8006302:	42bb      	cmp	r3, r7
 8006304:	460e      	mov	r6, r1
 8006306:	d9f4      	bls.n	80062f2 <_printf_i+0x11a>
 8006308:	2b08      	cmp	r3, #8
 800630a:	d10b      	bne.n	8006324 <_printf_i+0x14c>
 800630c:	6823      	ldr	r3, [r4, #0]
 800630e:	07de      	lsls	r6, r3, #31
 8006310:	d508      	bpl.n	8006324 <_printf_i+0x14c>
 8006312:	6923      	ldr	r3, [r4, #16]
 8006314:	6861      	ldr	r1, [r4, #4]
 8006316:	4299      	cmp	r1, r3
 8006318:	bfde      	ittt	le
 800631a:	2330      	movle	r3, #48	; 0x30
 800631c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006320:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006324:	1b52      	subs	r2, r2, r5
 8006326:	6122      	str	r2, [r4, #16]
 8006328:	f8cd a000 	str.w	sl, [sp]
 800632c:	464b      	mov	r3, r9
 800632e:	aa03      	add	r2, sp, #12
 8006330:	4621      	mov	r1, r4
 8006332:	4640      	mov	r0, r8
 8006334:	f7ff fee2 	bl	80060fc <_printf_common>
 8006338:	3001      	adds	r0, #1
 800633a:	d14c      	bne.n	80063d6 <_printf_i+0x1fe>
 800633c:	f04f 30ff 	mov.w	r0, #4294967295
 8006340:	b004      	add	sp, #16
 8006342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006346:	4835      	ldr	r0, [pc, #212]	; (800641c <_printf_i+0x244>)
 8006348:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800634c:	6829      	ldr	r1, [r5, #0]
 800634e:	6823      	ldr	r3, [r4, #0]
 8006350:	f851 6b04 	ldr.w	r6, [r1], #4
 8006354:	6029      	str	r1, [r5, #0]
 8006356:	061d      	lsls	r5, r3, #24
 8006358:	d514      	bpl.n	8006384 <_printf_i+0x1ac>
 800635a:	07df      	lsls	r7, r3, #31
 800635c:	bf44      	itt	mi
 800635e:	f043 0320 	orrmi.w	r3, r3, #32
 8006362:	6023      	strmi	r3, [r4, #0]
 8006364:	b91e      	cbnz	r6, 800636e <_printf_i+0x196>
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	f023 0320 	bic.w	r3, r3, #32
 800636c:	6023      	str	r3, [r4, #0]
 800636e:	2310      	movs	r3, #16
 8006370:	e7b0      	b.n	80062d4 <_printf_i+0xfc>
 8006372:	6823      	ldr	r3, [r4, #0]
 8006374:	f043 0320 	orr.w	r3, r3, #32
 8006378:	6023      	str	r3, [r4, #0]
 800637a:	2378      	movs	r3, #120	; 0x78
 800637c:	4828      	ldr	r0, [pc, #160]	; (8006420 <_printf_i+0x248>)
 800637e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006382:	e7e3      	b.n	800634c <_printf_i+0x174>
 8006384:	0659      	lsls	r1, r3, #25
 8006386:	bf48      	it	mi
 8006388:	b2b6      	uxthmi	r6, r6
 800638a:	e7e6      	b.n	800635a <_printf_i+0x182>
 800638c:	4615      	mov	r5, r2
 800638e:	e7bb      	b.n	8006308 <_printf_i+0x130>
 8006390:	682b      	ldr	r3, [r5, #0]
 8006392:	6826      	ldr	r6, [r4, #0]
 8006394:	6961      	ldr	r1, [r4, #20]
 8006396:	1d18      	adds	r0, r3, #4
 8006398:	6028      	str	r0, [r5, #0]
 800639a:	0635      	lsls	r5, r6, #24
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	d501      	bpl.n	80063a4 <_printf_i+0x1cc>
 80063a0:	6019      	str	r1, [r3, #0]
 80063a2:	e002      	b.n	80063aa <_printf_i+0x1d2>
 80063a4:	0670      	lsls	r0, r6, #25
 80063a6:	d5fb      	bpl.n	80063a0 <_printf_i+0x1c8>
 80063a8:	8019      	strh	r1, [r3, #0]
 80063aa:	2300      	movs	r3, #0
 80063ac:	6123      	str	r3, [r4, #16]
 80063ae:	4615      	mov	r5, r2
 80063b0:	e7ba      	b.n	8006328 <_printf_i+0x150>
 80063b2:	682b      	ldr	r3, [r5, #0]
 80063b4:	1d1a      	adds	r2, r3, #4
 80063b6:	602a      	str	r2, [r5, #0]
 80063b8:	681d      	ldr	r5, [r3, #0]
 80063ba:	6862      	ldr	r2, [r4, #4]
 80063bc:	2100      	movs	r1, #0
 80063be:	4628      	mov	r0, r5
 80063c0:	f7f9 ff26 	bl	8000210 <memchr>
 80063c4:	b108      	cbz	r0, 80063ca <_printf_i+0x1f2>
 80063c6:	1b40      	subs	r0, r0, r5
 80063c8:	6060      	str	r0, [r4, #4]
 80063ca:	6863      	ldr	r3, [r4, #4]
 80063cc:	6123      	str	r3, [r4, #16]
 80063ce:	2300      	movs	r3, #0
 80063d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063d4:	e7a8      	b.n	8006328 <_printf_i+0x150>
 80063d6:	6923      	ldr	r3, [r4, #16]
 80063d8:	462a      	mov	r2, r5
 80063da:	4649      	mov	r1, r9
 80063dc:	4640      	mov	r0, r8
 80063de:	47d0      	blx	sl
 80063e0:	3001      	adds	r0, #1
 80063e2:	d0ab      	beq.n	800633c <_printf_i+0x164>
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	079b      	lsls	r3, r3, #30
 80063e8:	d413      	bmi.n	8006412 <_printf_i+0x23a>
 80063ea:	68e0      	ldr	r0, [r4, #12]
 80063ec:	9b03      	ldr	r3, [sp, #12]
 80063ee:	4298      	cmp	r0, r3
 80063f0:	bfb8      	it	lt
 80063f2:	4618      	movlt	r0, r3
 80063f4:	e7a4      	b.n	8006340 <_printf_i+0x168>
 80063f6:	2301      	movs	r3, #1
 80063f8:	4632      	mov	r2, r6
 80063fa:	4649      	mov	r1, r9
 80063fc:	4640      	mov	r0, r8
 80063fe:	47d0      	blx	sl
 8006400:	3001      	adds	r0, #1
 8006402:	d09b      	beq.n	800633c <_printf_i+0x164>
 8006404:	3501      	adds	r5, #1
 8006406:	68e3      	ldr	r3, [r4, #12]
 8006408:	9903      	ldr	r1, [sp, #12]
 800640a:	1a5b      	subs	r3, r3, r1
 800640c:	42ab      	cmp	r3, r5
 800640e:	dcf2      	bgt.n	80063f6 <_printf_i+0x21e>
 8006410:	e7eb      	b.n	80063ea <_printf_i+0x212>
 8006412:	2500      	movs	r5, #0
 8006414:	f104 0619 	add.w	r6, r4, #25
 8006418:	e7f5      	b.n	8006406 <_printf_i+0x22e>
 800641a:	bf00      	nop
 800641c:	080086a6 	.word	0x080086a6
 8006420:	080086b7 	.word	0x080086b7

08006424 <iprintf>:
 8006424:	b40f      	push	{r0, r1, r2, r3}
 8006426:	4b0a      	ldr	r3, [pc, #40]	; (8006450 <iprintf+0x2c>)
 8006428:	b513      	push	{r0, r1, r4, lr}
 800642a:	681c      	ldr	r4, [r3, #0]
 800642c:	b124      	cbz	r4, 8006438 <iprintf+0x14>
 800642e:	69a3      	ldr	r3, [r4, #24]
 8006430:	b913      	cbnz	r3, 8006438 <iprintf+0x14>
 8006432:	4620      	mov	r0, r4
 8006434:	f000 fee2 	bl	80071fc <__sinit>
 8006438:	ab05      	add	r3, sp, #20
 800643a:	9a04      	ldr	r2, [sp, #16]
 800643c:	68a1      	ldr	r1, [r4, #8]
 800643e:	9301      	str	r3, [sp, #4]
 8006440:	4620      	mov	r0, r4
 8006442:	f001 fc2d 	bl	8007ca0 <_vfiprintf_r>
 8006446:	b002      	add	sp, #8
 8006448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800644c:	b004      	add	sp, #16
 800644e:	4770      	bx	lr
 8006450:	20000024 	.word	0x20000024

08006454 <quorem>:
 8006454:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006458:	6903      	ldr	r3, [r0, #16]
 800645a:	690c      	ldr	r4, [r1, #16]
 800645c:	42a3      	cmp	r3, r4
 800645e:	4607      	mov	r7, r0
 8006460:	f2c0 8081 	blt.w	8006566 <quorem+0x112>
 8006464:	3c01      	subs	r4, #1
 8006466:	f101 0814 	add.w	r8, r1, #20
 800646a:	f100 0514 	add.w	r5, r0, #20
 800646e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006472:	9301      	str	r3, [sp, #4]
 8006474:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006478:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800647c:	3301      	adds	r3, #1
 800647e:	429a      	cmp	r2, r3
 8006480:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006484:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006488:	fbb2 f6f3 	udiv	r6, r2, r3
 800648c:	d331      	bcc.n	80064f2 <quorem+0x9e>
 800648e:	f04f 0e00 	mov.w	lr, #0
 8006492:	4640      	mov	r0, r8
 8006494:	46ac      	mov	ip, r5
 8006496:	46f2      	mov	sl, lr
 8006498:	f850 2b04 	ldr.w	r2, [r0], #4
 800649c:	b293      	uxth	r3, r2
 800649e:	fb06 e303 	mla	r3, r6, r3, lr
 80064a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	ebaa 0303 	sub.w	r3, sl, r3
 80064ac:	f8dc a000 	ldr.w	sl, [ip]
 80064b0:	0c12      	lsrs	r2, r2, #16
 80064b2:	fa13 f38a 	uxtah	r3, r3, sl
 80064b6:	fb06 e202 	mla	r2, r6, r2, lr
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	9b00      	ldr	r3, [sp, #0]
 80064be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80064c2:	b292      	uxth	r2, r2
 80064c4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80064c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80064cc:	f8bd 3000 	ldrh.w	r3, [sp]
 80064d0:	4581      	cmp	r9, r0
 80064d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064d6:	f84c 3b04 	str.w	r3, [ip], #4
 80064da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80064de:	d2db      	bcs.n	8006498 <quorem+0x44>
 80064e0:	f855 300b 	ldr.w	r3, [r5, fp]
 80064e4:	b92b      	cbnz	r3, 80064f2 <quorem+0x9e>
 80064e6:	9b01      	ldr	r3, [sp, #4]
 80064e8:	3b04      	subs	r3, #4
 80064ea:	429d      	cmp	r5, r3
 80064ec:	461a      	mov	r2, r3
 80064ee:	d32e      	bcc.n	800654e <quorem+0xfa>
 80064f0:	613c      	str	r4, [r7, #16]
 80064f2:	4638      	mov	r0, r7
 80064f4:	f001 f9b2 	bl	800785c <__mcmp>
 80064f8:	2800      	cmp	r0, #0
 80064fa:	db24      	blt.n	8006546 <quorem+0xf2>
 80064fc:	3601      	adds	r6, #1
 80064fe:	4628      	mov	r0, r5
 8006500:	f04f 0c00 	mov.w	ip, #0
 8006504:	f858 2b04 	ldr.w	r2, [r8], #4
 8006508:	f8d0 e000 	ldr.w	lr, [r0]
 800650c:	b293      	uxth	r3, r2
 800650e:	ebac 0303 	sub.w	r3, ip, r3
 8006512:	0c12      	lsrs	r2, r2, #16
 8006514:	fa13 f38e 	uxtah	r3, r3, lr
 8006518:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800651c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006520:	b29b      	uxth	r3, r3
 8006522:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006526:	45c1      	cmp	r9, r8
 8006528:	f840 3b04 	str.w	r3, [r0], #4
 800652c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006530:	d2e8      	bcs.n	8006504 <quorem+0xb0>
 8006532:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006536:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800653a:	b922      	cbnz	r2, 8006546 <quorem+0xf2>
 800653c:	3b04      	subs	r3, #4
 800653e:	429d      	cmp	r5, r3
 8006540:	461a      	mov	r2, r3
 8006542:	d30a      	bcc.n	800655a <quorem+0x106>
 8006544:	613c      	str	r4, [r7, #16]
 8006546:	4630      	mov	r0, r6
 8006548:	b003      	add	sp, #12
 800654a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800654e:	6812      	ldr	r2, [r2, #0]
 8006550:	3b04      	subs	r3, #4
 8006552:	2a00      	cmp	r2, #0
 8006554:	d1cc      	bne.n	80064f0 <quorem+0x9c>
 8006556:	3c01      	subs	r4, #1
 8006558:	e7c7      	b.n	80064ea <quorem+0x96>
 800655a:	6812      	ldr	r2, [r2, #0]
 800655c:	3b04      	subs	r3, #4
 800655e:	2a00      	cmp	r2, #0
 8006560:	d1f0      	bne.n	8006544 <quorem+0xf0>
 8006562:	3c01      	subs	r4, #1
 8006564:	e7eb      	b.n	800653e <quorem+0xea>
 8006566:	2000      	movs	r0, #0
 8006568:	e7ee      	b.n	8006548 <quorem+0xf4>
 800656a:	0000      	movs	r0, r0
 800656c:	0000      	movs	r0, r0
	...

08006570 <_dtoa_r>:
 8006570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006574:	ed2d 8b04 	vpush	{d8-d9}
 8006578:	ec57 6b10 	vmov	r6, r7, d0
 800657c:	b093      	sub	sp, #76	; 0x4c
 800657e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006580:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006584:	9106      	str	r1, [sp, #24]
 8006586:	ee10 aa10 	vmov	sl, s0
 800658a:	4604      	mov	r4, r0
 800658c:	9209      	str	r2, [sp, #36]	; 0x24
 800658e:	930c      	str	r3, [sp, #48]	; 0x30
 8006590:	46bb      	mov	fp, r7
 8006592:	b975      	cbnz	r5, 80065b2 <_dtoa_r+0x42>
 8006594:	2010      	movs	r0, #16
 8006596:	f000 fed7 	bl	8007348 <malloc>
 800659a:	4602      	mov	r2, r0
 800659c:	6260      	str	r0, [r4, #36]	; 0x24
 800659e:	b920      	cbnz	r0, 80065aa <_dtoa_r+0x3a>
 80065a0:	4ba7      	ldr	r3, [pc, #668]	; (8006840 <_dtoa_r+0x2d0>)
 80065a2:	21ea      	movs	r1, #234	; 0xea
 80065a4:	48a7      	ldr	r0, [pc, #668]	; (8006844 <_dtoa_r+0x2d4>)
 80065a6:	f001 fdd1 	bl	800814c <__assert_func>
 80065aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80065ae:	6005      	str	r5, [r0, #0]
 80065b0:	60c5      	str	r5, [r0, #12]
 80065b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065b4:	6819      	ldr	r1, [r3, #0]
 80065b6:	b151      	cbz	r1, 80065ce <_dtoa_r+0x5e>
 80065b8:	685a      	ldr	r2, [r3, #4]
 80065ba:	604a      	str	r2, [r1, #4]
 80065bc:	2301      	movs	r3, #1
 80065be:	4093      	lsls	r3, r2
 80065c0:	608b      	str	r3, [r1, #8]
 80065c2:	4620      	mov	r0, r4
 80065c4:	f000 ff08 	bl	80073d8 <_Bfree>
 80065c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065ca:	2200      	movs	r2, #0
 80065cc:	601a      	str	r2, [r3, #0]
 80065ce:	1e3b      	subs	r3, r7, #0
 80065d0:	bfaa      	itet	ge
 80065d2:	2300      	movge	r3, #0
 80065d4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80065d8:	f8c8 3000 	strge.w	r3, [r8]
 80065dc:	4b9a      	ldr	r3, [pc, #616]	; (8006848 <_dtoa_r+0x2d8>)
 80065de:	bfbc      	itt	lt
 80065e0:	2201      	movlt	r2, #1
 80065e2:	f8c8 2000 	strlt.w	r2, [r8]
 80065e6:	ea33 030b 	bics.w	r3, r3, fp
 80065ea:	d11b      	bne.n	8006624 <_dtoa_r+0xb4>
 80065ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065ee:	f242 730f 	movw	r3, #9999	; 0x270f
 80065f2:	6013      	str	r3, [r2, #0]
 80065f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80065f8:	4333      	orrs	r3, r6
 80065fa:	f000 8592 	beq.w	8007122 <_dtoa_r+0xbb2>
 80065fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006600:	b963      	cbnz	r3, 800661c <_dtoa_r+0xac>
 8006602:	4b92      	ldr	r3, [pc, #584]	; (800684c <_dtoa_r+0x2dc>)
 8006604:	e022      	b.n	800664c <_dtoa_r+0xdc>
 8006606:	4b92      	ldr	r3, [pc, #584]	; (8006850 <_dtoa_r+0x2e0>)
 8006608:	9301      	str	r3, [sp, #4]
 800660a:	3308      	adds	r3, #8
 800660c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800660e:	6013      	str	r3, [r2, #0]
 8006610:	9801      	ldr	r0, [sp, #4]
 8006612:	b013      	add	sp, #76	; 0x4c
 8006614:	ecbd 8b04 	vpop	{d8-d9}
 8006618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800661c:	4b8b      	ldr	r3, [pc, #556]	; (800684c <_dtoa_r+0x2dc>)
 800661e:	9301      	str	r3, [sp, #4]
 8006620:	3303      	adds	r3, #3
 8006622:	e7f3      	b.n	800660c <_dtoa_r+0x9c>
 8006624:	2200      	movs	r2, #0
 8006626:	2300      	movs	r3, #0
 8006628:	4650      	mov	r0, sl
 800662a:	4659      	mov	r1, fp
 800662c:	f7fa fa64 	bl	8000af8 <__aeabi_dcmpeq>
 8006630:	ec4b ab19 	vmov	d9, sl, fp
 8006634:	4680      	mov	r8, r0
 8006636:	b158      	cbz	r0, 8006650 <_dtoa_r+0xe0>
 8006638:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800663a:	2301      	movs	r3, #1
 800663c:	6013      	str	r3, [r2, #0]
 800663e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 856b 	beq.w	800711c <_dtoa_r+0xbac>
 8006646:	4883      	ldr	r0, [pc, #524]	; (8006854 <_dtoa_r+0x2e4>)
 8006648:	6018      	str	r0, [r3, #0]
 800664a:	1e43      	subs	r3, r0, #1
 800664c:	9301      	str	r3, [sp, #4]
 800664e:	e7df      	b.n	8006610 <_dtoa_r+0xa0>
 8006650:	ec4b ab10 	vmov	d0, sl, fp
 8006654:	aa10      	add	r2, sp, #64	; 0x40
 8006656:	a911      	add	r1, sp, #68	; 0x44
 8006658:	4620      	mov	r0, r4
 800665a:	f001 f9a5 	bl	80079a8 <__d2b>
 800665e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006662:	ee08 0a10 	vmov	s16, r0
 8006666:	2d00      	cmp	r5, #0
 8006668:	f000 8084 	beq.w	8006774 <_dtoa_r+0x204>
 800666c:	ee19 3a90 	vmov	r3, s19
 8006670:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006674:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006678:	4656      	mov	r6, sl
 800667a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800667e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006682:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006686:	4b74      	ldr	r3, [pc, #464]	; (8006858 <_dtoa_r+0x2e8>)
 8006688:	2200      	movs	r2, #0
 800668a:	4630      	mov	r0, r6
 800668c:	4639      	mov	r1, r7
 800668e:	f7f9 fe13 	bl	80002b8 <__aeabi_dsub>
 8006692:	a365      	add	r3, pc, #404	; (adr r3, 8006828 <_dtoa_r+0x2b8>)
 8006694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006698:	f7f9 ffc6 	bl	8000628 <__aeabi_dmul>
 800669c:	a364      	add	r3, pc, #400	; (adr r3, 8006830 <_dtoa_r+0x2c0>)
 800669e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a2:	f7f9 fe0b 	bl	80002bc <__adddf3>
 80066a6:	4606      	mov	r6, r0
 80066a8:	4628      	mov	r0, r5
 80066aa:	460f      	mov	r7, r1
 80066ac:	f7f9 ff52 	bl	8000554 <__aeabi_i2d>
 80066b0:	a361      	add	r3, pc, #388	; (adr r3, 8006838 <_dtoa_r+0x2c8>)
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	f7f9 ffb7 	bl	8000628 <__aeabi_dmul>
 80066ba:	4602      	mov	r2, r0
 80066bc:	460b      	mov	r3, r1
 80066be:	4630      	mov	r0, r6
 80066c0:	4639      	mov	r1, r7
 80066c2:	f7f9 fdfb 	bl	80002bc <__adddf3>
 80066c6:	4606      	mov	r6, r0
 80066c8:	460f      	mov	r7, r1
 80066ca:	f7fa fa5d 	bl	8000b88 <__aeabi_d2iz>
 80066ce:	2200      	movs	r2, #0
 80066d0:	9000      	str	r0, [sp, #0]
 80066d2:	2300      	movs	r3, #0
 80066d4:	4630      	mov	r0, r6
 80066d6:	4639      	mov	r1, r7
 80066d8:	f7fa fa18 	bl	8000b0c <__aeabi_dcmplt>
 80066dc:	b150      	cbz	r0, 80066f4 <_dtoa_r+0x184>
 80066de:	9800      	ldr	r0, [sp, #0]
 80066e0:	f7f9 ff38 	bl	8000554 <__aeabi_i2d>
 80066e4:	4632      	mov	r2, r6
 80066e6:	463b      	mov	r3, r7
 80066e8:	f7fa fa06 	bl	8000af8 <__aeabi_dcmpeq>
 80066ec:	b910      	cbnz	r0, 80066f4 <_dtoa_r+0x184>
 80066ee:	9b00      	ldr	r3, [sp, #0]
 80066f0:	3b01      	subs	r3, #1
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	9b00      	ldr	r3, [sp, #0]
 80066f6:	2b16      	cmp	r3, #22
 80066f8:	d85a      	bhi.n	80067b0 <_dtoa_r+0x240>
 80066fa:	9a00      	ldr	r2, [sp, #0]
 80066fc:	4b57      	ldr	r3, [pc, #348]	; (800685c <_dtoa_r+0x2ec>)
 80066fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006706:	ec51 0b19 	vmov	r0, r1, d9
 800670a:	f7fa f9ff 	bl	8000b0c <__aeabi_dcmplt>
 800670e:	2800      	cmp	r0, #0
 8006710:	d050      	beq.n	80067b4 <_dtoa_r+0x244>
 8006712:	9b00      	ldr	r3, [sp, #0]
 8006714:	3b01      	subs	r3, #1
 8006716:	9300      	str	r3, [sp, #0]
 8006718:	2300      	movs	r3, #0
 800671a:	930b      	str	r3, [sp, #44]	; 0x2c
 800671c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800671e:	1b5d      	subs	r5, r3, r5
 8006720:	1e6b      	subs	r3, r5, #1
 8006722:	9305      	str	r3, [sp, #20]
 8006724:	bf45      	ittet	mi
 8006726:	f1c5 0301 	rsbmi	r3, r5, #1
 800672a:	9304      	strmi	r3, [sp, #16]
 800672c:	2300      	movpl	r3, #0
 800672e:	2300      	movmi	r3, #0
 8006730:	bf4c      	ite	mi
 8006732:	9305      	strmi	r3, [sp, #20]
 8006734:	9304      	strpl	r3, [sp, #16]
 8006736:	9b00      	ldr	r3, [sp, #0]
 8006738:	2b00      	cmp	r3, #0
 800673a:	db3d      	blt.n	80067b8 <_dtoa_r+0x248>
 800673c:	9b05      	ldr	r3, [sp, #20]
 800673e:	9a00      	ldr	r2, [sp, #0]
 8006740:	920a      	str	r2, [sp, #40]	; 0x28
 8006742:	4413      	add	r3, r2
 8006744:	9305      	str	r3, [sp, #20]
 8006746:	2300      	movs	r3, #0
 8006748:	9307      	str	r3, [sp, #28]
 800674a:	9b06      	ldr	r3, [sp, #24]
 800674c:	2b09      	cmp	r3, #9
 800674e:	f200 8089 	bhi.w	8006864 <_dtoa_r+0x2f4>
 8006752:	2b05      	cmp	r3, #5
 8006754:	bfc4      	itt	gt
 8006756:	3b04      	subgt	r3, #4
 8006758:	9306      	strgt	r3, [sp, #24]
 800675a:	9b06      	ldr	r3, [sp, #24]
 800675c:	f1a3 0302 	sub.w	r3, r3, #2
 8006760:	bfcc      	ite	gt
 8006762:	2500      	movgt	r5, #0
 8006764:	2501      	movle	r5, #1
 8006766:	2b03      	cmp	r3, #3
 8006768:	f200 8087 	bhi.w	800687a <_dtoa_r+0x30a>
 800676c:	e8df f003 	tbb	[pc, r3]
 8006770:	59383a2d 	.word	0x59383a2d
 8006774:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006778:	441d      	add	r5, r3
 800677a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800677e:	2b20      	cmp	r3, #32
 8006780:	bfc1      	itttt	gt
 8006782:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006786:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800678a:	fa0b f303 	lslgt.w	r3, fp, r3
 800678e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006792:	bfda      	itte	le
 8006794:	f1c3 0320 	rsble	r3, r3, #32
 8006798:	fa06 f003 	lslle.w	r0, r6, r3
 800679c:	4318      	orrgt	r0, r3
 800679e:	f7f9 fec9 	bl	8000534 <__aeabi_ui2d>
 80067a2:	2301      	movs	r3, #1
 80067a4:	4606      	mov	r6, r0
 80067a6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80067aa:	3d01      	subs	r5, #1
 80067ac:	930e      	str	r3, [sp, #56]	; 0x38
 80067ae:	e76a      	b.n	8006686 <_dtoa_r+0x116>
 80067b0:	2301      	movs	r3, #1
 80067b2:	e7b2      	b.n	800671a <_dtoa_r+0x1aa>
 80067b4:	900b      	str	r0, [sp, #44]	; 0x2c
 80067b6:	e7b1      	b.n	800671c <_dtoa_r+0x1ac>
 80067b8:	9b04      	ldr	r3, [sp, #16]
 80067ba:	9a00      	ldr	r2, [sp, #0]
 80067bc:	1a9b      	subs	r3, r3, r2
 80067be:	9304      	str	r3, [sp, #16]
 80067c0:	4253      	negs	r3, r2
 80067c2:	9307      	str	r3, [sp, #28]
 80067c4:	2300      	movs	r3, #0
 80067c6:	930a      	str	r3, [sp, #40]	; 0x28
 80067c8:	e7bf      	b.n	800674a <_dtoa_r+0x1da>
 80067ca:	2300      	movs	r3, #0
 80067cc:	9308      	str	r3, [sp, #32]
 80067ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	dc55      	bgt.n	8006880 <_dtoa_r+0x310>
 80067d4:	2301      	movs	r3, #1
 80067d6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80067da:	461a      	mov	r2, r3
 80067dc:	9209      	str	r2, [sp, #36]	; 0x24
 80067de:	e00c      	b.n	80067fa <_dtoa_r+0x28a>
 80067e0:	2301      	movs	r3, #1
 80067e2:	e7f3      	b.n	80067cc <_dtoa_r+0x25c>
 80067e4:	2300      	movs	r3, #0
 80067e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067e8:	9308      	str	r3, [sp, #32]
 80067ea:	9b00      	ldr	r3, [sp, #0]
 80067ec:	4413      	add	r3, r2
 80067ee:	9302      	str	r3, [sp, #8]
 80067f0:	3301      	adds	r3, #1
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	9303      	str	r3, [sp, #12]
 80067f6:	bfb8      	it	lt
 80067f8:	2301      	movlt	r3, #1
 80067fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80067fc:	2200      	movs	r2, #0
 80067fe:	6042      	str	r2, [r0, #4]
 8006800:	2204      	movs	r2, #4
 8006802:	f102 0614 	add.w	r6, r2, #20
 8006806:	429e      	cmp	r6, r3
 8006808:	6841      	ldr	r1, [r0, #4]
 800680a:	d93d      	bls.n	8006888 <_dtoa_r+0x318>
 800680c:	4620      	mov	r0, r4
 800680e:	f000 fda3 	bl	8007358 <_Balloc>
 8006812:	9001      	str	r0, [sp, #4]
 8006814:	2800      	cmp	r0, #0
 8006816:	d13b      	bne.n	8006890 <_dtoa_r+0x320>
 8006818:	4b11      	ldr	r3, [pc, #68]	; (8006860 <_dtoa_r+0x2f0>)
 800681a:	4602      	mov	r2, r0
 800681c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006820:	e6c0      	b.n	80065a4 <_dtoa_r+0x34>
 8006822:	2301      	movs	r3, #1
 8006824:	e7df      	b.n	80067e6 <_dtoa_r+0x276>
 8006826:	bf00      	nop
 8006828:	636f4361 	.word	0x636f4361
 800682c:	3fd287a7 	.word	0x3fd287a7
 8006830:	8b60c8b3 	.word	0x8b60c8b3
 8006834:	3fc68a28 	.word	0x3fc68a28
 8006838:	509f79fb 	.word	0x509f79fb
 800683c:	3fd34413 	.word	0x3fd34413
 8006840:	080086d5 	.word	0x080086d5
 8006844:	080086ec 	.word	0x080086ec
 8006848:	7ff00000 	.word	0x7ff00000
 800684c:	080086d1 	.word	0x080086d1
 8006850:	080086c8 	.word	0x080086c8
 8006854:	080086a5 	.word	0x080086a5
 8006858:	3ff80000 	.word	0x3ff80000
 800685c:	08008840 	.word	0x08008840
 8006860:	08008747 	.word	0x08008747
 8006864:	2501      	movs	r5, #1
 8006866:	2300      	movs	r3, #0
 8006868:	9306      	str	r3, [sp, #24]
 800686a:	9508      	str	r5, [sp, #32]
 800686c:	f04f 33ff 	mov.w	r3, #4294967295
 8006870:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006874:	2200      	movs	r2, #0
 8006876:	2312      	movs	r3, #18
 8006878:	e7b0      	b.n	80067dc <_dtoa_r+0x26c>
 800687a:	2301      	movs	r3, #1
 800687c:	9308      	str	r3, [sp, #32]
 800687e:	e7f5      	b.n	800686c <_dtoa_r+0x2fc>
 8006880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006882:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006886:	e7b8      	b.n	80067fa <_dtoa_r+0x28a>
 8006888:	3101      	adds	r1, #1
 800688a:	6041      	str	r1, [r0, #4]
 800688c:	0052      	lsls	r2, r2, #1
 800688e:	e7b8      	b.n	8006802 <_dtoa_r+0x292>
 8006890:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006892:	9a01      	ldr	r2, [sp, #4]
 8006894:	601a      	str	r2, [r3, #0]
 8006896:	9b03      	ldr	r3, [sp, #12]
 8006898:	2b0e      	cmp	r3, #14
 800689a:	f200 809d 	bhi.w	80069d8 <_dtoa_r+0x468>
 800689e:	2d00      	cmp	r5, #0
 80068a0:	f000 809a 	beq.w	80069d8 <_dtoa_r+0x468>
 80068a4:	9b00      	ldr	r3, [sp, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	dd32      	ble.n	8006910 <_dtoa_r+0x3a0>
 80068aa:	4ab7      	ldr	r2, [pc, #732]	; (8006b88 <_dtoa_r+0x618>)
 80068ac:	f003 030f 	and.w	r3, r3, #15
 80068b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80068b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068b8:	9b00      	ldr	r3, [sp, #0]
 80068ba:	05d8      	lsls	r0, r3, #23
 80068bc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80068c0:	d516      	bpl.n	80068f0 <_dtoa_r+0x380>
 80068c2:	4bb2      	ldr	r3, [pc, #712]	; (8006b8c <_dtoa_r+0x61c>)
 80068c4:	ec51 0b19 	vmov	r0, r1, d9
 80068c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80068cc:	f7f9 ffd6 	bl	800087c <__aeabi_ddiv>
 80068d0:	f007 070f 	and.w	r7, r7, #15
 80068d4:	4682      	mov	sl, r0
 80068d6:	468b      	mov	fp, r1
 80068d8:	2503      	movs	r5, #3
 80068da:	4eac      	ldr	r6, [pc, #688]	; (8006b8c <_dtoa_r+0x61c>)
 80068dc:	b957      	cbnz	r7, 80068f4 <_dtoa_r+0x384>
 80068de:	4642      	mov	r2, r8
 80068e0:	464b      	mov	r3, r9
 80068e2:	4650      	mov	r0, sl
 80068e4:	4659      	mov	r1, fp
 80068e6:	f7f9 ffc9 	bl	800087c <__aeabi_ddiv>
 80068ea:	4682      	mov	sl, r0
 80068ec:	468b      	mov	fp, r1
 80068ee:	e028      	b.n	8006942 <_dtoa_r+0x3d2>
 80068f0:	2502      	movs	r5, #2
 80068f2:	e7f2      	b.n	80068da <_dtoa_r+0x36a>
 80068f4:	07f9      	lsls	r1, r7, #31
 80068f6:	d508      	bpl.n	800690a <_dtoa_r+0x39a>
 80068f8:	4640      	mov	r0, r8
 80068fa:	4649      	mov	r1, r9
 80068fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006900:	f7f9 fe92 	bl	8000628 <__aeabi_dmul>
 8006904:	3501      	adds	r5, #1
 8006906:	4680      	mov	r8, r0
 8006908:	4689      	mov	r9, r1
 800690a:	107f      	asrs	r7, r7, #1
 800690c:	3608      	adds	r6, #8
 800690e:	e7e5      	b.n	80068dc <_dtoa_r+0x36c>
 8006910:	f000 809b 	beq.w	8006a4a <_dtoa_r+0x4da>
 8006914:	9b00      	ldr	r3, [sp, #0]
 8006916:	4f9d      	ldr	r7, [pc, #628]	; (8006b8c <_dtoa_r+0x61c>)
 8006918:	425e      	negs	r6, r3
 800691a:	4b9b      	ldr	r3, [pc, #620]	; (8006b88 <_dtoa_r+0x618>)
 800691c:	f006 020f 	and.w	r2, r6, #15
 8006920:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006928:	ec51 0b19 	vmov	r0, r1, d9
 800692c:	f7f9 fe7c 	bl	8000628 <__aeabi_dmul>
 8006930:	1136      	asrs	r6, r6, #4
 8006932:	4682      	mov	sl, r0
 8006934:	468b      	mov	fp, r1
 8006936:	2300      	movs	r3, #0
 8006938:	2502      	movs	r5, #2
 800693a:	2e00      	cmp	r6, #0
 800693c:	d17a      	bne.n	8006a34 <_dtoa_r+0x4c4>
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1d3      	bne.n	80068ea <_dtoa_r+0x37a>
 8006942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006944:	2b00      	cmp	r3, #0
 8006946:	f000 8082 	beq.w	8006a4e <_dtoa_r+0x4de>
 800694a:	4b91      	ldr	r3, [pc, #580]	; (8006b90 <_dtoa_r+0x620>)
 800694c:	2200      	movs	r2, #0
 800694e:	4650      	mov	r0, sl
 8006950:	4659      	mov	r1, fp
 8006952:	f7fa f8db 	bl	8000b0c <__aeabi_dcmplt>
 8006956:	2800      	cmp	r0, #0
 8006958:	d079      	beq.n	8006a4e <_dtoa_r+0x4de>
 800695a:	9b03      	ldr	r3, [sp, #12]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d076      	beq.n	8006a4e <_dtoa_r+0x4de>
 8006960:	9b02      	ldr	r3, [sp, #8]
 8006962:	2b00      	cmp	r3, #0
 8006964:	dd36      	ble.n	80069d4 <_dtoa_r+0x464>
 8006966:	9b00      	ldr	r3, [sp, #0]
 8006968:	4650      	mov	r0, sl
 800696a:	4659      	mov	r1, fp
 800696c:	1e5f      	subs	r7, r3, #1
 800696e:	2200      	movs	r2, #0
 8006970:	4b88      	ldr	r3, [pc, #544]	; (8006b94 <_dtoa_r+0x624>)
 8006972:	f7f9 fe59 	bl	8000628 <__aeabi_dmul>
 8006976:	9e02      	ldr	r6, [sp, #8]
 8006978:	4682      	mov	sl, r0
 800697a:	468b      	mov	fp, r1
 800697c:	3501      	adds	r5, #1
 800697e:	4628      	mov	r0, r5
 8006980:	f7f9 fde8 	bl	8000554 <__aeabi_i2d>
 8006984:	4652      	mov	r2, sl
 8006986:	465b      	mov	r3, fp
 8006988:	f7f9 fe4e 	bl	8000628 <__aeabi_dmul>
 800698c:	4b82      	ldr	r3, [pc, #520]	; (8006b98 <_dtoa_r+0x628>)
 800698e:	2200      	movs	r2, #0
 8006990:	f7f9 fc94 	bl	80002bc <__adddf3>
 8006994:	46d0      	mov	r8, sl
 8006996:	46d9      	mov	r9, fp
 8006998:	4682      	mov	sl, r0
 800699a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800699e:	2e00      	cmp	r6, #0
 80069a0:	d158      	bne.n	8006a54 <_dtoa_r+0x4e4>
 80069a2:	4b7e      	ldr	r3, [pc, #504]	; (8006b9c <_dtoa_r+0x62c>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	4640      	mov	r0, r8
 80069a8:	4649      	mov	r1, r9
 80069aa:	f7f9 fc85 	bl	80002b8 <__aeabi_dsub>
 80069ae:	4652      	mov	r2, sl
 80069b0:	465b      	mov	r3, fp
 80069b2:	4680      	mov	r8, r0
 80069b4:	4689      	mov	r9, r1
 80069b6:	f7fa f8c7 	bl	8000b48 <__aeabi_dcmpgt>
 80069ba:	2800      	cmp	r0, #0
 80069bc:	f040 8295 	bne.w	8006eea <_dtoa_r+0x97a>
 80069c0:	4652      	mov	r2, sl
 80069c2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80069c6:	4640      	mov	r0, r8
 80069c8:	4649      	mov	r1, r9
 80069ca:	f7fa f89f 	bl	8000b0c <__aeabi_dcmplt>
 80069ce:	2800      	cmp	r0, #0
 80069d0:	f040 8289 	bne.w	8006ee6 <_dtoa_r+0x976>
 80069d4:	ec5b ab19 	vmov	sl, fp, d9
 80069d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f2c0 8148 	blt.w	8006c70 <_dtoa_r+0x700>
 80069e0:	9a00      	ldr	r2, [sp, #0]
 80069e2:	2a0e      	cmp	r2, #14
 80069e4:	f300 8144 	bgt.w	8006c70 <_dtoa_r+0x700>
 80069e8:	4b67      	ldr	r3, [pc, #412]	; (8006b88 <_dtoa_r+0x618>)
 80069ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f280 80d5 	bge.w	8006ba4 <_dtoa_r+0x634>
 80069fa:	9b03      	ldr	r3, [sp, #12]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f300 80d1 	bgt.w	8006ba4 <_dtoa_r+0x634>
 8006a02:	f040 826f 	bne.w	8006ee4 <_dtoa_r+0x974>
 8006a06:	4b65      	ldr	r3, [pc, #404]	; (8006b9c <_dtoa_r+0x62c>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	4640      	mov	r0, r8
 8006a0c:	4649      	mov	r1, r9
 8006a0e:	f7f9 fe0b 	bl	8000628 <__aeabi_dmul>
 8006a12:	4652      	mov	r2, sl
 8006a14:	465b      	mov	r3, fp
 8006a16:	f7fa f88d 	bl	8000b34 <__aeabi_dcmpge>
 8006a1a:	9e03      	ldr	r6, [sp, #12]
 8006a1c:	4637      	mov	r7, r6
 8006a1e:	2800      	cmp	r0, #0
 8006a20:	f040 8245 	bne.w	8006eae <_dtoa_r+0x93e>
 8006a24:	9d01      	ldr	r5, [sp, #4]
 8006a26:	2331      	movs	r3, #49	; 0x31
 8006a28:	f805 3b01 	strb.w	r3, [r5], #1
 8006a2c:	9b00      	ldr	r3, [sp, #0]
 8006a2e:	3301      	adds	r3, #1
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	e240      	b.n	8006eb6 <_dtoa_r+0x946>
 8006a34:	07f2      	lsls	r2, r6, #31
 8006a36:	d505      	bpl.n	8006a44 <_dtoa_r+0x4d4>
 8006a38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a3c:	f7f9 fdf4 	bl	8000628 <__aeabi_dmul>
 8006a40:	3501      	adds	r5, #1
 8006a42:	2301      	movs	r3, #1
 8006a44:	1076      	asrs	r6, r6, #1
 8006a46:	3708      	adds	r7, #8
 8006a48:	e777      	b.n	800693a <_dtoa_r+0x3ca>
 8006a4a:	2502      	movs	r5, #2
 8006a4c:	e779      	b.n	8006942 <_dtoa_r+0x3d2>
 8006a4e:	9f00      	ldr	r7, [sp, #0]
 8006a50:	9e03      	ldr	r6, [sp, #12]
 8006a52:	e794      	b.n	800697e <_dtoa_r+0x40e>
 8006a54:	9901      	ldr	r1, [sp, #4]
 8006a56:	4b4c      	ldr	r3, [pc, #304]	; (8006b88 <_dtoa_r+0x618>)
 8006a58:	4431      	add	r1, r6
 8006a5a:	910d      	str	r1, [sp, #52]	; 0x34
 8006a5c:	9908      	ldr	r1, [sp, #32]
 8006a5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006a62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a66:	2900      	cmp	r1, #0
 8006a68:	d043      	beq.n	8006af2 <_dtoa_r+0x582>
 8006a6a:	494d      	ldr	r1, [pc, #308]	; (8006ba0 <_dtoa_r+0x630>)
 8006a6c:	2000      	movs	r0, #0
 8006a6e:	f7f9 ff05 	bl	800087c <__aeabi_ddiv>
 8006a72:	4652      	mov	r2, sl
 8006a74:	465b      	mov	r3, fp
 8006a76:	f7f9 fc1f 	bl	80002b8 <__aeabi_dsub>
 8006a7a:	9d01      	ldr	r5, [sp, #4]
 8006a7c:	4682      	mov	sl, r0
 8006a7e:	468b      	mov	fp, r1
 8006a80:	4649      	mov	r1, r9
 8006a82:	4640      	mov	r0, r8
 8006a84:	f7fa f880 	bl	8000b88 <__aeabi_d2iz>
 8006a88:	4606      	mov	r6, r0
 8006a8a:	f7f9 fd63 	bl	8000554 <__aeabi_i2d>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	460b      	mov	r3, r1
 8006a92:	4640      	mov	r0, r8
 8006a94:	4649      	mov	r1, r9
 8006a96:	f7f9 fc0f 	bl	80002b8 <__aeabi_dsub>
 8006a9a:	3630      	adds	r6, #48	; 0x30
 8006a9c:	f805 6b01 	strb.w	r6, [r5], #1
 8006aa0:	4652      	mov	r2, sl
 8006aa2:	465b      	mov	r3, fp
 8006aa4:	4680      	mov	r8, r0
 8006aa6:	4689      	mov	r9, r1
 8006aa8:	f7fa f830 	bl	8000b0c <__aeabi_dcmplt>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d163      	bne.n	8006b78 <_dtoa_r+0x608>
 8006ab0:	4642      	mov	r2, r8
 8006ab2:	464b      	mov	r3, r9
 8006ab4:	4936      	ldr	r1, [pc, #216]	; (8006b90 <_dtoa_r+0x620>)
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	f7f9 fbfe 	bl	80002b8 <__aeabi_dsub>
 8006abc:	4652      	mov	r2, sl
 8006abe:	465b      	mov	r3, fp
 8006ac0:	f7fa f824 	bl	8000b0c <__aeabi_dcmplt>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	f040 80b5 	bne.w	8006c34 <_dtoa_r+0x6c4>
 8006aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006acc:	429d      	cmp	r5, r3
 8006ace:	d081      	beq.n	80069d4 <_dtoa_r+0x464>
 8006ad0:	4b30      	ldr	r3, [pc, #192]	; (8006b94 <_dtoa_r+0x624>)
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	4650      	mov	r0, sl
 8006ad6:	4659      	mov	r1, fp
 8006ad8:	f7f9 fda6 	bl	8000628 <__aeabi_dmul>
 8006adc:	4b2d      	ldr	r3, [pc, #180]	; (8006b94 <_dtoa_r+0x624>)
 8006ade:	4682      	mov	sl, r0
 8006ae0:	468b      	mov	fp, r1
 8006ae2:	4640      	mov	r0, r8
 8006ae4:	4649      	mov	r1, r9
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f7f9 fd9e 	bl	8000628 <__aeabi_dmul>
 8006aec:	4680      	mov	r8, r0
 8006aee:	4689      	mov	r9, r1
 8006af0:	e7c6      	b.n	8006a80 <_dtoa_r+0x510>
 8006af2:	4650      	mov	r0, sl
 8006af4:	4659      	mov	r1, fp
 8006af6:	f7f9 fd97 	bl	8000628 <__aeabi_dmul>
 8006afa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006afc:	9d01      	ldr	r5, [sp, #4]
 8006afe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b00:	4682      	mov	sl, r0
 8006b02:	468b      	mov	fp, r1
 8006b04:	4649      	mov	r1, r9
 8006b06:	4640      	mov	r0, r8
 8006b08:	f7fa f83e 	bl	8000b88 <__aeabi_d2iz>
 8006b0c:	4606      	mov	r6, r0
 8006b0e:	f7f9 fd21 	bl	8000554 <__aeabi_i2d>
 8006b12:	3630      	adds	r6, #48	; 0x30
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	4640      	mov	r0, r8
 8006b1a:	4649      	mov	r1, r9
 8006b1c:	f7f9 fbcc 	bl	80002b8 <__aeabi_dsub>
 8006b20:	f805 6b01 	strb.w	r6, [r5], #1
 8006b24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b26:	429d      	cmp	r5, r3
 8006b28:	4680      	mov	r8, r0
 8006b2a:	4689      	mov	r9, r1
 8006b2c:	f04f 0200 	mov.w	r2, #0
 8006b30:	d124      	bne.n	8006b7c <_dtoa_r+0x60c>
 8006b32:	4b1b      	ldr	r3, [pc, #108]	; (8006ba0 <_dtoa_r+0x630>)
 8006b34:	4650      	mov	r0, sl
 8006b36:	4659      	mov	r1, fp
 8006b38:	f7f9 fbc0 	bl	80002bc <__adddf3>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	460b      	mov	r3, r1
 8006b40:	4640      	mov	r0, r8
 8006b42:	4649      	mov	r1, r9
 8006b44:	f7fa f800 	bl	8000b48 <__aeabi_dcmpgt>
 8006b48:	2800      	cmp	r0, #0
 8006b4a:	d173      	bne.n	8006c34 <_dtoa_r+0x6c4>
 8006b4c:	4652      	mov	r2, sl
 8006b4e:	465b      	mov	r3, fp
 8006b50:	4913      	ldr	r1, [pc, #76]	; (8006ba0 <_dtoa_r+0x630>)
 8006b52:	2000      	movs	r0, #0
 8006b54:	f7f9 fbb0 	bl	80002b8 <__aeabi_dsub>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	4640      	mov	r0, r8
 8006b5e:	4649      	mov	r1, r9
 8006b60:	f7f9 ffd4 	bl	8000b0c <__aeabi_dcmplt>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	f43f af35 	beq.w	80069d4 <_dtoa_r+0x464>
 8006b6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006b6c:	1e6b      	subs	r3, r5, #1
 8006b6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b70:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006b74:	2b30      	cmp	r3, #48	; 0x30
 8006b76:	d0f8      	beq.n	8006b6a <_dtoa_r+0x5fa>
 8006b78:	9700      	str	r7, [sp, #0]
 8006b7a:	e049      	b.n	8006c10 <_dtoa_r+0x6a0>
 8006b7c:	4b05      	ldr	r3, [pc, #20]	; (8006b94 <_dtoa_r+0x624>)
 8006b7e:	f7f9 fd53 	bl	8000628 <__aeabi_dmul>
 8006b82:	4680      	mov	r8, r0
 8006b84:	4689      	mov	r9, r1
 8006b86:	e7bd      	b.n	8006b04 <_dtoa_r+0x594>
 8006b88:	08008840 	.word	0x08008840
 8006b8c:	08008818 	.word	0x08008818
 8006b90:	3ff00000 	.word	0x3ff00000
 8006b94:	40240000 	.word	0x40240000
 8006b98:	401c0000 	.word	0x401c0000
 8006b9c:	40140000 	.word	0x40140000
 8006ba0:	3fe00000 	.word	0x3fe00000
 8006ba4:	9d01      	ldr	r5, [sp, #4]
 8006ba6:	4656      	mov	r6, sl
 8006ba8:	465f      	mov	r7, fp
 8006baa:	4642      	mov	r2, r8
 8006bac:	464b      	mov	r3, r9
 8006bae:	4630      	mov	r0, r6
 8006bb0:	4639      	mov	r1, r7
 8006bb2:	f7f9 fe63 	bl	800087c <__aeabi_ddiv>
 8006bb6:	f7f9 ffe7 	bl	8000b88 <__aeabi_d2iz>
 8006bba:	4682      	mov	sl, r0
 8006bbc:	f7f9 fcca 	bl	8000554 <__aeabi_i2d>
 8006bc0:	4642      	mov	r2, r8
 8006bc2:	464b      	mov	r3, r9
 8006bc4:	f7f9 fd30 	bl	8000628 <__aeabi_dmul>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	460b      	mov	r3, r1
 8006bcc:	4630      	mov	r0, r6
 8006bce:	4639      	mov	r1, r7
 8006bd0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006bd4:	f7f9 fb70 	bl	80002b8 <__aeabi_dsub>
 8006bd8:	f805 6b01 	strb.w	r6, [r5], #1
 8006bdc:	9e01      	ldr	r6, [sp, #4]
 8006bde:	9f03      	ldr	r7, [sp, #12]
 8006be0:	1bae      	subs	r6, r5, r6
 8006be2:	42b7      	cmp	r7, r6
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
 8006be8:	d135      	bne.n	8006c56 <_dtoa_r+0x6e6>
 8006bea:	f7f9 fb67 	bl	80002bc <__adddf3>
 8006bee:	4642      	mov	r2, r8
 8006bf0:	464b      	mov	r3, r9
 8006bf2:	4606      	mov	r6, r0
 8006bf4:	460f      	mov	r7, r1
 8006bf6:	f7f9 ffa7 	bl	8000b48 <__aeabi_dcmpgt>
 8006bfa:	b9d0      	cbnz	r0, 8006c32 <_dtoa_r+0x6c2>
 8006bfc:	4642      	mov	r2, r8
 8006bfe:	464b      	mov	r3, r9
 8006c00:	4630      	mov	r0, r6
 8006c02:	4639      	mov	r1, r7
 8006c04:	f7f9 ff78 	bl	8000af8 <__aeabi_dcmpeq>
 8006c08:	b110      	cbz	r0, 8006c10 <_dtoa_r+0x6a0>
 8006c0a:	f01a 0f01 	tst.w	sl, #1
 8006c0e:	d110      	bne.n	8006c32 <_dtoa_r+0x6c2>
 8006c10:	4620      	mov	r0, r4
 8006c12:	ee18 1a10 	vmov	r1, s16
 8006c16:	f000 fbdf 	bl	80073d8 <_Bfree>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	9800      	ldr	r0, [sp, #0]
 8006c1e:	702b      	strb	r3, [r5, #0]
 8006c20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c22:	3001      	adds	r0, #1
 8006c24:	6018      	str	r0, [r3, #0]
 8006c26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	f43f acf1 	beq.w	8006610 <_dtoa_r+0xa0>
 8006c2e:	601d      	str	r5, [r3, #0]
 8006c30:	e4ee      	b.n	8006610 <_dtoa_r+0xa0>
 8006c32:	9f00      	ldr	r7, [sp, #0]
 8006c34:	462b      	mov	r3, r5
 8006c36:	461d      	mov	r5, r3
 8006c38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c3c:	2a39      	cmp	r2, #57	; 0x39
 8006c3e:	d106      	bne.n	8006c4e <_dtoa_r+0x6de>
 8006c40:	9a01      	ldr	r2, [sp, #4]
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d1f7      	bne.n	8006c36 <_dtoa_r+0x6c6>
 8006c46:	9901      	ldr	r1, [sp, #4]
 8006c48:	2230      	movs	r2, #48	; 0x30
 8006c4a:	3701      	adds	r7, #1
 8006c4c:	700a      	strb	r2, [r1, #0]
 8006c4e:	781a      	ldrb	r2, [r3, #0]
 8006c50:	3201      	adds	r2, #1
 8006c52:	701a      	strb	r2, [r3, #0]
 8006c54:	e790      	b.n	8006b78 <_dtoa_r+0x608>
 8006c56:	4ba6      	ldr	r3, [pc, #664]	; (8006ef0 <_dtoa_r+0x980>)
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f7f9 fce5 	bl	8000628 <__aeabi_dmul>
 8006c5e:	2200      	movs	r2, #0
 8006c60:	2300      	movs	r3, #0
 8006c62:	4606      	mov	r6, r0
 8006c64:	460f      	mov	r7, r1
 8006c66:	f7f9 ff47 	bl	8000af8 <__aeabi_dcmpeq>
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	d09d      	beq.n	8006baa <_dtoa_r+0x63a>
 8006c6e:	e7cf      	b.n	8006c10 <_dtoa_r+0x6a0>
 8006c70:	9a08      	ldr	r2, [sp, #32]
 8006c72:	2a00      	cmp	r2, #0
 8006c74:	f000 80d7 	beq.w	8006e26 <_dtoa_r+0x8b6>
 8006c78:	9a06      	ldr	r2, [sp, #24]
 8006c7a:	2a01      	cmp	r2, #1
 8006c7c:	f300 80ba 	bgt.w	8006df4 <_dtoa_r+0x884>
 8006c80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c82:	2a00      	cmp	r2, #0
 8006c84:	f000 80b2 	beq.w	8006dec <_dtoa_r+0x87c>
 8006c88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006c8c:	9e07      	ldr	r6, [sp, #28]
 8006c8e:	9d04      	ldr	r5, [sp, #16]
 8006c90:	9a04      	ldr	r2, [sp, #16]
 8006c92:	441a      	add	r2, r3
 8006c94:	9204      	str	r2, [sp, #16]
 8006c96:	9a05      	ldr	r2, [sp, #20]
 8006c98:	2101      	movs	r1, #1
 8006c9a:	441a      	add	r2, r3
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	9205      	str	r2, [sp, #20]
 8006ca0:	f000 fc52 	bl	8007548 <__i2b>
 8006ca4:	4607      	mov	r7, r0
 8006ca6:	2d00      	cmp	r5, #0
 8006ca8:	dd0c      	ble.n	8006cc4 <_dtoa_r+0x754>
 8006caa:	9b05      	ldr	r3, [sp, #20]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	dd09      	ble.n	8006cc4 <_dtoa_r+0x754>
 8006cb0:	42ab      	cmp	r3, r5
 8006cb2:	9a04      	ldr	r2, [sp, #16]
 8006cb4:	bfa8      	it	ge
 8006cb6:	462b      	movge	r3, r5
 8006cb8:	1ad2      	subs	r2, r2, r3
 8006cba:	9204      	str	r2, [sp, #16]
 8006cbc:	9a05      	ldr	r2, [sp, #20]
 8006cbe:	1aed      	subs	r5, r5, r3
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	9305      	str	r3, [sp, #20]
 8006cc4:	9b07      	ldr	r3, [sp, #28]
 8006cc6:	b31b      	cbz	r3, 8006d10 <_dtoa_r+0x7a0>
 8006cc8:	9b08      	ldr	r3, [sp, #32]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	f000 80af 	beq.w	8006e2e <_dtoa_r+0x8be>
 8006cd0:	2e00      	cmp	r6, #0
 8006cd2:	dd13      	ble.n	8006cfc <_dtoa_r+0x78c>
 8006cd4:	4639      	mov	r1, r7
 8006cd6:	4632      	mov	r2, r6
 8006cd8:	4620      	mov	r0, r4
 8006cda:	f000 fcf5 	bl	80076c8 <__pow5mult>
 8006cde:	ee18 2a10 	vmov	r2, s16
 8006ce2:	4601      	mov	r1, r0
 8006ce4:	4607      	mov	r7, r0
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	f000 fc44 	bl	8007574 <__multiply>
 8006cec:	ee18 1a10 	vmov	r1, s16
 8006cf0:	4680      	mov	r8, r0
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	f000 fb70 	bl	80073d8 <_Bfree>
 8006cf8:	ee08 8a10 	vmov	s16, r8
 8006cfc:	9b07      	ldr	r3, [sp, #28]
 8006cfe:	1b9a      	subs	r2, r3, r6
 8006d00:	d006      	beq.n	8006d10 <_dtoa_r+0x7a0>
 8006d02:	ee18 1a10 	vmov	r1, s16
 8006d06:	4620      	mov	r0, r4
 8006d08:	f000 fcde 	bl	80076c8 <__pow5mult>
 8006d0c:	ee08 0a10 	vmov	s16, r0
 8006d10:	2101      	movs	r1, #1
 8006d12:	4620      	mov	r0, r4
 8006d14:	f000 fc18 	bl	8007548 <__i2b>
 8006d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	f340 8088 	ble.w	8006e32 <_dtoa_r+0x8c2>
 8006d22:	461a      	mov	r2, r3
 8006d24:	4601      	mov	r1, r0
 8006d26:	4620      	mov	r0, r4
 8006d28:	f000 fcce 	bl	80076c8 <__pow5mult>
 8006d2c:	9b06      	ldr	r3, [sp, #24]
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	4606      	mov	r6, r0
 8006d32:	f340 8081 	ble.w	8006e38 <_dtoa_r+0x8c8>
 8006d36:	f04f 0800 	mov.w	r8, #0
 8006d3a:	6933      	ldr	r3, [r6, #16]
 8006d3c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006d40:	6918      	ldr	r0, [r3, #16]
 8006d42:	f000 fbb1 	bl	80074a8 <__hi0bits>
 8006d46:	f1c0 0020 	rsb	r0, r0, #32
 8006d4a:	9b05      	ldr	r3, [sp, #20]
 8006d4c:	4418      	add	r0, r3
 8006d4e:	f010 001f 	ands.w	r0, r0, #31
 8006d52:	f000 8092 	beq.w	8006e7a <_dtoa_r+0x90a>
 8006d56:	f1c0 0320 	rsb	r3, r0, #32
 8006d5a:	2b04      	cmp	r3, #4
 8006d5c:	f340 808a 	ble.w	8006e74 <_dtoa_r+0x904>
 8006d60:	f1c0 001c 	rsb	r0, r0, #28
 8006d64:	9b04      	ldr	r3, [sp, #16]
 8006d66:	4403      	add	r3, r0
 8006d68:	9304      	str	r3, [sp, #16]
 8006d6a:	9b05      	ldr	r3, [sp, #20]
 8006d6c:	4403      	add	r3, r0
 8006d6e:	4405      	add	r5, r0
 8006d70:	9305      	str	r3, [sp, #20]
 8006d72:	9b04      	ldr	r3, [sp, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	dd07      	ble.n	8006d88 <_dtoa_r+0x818>
 8006d78:	ee18 1a10 	vmov	r1, s16
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	4620      	mov	r0, r4
 8006d80:	f000 fcfc 	bl	800777c <__lshift>
 8006d84:	ee08 0a10 	vmov	s16, r0
 8006d88:	9b05      	ldr	r3, [sp, #20]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	dd05      	ble.n	8006d9a <_dtoa_r+0x82a>
 8006d8e:	4631      	mov	r1, r6
 8006d90:	461a      	mov	r2, r3
 8006d92:	4620      	mov	r0, r4
 8006d94:	f000 fcf2 	bl	800777c <__lshift>
 8006d98:	4606      	mov	r6, r0
 8006d9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d06e      	beq.n	8006e7e <_dtoa_r+0x90e>
 8006da0:	ee18 0a10 	vmov	r0, s16
 8006da4:	4631      	mov	r1, r6
 8006da6:	f000 fd59 	bl	800785c <__mcmp>
 8006daa:	2800      	cmp	r0, #0
 8006dac:	da67      	bge.n	8006e7e <_dtoa_r+0x90e>
 8006dae:	9b00      	ldr	r3, [sp, #0]
 8006db0:	3b01      	subs	r3, #1
 8006db2:	ee18 1a10 	vmov	r1, s16
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	220a      	movs	r2, #10
 8006dba:	2300      	movs	r3, #0
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f000 fb2d 	bl	800741c <__multadd>
 8006dc2:	9b08      	ldr	r3, [sp, #32]
 8006dc4:	ee08 0a10 	vmov	s16, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 81b1 	beq.w	8007130 <_dtoa_r+0xbc0>
 8006dce:	2300      	movs	r3, #0
 8006dd0:	4639      	mov	r1, r7
 8006dd2:	220a      	movs	r2, #10
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	f000 fb21 	bl	800741c <__multadd>
 8006dda:	9b02      	ldr	r3, [sp, #8]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	4607      	mov	r7, r0
 8006de0:	f300 808e 	bgt.w	8006f00 <_dtoa_r+0x990>
 8006de4:	9b06      	ldr	r3, [sp, #24]
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	dc51      	bgt.n	8006e8e <_dtoa_r+0x91e>
 8006dea:	e089      	b.n	8006f00 <_dtoa_r+0x990>
 8006dec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006dee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006df2:	e74b      	b.n	8006c8c <_dtoa_r+0x71c>
 8006df4:	9b03      	ldr	r3, [sp, #12]
 8006df6:	1e5e      	subs	r6, r3, #1
 8006df8:	9b07      	ldr	r3, [sp, #28]
 8006dfa:	42b3      	cmp	r3, r6
 8006dfc:	bfbf      	itttt	lt
 8006dfe:	9b07      	ldrlt	r3, [sp, #28]
 8006e00:	9607      	strlt	r6, [sp, #28]
 8006e02:	1af2      	sublt	r2, r6, r3
 8006e04:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006e06:	bfb6      	itet	lt
 8006e08:	189b      	addlt	r3, r3, r2
 8006e0a:	1b9e      	subge	r6, r3, r6
 8006e0c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006e0e:	9b03      	ldr	r3, [sp, #12]
 8006e10:	bfb8      	it	lt
 8006e12:	2600      	movlt	r6, #0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	bfb7      	itett	lt
 8006e18:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006e1c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006e20:	1a9d      	sublt	r5, r3, r2
 8006e22:	2300      	movlt	r3, #0
 8006e24:	e734      	b.n	8006c90 <_dtoa_r+0x720>
 8006e26:	9e07      	ldr	r6, [sp, #28]
 8006e28:	9d04      	ldr	r5, [sp, #16]
 8006e2a:	9f08      	ldr	r7, [sp, #32]
 8006e2c:	e73b      	b.n	8006ca6 <_dtoa_r+0x736>
 8006e2e:	9a07      	ldr	r2, [sp, #28]
 8006e30:	e767      	b.n	8006d02 <_dtoa_r+0x792>
 8006e32:	9b06      	ldr	r3, [sp, #24]
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	dc18      	bgt.n	8006e6a <_dtoa_r+0x8fa>
 8006e38:	f1ba 0f00 	cmp.w	sl, #0
 8006e3c:	d115      	bne.n	8006e6a <_dtoa_r+0x8fa>
 8006e3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e42:	b993      	cbnz	r3, 8006e6a <_dtoa_r+0x8fa>
 8006e44:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006e48:	0d1b      	lsrs	r3, r3, #20
 8006e4a:	051b      	lsls	r3, r3, #20
 8006e4c:	b183      	cbz	r3, 8006e70 <_dtoa_r+0x900>
 8006e4e:	9b04      	ldr	r3, [sp, #16]
 8006e50:	3301      	adds	r3, #1
 8006e52:	9304      	str	r3, [sp, #16]
 8006e54:	9b05      	ldr	r3, [sp, #20]
 8006e56:	3301      	adds	r3, #1
 8006e58:	9305      	str	r3, [sp, #20]
 8006e5a:	f04f 0801 	mov.w	r8, #1
 8006e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f47f af6a 	bne.w	8006d3a <_dtoa_r+0x7ca>
 8006e66:	2001      	movs	r0, #1
 8006e68:	e76f      	b.n	8006d4a <_dtoa_r+0x7da>
 8006e6a:	f04f 0800 	mov.w	r8, #0
 8006e6e:	e7f6      	b.n	8006e5e <_dtoa_r+0x8ee>
 8006e70:	4698      	mov	r8, r3
 8006e72:	e7f4      	b.n	8006e5e <_dtoa_r+0x8ee>
 8006e74:	f43f af7d 	beq.w	8006d72 <_dtoa_r+0x802>
 8006e78:	4618      	mov	r0, r3
 8006e7a:	301c      	adds	r0, #28
 8006e7c:	e772      	b.n	8006d64 <_dtoa_r+0x7f4>
 8006e7e:	9b03      	ldr	r3, [sp, #12]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	dc37      	bgt.n	8006ef4 <_dtoa_r+0x984>
 8006e84:	9b06      	ldr	r3, [sp, #24]
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	dd34      	ble.n	8006ef4 <_dtoa_r+0x984>
 8006e8a:	9b03      	ldr	r3, [sp, #12]
 8006e8c:	9302      	str	r3, [sp, #8]
 8006e8e:	9b02      	ldr	r3, [sp, #8]
 8006e90:	b96b      	cbnz	r3, 8006eae <_dtoa_r+0x93e>
 8006e92:	4631      	mov	r1, r6
 8006e94:	2205      	movs	r2, #5
 8006e96:	4620      	mov	r0, r4
 8006e98:	f000 fac0 	bl	800741c <__multadd>
 8006e9c:	4601      	mov	r1, r0
 8006e9e:	4606      	mov	r6, r0
 8006ea0:	ee18 0a10 	vmov	r0, s16
 8006ea4:	f000 fcda 	bl	800785c <__mcmp>
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	f73f adbb 	bgt.w	8006a24 <_dtoa_r+0x4b4>
 8006eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eb0:	9d01      	ldr	r5, [sp, #4]
 8006eb2:	43db      	mvns	r3, r3
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	f04f 0800 	mov.w	r8, #0
 8006eba:	4631      	mov	r1, r6
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	f000 fa8b 	bl	80073d8 <_Bfree>
 8006ec2:	2f00      	cmp	r7, #0
 8006ec4:	f43f aea4 	beq.w	8006c10 <_dtoa_r+0x6a0>
 8006ec8:	f1b8 0f00 	cmp.w	r8, #0
 8006ecc:	d005      	beq.n	8006eda <_dtoa_r+0x96a>
 8006ece:	45b8      	cmp	r8, r7
 8006ed0:	d003      	beq.n	8006eda <_dtoa_r+0x96a>
 8006ed2:	4641      	mov	r1, r8
 8006ed4:	4620      	mov	r0, r4
 8006ed6:	f000 fa7f 	bl	80073d8 <_Bfree>
 8006eda:	4639      	mov	r1, r7
 8006edc:	4620      	mov	r0, r4
 8006ede:	f000 fa7b 	bl	80073d8 <_Bfree>
 8006ee2:	e695      	b.n	8006c10 <_dtoa_r+0x6a0>
 8006ee4:	2600      	movs	r6, #0
 8006ee6:	4637      	mov	r7, r6
 8006ee8:	e7e1      	b.n	8006eae <_dtoa_r+0x93e>
 8006eea:	9700      	str	r7, [sp, #0]
 8006eec:	4637      	mov	r7, r6
 8006eee:	e599      	b.n	8006a24 <_dtoa_r+0x4b4>
 8006ef0:	40240000 	.word	0x40240000
 8006ef4:	9b08      	ldr	r3, [sp, #32]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	f000 80ca 	beq.w	8007090 <_dtoa_r+0xb20>
 8006efc:	9b03      	ldr	r3, [sp, #12]
 8006efe:	9302      	str	r3, [sp, #8]
 8006f00:	2d00      	cmp	r5, #0
 8006f02:	dd05      	ble.n	8006f10 <_dtoa_r+0x9a0>
 8006f04:	4639      	mov	r1, r7
 8006f06:	462a      	mov	r2, r5
 8006f08:	4620      	mov	r0, r4
 8006f0a:	f000 fc37 	bl	800777c <__lshift>
 8006f0e:	4607      	mov	r7, r0
 8006f10:	f1b8 0f00 	cmp.w	r8, #0
 8006f14:	d05b      	beq.n	8006fce <_dtoa_r+0xa5e>
 8006f16:	6879      	ldr	r1, [r7, #4]
 8006f18:	4620      	mov	r0, r4
 8006f1a:	f000 fa1d 	bl	8007358 <_Balloc>
 8006f1e:	4605      	mov	r5, r0
 8006f20:	b928      	cbnz	r0, 8006f2e <_dtoa_r+0x9be>
 8006f22:	4b87      	ldr	r3, [pc, #540]	; (8007140 <_dtoa_r+0xbd0>)
 8006f24:	4602      	mov	r2, r0
 8006f26:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006f2a:	f7ff bb3b 	b.w	80065a4 <_dtoa_r+0x34>
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	3202      	adds	r2, #2
 8006f32:	0092      	lsls	r2, r2, #2
 8006f34:	f107 010c 	add.w	r1, r7, #12
 8006f38:	300c      	adds	r0, #12
 8006f3a:	f7fe fdf3 	bl	8005b24 <memcpy>
 8006f3e:	2201      	movs	r2, #1
 8006f40:	4629      	mov	r1, r5
 8006f42:	4620      	mov	r0, r4
 8006f44:	f000 fc1a 	bl	800777c <__lshift>
 8006f48:	9b01      	ldr	r3, [sp, #4]
 8006f4a:	f103 0901 	add.w	r9, r3, #1
 8006f4e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006f52:	4413      	add	r3, r2
 8006f54:	9305      	str	r3, [sp, #20]
 8006f56:	f00a 0301 	and.w	r3, sl, #1
 8006f5a:	46b8      	mov	r8, r7
 8006f5c:	9304      	str	r3, [sp, #16]
 8006f5e:	4607      	mov	r7, r0
 8006f60:	4631      	mov	r1, r6
 8006f62:	ee18 0a10 	vmov	r0, s16
 8006f66:	f7ff fa75 	bl	8006454 <quorem>
 8006f6a:	4641      	mov	r1, r8
 8006f6c:	9002      	str	r0, [sp, #8]
 8006f6e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006f72:	ee18 0a10 	vmov	r0, s16
 8006f76:	f000 fc71 	bl	800785c <__mcmp>
 8006f7a:	463a      	mov	r2, r7
 8006f7c:	9003      	str	r0, [sp, #12]
 8006f7e:	4631      	mov	r1, r6
 8006f80:	4620      	mov	r0, r4
 8006f82:	f000 fc87 	bl	8007894 <__mdiff>
 8006f86:	68c2      	ldr	r2, [r0, #12]
 8006f88:	f109 3bff 	add.w	fp, r9, #4294967295
 8006f8c:	4605      	mov	r5, r0
 8006f8e:	bb02      	cbnz	r2, 8006fd2 <_dtoa_r+0xa62>
 8006f90:	4601      	mov	r1, r0
 8006f92:	ee18 0a10 	vmov	r0, s16
 8006f96:	f000 fc61 	bl	800785c <__mcmp>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	9207      	str	r2, [sp, #28]
 8006fa2:	f000 fa19 	bl	80073d8 <_Bfree>
 8006fa6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006faa:	ea43 0102 	orr.w	r1, r3, r2
 8006fae:	9b04      	ldr	r3, [sp, #16]
 8006fb0:	430b      	orrs	r3, r1
 8006fb2:	464d      	mov	r5, r9
 8006fb4:	d10f      	bne.n	8006fd6 <_dtoa_r+0xa66>
 8006fb6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006fba:	d02a      	beq.n	8007012 <_dtoa_r+0xaa2>
 8006fbc:	9b03      	ldr	r3, [sp, #12]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	dd02      	ble.n	8006fc8 <_dtoa_r+0xa58>
 8006fc2:	9b02      	ldr	r3, [sp, #8]
 8006fc4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006fc8:	f88b a000 	strb.w	sl, [fp]
 8006fcc:	e775      	b.n	8006eba <_dtoa_r+0x94a>
 8006fce:	4638      	mov	r0, r7
 8006fd0:	e7ba      	b.n	8006f48 <_dtoa_r+0x9d8>
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	e7e2      	b.n	8006f9c <_dtoa_r+0xa2c>
 8006fd6:	9b03      	ldr	r3, [sp, #12]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	db04      	blt.n	8006fe6 <_dtoa_r+0xa76>
 8006fdc:	9906      	ldr	r1, [sp, #24]
 8006fde:	430b      	orrs	r3, r1
 8006fe0:	9904      	ldr	r1, [sp, #16]
 8006fe2:	430b      	orrs	r3, r1
 8006fe4:	d122      	bne.n	800702c <_dtoa_r+0xabc>
 8006fe6:	2a00      	cmp	r2, #0
 8006fe8:	ddee      	ble.n	8006fc8 <_dtoa_r+0xa58>
 8006fea:	ee18 1a10 	vmov	r1, s16
 8006fee:	2201      	movs	r2, #1
 8006ff0:	4620      	mov	r0, r4
 8006ff2:	f000 fbc3 	bl	800777c <__lshift>
 8006ff6:	4631      	mov	r1, r6
 8006ff8:	ee08 0a10 	vmov	s16, r0
 8006ffc:	f000 fc2e 	bl	800785c <__mcmp>
 8007000:	2800      	cmp	r0, #0
 8007002:	dc03      	bgt.n	800700c <_dtoa_r+0xa9c>
 8007004:	d1e0      	bne.n	8006fc8 <_dtoa_r+0xa58>
 8007006:	f01a 0f01 	tst.w	sl, #1
 800700a:	d0dd      	beq.n	8006fc8 <_dtoa_r+0xa58>
 800700c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007010:	d1d7      	bne.n	8006fc2 <_dtoa_r+0xa52>
 8007012:	2339      	movs	r3, #57	; 0x39
 8007014:	f88b 3000 	strb.w	r3, [fp]
 8007018:	462b      	mov	r3, r5
 800701a:	461d      	mov	r5, r3
 800701c:	3b01      	subs	r3, #1
 800701e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007022:	2a39      	cmp	r2, #57	; 0x39
 8007024:	d071      	beq.n	800710a <_dtoa_r+0xb9a>
 8007026:	3201      	adds	r2, #1
 8007028:	701a      	strb	r2, [r3, #0]
 800702a:	e746      	b.n	8006eba <_dtoa_r+0x94a>
 800702c:	2a00      	cmp	r2, #0
 800702e:	dd07      	ble.n	8007040 <_dtoa_r+0xad0>
 8007030:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007034:	d0ed      	beq.n	8007012 <_dtoa_r+0xaa2>
 8007036:	f10a 0301 	add.w	r3, sl, #1
 800703a:	f88b 3000 	strb.w	r3, [fp]
 800703e:	e73c      	b.n	8006eba <_dtoa_r+0x94a>
 8007040:	9b05      	ldr	r3, [sp, #20]
 8007042:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007046:	4599      	cmp	r9, r3
 8007048:	d047      	beq.n	80070da <_dtoa_r+0xb6a>
 800704a:	ee18 1a10 	vmov	r1, s16
 800704e:	2300      	movs	r3, #0
 8007050:	220a      	movs	r2, #10
 8007052:	4620      	mov	r0, r4
 8007054:	f000 f9e2 	bl	800741c <__multadd>
 8007058:	45b8      	cmp	r8, r7
 800705a:	ee08 0a10 	vmov	s16, r0
 800705e:	f04f 0300 	mov.w	r3, #0
 8007062:	f04f 020a 	mov.w	r2, #10
 8007066:	4641      	mov	r1, r8
 8007068:	4620      	mov	r0, r4
 800706a:	d106      	bne.n	800707a <_dtoa_r+0xb0a>
 800706c:	f000 f9d6 	bl	800741c <__multadd>
 8007070:	4680      	mov	r8, r0
 8007072:	4607      	mov	r7, r0
 8007074:	f109 0901 	add.w	r9, r9, #1
 8007078:	e772      	b.n	8006f60 <_dtoa_r+0x9f0>
 800707a:	f000 f9cf 	bl	800741c <__multadd>
 800707e:	4639      	mov	r1, r7
 8007080:	4680      	mov	r8, r0
 8007082:	2300      	movs	r3, #0
 8007084:	220a      	movs	r2, #10
 8007086:	4620      	mov	r0, r4
 8007088:	f000 f9c8 	bl	800741c <__multadd>
 800708c:	4607      	mov	r7, r0
 800708e:	e7f1      	b.n	8007074 <_dtoa_r+0xb04>
 8007090:	9b03      	ldr	r3, [sp, #12]
 8007092:	9302      	str	r3, [sp, #8]
 8007094:	9d01      	ldr	r5, [sp, #4]
 8007096:	ee18 0a10 	vmov	r0, s16
 800709a:	4631      	mov	r1, r6
 800709c:	f7ff f9da 	bl	8006454 <quorem>
 80070a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80070a4:	9b01      	ldr	r3, [sp, #4]
 80070a6:	f805 ab01 	strb.w	sl, [r5], #1
 80070aa:	1aea      	subs	r2, r5, r3
 80070ac:	9b02      	ldr	r3, [sp, #8]
 80070ae:	4293      	cmp	r3, r2
 80070b0:	dd09      	ble.n	80070c6 <_dtoa_r+0xb56>
 80070b2:	ee18 1a10 	vmov	r1, s16
 80070b6:	2300      	movs	r3, #0
 80070b8:	220a      	movs	r2, #10
 80070ba:	4620      	mov	r0, r4
 80070bc:	f000 f9ae 	bl	800741c <__multadd>
 80070c0:	ee08 0a10 	vmov	s16, r0
 80070c4:	e7e7      	b.n	8007096 <_dtoa_r+0xb26>
 80070c6:	9b02      	ldr	r3, [sp, #8]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	bfc8      	it	gt
 80070cc:	461d      	movgt	r5, r3
 80070ce:	9b01      	ldr	r3, [sp, #4]
 80070d0:	bfd8      	it	le
 80070d2:	2501      	movle	r5, #1
 80070d4:	441d      	add	r5, r3
 80070d6:	f04f 0800 	mov.w	r8, #0
 80070da:	ee18 1a10 	vmov	r1, s16
 80070de:	2201      	movs	r2, #1
 80070e0:	4620      	mov	r0, r4
 80070e2:	f000 fb4b 	bl	800777c <__lshift>
 80070e6:	4631      	mov	r1, r6
 80070e8:	ee08 0a10 	vmov	s16, r0
 80070ec:	f000 fbb6 	bl	800785c <__mcmp>
 80070f0:	2800      	cmp	r0, #0
 80070f2:	dc91      	bgt.n	8007018 <_dtoa_r+0xaa8>
 80070f4:	d102      	bne.n	80070fc <_dtoa_r+0xb8c>
 80070f6:	f01a 0f01 	tst.w	sl, #1
 80070fa:	d18d      	bne.n	8007018 <_dtoa_r+0xaa8>
 80070fc:	462b      	mov	r3, r5
 80070fe:	461d      	mov	r5, r3
 8007100:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007104:	2a30      	cmp	r2, #48	; 0x30
 8007106:	d0fa      	beq.n	80070fe <_dtoa_r+0xb8e>
 8007108:	e6d7      	b.n	8006eba <_dtoa_r+0x94a>
 800710a:	9a01      	ldr	r2, [sp, #4]
 800710c:	429a      	cmp	r2, r3
 800710e:	d184      	bne.n	800701a <_dtoa_r+0xaaa>
 8007110:	9b00      	ldr	r3, [sp, #0]
 8007112:	3301      	adds	r3, #1
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	2331      	movs	r3, #49	; 0x31
 8007118:	7013      	strb	r3, [r2, #0]
 800711a:	e6ce      	b.n	8006eba <_dtoa_r+0x94a>
 800711c:	4b09      	ldr	r3, [pc, #36]	; (8007144 <_dtoa_r+0xbd4>)
 800711e:	f7ff ba95 	b.w	800664c <_dtoa_r+0xdc>
 8007122:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007124:	2b00      	cmp	r3, #0
 8007126:	f47f aa6e 	bne.w	8006606 <_dtoa_r+0x96>
 800712a:	4b07      	ldr	r3, [pc, #28]	; (8007148 <_dtoa_r+0xbd8>)
 800712c:	f7ff ba8e 	b.w	800664c <_dtoa_r+0xdc>
 8007130:	9b02      	ldr	r3, [sp, #8]
 8007132:	2b00      	cmp	r3, #0
 8007134:	dcae      	bgt.n	8007094 <_dtoa_r+0xb24>
 8007136:	9b06      	ldr	r3, [sp, #24]
 8007138:	2b02      	cmp	r3, #2
 800713a:	f73f aea8 	bgt.w	8006e8e <_dtoa_r+0x91e>
 800713e:	e7a9      	b.n	8007094 <_dtoa_r+0xb24>
 8007140:	08008747 	.word	0x08008747
 8007144:	080086a4 	.word	0x080086a4
 8007148:	080086c8 	.word	0x080086c8

0800714c <std>:
 800714c:	2300      	movs	r3, #0
 800714e:	b510      	push	{r4, lr}
 8007150:	4604      	mov	r4, r0
 8007152:	e9c0 3300 	strd	r3, r3, [r0]
 8007156:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800715a:	6083      	str	r3, [r0, #8]
 800715c:	8181      	strh	r1, [r0, #12]
 800715e:	6643      	str	r3, [r0, #100]	; 0x64
 8007160:	81c2      	strh	r2, [r0, #14]
 8007162:	6183      	str	r3, [r0, #24]
 8007164:	4619      	mov	r1, r3
 8007166:	2208      	movs	r2, #8
 8007168:	305c      	adds	r0, #92	; 0x5c
 800716a:	f7fe fce9 	bl	8005b40 <memset>
 800716e:	4b05      	ldr	r3, [pc, #20]	; (8007184 <std+0x38>)
 8007170:	6263      	str	r3, [r4, #36]	; 0x24
 8007172:	4b05      	ldr	r3, [pc, #20]	; (8007188 <std+0x3c>)
 8007174:	62a3      	str	r3, [r4, #40]	; 0x28
 8007176:	4b05      	ldr	r3, [pc, #20]	; (800718c <std+0x40>)
 8007178:	62e3      	str	r3, [r4, #44]	; 0x2c
 800717a:	4b05      	ldr	r3, [pc, #20]	; (8007190 <std+0x44>)
 800717c:	6224      	str	r4, [r4, #32]
 800717e:	6323      	str	r3, [r4, #48]	; 0x30
 8007180:	bd10      	pop	{r4, pc}
 8007182:	bf00      	nop
 8007184:	08007f21 	.word	0x08007f21
 8007188:	08007f43 	.word	0x08007f43
 800718c:	08007f7b 	.word	0x08007f7b
 8007190:	08007f9f 	.word	0x08007f9f

08007194 <_cleanup_r>:
 8007194:	4901      	ldr	r1, [pc, #4]	; (800719c <_cleanup_r+0x8>)
 8007196:	f000 b8af 	b.w	80072f8 <_fwalk_reent>
 800719a:	bf00      	nop
 800719c:	080082b5 	.word	0x080082b5

080071a0 <__sfmoreglue>:
 80071a0:	b570      	push	{r4, r5, r6, lr}
 80071a2:	2268      	movs	r2, #104	; 0x68
 80071a4:	1e4d      	subs	r5, r1, #1
 80071a6:	4355      	muls	r5, r2
 80071a8:	460e      	mov	r6, r1
 80071aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80071ae:	f000 fcd9 	bl	8007b64 <_malloc_r>
 80071b2:	4604      	mov	r4, r0
 80071b4:	b140      	cbz	r0, 80071c8 <__sfmoreglue+0x28>
 80071b6:	2100      	movs	r1, #0
 80071b8:	e9c0 1600 	strd	r1, r6, [r0]
 80071bc:	300c      	adds	r0, #12
 80071be:	60a0      	str	r0, [r4, #8]
 80071c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80071c4:	f7fe fcbc 	bl	8005b40 <memset>
 80071c8:	4620      	mov	r0, r4
 80071ca:	bd70      	pop	{r4, r5, r6, pc}

080071cc <__sfp_lock_acquire>:
 80071cc:	4801      	ldr	r0, [pc, #4]	; (80071d4 <__sfp_lock_acquire+0x8>)
 80071ce:	f000 b8b8 	b.w	8007342 <__retarget_lock_acquire_recursive>
 80071d2:	bf00      	nop
 80071d4:	200003d9 	.word	0x200003d9

080071d8 <__sfp_lock_release>:
 80071d8:	4801      	ldr	r0, [pc, #4]	; (80071e0 <__sfp_lock_release+0x8>)
 80071da:	f000 b8b3 	b.w	8007344 <__retarget_lock_release_recursive>
 80071de:	bf00      	nop
 80071e0:	200003d9 	.word	0x200003d9

080071e4 <__sinit_lock_acquire>:
 80071e4:	4801      	ldr	r0, [pc, #4]	; (80071ec <__sinit_lock_acquire+0x8>)
 80071e6:	f000 b8ac 	b.w	8007342 <__retarget_lock_acquire_recursive>
 80071ea:	bf00      	nop
 80071ec:	200003da 	.word	0x200003da

080071f0 <__sinit_lock_release>:
 80071f0:	4801      	ldr	r0, [pc, #4]	; (80071f8 <__sinit_lock_release+0x8>)
 80071f2:	f000 b8a7 	b.w	8007344 <__retarget_lock_release_recursive>
 80071f6:	bf00      	nop
 80071f8:	200003da 	.word	0x200003da

080071fc <__sinit>:
 80071fc:	b510      	push	{r4, lr}
 80071fe:	4604      	mov	r4, r0
 8007200:	f7ff fff0 	bl	80071e4 <__sinit_lock_acquire>
 8007204:	69a3      	ldr	r3, [r4, #24]
 8007206:	b11b      	cbz	r3, 8007210 <__sinit+0x14>
 8007208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800720c:	f7ff bff0 	b.w	80071f0 <__sinit_lock_release>
 8007210:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007214:	6523      	str	r3, [r4, #80]	; 0x50
 8007216:	4b13      	ldr	r3, [pc, #76]	; (8007264 <__sinit+0x68>)
 8007218:	4a13      	ldr	r2, [pc, #76]	; (8007268 <__sinit+0x6c>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	62a2      	str	r2, [r4, #40]	; 0x28
 800721e:	42a3      	cmp	r3, r4
 8007220:	bf04      	itt	eq
 8007222:	2301      	moveq	r3, #1
 8007224:	61a3      	streq	r3, [r4, #24]
 8007226:	4620      	mov	r0, r4
 8007228:	f000 f820 	bl	800726c <__sfp>
 800722c:	6060      	str	r0, [r4, #4]
 800722e:	4620      	mov	r0, r4
 8007230:	f000 f81c 	bl	800726c <__sfp>
 8007234:	60a0      	str	r0, [r4, #8]
 8007236:	4620      	mov	r0, r4
 8007238:	f000 f818 	bl	800726c <__sfp>
 800723c:	2200      	movs	r2, #0
 800723e:	60e0      	str	r0, [r4, #12]
 8007240:	2104      	movs	r1, #4
 8007242:	6860      	ldr	r0, [r4, #4]
 8007244:	f7ff ff82 	bl	800714c <std>
 8007248:	68a0      	ldr	r0, [r4, #8]
 800724a:	2201      	movs	r2, #1
 800724c:	2109      	movs	r1, #9
 800724e:	f7ff ff7d 	bl	800714c <std>
 8007252:	68e0      	ldr	r0, [r4, #12]
 8007254:	2202      	movs	r2, #2
 8007256:	2112      	movs	r1, #18
 8007258:	f7ff ff78 	bl	800714c <std>
 800725c:	2301      	movs	r3, #1
 800725e:	61a3      	str	r3, [r4, #24]
 8007260:	e7d2      	b.n	8007208 <__sinit+0xc>
 8007262:	bf00      	nop
 8007264:	08008690 	.word	0x08008690
 8007268:	08007195 	.word	0x08007195

0800726c <__sfp>:
 800726c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800726e:	4607      	mov	r7, r0
 8007270:	f7ff ffac 	bl	80071cc <__sfp_lock_acquire>
 8007274:	4b1e      	ldr	r3, [pc, #120]	; (80072f0 <__sfp+0x84>)
 8007276:	681e      	ldr	r6, [r3, #0]
 8007278:	69b3      	ldr	r3, [r6, #24]
 800727a:	b913      	cbnz	r3, 8007282 <__sfp+0x16>
 800727c:	4630      	mov	r0, r6
 800727e:	f7ff ffbd 	bl	80071fc <__sinit>
 8007282:	3648      	adds	r6, #72	; 0x48
 8007284:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007288:	3b01      	subs	r3, #1
 800728a:	d503      	bpl.n	8007294 <__sfp+0x28>
 800728c:	6833      	ldr	r3, [r6, #0]
 800728e:	b30b      	cbz	r3, 80072d4 <__sfp+0x68>
 8007290:	6836      	ldr	r6, [r6, #0]
 8007292:	e7f7      	b.n	8007284 <__sfp+0x18>
 8007294:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007298:	b9d5      	cbnz	r5, 80072d0 <__sfp+0x64>
 800729a:	4b16      	ldr	r3, [pc, #88]	; (80072f4 <__sfp+0x88>)
 800729c:	60e3      	str	r3, [r4, #12]
 800729e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80072a2:	6665      	str	r5, [r4, #100]	; 0x64
 80072a4:	f000 f84c 	bl	8007340 <__retarget_lock_init_recursive>
 80072a8:	f7ff ff96 	bl	80071d8 <__sfp_lock_release>
 80072ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80072b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80072b4:	6025      	str	r5, [r4, #0]
 80072b6:	61a5      	str	r5, [r4, #24]
 80072b8:	2208      	movs	r2, #8
 80072ba:	4629      	mov	r1, r5
 80072bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80072c0:	f7fe fc3e 	bl	8005b40 <memset>
 80072c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80072c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80072cc:	4620      	mov	r0, r4
 80072ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072d0:	3468      	adds	r4, #104	; 0x68
 80072d2:	e7d9      	b.n	8007288 <__sfp+0x1c>
 80072d4:	2104      	movs	r1, #4
 80072d6:	4638      	mov	r0, r7
 80072d8:	f7ff ff62 	bl	80071a0 <__sfmoreglue>
 80072dc:	4604      	mov	r4, r0
 80072de:	6030      	str	r0, [r6, #0]
 80072e0:	2800      	cmp	r0, #0
 80072e2:	d1d5      	bne.n	8007290 <__sfp+0x24>
 80072e4:	f7ff ff78 	bl	80071d8 <__sfp_lock_release>
 80072e8:	230c      	movs	r3, #12
 80072ea:	603b      	str	r3, [r7, #0]
 80072ec:	e7ee      	b.n	80072cc <__sfp+0x60>
 80072ee:	bf00      	nop
 80072f0:	08008690 	.word	0x08008690
 80072f4:	ffff0001 	.word	0xffff0001

080072f8 <_fwalk_reent>:
 80072f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072fc:	4606      	mov	r6, r0
 80072fe:	4688      	mov	r8, r1
 8007300:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007304:	2700      	movs	r7, #0
 8007306:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800730a:	f1b9 0901 	subs.w	r9, r9, #1
 800730e:	d505      	bpl.n	800731c <_fwalk_reent+0x24>
 8007310:	6824      	ldr	r4, [r4, #0]
 8007312:	2c00      	cmp	r4, #0
 8007314:	d1f7      	bne.n	8007306 <_fwalk_reent+0xe>
 8007316:	4638      	mov	r0, r7
 8007318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800731c:	89ab      	ldrh	r3, [r5, #12]
 800731e:	2b01      	cmp	r3, #1
 8007320:	d907      	bls.n	8007332 <_fwalk_reent+0x3a>
 8007322:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007326:	3301      	adds	r3, #1
 8007328:	d003      	beq.n	8007332 <_fwalk_reent+0x3a>
 800732a:	4629      	mov	r1, r5
 800732c:	4630      	mov	r0, r6
 800732e:	47c0      	blx	r8
 8007330:	4307      	orrs	r7, r0
 8007332:	3568      	adds	r5, #104	; 0x68
 8007334:	e7e9      	b.n	800730a <_fwalk_reent+0x12>
	...

08007338 <_localeconv_r>:
 8007338:	4800      	ldr	r0, [pc, #0]	; (800733c <_localeconv_r+0x4>)
 800733a:	4770      	bx	lr
 800733c:	20000178 	.word	0x20000178

08007340 <__retarget_lock_init_recursive>:
 8007340:	4770      	bx	lr

08007342 <__retarget_lock_acquire_recursive>:
 8007342:	4770      	bx	lr

08007344 <__retarget_lock_release_recursive>:
 8007344:	4770      	bx	lr
	...

08007348 <malloc>:
 8007348:	4b02      	ldr	r3, [pc, #8]	; (8007354 <malloc+0xc>)
 800734a:	4601      	mov	r1, r0
 800734c:	6818      	ldr	r0, [r3, #0]
 800734e:	f000 bc09 	b.w	8007b64 <_malloc_r>
 8007352:	bf00      	nop
 8007354:	20000024 	.word	0x20000024

08007358 <_Balloc>:
 8007358:	b570      	push	{r4, r5, r6, lr}
 800735a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800735c:	4604      	mov	r4, r0
 800735e:	460d      	mov	r5, r1
 8007360:	b976      	cbnz	r6, 8007380 <_Balloc+0x28>
 8007362:	2010      	movs	r0, #16
 8007364:	f7ff fff0 	bl	8007348 <malloc>
 8007368:	4602      	mov	r2, r0
 800736a:	6260      	str	r0, [r4, #36]	; 0x24
 800736c:	b920      	cbnz	r0, 8007378 <_Balloc+0x20>
 800736e:	4b18      	ldr	r3, [pc, #96]	; (80073d0 <_Balloc+0x78>)
 8007370:	4818      	ldr	r0, [pc, #96]	; (80073d4 <_Balloc+0x7c>)
 8007372:	2166      	movs	r1, #102	; 0x66
 8007374:	f000 feea 	bl	800814c <__assert_func>
 8007378:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800737c:	6006      	str	r6, [r0, #0]
 800737e:	60c6      	str	r6, [r0, #12]
 8007380:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007382:	68f3      	ldr	r3, [r6, #12]
 8007384:	b183      	cbz	r3, 80073a8 <_Balloc+0x50>
 8007386:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800738e:	b9b8      	cbnz	r0, 80073c0 <_Balloc+0x68>
 8007390:	2101      	movs	r1, #1
 8007392:	fa01 f605 	lsl.w	r6, r1, r5
 8007396:	1d72      	adds	r2, r6, #5
 8007398:	0092      	lsls	r2, r2, #2
 800739a:	4620      	mov	r0, r4
 800739c:	f000 fb60 	bl	8007a60 <_calloc_r>
 80073a0:	b160      	cbz	r0, 80073bc <_Balloc+0x64>
 80073a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80073a6:	e00e      	b.n	80073c6 <_Balloc+0x6e>
 80073a8:	2221      	movs	r2, #33	; 0x21
 80073aa:	2104      	movs	r1, #4
 80073ac:	4620      	mov	r0, r4
 80073ae:	f000 fb57 	bl	8007a60 <_calloc_r>
 80073b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073b4:	60f0      	str	r0, [r6, #12]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d1e4      	bne.n	8007386 <_Balloc+0x2e>
 80073bc:	2000      	movs	r0, #0
 80073be:	bd70      	pop	{r4, r5, r6, pc}
 80073c0:	6802      	ldr	r2, [r0, #0]
 80073c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80073c6:	2300      	movs	r3, #0
 80073c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80073cc:	e7f7      	b.n	80073be <_Balloc+0x66>
 80073ce:	bf00      	nop
 80073d0:	080086d5 	.word	0x080086d5
 80073d4:	080087b8 	.word	0x080087b8

080073d8 <_Bfree>:
 80073d8:	b570      	push	{r4, r5, r6, lr}
 80073da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80073dc:	4605      	mov	r5, r0
 80073de:	460c      	mov	r4, r1
 80073e0:	b976      	cbnz	r6, 8007400 <_Bfree+0x28>
 80073e2:	2010      	movs	r0, #16
 80073e4:	f7ff ffb0 	bl	8007348 <malloc>
 80073e8:	4602      	mov	r2, r0
 80073ea:	6268      	str	r0, [r5, #36]	; 0x24
 80073ec:	b920      	cbnz	r0, 80073f8 <_Bfree+0x20>
 80073ee:	4b09      	ldr	r3, [pc, #36]	; (8007414 <_Bfree+0x3c>)
 80073f0:	4809      	ldr	r0, [pc, #36]	; (8007418 <_Bfree+0x40>)
 80073f2:	218a      	movs	r1, #138	; 0x8a
 80073f4:	f000 feaa 	bl	800814c <__assert_func>
 80073f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073fc:	6006      	str	r6, [r0, #0]
 80073fe:	60c6      	str	r6, [r0, #12]
 8007400:	b13c      	cbz	r4, 8007412 <_Bfree+0x3a>
 8007402:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007404:	6862      	ldr	r2, [r4, #4]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800740c:	6021      	str	r1, [r4, #0]
 800740e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007412:	bd70      	pop	{r4, r5, r6, pc}
 8007414:	080086d5 	.word	0x080086d5
 8007418:	080087b8 	.word	0x080087b8

0800741c <__multadd>:
 800741c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007420:	690d      	ldr	r5, [r1, #16]
 8007422:	4607      	mov	r7, r0
 8007424:	460c      	mov	r4, r1
 8007426:	461e      	mov	r6, r3
 8007428:	f101 0c14 	add.w	ip, r1, #20
 800742c:	2000      	movs	r0, #0
 800742e:	f8dc 3000 	ldr.w	r3, [ip]
 8007432:	b299      	uxth	r1, r3
 8007434:	fb02 6101 	mla	r1, r2, r1, r6
 8007438:	0c1e      	lsrs	r6, r3, #16
 800743a:	0c0b      	lsrs	r3, r1, #16
 800743c:	fb02 3306 	mla	r3, r2, r6, r3
 8007440:	b289      	uxth	r1, r1
 8007442:	3001      	adds	r0, #1
 8007444:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007448:	4285      	cmp	r5, r0
 800744a:	f84c 1b04 	str.w	r1, [ip], #4
 800744e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007452:	dcec      	bgt.n	800742e <__multadd+0x12>
 8007454:	b30e      	cbz	r6, 800749a <__multadd+0x7e>
 8007456:	68a3      	ldr	r3, [r4, #8]
 8007458:	42ab      	cmp	r3, r5
 800745a:	dc19      	bgt.n	8007490 <__multadd+0x74>
 800745c:	6861      	ldr	r1, [r4, #4]
 800745e:	4638      	mov	r0, r7
 8007460:	3101      	adds	r1, #1
 8007462:	f7ff ff79 	bl	8007358 <_Balloc>
 8007466:	4680      	mov	r8, r0
 8007468:	b928      	cbnz	r0, 8007476 <__multadd+0x5a>
 800746a:	4602      	mov	r2, r0
 800746c:	4b0c      	ldr	r3, [pc, #48]	; (80074a0 <__multadd+0x84>)
 800746e:	480d      	ldr	r0, [pc, #52]	; (80074a4 <__multadd+0x88>)
 8007470:	21b5      	movs	r1, #181	; 0xb5
 8007472:	f000 fe6b 	bl	800814c <__assert_func>
 8007476:	6922      	ldr	r2, [r4, #16]
 8007478:	3202      	adds	r2, #2
 800747a:	f104 010c 	add.w	r1, r4, #12
 800747e:	0092      	lsls	r2, r2, #2
 8007480:	300c      	adds	r0, #12
 8007482:	f7fe fb4f 	bl	8005b24 <memcpy>
 8007486:	4621      	mov	r1, r4
 8007488:	4638      	mov	r0, r7
 800748a:	f7ff ffa5 	bl	80073d8 <_Bfree>
 800748e:	4644      	mov	r4, r8
 8007490:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007494:	3501      	adds	r5, #1
 8007496:	615e      	str	r6, [r3, #20]
 8007498:	6125      	str	r5, [r4, #16]
 800749a:	4620      	mov	r0, r4
 800749c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074a0:	08008747 	.word	0x08008747
 80074a4:	080087b8 	.word	0x080087b8

080074a8 <__hi0bits>:
 80074a8:	0c03      	lsrs	r3, r0, #16
 80074aa:	041b      	lsls	r3, r3, #16
 80074ac:	b9d3      	cbnz	r3, 80074e4 <__hi0bits+0x3c>
 80074ae:	0400      	lsls	r0, r0, #16
 80074b0:	2310      	movs	r3, #16
 80074b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80074b6:	bf04      	itt	eq
 80074b8:	0200      	lsleq	r0, r0, #8
 80074ba:	3308      	addeq	r3, #8
 80074bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80074c0:	bf04      	itt	eq
 80074c2:	0100      	lsleq	r0, r0, #4
 80074c4:	3304      	addeq	r3, #4
 80074c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80074ca:	bf04      	itt	eq
 80074cc:	0080      	lsleq	r0, r0, #2
 80074ce:	3302      	addeq	r3, #2
 80074d0:	2800      	cmp	r0, #0
 80074d2:	db05      	blt.n	80074e0 <__hi0bits+0x38>
 80074d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80074d8:	f103 0301 	add.w	r3, r3, #1
 80074dc:	bf08      	it	eq
 80074de:	2320      	moveq	r3, #32
 80074e0:	4618      	mov	r0, r3
 80074e2:	4770      	bx	lr
 80074e4:	2300      	movs	r3, #0
 80074e6:	e7e4      	b.n	80074b2 <__hi0bits+0xa>

080074e8 <__lo0bits>:
 80074e8:	6803      	ldr	r3, [r0, #0]
 80074ea:	f013 0207 	ands.w	r2, r3, #7
 80074ee:	4601      	mov	r1, r0
 80074f0:	d00b      	beq.n	800750a <__lo0bits+0x22>
 80074f2:	07da      	lsls	r2, r3, #31
 80074f4:	d423      	bmi.n	800753e <__lo0bits+0x56>
 80074f6:	0798      	lsls	r0, r3, #30
 80074f8:	bf49      	itett	mi
 80074fa:	085b      	lsrmi	r3, r3, #1
 80074fc:	089b      	lsrpl	r3, r3, #2
 80074fe:	2001      	movmi	r0, #1
 8007500:	600b      	strmi	r3, [r1, #0]
 8007502:	bf5c      	itt	pl
 8007504:	600b      	strpl	r3, [r1, #0]
 8007506:	2002      	movpl	r0, #2
 8007508:	4770      	bx	lr
 800750a:	b298      	uxth	r0, r3
 800750c:	b9a8      	cbnz	r0, 800753a <__lo0bits+0x52>
 800750e:	0c1b      	lsrs	r3, r3, #16
 8007510:	2010      	movs	r0, #16
 8007512:	b2da      	uxtb	r2, r3
 8007514:	b90a      	cbnz	r2, 800751a <__lo0bits+0x32>
 8007516:	3008      	adds	r0, #8
 8007518:	0a1b      	lsrs	r3, r3, #8
 800751a:	071a      	lsls	r2, r3, #28
 800751c:	bf04      	itt	eq
 800751e:	091b      	lsreq	r3, r3, #4
 8007520:	3004      	addeq	r0, #4
 8007522:	079a      	lsls	r2, r3, #30
 8007524:	bf04      	itt	eq
 8007526:	089b      	lsreq	r3, r3, #2
 8007528:	3002      	addeq	r0, #2
 800752a:	07da      	lsls	r2, r3, #31
 800752c:	d403      	bmi.n	8007536 <__lo0bits+0x4e>
 800752e:	085b      	lsrs	r3, r3, #1
 8007530:	f100 0001 	add.w	r0, r0, #1
 8007534:	d005      	beq.n	8007542 <__lo0bits+0x5a>
 8007536:	600b      	str	r3, [r1, #0]
 8007538:	4770      	bx	lr
 800753a:	4610      	mov	r0, r2
 800753c:	e7e9      	b.n	8007512 <__lo0bits+0x2a>
 800753e:	2000      	movs	r0, #0
 8007540:	4770      	bx	lr
 8007542:	2020      	movs	r0, #32
 8007544:	4770      	bx	lr
	...

08007548 <__i2b>:
 8007548:	b510      	push	{r4, lr}
 800754a:	460c      	mov	r4, r1
 800754c:	2101      	movs	r1, #1
 800754e:	f7ff ff03 	bl	8007358 <_Balloc>
 8007552:	4602      	mov	r2, r0
 8007554:	b928      	cbnz	r0, 8007562 <__i2b+0x1a>
 8007556:	4b05      	ldr	r3, [pc, #20]	; (800756c <__i2b+0x24>)
 8007558:	4805      	ldr	r0, [pc, #20]	; (8007570 <__i2b+0x28>)
 800755a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800755e:	f000 fdf5 	bl	800814c <__assert_func>
 8007562:	2301      	movs	r3, #1
 8007564:	6144      	str	r4, [r0, #20]
 8007566:	6103      	str	r3, [r0, #16]
 8007568:	bd10      	pop	{r4, pc}
 800756a:	bf00      	nop
 800756c:	08008747 	.word	0x08008747
 8007570:	080087b8 	.word	0x080087b8

08007574 <__multiply>:
 8007574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007578:	4691      	mov	r9, r2
 800757a:	690a      	ldr	r2, [r1, #16]
 800757c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007580:	429a      	cmp	r2, r3
 8007582:	bfb8      	it	lt
 8007584:	460b      	movlt	r3, r1
 8007586:	460c      	mov	r4, r1
 8007588:	bfbc      	itt	lt
 800758a:	464c      	movlt	r4, r9
 800758c:	4699      	movlt	r9, r3
 800758e:	6927      	ldr	r7, [r4, #16]
 8007590:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007594:	68a3      	ldr	r3, [r4, #8]
 8007596:	6861      	ldr	r1, [r4, #4]
 8007598:	eb07 060a 	add.w	r6, r7, sl
 800759c:	42b3      	cmp	r3, r6
 800759e:	b085      	sub	sp, #20
 80075a0:	bfb8      	it	lt
 80075a2:	3101      	addlt	r1, #1
 80075a4:	f7ff fed8 	bl	8007358 <_Balloc>
 80075a8:	b930      	cbnz	r0, 80075b8 <__multiply+0x44>
 80075aa:	4602      	mov	r2, r0
 80075ac:	4b44      	ldr	r3, [pc, #272]	; (80076c0 <__multiply+0x14c>)
 80075ae:	4845      	ldr	r0, [pc, #276]	; (80076c4 <__multiply+0x150>)
 80075b0:	f240 115d 	movw	r1, #349	; 0x15d
 80075b4:	f000 fdca 	bl	800814c <__assert_func>
 80075b8:	f100 0514 	add.w	r5, r0, #20
 80075bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80075c0:	462b      	mov	r3, r5
 80075c2:	2200      	movs	r2, #0
 80075c4:	4543      	cmp	r3, r8
 80075c6:	d321      	bcc.n	800760c <__multiply+0x98>
 80075c8:	f104 0314 	add.w	r3, r4, #20
 80075cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80075d0:	f109 0314 	add.w	r3, r9, #20
 80075d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80075d8:	9202      	str	r2, [sp, #8]
 80075da:	1b3a      	subs	r2, r7, r4
 80075dc:	3a15      	subs	r2, #21
 80075de:	f022 0203 	bic.w	r2, r2, #3
 80075e2:	3204      	adds	r2, #4
 80075e4:	f104 0115 	add.w	r1, r4, #21
 80075e8:	428f      	cmp	r7, r1
 80075ea:	bf38      	it	cc
 80075ec:	2204      	movcc	r2, #4
 80075ee:	9201      	str	r2, [sp, #4]
 80075f0:	9a02      	ldr	r2, [sp, #8]
 80075f2:	9303      	str	r3, [sp, #12]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d80c      	bhi.n	8007612 <__multiply+0x9e>
 80075f8:	2e00      	cmp	r6, #0
 80075fa:	dd03      	ble.n	8007604 <__multiply+0x90>
 80075fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007600:	2b00      	cmp	r3, #0
 8007602:	d05a      	beq.n	80076ba <__multiply+0x146>
 8007604:	6106      	str	r6, [r0, #16]
 8007606:	b005      	add	sp, #20
 8007608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800760c:	f843 2b04 	str.w	r2, [r3], #4
 8007610:	e7d8      	b.n	80075c4 <__multiply+0x50>
 8007612:	f8b3 a000 	ldrh.w	sl, [r3]
 8007616:	f1ba 0f00 	cmp.w	sl, #0
 800761a:	d024      	beq.n	8007666 <__multiply+0xf2>
 800761c:	f104 0e14 	add.w	lr, r4, #20
 8007620:	46a9      	mov	r9, r5
 8007622:	f04f 0c00 	mov.w	ip, #0
 8007626:	f85e 2b04 	ldr.w	r2, [lr], #4
 800762a:	f8d9 1000 	ldr.w	r1, [r9]
 800762e:	fa1f fb82 	uxth.w	fp, r2
 8007632:	b289      	uxth	r1, r1
 8007634:	fb0a 110b 	mla	r1, sl, fp, r1
 8007638:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800763c:	f8d9 2000 	ldr.w	r2, [r9]
 8007640:	4461      	add	r1, ip
 8007642:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007646:	fb0a c20b 	mla	r2, sl, fp, ip
 800764a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800764e:	b289      	uxth	r1, r1
 8007650:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007654:	4577      	cmp	r7, lr
 8007656:	f849 1b04 	str.w	r1, [r9], #4
 800765a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800765e:	d8e2      	bhi.n	8007626 <__multiply+0xb2>
 8007660:	9a01      	ldr	r2, [sp, #4]
 8007662:	f845 c002 	str.w	ip, [r5, r2]
 8007666:	9a03      	ldr	r2, [sp, #12]
 8007668:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800766c:	3304      	adds	r3, #4
 800766e:	f1b9 0f00 	cmp.w	r9, #0
 8007672:	d020      	beq.n	80076b6 <__multiply+0x142>
 8007674:	6829      	ldr	r1, [r5, #0]
 8007676:	f104 0c14 	add.w	ip, r4, #20
 800767a:	46ae      	mov	lr, r5
 800767c:	f04f 0a00 	mov.w	sl, #0
 8007680:	f8bc b000 	ldrh.w	fp, [ip]
 8007684:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007688:	fb09 220b 	mla	r2, r9, fp, r2
 800768c:	4492      	add	sl, r2
 800768e:	b289      	uxth	r1, r1
 8007690:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007694:	f84e 1b04 	str.w	r1, [lr], #4
 8007698:	f85c 2b04 	ldr.w	r2, [ip], #4
 800769c:	f8be 1000 	ldrh.w	r1, [lr]
 80076a0:	0c12      	lsrs	r2, r2, #16
 80076a2:	fb09 1102 	mla	r1, r9, r2, r1
 80076a6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80076aa:	4567      	cmp	r7, ip
 80076ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80076b0:	d8e6      	bhi.n	8007680 <__multiply+0x10c>
 80076b2:	9a01      	ldr	r2, [sp, #4]
 80076b4:	50a9      	str	r1, [r5, r2]
 80076b6:	3504      	adds	r5, #4
 80076b8:	e79a      	b.n	80075f0 <__multiply+0x7c>
 80076ba:	3e01      	subs	r6, #1
 80076bc:	e79c      	b.n	80075f8 <__multiply+0x84>
 80076be:	bf00      	nop
 80076c0:	08008747 	.word	0x08008747
 80076c4:	080087b8 	.word	0x080087b8

080076c8 <__pow5mult>:
 80076c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076cc:	4615      	mov	r5, r2
 80076ce:	f012 0203 	ands.w	r2, r2, #3
 80076d2:	4606      	mov	r6, r0
 80076d4:	460f      	mov	r7, r1
 80076d6:	d007      	beq.n	80076e8 <__pow5mult+0x20>
 80076d8:	4c25      	ldr	r4, [pc, #148]	; (8007770 <__pow5mult+0xa8>)
 80076da:	3a01      	subs	r2, #1
 80076dc:	2300      	movs	r3, #0
 80076de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80076e2:	f7ff fe9b 	bl	800741c <__multadd>
 80076e6:	4607      	mov	r7, r0
 80076e8:	10ad      	asrs	r5, r5, #2
 80076ea:	d03d      	beq.n	8007768 <__pow5mult+0xa0>
 80076ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80076ee:	b97c      	cbnz	r4, 8007710 <__pow5mult+0x48>
 80076f0:	2010      	movs	r0, #16
 80076f2:	f7ff fe29 	bl	8007348 <malloc>
 80076f6:	4602      	mov	r2, r0
 80076f8:	6270      	str	r0, [r6, #36]	; 0x24
 80076fa:	b928      	cbnz	r0, 8007708 <__pow5mult+0x40>
 80076fc:	4b1d      	ldr	r3, [pc, #116]	; (8007774 <__pow5mult+0xac>)
 80076fe:	481e      	ldr	r0, [pc, #120]	; (8007778 <__pow5mult+0xb0>)
 8007700:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007704:	f000 fd22 	bl	800814c <__assert_func>
 8007708:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800770c:	6004      	str	r4, [r0, #0]
 800770e:	60c4      	str	r4, [r0, #12]
 8007710:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007714:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007718:	b94c      	cbnz	r4, 800772e <__pow5mult+0x66>
 800771a:	f240 2171 	movw	r1, #625	; 0x271
 800771e:	4630      	mov	r0, r6
 8007720:	f7ff ff12 	bl	8007548 <__i2b>
 8007724:	2300      	movs	r3, #0
 8007726:	f8c8 0008 	str.w	r0, [r8, #8]
 800772a:	4604      	mov	r4, r0
 800772c:	6003      	str	r3, [r0, #0]
 800772e:	f04f 0900 	mov.w	r9, #0
 8007732:	07eb      	lsls	r3, r5, #31
 8007734:	d50a      	bpl.n	800774c <__pow5mult+0x84>
 8007736:	4639      	mov	r1, r7
 8007738:	4622      	mov	r2, r4
 800773a:	4630      	mov	r0, r6
 800773c:	f7ff ff1a 	bl	8007574 <__multiply>
 8007740:	4639      	mov	r1, r7
 8007742:	4680      	mov	r8, r0
 8007744:	4630      	mov	r0, r6
 8007746:	f7ff fe47 	bl	80073d8 <_Bfree>
 800774a:	4647      	mov	r7, r8
 800774c:	106d      	asrs	r5, r5, #1
 800774e:	d00b      	beq.n	8007768 <__pow5mult+0xa0>
 8007750:	6820      	ldr	r0, [r4, #0]
 8007752:	b938      	cbnz	r0, 8007764 <__pow5mult+0x9c>
 8007754:	4622      	mov	r2, r4
 8007756:	4621      	mov	r1, r4
 8007758:	4630      	mov	r0, r6
 800775a:	f7ff ff0b 	bl	8007574 <__multiply>
 800775e:	6020      	str	r0, [r4, #0]
 8007760:	f8c0 9000 	str.w	r9, [r0]
 8007764:	4604      	mov	r4, r0
 8007766:	e7e4      	b.n	8007732 <__pow5mult+0x6a>
 8007768:	4638      	mov	r0, r7
 800776a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800776e:	bf00      	nop
 8007770:	08008908 	.word	0x08008908
 8007774:	080086d5 	.word	0x080086d5
 8007778:	080087b8 	.word	0x080087b8

0800777c <__lshift>:
 800777c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007780:	460c      	mov	r4, r1
 8007782:	6849      	ldr	r1, [r1, #4]
 8007784:	6923      	ldr	r3, [r4, #16]
 8007786:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800778a:	68a3      	ldr	r3, [r4, #8]
 800778c:	4607      	mov	r7, r0
 800778e:	4691      	mov	r9, r2
 8007790:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007794:	f108 0601 	add.w	r6, r8, #1
 8007798:	42b3      	cmp	r3, r6
 800779a:	db0b      	blt.n	80077b4 <__lshift+0x38>
 800779c:	4638      	mov	r0, r7
 800779e:	f7ff fddb 	bl	8007358 <_Balloc>
 80077a2:	4605      	mov	r5, r0
 80077a4:	b948      	cbnz	r0, 80077ba <__lshift+0x3e>
 80077a6:	4602      	mov	r2, r0
 80077a8:	4b2a      	ldr	r3, [pc, #168]	; (8007854 <__lshift+0xd8>)
 80077aa:	482b      	ldr	r0, [pc, #172]	; (8007858 <__lshift+0xdc>)
 80077ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 80077b0:	f000 fccc 	bl	800814c <__assert_func>
 80077b4:	3101      	adds	r1, #1
 80077b6:	005b      	lsls	r3, r3, #1
 80077b8:	e7ee      	b.n	8007798 <__lshift+0x1c>
 80077ba:	2300      	movs	r3, #0
 80077bc:	f100 0114 	add.w	r1, r0, #20
 80077c0:	f100 0210 	add.w	r2, r0, #16
 80077c4:	4618      	mov	r0, r3
 80077c6:	4553      	cmp	r3, sl
 80077c8:	db37      	blt.n	800783a <__lshift+0xbe>
 80077ca:	6920      	ldr	r0, [r4, #16]
 80077cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077d0:	f104 0314 	add.w	r3, r4, #20
 80077d4:	f019 091f 	ands.w	r9, r9, #31
 80077d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80077dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80077e0:	d02f      	beq.n	8007842 <__lshift+0xc6>
 80077e2:	f1c9 0e20 	rsb	lr, r9, #32
 80077e6:	468a      	mov	sl, r1
 80077e8:	f04f 0c00 	mov.w	ip, #0
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	fa02 f209 	lsl.w	r2, r2, r9
 80077f2:	ea42 020c 	orr.w	r2, r2, ip
 80077f6:	f84a 2b04 	str.w	r2, [sl], #4
 80077fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80077fe:	4298      	cmp	r0, r3
 8007800:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007804:	d8f2      	bhi.n	80077ec <__lshift+0x70>
 8007806:	1b03      	subs	r3, r0, r4
 8007808:	3b15      	subs	r3, #21
 800780a:	f023 0303 	bic.w	r3, r3, #3
 800780e:	3304      	adds	r3, #4
 8007810:	f104 0215 	add.w	r2, r4, #21
 8007814:	4290      	cmp	r0, r2
 8007816:	bf38      	it	cc
 8007818:	2304      	movcc	r3, #4
 800781a:	f841 c003 	str.w	ip, [r1, r3]
 800781e:	f1bc 0f00 	cmp.w	ip, #0
 8007822:	d001      	beq.n	8007828 <__lshift+0xac>
 8007824:	f108 0602 	add.w	r6, r8, #2
 8007828:	3e01      	subs	r6, #1
 800782a:	4638      	mov	r0, r7
 800782c:	612e      	str	r6, [r5, #16]
 800782e:	4621      	mov	r1, r4
 8007830:	f7ff fdd2 	bl	80073d8 <_Bfree>
 8007834:	4628      	mov	r0, r5
 8007836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800783a:	f842 0f04 	str.w	r0, [r2, #4]!
 800783e:	3301      	adds	r3, #1
 8007840:	e7c1      	b.n	80077c6 <__lshift+0x4a>
 8007842:	3904      	subs	r1, #4
 8007844:	f853 2b04 	ldr.w	r2, [r3], #4
 8007848:	f841 2f04 	str.w	r2, [r1, #4]!
 800784c:	4298      	cmp	r0, r3
 800784e:	d8f9      	bhi.n	8007844 <__lshift+0xc8>
 8007850:	e7ea      	b.n	8007828 <__lshift+0xac>
 8007852:	bf00      	nop
 8007854:	08008747 	.word	0x08008747
 8007858:	080087b8 	.word	0x080087b8

0800785c <__mcmp>:
 800785c:	b530      	push	{r4, r5, lr}
 800785e:	6902      	ldr	r2, [r0, #16]
 8007860:	690c      	ldr	r4, [r1, #16]
 8007862:	1b12      	subs	r2, r2, r4
 8007864:	d10e      	bne.n	8007884 <__mcmp+0x28>
 8007866:	f100 0314 	add.w	r3, r0, #20
 800786a:	3114      	adds	r1, #20
 800786c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007870:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007874:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007878:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800787c:	42a5      	cmp	r5, r4
 800787e:	d003      	beq.n	8007888 <__mcmp+0x2c>
 8007880:	d305      	bcc.n	800788e <__mcmp+0x32>
 8007882:	2201      	movs	r2, #1
 8007884:	4610      	mov	r0, r2
 8007886:	bd30      	pop	{r4, r5, pc}
 8007888:	4283      	cmp	r3, r0
 800788a:	d3f3      	bcc.n	8007874 <__mcmp+0x18>
 800788c:	e7fa      	b.n	8007884 <__mcmp+0x28>
 800788e:	f04f 32ff 	mov.w	r2, #4294967295
 8007892:	e7f7      	b.n	8007884 <__mcmp+0x28>

08007894 <__mdiff>:
 8007894:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007898:	460c      	mov	r4, r1
 800789a:	4606      	mov	r6, r0
 800789c:	4611      	mov	r1, r2
 800789e:	4620      	mov	r0, r4
 80078a0:	4690      	mov	r8, r2
 80078a2:	f7ff ffdb 	bl	800785c <__mcmp>
 80078a6:	1e05      	subs	r5, r0, #0
 80078a8:	d110      	bne.n	80078cc <__mdiff+0x38>
 80078aa:	4629      	mov	r1, r5
 80078ac:	4630      	mov	r0, r6
 80078ae:	f7ff fd53 	bl	8007358 <_Balloc>
 80078b2:	b930      	cbnz	r0, 80078c2 <__mdiff+0x2e>
 80078b4:	4b3a      	ldr	r3, [pc, #232]	; (80079a0 <__mdiff+0x10c>)
 80078b6:	4602      	mov	r2, r0
 80078b8:	f240 2132 	movw	r1, #562	; 0x232
 80078bc:	4839      	ldr	r0, [pc, #228]	; (80079a4 <__mdiff+0x110>)
 80078be:	f000 fc45 	bl	800814c <__assert_func>
 80078c2:	2301      	movs	r3, #1
 80078c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80078c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078cc:	bfa4      	itt	ge
 80078ce:	4643      	movge	r3, r8
 80078d0:	46a0      	movge	r8, r4
 80078d2:	4630      	mov	r0, r6
 80078d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80078d8:	bfa6      	itte	ge
 80078da:	461c      	movge	r4, r3
 80078dc:	2500      	movge	r5, #0
 80078de:	2501      	movlt	r5, #1
 80078e0:	f7ff fd3a 	bl	8007358 <_Balloc>
 80078e4:	b920      	cbnz	r0, 80078f0 <__mdiff+0x5c>
 80078e6:	4b2e      	ldr	r3, [pc, #184]	; (80079a0 <__mdiff+0x10c>)
 80078e8:	4602      	mov	r2, r0
 80078ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 80078ee:	e7e5      	b.n	80078bc <__mdiff+0x28>
 80078f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80078f4:	6926      	ldr	r6, [r4, #16]
 80078f6:	60c5      	str	r5, [r0, #12]
 80078f8:	f104 0914 	add.w	r9, r4, #20
 80078fc:	f108 0514 	add.w	r5, r8, #20
 8007900:	f100 0e14 	add.w	lr, r0, #20
 8007904:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007908:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800790c:	f108 0210 	add.w	r2, r8, #16
 8007910:	46f2      	mov	sl, lr
 8007912:	2100      	movs	r1, #0
 8007914:	f859 3b04 	ldr.w	r3, [r9], #4
 8007918:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800791c:	fa1f f883 	uxth.w	r8, r3
 8007920:	fa11 f18b 	uxtah	r1, r1, fp
 8007924:	0c1b      	lsrs	r3, r3, #16
 8007926:	eba1 0808 	sub.w	r8, r1, r8
 800792a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800792e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007932:	fa1f f888 	uxth.w	r8, r8
 8007936:	1419      	asrs	r1, r3, #16
 8007938:	454e      	cmp	r6, r9
 800793a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800793e:	f84a 3b04 	str.w	r3, [sl], #4
 8007942:	d8e7      	bhi.n	8007914 <__mdiff+0x80>
 8007944:	1b33      	subs	r3, r6, r4
 8007946:	3b15      	subs	r3, #21
 8007948:	f023 0303 	bic.w	r3, r3, #3
 800794c:	3304      	adds	r3, #4
 800794e:	3415      	adds	r4, #21
 8007950:	42a6      	cmp	r6, r4
 8007952:	bf38      	it	cc
 8007954:	2304      	movcc	r3, #4
 8007956:	441d      	add	r5, r3
 8007958:	4473      	add	r3, lr
 800795a:	469e      	mov	lr, r3
 800795c:	462e      	mov	r6, r5
 800795e:	4566      	cmp	r6, ip
 8007960:	d30e      	bcc.n	8007980 <__mdiff+0xec>
 8007962:	f10c 0203 	add.w	r2, ip, #3
 8007966:	1b52      	subs	r2, r2, r5
 8007968:	f022 0203 	bic.w	r2, r2, #3
 800796c:	3d03      	subs	r5, #3
 800796e:	45ac      	cmp	ip, r5
 8007970:	bf38      	it	cc
 8007972:	2200      	movcc	r2, #0
 8007974:	441a      	add	r2, r3
 8007976:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800797a:	b17b      	cbz	r3, 800799c <__mdiff+0x108>
 800797c:	6107      	str	r7, [r0, #16]
 800797e:	e7a3      	b.n	80078c8 <__mdiff+0x34>
 8007980:	f856 8b04 	ldr.w	r8, [r6], #4
 8007984:	fa11 f288 	uxtah	r2, r1, r8
 8007988:	1414      	asrs	r4, r2, #16
 800798a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800798e:	b292      	uxth	r2, r2
 8007990:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007994:	f84e 2b04 	str.w	r2, [lr], #4
 8007998:	1421      	asrs	r1, r4, #16
 800799a:	e7e0      	b.n	800795e <__mdiff+0xca>
 800799c:	3f01      	subs	r7, #1
 800799e:	e7ea      	b.n	8007976 <__mdiff+0xe2>
 80079a0:	08008747 	.word	0x08008747
 80079a4:	080087b8 	.word	0x080087b8

080079a8 <__d2b>:
 80079a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80079ac:	4689      	mov	r9, r1
 80079ae:	2101      	movs	r1, #1
 80079b0:	ec57 6b10 	vmov	r6, r7, d0
 80079b4:	4690      	mov	r8, r2
 80079b6:	f7ff fccf 	bl	8007358 <_Balloc>
 80079ba:	4604      	mov	r4, r0
 80079bc:	b930      	cbnz	r0, 80079cc <__d2b+0x24>
 80079be:	4602      	mov	r2, r0
 80079c0:	4b25      	ldr	r3, [pc, #148]	; (8007a58 <__d2b+0xb0>)
 80079c2:	4826      	ldr	r0, [pc, #152]	; (8007a5c <__d2b+0xb4>)
 80079c4:	f240 310a 	movw	r1, #778	; 0x30a
 80079c8:	f000 fbc0 	bl	800814c <__assert_func>
 80079cc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80079d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80079d4:	bb35      	cbnz	r5, 8007a24 <__d2b+0x7c>
 80079d6:	2e00      	cmp	r6, #0
 80079d8:	9301      	str	r3, [sp, #4]
 80079da:	d028      	beq.n	8007a2e <__d2b+0x86>
 80079dc:	4668      	mov	r0, sp
 80079de:	9600      	str	r6, [sp, #0]
 80079e0:	f7ff fd82 	bl	80074e8 <__lo0bits>
 80079e4:	9900      	ldr	r1, [sp, #0]
 80079e6:	b300      	cbz	r0, 8007a2a <__d2b+0x82>
 80079e8:	9a01      	ldr	r2, [sp, #4]
 80079ea:	f1c0 0320 	rsb	r3, r0, #32
 80079ee:	fa02 f303 	lsl.w	r3, r2, r3
 80079f2:	430b      	orrs	r3, r1
 80079f4:	40c2      	lsrs	r2, r0
 80079f6:	6163      	str	r3, [r4, #20]
 80079f8:	9201      	str	r2, [sp, #4]
 80079fa:	9b01      	ldr	r3, [sp, #4]
 80079fc:	61a3      	str	r3, [r4, #24]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	bf14      	ite	ne
 8007a02:	2202      	movne	r2, #2
 8007a04:	2201      	moveq	r2, #1
 8007a06:	6122      	str	r2, [r4, #16]
 8007a08:	b1d5      	cbz	r5, 8007a40 <__d2b+0x98>
 8007a0a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007a0e:	4405      	add	r5, r0
 8007a10:	f8c9 5000 	str.w	r5, [r9]
 8007a14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007a18:	f8c8 0000 	str.w	r0, [r8]
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	b003      	add	sp, #12
 8007a20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a28:	e7d5      	b.n	80079d6 <__d2b+0x2e>
 8007a2a:	6161      	str	r1, [r4, #20]
 8007a2c:	e7e5      	b.n	80079fa <__d2b+0x52>
 8007a2e:	a801      	add	r0, sp, #4
 8007a30:	f7ff fd5a 	bl	80074e8 <__lo0bits>
 8007a34:	9b01      	ldr	r3, [sp, #4]
 8007a36:	6163      	str	r3, [r4, #20]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	6122      	str	r2, [r4, #16]
 8007a3c:	3020      	adds	r0, #32
 8007a3e:	e7e3      	b.n	8007a08 <__d2b+0x60>
 8007a40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007a48:	f8c9 0000 	str.w	r0, [r9]
 8007a4c:	6918      	ldr	r0, [r3, #16]
 8007a4e:	f7ff fd2b 	bl	80074a8 <__hi0bits>
 8007a52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007a56:	e7df      	b.n	8007a18 <__d2b+0x70>
 8007a58:	08008747 	.word	0x08008747
 8007a5c:	080087b8 	.word	0x080087b8

08007a60 <_calloc_r>:
 8007a60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a62:	fba1 2402 	umull	r2, r4, r1, r2
 8007a66:	b94c      	cbnz	r4, 8007a7c <_calloc_r+0x1c>
 8007a68:	4611      	mov	r1, r2
 8007a6a:	9201      	str	r2, [sp, #4]
 8007a6c:	f000 f87a 	bl	8007b64 <_malloc_r>
 8007a70:	9a01      	ldr	r2, [sp, #4]
 8007a72:	4605      	mov	r5, r0
 8007a74:	b930      	cbnz	r0, 8007a84 <_calloc_r+0x24>
 8007a76:	4628      	mov	r0, r5
 8007a78:	b003      	add	sp, #12
 8007a7a:	bd30      	pop	{r4, r5, pc}
 8007a7c:	220c      	movs	r2, #12
 8007a7e:	6002      	str	r2, [r0, #0]
 8007a80:	2500      	movs	r5, #0
 8007a82:	e7f8      	b.n	8007a76 <_calloc_r+0x16>
 8007a84:	4621      	mov	r1, r4
 8007a86:	f7fe f85b 	bl	8005b40 <memset>
 8007a8a:	e7f4      	b.n	8007a76 <_calloc_r+0x16>

08007a8c <_free_r>:
 8007a8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a8e:	2900      	cmp	r1, #0
 8007a90:	d044      	beq.n	8007b1c <_free_r+0x90>
 8007a92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a96:	9001      	str	r0, [sp, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	f1a1 0404 	sub.w	r4, r1, #4
 8007a9e:	bfb8      	it	lt
 8007aa0:	18e4      	addlt	r4, r4, r3
 8007aa2:	f000 fcdf 	bl	8008464 <__malloc_lock>
 8007aa6:	4a1e      	ldr	r2, [pc, #120]	; (8007b20 <_free_r+0x94>)
 8007aa8:	9801      	ldr	r0, [sp, #4]
 8007aaa:	6813      	ldr	r3, [r2, #0]
 8007aac:	b933      	cbnz	r3, 8007abc <_free_r+0x30>
 8007aae:	6063      	str	r3, [r4, #4]
 8007ab0:	6014      	str	r4, [r2, #0]
 8007ab2:	b003      	add	sp, #12
 8007ab4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ab8:	f000 bcda 	b.w	8008470 <__malloc_unlock>
 8007abc:	42a3      	cmp	r3, r4
 8007abe:	d908      	bls.n	8007ad2 <_free_r+0x46>
 8007ac0:	6825      	ldr	r5, [r4, #0]
 8007ac2:	1961      	adds	r1, r4, r5
 8007ac4:	428b      	cmp	r3, r1
 8007ac6:	bf01      	itttt	eq
 8007ac8:	6819      	ldreq	r1, [r3, #0]
 8007aca:	685b      	ldreq	r3, [r3, #4]
 8007acc:	1949      	addeq	r1, r1, r5
 8007ace:	6021      	streq	r1, [r4, #0]
 8007ad0:	e7ed      	b.n	8007aae <_free_r+0x22>
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	b10b      	cbz	r3, 8007adc <_free_r+0x50>
 8007ad8:	42a3      	cmp	r3, r4
 8007ada:	d9fa      	bls.n	8007ad2 <_free_r+0x46>
 8007adc:	6811      	ldr	r1, [r2, #0]
 8007ade:	1855      	adds	r5, r2, r1
 8007ae0:	42a5      	cmp	r5, r4
 8007ae2:	d10b      	bne.n	8007afc <_free_r+0x70>
 8007ae4:	6824      	ldr	r4, [r4, #0]
 8007ae6:	4421      	add	r1, r4
 8007ae8:	1854      	adds	r4, r2, r1
 8007aea:	42a3      	cmp	r3, r4
 8007aec:	6011      	str	r1, [r2, #0]
 8007aee:	d1e0      	bne.n	8007ab2 <_free_r+0x26>
 8007af0:	681c      	ldr	r4, [r3, #0]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	6053      	str	r3, [r2, #4]
 8007af6:	4421      	add	r1, r4
 8007af8:	6011      	str	r1, [r2, #0]
 8007afa:	e7da      	b.n	8007ab2 <_free_r+0x26>
 8007afc:	d902      	bls.n	8007b04 <_free_r+0x78>
 8007afe:	230c      	movs	r3, #12
 8007b00:	6003      	str	r3, [r0, #0]
 8007b02:	e7d6      	b.n	8007ab2 <_free_r+0x26>
 8007b04:	6825      	ldr	r5, [r4, #0]
 8007b06:	1961      	adds	r1, r4, r5
 8007b08:	428b      	cmp	r3, r1
 8007b0a:	bf04      	itt	eq
 8007b0c:	6819      	ldreq	r1, [r3, #0]
 8007b0e:	685b      	ldreq	r3, [r3, #4]
 8007b10:	6063      	str	r3, [r4, #4]
 8007b12:	bf04      	itt	eq
 8007b14:	1949      	addeq	r1, r1, r5
 8007b16:	6021      	streq	r1, [r4, #0]
 8007b18:	6054      	str	r4, [r2, #4]
 8007b1a:	e7ca      	b.n	8007ab2 <_free_r+0x26>
 8007b1c:	b003      	add	sp, #12
 8007b1e:	bd30      	pop	{r4, r5, pc}
 8007b20:	200003dc 	.word	0x200003dc

08007b24 <sbrk_aligned>:
 8007b24:	b570      	push	{r4, r5, r6, lr}
 8007b26:	4e0e      	ldr	r6, [pc, #56]	; (8007b60 <sbrk_aligned+0x3c>)
 8007b28:	460c      	mov	r4, r1
 8007b2a:	6831      	ldr	r1, [r6, #0]
 8007b2c:	4605      	mov	r5, r0
 8007b2e:	b911      	cbnz	r1, 8007b36 <sbrk_aligned+0x12>
 8007b30:	f000 f9e6 	bl	8007f00 <_sbrk_r>
 8007b34:	6030      	str	r0, [r6, #0]
 8007b36:	4621      	mov	r1, r4
 8007b38:	4628      	mov	r0, r5
 8007b3a:	f000 f9e1 	bl	8007f00 <_sbrk_r>
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	d00a      	beq.n	8007b58 <sbrk_aligned+0x34>
 8007b42:	1cc4      	adds	r4, r0, #3
 8007b44:	f024 0403 	bic.w	r4, r4, #3
 8007b48:	42a0      	cmp	r0, r4
 8007b4a:	d007      	beq.n	8007b5c <sbrk_aligned+0x38>
 8007b4c:	1a21      	subs	r1, r4, r0
 8007b4e:	4628      	mov	r0, r5
 8007b50:	f000 f9d6 	bl	8007f00 <_sbrk_r>
 8007b54:	3001      	adds	r0, #1
 8007b56:	d101      	bne.n	8007b5c <sbrk_aligned+0x38>
 8007b58:	f04f 34ff 	mov.w	r4, #4294967295
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	bd70      	pop	{r4, r5, r6, pc}
 8007b60:	200003e0 	.word	0x200003e0

08007b64 <_malloc_r>:
 8007b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b68:	1ccd      	adds	r5, r1, #3
 8007b6a:	f025 0503 	bic.w	r5, r5, #3
 8007b6e:	3508      	adds	r5, #8
 8007b70:	2d0c      	cmp	r5, #12
 8007b72:	bf38      	it	cc
 8007b74:	250c      	movcc	r5, #12
 8007b76:	2d00      	cmp	r5, #0
 8007b78:	4607      	mov	r7, r0
 8007b7a:	db01      	blt.n	8007b80 <_malloc_r+0x1c>
 8007b7c:	42a9      	cmp	r1, r5
 8007b7e:	d905      	bls.n	8007b8c <_malloc_r+0x28>
 8007b80:	230c      	movs	r3, #12
 8007b82:	603b      	str	r3, [r7, #0]
 8007b84:	2600      	movs	r6, #0
 8007b86:	4630      	mov	r0, r6
 8007b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b8c:	4e2e      	ldr	r6, [pc, #184]	; (8007c48 <_malloc_r+0xe4>)
 8007b8e:	f000 fc69 	bl	8008464 <__malloc_lock>
 8007b92:	6833      	ldr	r3, [r6, #0]
 8007b94:	461c      	mov	r4, r3
 8007b96:	bb34      	cbnz	r4, 8007be6 <_malloc_r+0x82>
 8007b98:	4629      	mov	r1, r5
 8007b9a:	4638      	mov	r0, r7
 8007b9c:	f7ff ffc2 	bl	8007b24 <sbrk_aligned>
 8007ba0:	1c43      	adds	r3, r0, #1
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	d14d      	bne.n	8007c42 <_malloc_r+0xde>
 8007ba6:	6834      	ldr	r4, [r6, #0]
 8007ba8:	4626      	mov	r6, r4
 8007baa:	2e00      	cmp	r6, #0
 8007bac:	d140      	bne.n	8007c30 <_malloc_r+0xcc>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	4631      	mov	r1, r6
 8007bb2:	4638      	mov	r0, r7
 8007bb4:	eb04 0803 	add.w	r8, r4, r3
 8007bb8:	f000 f9a2 	bl	8007f00 <_sbrk_r>
 8007bbc:	4580      	cmp	r8, r0
 8007bbe:	d13a      	bne.n	8007c36 <_malloc_r+0xd2>
 8007bc0:	6821      	ldr	r1, [r4, #0]
 8007bc2:	3503      	adds	r5, #3
 8007bc4:	1a6d      	subs	r5, r5, r1
 8007bc6:	f025 0503 	bic.w	r5, r5, #3
 8007bca:	3508      	adds	r5, #8
 8007bcc:	2d0c      	cmp	r5, #12
 8007bce:	bf38      	it	cc
 8007bd0:	250c      	movcc	r5, #12
 8007bd2:	4629      	mov	r1, r5
 8007bd4:	4638      	mov	r0, r7
 8007bd6:	f7ff ffa5 	bl	8007b24 <sbrk_aligned>
 8007bda:	3001      	adds	r0, #1
 8007bdc:	d02b      	beq.n	8007c36 <_malloc_r+0xd2>
 8007bde:	6823      	ldr	r3, [r4, #0]
 8007be0:	442b      	add	r3, r5
 8007be2:	6023      	str	r3, [r4, #0]
 8007be4:	e00e      	b.n	8007c04 <_malloc_r+0xa0>
 8007be6:	6822      	ldr	r2, [r4, #0]
 8007be8:	1b52      	subs	r2, r2, r5
 8007bea:	d41e      	bmi.n	8007c2a <_malloc_r+0xc6>
 8007bec:	2a0b      	cmp	r2, #11
 8007bee:	d916      	bls.n	8007c1e <_malloc_r+0xba>
 8007bf0:	1961      	adds	r1, r4, r5
 8007bf2:	42a3      	cmp	r3, r4
 8007bf4:	6025      	str	r5, [r4, #0]
 8007bf6:	bf18      	it	ne
 8007bf8:	6059      	strne	r1, [r3, #4]
 8007bfa:	6863      	ldr	r3, [r4, #4]
 8007bfc:	bf08      	it	eq
 8007bfe:	6031      	streq	r1, [r6, #0]
 8007c00:	5162      	str	r2, [r4, r5]
 8007c02:	604b      	str	r3, [r1, #4]
 8007c04:	4638      	mov	r0, r7
 8007c06:	f104 060b 	add.w	r6, r4, #11
 8007c0a:	f000 fc31 	bl	8008470 <__malloc_unlock>
 8007c0e:	f026 0607 	bic.w	r6, r6, #7
 8007c12:	1d23      	adds	r3, r4, #4
 8007c14:	1af2      	subs	r2, r6, r3
 8007c16:	d0b6      	beq.n	8007b86 <_malloc_r+0x22>
 8007c18:	1b9b      	subs	r3, r3, r6
 8007c1a:	50a3      	str	r3, [r4, r2]
 8007c1c:	e7b3      	b.n	8007b86 <_malloc_r+0x22>
 8007c1e:	6862      	ldr	r2, [r4, #4]
 8007c20:	42a3      	cmp	r3, r4
 8007c22:	bf0c      	ite	eq
 8007c24:	6032      	streq	r2, [r6, #0]
 8007c26:	605a      	strne	r2, [r3, #4]
 8007c28:	e7ec      	b.n	8007c04 <_malloc_r+0xa0>
 8007c2a:	4623      	mov	r3, r4
 8007c2c:	6864      	ldr	r4, [r4, #4]
 8007c2e:	e7b2      	b.n	8007b96 <_malloc_r+0x32>
 8007c30:	4634      	mov	r4, r6
 8007c32:	6876      	ldr	r6, [r6, #4]
 8007c34:	e7b9      	b.n	8007baa <_malloc_r+0x46>
 8007c36:	230c      	movs	r3, #12
 8007c38:	603b      	str	r3, [r7, #0]
 8007c3a:	4638      	mov	r0, r7
 8007c3c:	f000 fc18 	bl	8008470 <__malloc_unlock>
 8007c40:	e7a1      	b.n	8007b86 <_malloc_r+0x22>
 8007c42:	6025      	str	r5, [r4, #0]
 8007c44:	e7de      	b.n	8007c04 <_malloc_r+0xa0>
 8007c46:	bf00      	nop
 8007c48:	200003dc 	.word	0x200003dc

08007c4c <__sfputc_r>:
 8007c4c:	6893      	ldr	r3, [r2, #8]
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	b410      	push	{r4}
 8007c54:	6093      	str	r3, [r2, #8]
 8007c56:	da08      	bge.n	8007c6a <__sfputc_r+0x1e>
 8007c58:	6994      	ldr	r4, [r2, #24]
 8007c5a:	42a3      	cmp	r3, r4
 8007c5c:	db01      	blt.n	8007c62 <__sfputc_r+0x16>
 8007c5e:	290a      	cmp	r1, #10
 8007c60:	d103      	bne.n	8007c6a <__sfputc_r+0x1e>
 8007c62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c66:	f000 b99f 	b.w	8007fa8 <__swbuf_r>
 8007c6a:	6813      	ldr	r3, [r2, #0]
 8007c6c:	1c58      	adds	r0, r3, #1
 8007c6e:	6010      	str	r0, [r2, #0]
 8007c70:	7019      	strb	r1, [r3, #0]
 8007c72:	4608      	mov	r0, r1
 8007c74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c78:	4770      	bx	lr

08007c7a <__sfputs_r>:
 8007c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c7c:	4606      	mov	r6, r0
 8007c7e:	460f      	mov	r7, r1
 8007c80:	4614      	mov	r4, r2
 8007c82:	18d5      	adds	r5, r2, r3
 8007c84:	42ac      	cmp	r4, r5
 8007c86:	d101      	bne.n	8007c8c <__sfputs_r+0x12>
 8007c88:	2000      	movs	r0, #0
 8007c8a:	e007      	b.n	8007c9c <__sfputs_r+0x22>
 8007c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c90:	463a      	mov	r2, r7
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7ff ffda 	bl	8007c4c <__sfputc_r>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d1f3      	bne.n	8007c84 <__sfputs_r+0xa>
 8007c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ca0 <_vfiprintf_r>:
 8007ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca4:	460d      	mov	r5, r1
 8007ca6:	b09d      	sub	sp, #116	; 0x74
 8007ca8:	4614      	mov	r4, r2
 8007caa:	4698      	mov	r8, r3
 8007cac:	4606      	mov	r6, r0
 8007cae:	b118      	cbz	r0, 8007cb8 <_vfiprintf_r+0x18>
 8007cb0:	6983      	ldr	r3, [r0, #24]
 8007cb2:	b90b      	cbnz	r3, 8007cb8 <_vfiprintf_r+0x18>
 8007cb4:	f7ff faa2 	bl	80071fc <__sinit>
 8007cb8:	4b89      	ldr	r3, [pc, #548]	; (8007ee0 <_vfiprintf_r+0x240>)
 8007cba:	429d      	cmp	r5, r3
 8007cbc:	d11b      	bne.n	8007cf6 <_vfiprintf_r+0x56>
 8007cbe:	6875      	ldr	r5, [r6, #4]
 8007cc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cc2:	07d9      	lsls	r1, r3, #31
 8007cc4:	d405      	bmi.n	8007cd2 <_vfiprintf_r+0x32>
 8007cc6:	89ab      	ldrh	r3, [r5, #12]
 8007cc8:	059a      	lsls	r2, r3, #22
 8007cca:	d402      	bmi.n	8007cd2 <_vfiprintf_r+0x32>
 8007ccc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cce:	f7ff fb38 	bl	8007342 <__retarget_lock_acquire_recursive>
 8007cd2:	89ab      	ldrh	r3, [r5, #12]
 8007cd4:	071b      	lsls	r3, r3, #28
 8007cd6:	d501      	bpl.n	8007cdc <_vfiprintf_r+0x3c>
 8007cd8:	692b      	ldr	r3, [r5, #16]
 8007cda:	b9eb      	cbnz	r3, 8007d18 <_vfiprintf_r+0x78>
 8007cdc:	4629      	mov	r1, r5
 8007cde:	4630      	mov	r0, r6
 8007ce0:	f000 f9c6 	bl	8008070 <__swsetup_r>
 8007ce4:	b1c0      	cbz	r0, 8007d18 <_vfiprintf_r+0x78>
 8007ce6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ce8:	07dc      	lsls	r4, r3, #31
 8007cea:	d50e      	bpl.n	8007d0a <_vfiprintf_r+0x6a>
 8007cec:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf0:	b01d      	add	sp, #116	; 0x74
 8007cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf6:	4b7b      	ldr	r3, [pc, #492]	; (8007ee4 <_vfiprintf_r+0x244>)
 8007cf8:	429d      	cmp	r5, r3
 8007cfa:	d101      	bne.n	8007d00 <_vfiprintf_r+0x60>
 8007cfc:	68b5      	ldr	r5, [r6, #8]
 8007cfe:	e7df      	b.n	8007cc0 <_vfiprintf_r+0x20>
 8007d00:	4b79      	ldr	r3, [pc, #484]	; (8007ee8 <_vfiprintf_r+0x248>)
 8007d02:	429d      	cmp	r5, r3
 8007d04:	bf08      	it	eq
 8007d06:	68f5      	ldreq	r5, [r6, #12]
 8007d08:	e7da      	b.n	8007cc0 <_vfiprintf_r+0x20>
 8007d0a:	89ab      	ldrh	r3, [r5, #12]
 8007d0c:	0598      	lsls	r0, r3, #22
 8007d0e:	d4ed      	bmi.n	8007cec <_vfiprintf_r+0x4c>
 8007d10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d12:	f7ff fb17 	bl	8007344 <__retarget_lock_release_recursive>
 8007d16:	e7e9      	b.n	8007cec <_vfiprintf_r+0x4c>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d1c:	2320      	movs	r3, #32
 8007d1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d22:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d26:	2330      	movs	r3, #48	; 0x30
 8007d28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007eec <_vfiprintf_r+0x24c>
 8007d2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d30:	f04f 0901 	mov.w	r9, #1
 8007d34:	4623      	mov	r3, r4
 8007d36:	469a      	mov	sl, r3
 8007d38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d3c:	b10a      	cbz	r2, 8007d42 <_vfiprintf_r+0xa2>
 8007d3e:	2a25      	cmp	r2, #37	; 0x25
 8007d40:	d1f9      	bne.n	8007d36 <_vfiprintf_r+0x96>
 8007d42:	ebba 0b04 	subs.w	fp, sl, r4
 8007d46:	d00b      	beq.n	8007d60 <_vfiprintf_r+0xc0>
 8007d48:	465b      	mov	r3, fp
 8007d4a:	4622      	mov	r2, r4
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f7ff ff93 	bl	8007c7a <__sfputs_r>
 8007d54:	3001      	adds	r0, #1
 8007d56:	f000 80aa 	beq.w	8007eae <_vfiprintf_r+0x20e>
 8007d5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d5c:	445a      	add	r2, fp
 8007d5e:	9209      	str	r2, [sp, #36]	; 0x24
 8007d60:	f89a 3000 	ldrb.w	r3, [sl]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	f000 80a2 	beq.w	8007eae <_vfiprintf_r+0x20e>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d74:	f10a 0a01 	add.w	sl, sl, #1
 8007d78:	9304      	str	r3, [sp, #16]
 8007d7a:	9307      	str	r3, [sp, #28]
 8007d7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d80:	931a      	str	r3, [sp, #104]	; 0x68
 8007d82:	4654      	mov	r4, sl
 8007d84:	2205      	movs	r2, #5
 8007d86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d8a:	4858      	ldr	r0, [pc, #352]	; (8007eec <_vfiprintf_r+0x24c>)
 8007d8c:	f7f8 fa40 	bl	8000210 <memchr>
 8007d90:	9a04      	ldr	r2, [sp, #16]
 8007d92:	b9d8      	cbnz	r0, 8007dcc <_vfiprintf_r+0x12c>
 8007d94:	06d1      	lsls	r1, r2, #27
 8007d96:	bf44      	itt	mi
 8007d98:	2320      	movmi	r3, #32
 8007d9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d9e:	0713      	lsls	r3, r2, #28
 8007da0:	bf44      	itt	mi
 8007da2:	232b      	movmi	r3, #43	; 0x2b
 8007da4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007da8:	f89a 3000 	ldrb.w	r3, [sl]
 8007dac:	2b2a      	cmp	r3, #42	; 0x2a
 8007dae:	d015      	beq.n	8007ddc <_vfiprintf_r+0x13c>
 8007db0:	9a07      	ldr	r2, [sp, #28]
 8007db2:	4654      	mov	r4, sl
 8007db4:	2000      	movs	r0, #0
 8007db6:	f04f 0c0a 	mov.w	ip, #10
 8007dba:	4621      	mov	r1, r4
 8007dbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007dc0:	3b30      	subs	r3, #48	; 0x30
 8007dc2:	2b09      	cmp	r3, #9
 8007dc4:	d94e      	bls.n	8007e64 <_vfiprintf_r+0x1c4>
 8007dc6:	b1b0      	cbz	r0, 8007df6 <_vfiprintf_r+0x156>
 8007dc8:	9207      	str	r2, [sp, #28]
 8007dca:	e014      	b.n	8007df6 <_vfiprintf_r+0x156>
 8007dcc:	eba0 0308 	sub.w	r3, r0, r8
 8007dd0:	fa09 f303 	lsl.w	r3, r9, r3
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	9304      	str	r3, [sp, #16]
 8007dd8:	46a2      	mov	sl, r4
 8007dda:	e7d2      	b.n	8007d82 <_vfiprintf_r+0xe2>
 8007ddc:	9b03      	ldr	r3, [sp, #12]
 8007dde:	1d19      	adds	r1, r3, #4
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	9103      	str	r1, [sp, #12]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	bfbb      	ittet	lt
 8007de8:	425b      	neglt	r3, r3
 8007dea:	f042 0202 	orrlt.w	r2, r2, #2
 8007dee:	9307      	strge	r3, [sp, #28]
 8007df0:	9307      	strlt	r3, [sp, #28]
 8007df2:	bfb8      	it	lt
 8007df4:	9204      	strlt	r2, [sp, #16]
 8007df6:	7823      	ldrb	r3, [r4, #0]
 8007df8:	2b2e      	cmp	r3, #46	; 0x2e
 8007dfa:	d10c      	bne.n	8007e16 <_vfiprintf_r+0x176>
 8007dfc:	7863      	ldrb	r3, [r4, #1]
 8007dfe:	2b2a      	cmp	r3, #42	; 0x2a
 8007e00:	d135      	bne.n	8007e6e <_vfiprintf_r+0x1ce>
 8007e02:	9b03      	ldr	r3, [sp, #12]
 8007e04:	1d1a      	adds	r2, r3, #4
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	9203      	str	r2, [sp, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	bfb8      	it	lt
 8007e0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e12:	3402      	adds	r4, #2
 8007e14:	9305      	str	r3, [sp, #20]
 8007e16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007efc <_vfiprintf_r+0x25c>
 8007e1a:	7821      	ldrb	r1, [r4, #0]
 8007e1c:	2203      	movs	r2, #3
 8007e1e:	4650      	mov	r0, sl
 8007e20:	f7f8 f9f6 	bl	8000210 <memchr>
 8007e24:	b140      	cbz	r0, 8007e38 <_vfiprintf_r+0x198>
 8007e26:	2340      	movs	r3, #64	; 0x40
 8007e28:	eba0 000a 	sub.w	r0, r0, sl
 8007e2c:	fa03 f000 	lsl.w	r0, r3, r0
 8007e30:	9b04      	ldr	r3, [sp, #16]
 8007e32:	4303      	orrs	r3, r0
 8007e34:	3401      	adds	r4, #1
 8007e36:	9304      	str	r3, [sp, #16]
 8007e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e3c:	482c      	ldr	r0, [pc, #176]	; (8007ef0 <_vfiprintf_r+0x250>)
 8007e3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e42:	2206      	movs	r2, #6
 8007e44:	f7f8 f9e4 	bl	8000210 <memchr>
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	d03f      	beq.n	8007ecc <_vfiprintf_r+0x22c>
 8007e4c:	4b29      	ldr	r3, [pc, #164]	; (8007ef4 <_vfiprintf_r+0x254>)
 8007e4e:	bb1b      	cbnz	r3, 8007e98 <_vfiprintf_r+0x1f8>
 8007e50:	9b03      	ldr	r3, [sp, #12]
 8007e52:	3307      	adds	r3, #7
 8007e54:	f023 0307 	bic.w	r3, r3, #7
 8007e58:	3308      	adds	r3, #8
 8007e5a:	9303      	str	r3, [sp, #12]
 8007e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e5e:	443b      	add	r3, r7
 8007e60:	9309      	str	r3, [sp, #36]	; 0x24
 8007e62:	e767      	b.n	8007d34 <_vfiprintf_r+0x94>
 8007e64:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e68:	460c      	mov	r4, r1
 8007e6a:	2001      	movs	r0, #1
 8007e6c:	e7a5      	b.n	8007dba <_vfiprintf_r+0x11a>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	3401      	adds	r4, #1
 8007e72:	9305      	str	r3, [sp, #20]
 8007e74:	4619      	mov	r1, r3
 8007e76:	f04f 0c0a 	mov.w	ip, #10
 8007e7a:	4620      	mov	r0, r4
 8007e7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e80:	3a30      	subs	r2, #48	; 0x30
 8007e82:	2a09      	cmp	r2, #9
 8007e84:	d903      	bls.n	8007e8e <_vfiprintf_r+0x1ee>
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d0c5      	beq.n	8007e16 <_vfiprintf_r+0x176>
 8007e8a:	9105      	str	r1, [sp, #20]
 8007e8c:	e7c3      	b.n	8007e16 <_vfiprintf_r+0x176>
 8007e8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e92:	4604      	mov	r4, r0
 8007e94:	2301      	movs	r3, #1
 8007e96:	e7f0      	b.n	8007e7a <_vfiprintf_r+0x1da>
 8007e98:	ab03      	add	r3, sp, #12
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	462a      	mov	r2, r5
 8007e9e:	4b16      	ldr	r3, [pc, #88]	; (8007ef8 <_vfiprintf_r+0x258>)
 8007ea0:	a904      	add	r1, sp, #16
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	f7fd fef4 	bl	8005c90 <_printf_float>
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	1c78      	adds	r0, r7, #1
 8007eac:	d1d6      	bne.n	8007e5c <_vfiprintf_r+0x1bc>
 8007eae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007eb0:	07d9      	lsls	r1, r3, #31
 8007eb2:	d405      	bmi.n	8007ec0 <_vfiprintf_r+0x220>
 8007eb4:	89ab      	ldrh	r3, [r5, #12]
 8007eb6:	059a      	lsls	r2, r3, #22
 8007eb8:	d402      	bmi.n	8007ec0 <_vfiprintf_r+0x220>
 8007eba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ebc:	f7ff fa42 	bl	8007344 <__retarget_lock_release_recursive>
 8007ec0:	89ab      	ldrh	r3, [r5, #12]
 8007ec2:	065b      	lsls	r3, r3, #25
 8007ec4:	f53f af12 	bmi.w	8007cec <_vfiprintf_r+0x4c>
 8007ec8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007eca:	e711      	b.n	8007cf0 <_vfiprintf_r+0x50>
 8007ecc:	ab03      	add	r3, sp, #12
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	462a      	mov	r2, r5
 8007ed2:	4b09      	ldr	r3, [pc, #36]	; (8007ef8 <_vfiprintf_r+0x258>)
 8007ed4:	a904      	add	r1, sp, #16
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f7fe f97e 	bl	80061d8 <_printf_i>
 8007edc:	e7e4      	b.n	8007ea8 <_vfiprintf_r+0x208>
 8007ede:	bf00      	nop
 8007ee0:	08008778 	.word	0x08008778
 8007ee4:	08008798 	.word	0x08008798
 8007ee8:	08008758 	.word	0x08008758
 8007eec:	08008914 	.word	0x08008914
 8007ef0:	0800891e 	.word	0x0800891e
 8007ef4:	08005c91 	.word	0x08005c91
 8007ef8:	08007c7b 	.word	0x08007c7b
 8007efc:	0800891a 	.word	0x0800891a

08007f00 <_sbrk_r>:
 8007f00:	b538      	push	{r3, r4, r5, lr}
 8007f02:	4d06      	ldr	r5, [pc, #24]	; (8007f1c <_sbrk_r+0x1c>)
 8007f04:	2300      	movs	r3, #0
 8007f06:	4604      	mov	r4, r0
 8007f08:	4608      	mov	r0, r1
 8007f0a:	602b      	str	r3, [r5, #0]
 8007f0c:	f7fa f82a 	bl	8001f64 <_sbrk>
 8007f10:	1c43      	adds	r3, r0, #1
 8007f12:	d102      	bne.n	8007f1a <_sbrk_r+0x1a>
 8007f14:	682b      	ldr	r3, [r5, #0]
 8007f16:	b103      	cbz	r3, 8007f1a <_sbrk_r+0x1a>
 8007f18:	6023      	str	r3, [r4, #0]
 8007f1a:	bd38      	pop	{r3, r4, r5, pc}
 8007f1c:	200003e4 	.word	0x200003e4

08007f20 <__sread>:
 8007f20:	b510      	push	{r4, lr}
 8007f22:	460c      	mov	r4, r1
 8007f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f28:	f000 faa8 	bl	800847c <_read_r>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	bfab      	itete	ge
 8007f30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007f32:	89a3      	ldrhlt	r3, [r4, #12]
 8007f34:	181b      	addge	r3, r3, r0
 8007f36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007f3a:	bfac      	ite	ge
 8007f3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007f3e:	81a3      	strhlt	r3, [r4, #12]
 8007f40:	bd10      	pop	{r4, pc}

08007f42 <__swrite>:
 8007f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f46:	461f      	mov	r7, r3
 8007f48:	898b      	ldrh	r3, [r1, #12]
 8007f4a:	05db      	lsls	r3, r3, #23
 8007f4c:	4605      	mov	r5, r0
 8007f4e:	460c      	mov	r4, r1
 8007f50:	4616      	mov	r6, r2
 8007f52:	d505      	bpl.n	8007f60 <__swrite+0x1e>
 8007f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f58:	2302      	movs	r3, #2
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f000 f9f8 	bl	8008350 <_lseek_r>
 8007f60:	89a3      	ldrh	r3, [r4, #12]
 8007f62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f6a:	81a3      	strh	r3, [r4, #12]
 8007f6c:	4632      	mov	r2, r6
 8007f6e:	463b      	mov	r3, r7
 8007f70:	4628      	mov	r0, r5
 8007f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f76:	f000 b869 	b.w	800804c <_write_r>

08007f7a <__sseek>:
 8007f7a:	b510      	push	{r4, lr}
 8007f7c:	460c      	mov	r4, r1
 8007f7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f82:	f000 f9e5 	bl	8008350 <_lseek_r>
 8007f86:	1c43      	adds	r3, r0, #1
 8007f88:	89a3      	ldrh	r3, [r4, #12]
 8007f8a:	bf15      	itete	ne
 8007f8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007f8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007f92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007f96:	81a3      	strheq	r3, [r4, #12]
 8007f98:	bf18      	it	ne
 8007f9a:	81a3      	strhne	r3, [r4, #12]
 8007f9c:	bd10      	pop	{r4, pc}

08007f9e <__sclose>:
 8007f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fa2:	f000 b8f1 	b.w	8008188 <_close_r>
	...

08007fa8 <__swbuf_r>:
 8007fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007faa:	460e      	mov	r6, r1
 8007fac:	4614      	mov	r4, r2
 8007fae:	4605      	mov	r5, r0
 8007fb0:	b118      	cbz	r0, 8007fba <__swbuf_r+0x12>
 8007fb2:	6983      	ldr	r3, [r0, #24]
 8007fb4:	b90b      	cbnz	r3, 8007fba <__swbuf_r+0x12>
 8007fb6:	f7ff f921 	bl	80071fc <__sinit>
 8007fba:	4b21      	ldr	r3, [pc, #132]	; (8008040 <__swbuf_r+0x98>)
 8007fbc:	429c      	cmp	r4, r3
 8007fbe:	d12b      	bne.n	8008018 <__swbuf_r+0x70>
 8007fc0:	686c      	ldr	r4, [r5, #4]
 8007fc2:	69a3      	ldr	r3, [r4, #24]
 8007fc4:	60a3      	str	r3, [r4, #8]
 8007fc6:	89a3      	ldrh	r3, [r4, #12]
 8007fc8:	071a      	lsls	r2, r3, #28
 8007fca:	d52f      	bpl.n	800802c <__swbuf_r+0x84>
 8007fcc:	6923      	ldr	r3, [r4, #16]
 8007fce:	b36b      	cbz	r3, 800802c <__swbuf_r+0x84>
 8007fd0:	6923      	ldr	r3, [r4, #16]
 8007fd2:	6820      	ldr	r0, [r4, #0]
 8007fd4:	1ac0      	subs	r0, r0, r3
 8007fd6:	6963      	ldr	r3, [r4, #20]
 8007fd8:	b2f6      	uxtb	r6, r6
 8007fda:	4283      	cmp	r3, r0
 8007fdc:	4637      	mov	r7, r6
 8007fde:	dc04      	bgt.n	8007fea <__swbuf_r+0x42>
 8007fe0:	4621      	mov	r1, r4
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	f000 f966 	bl	80082b4 <_fflush_r>
 8007fe8:	bb30      	cbnz	r0, 8008038 <__swbuf_r+0x90>
 8007fea:	68a3      	ldr	r3, [r4, #8]
 8007fec:	3b01      	subs	r3, #1
 8007fee:	60a3      	str	r3, [r4, #8]
 8007ff0:	6823      	ldr	r3, [r4, #0]
 8007ff2:	1c5a      	adds	r2, r3, #1
 8007ff4:	6022      	str	r2, [r4, #0]
 8007ff6:	701e      	strb	r6, [r3, #0]
 8007ff8:	6963      	ldr	r3, [r4, #20]
 8007ffa:	3001      	adds	r0, #1
 8007ffc:	4283      	cmp	r3, r0
 8007ffe:	d004      	beq.n	800800a <__swbuf_r+0x62>
 8008000:	89a3      	ldrh	r3, [r4, #12]
 8008002:	07db      	lsls	r3, r3, #31
 8008004:	d506      	bpl.n	8008014 <__swbuf_r+0x6c>
 8008006:	2e0a      	cmp	r6, #10
 8008008:	d104      	bne.n	8008014 <__swbuf_r+0x6c>
 800800a:	4621      	mov	r1, r4
 800800c:	4628      	mov	r0, r5
 800800e:	f000 f951 	bl	80082b4 <_fflush_r>
 8008012:	b988      	cbnz	r0, 8008038 <__swbuf_r+0x90>
 8008014:	4638      	mov	r0, r7
 8008016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008018:	4b0a      	ldr	r3, [pc, #40]	; (8008044 <__swbuf_r+0x9c>)
 800801a:	429c      	cmp	r4, r3
 800801c:	d101      	bne.n	8008022 <__swbuf_r+0x7a>
 800801e:	68ac      	ldr	r4, [r5, #8]
 8008020:	e7cf      	b.n	8007fc2 <__swbuf_r+0x1a>
 8008022:	4b09      	ldr	r3, [pc, #36]	; (8008048 <__swbuf_r+0xa0>)
 8008024:	429c      	cmp	r4, r3
 8008026:	bf08      	it	eq
 8008028:	68ec      	ldreq	r4, [r5, #12]
 800802a:	e7ca      	b.n	8007fc2 <__swbuf_r+0x1a>
 800802c:	4621      	mov	r1, r4
 800802e:	4628      	mov	r0, r5
 8008030:	f000 f81e 	bl	8008070 <__swsetup_r>
 8008034:	2800      	cmp	r0, #0
 8008036:	d0cb      	beq.n	8007fd0 <__swbuf_r+0x28>
 8008038:	f04f 37ff 	mov.w	r7, #4294967295
 800803c:	e7ea      	b.n	8008014 <__swbuf_r+0x6c>
 800803e:	bf00      	nop
 8008040:	08008778 	.word	0x08008778
 8008044:	08008798 	.word	0x08008798
 8008048:	08008758 	.word	0x08008758

0800804c <_write_r>:
 800804c:	b538      	push	{r3, r4, r5, lr}
 800804e:	4d07      	ldr	r5, [pc, #28]	; (800806c <_write_r+0x20>)
 8008050:	4604      	mov	r4, r0
 8008052:	4608      	mov	r0, r1
 8008054:	4611      	mov	r1, r2
 8008056:	2200      	movs	r2, #0
 8008058:	602a      	str	r2, [r5, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	f7f9 ff31 	bl	8001ec2 <_write>
 8008060:	1c43      	adds	r3, r0, #1
 8008062:	d102      	bne.n	800806a <_write_r+0x1e>
 8008064:	682b      	ldr	r3, [r5, #0]
 8008066:	b103      	cbz	r3, 800806a <_write_r+0x1e>
 8008068:	6023      	str	r3, [r4, #0]
 800806a:	bd38      	pop	{r3, r4, r5, pc}
 800806c:	200003e4 	.word	0x200003e4

08008070 <__swsetup_r>:
 8008070:	4b32      	ldr	r3, [pc, #200]	; (800813c <__swsetup_r+0xcc>)
 8008072:	b570      	push	{r4, r5, r6, lr}
 8008074:	681d      	ldr	r5, [r3, #0]
 8008076:	4606      	mov	r6, r0
 8008078:	460c      	mov	r4, r1
 800807a:	b125      	cbz	r5, 8008086 <__swsetup_r+0x16>
 800807c:	69ab      	ldr	r3, [r5, #24]
 800807e:	b913      	cbnz	r3, 8008086 <__swsetup_r+0x16>
 8008080:	4628      	mov	r0, r5
 8008082:	f7ff f8bb 	bl	80071fc <__sinit>
 8008086:	4b2e      	ldr	r3, [pc, #184]	; (8008140 <__swsetup_r+0xd0>)
 8008088:	429c      	cmp	r4, r3
 800808a:	d10f      	bne.n	80080ac <__swsetup_r+0x3c>
 800808c:	686c      	ldr	r4, [r5, #4]
 800808e:	89a3      	ldrh	r3, [r4, #12]
 8008090:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008094:	0719      	lsls	r1, r3, #28
 8008096:	d42c      	bmi.n	80080f2 <__swsetup_r+0x82>
 8008098:	06dd      	lsls	r5, r3, #27
 800809a:	d411      	bmi.n	80080c0 <__swsetup_r+0x50>
 800809c:	2309      	movs	r3, #9
 800809e:	6033      	str	r3, [r6, #0]
 80080a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80080a4:	81a3      	strh	r3, [r4, #12]
 80080a6:	f04f 30ff 	mov.w	r0, #4294967295
 80080aa:	e03e      	b.n	800812a <__swsetup_r+0xba>
 80080ac:	4b25      	ldr	r3, [pc, #148]	; (8008144 <__swsetup_r+0xd4>)
 80080ae:	429c      	cmp	r4, r3
 80080b0:	d101      	bne.n	80080b6 <__swsetup_r+0x46>
 80080b2:	68ac      	ldr	r4, [r5, #8]
 80080b4:	e7eb      	b.n	800808e <__swsetup_r+0x1e>
 80080b6:	4b24      	ldr	r3, [pc, #144]	; (8008148 <__swsetup_r+0xd8>)
 80080b8:	429c      	cmp	r4, r3
 80080ba:	bf08      	it	eq
 80080bc:	68ec      	ldreq	r4, [r5, #12]
 80080be:	e7e6      	b.n	800808e <__swsetup_r+0x1e>
 80080c0:	0758      	lsls	r0, r3, #29
 80080c2:	d512      	bpl.n	80080ea <__swsetup_r+0x7a>
 80080c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080c6:	b141      	cbz	r1, 80080da <__swsetup_r+0x6a>
 80080c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080cc:	4299      	cmp	r1, r3
 80080ce:	d002      	beq.n	80080d6 <__swsetup_r+0x66>
 80080d0:	4630      	mov	r0, r6
 80080d2:	f7ff fcdb 	bl	8007a8c <_free_r>
 80080d6:	2300      	movs	r3, #0
 80080d8:	6363      	str	r3, [r4, #52]	; 0x34
 80080da:	89a3      	ldrh	r3, [r4, #12]
 80080dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080e0:	81a3      	strh	r3, [r4, #12]
 80080e2:	2300      	movs	r3, #0
 80080e4:	6063      	str	r3, [r4, #4]
 80080e6:	6923      	ldr	r3, [r4, #16]
 80080e8:	6023      	str	r3, [r4, #0]
 80080ea:	89a3      	ldrh	r3, [r4, #12]
 80080ec:	f043 0308 	orr.w	r3, r3, #8
 80080f0:	81a3      	strh	r3, [r4, #12]
 80080f2:	6923      	ldr	r3, [r4, #16]
 80080f4:	b94b      	cbnz	r3, 800810a <__swsetup_r+0x9a>
 80080f6:	89a3      	ldrh	r3, [r4, #12]
 80080f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008100:	d003      	beq.n	800810a <__swsetup_r+0x9a>
 8008102:	4621      	mov	r1, r4
 8008104:	4630      	mov	r0, r6
 8008106:	f000 f95b 	bl	80083c0 <__smakebuf_r>
 800810a:	89a0      	ldrh	r0, [r4, #12]
 800810c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008110:	f010 0301 	ands.w	r3, r0, #1
 8008114:	d00a      	beq.n	800812c <__swsetup_r+0xbc>
 8008116:	2300      	movs	r3, #0
 8008118:	60a3      	str	r3, [r4, #8]
 800811a:	6963      	ldr	r3, [r4, #20]
 800811c:	425b      	negs	r3, r3
 800811e:	61a3      	str	r3, [r4, #24]
 8008120:	6923      	ldr	r3, [r4, #16]
 8008122:	b943      	cbnz	r3, 8008136 <__swsetup_r+0xc6>
 8008124:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008128:	d1ba      	bne.n	80080a0 <__swsetup_r+0x30>
 800812a:	bd70      	pop	{r4, r5, r6, pc}
 800812c:	0781      	lsls	r1, r0, #30
 800812e:	bf58      	it	pl
 8008130:	6963      	ldrpl	r3, [r4, #20]
 8008132:	60a3      	str	r3, [r4, #8]
 8008134:	e7f4      	b.n	8008120 <__swsetup_r+0xb0>
 8008136:	2000      	movs	r0, #0
 8008138:	e7f7      	b.n	800812a <__swsetup_r+0xba>
 800813a:	bf00      	nop
 800813c:	20000024 	.word	0x20000024
 8008140:	08008778 	.word	0x08008778
 8008144:	08008798 	.word	0x08008798
 8008148:	08008758 	.word	0x08008758

0800814c <__assert_func>:
 800814c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800814e:	4614      	mov	r4, r2
 8008150:	461a      	mov	r2, r3
 8008152:	4b09      	ldr	r3, [pc, #36]	; (8008178 <__assert_func+0x2c>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4605      	mov	r5, r0
 8008158:	68d8      	ldr	r0, [r3, #12]
 800815a:	b14c      	cbz	r4, 8008170 <__assert_func+0x24>
 800815c:	4b07      	ldr	r3, [pc, #28]	; (800817c <__assert_func+0x30>)
 800815e:	9100      	str	r1, [sp, #0]
 8008160:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008164:	4906      	ldr	r1, [pc, #24]	; (8008180 <__assert_func+0x34>)
 8008166:	462b      	mov	r3, r5
 8008168:	f000 f8e0 	bl	800832c <fiprintf>
 800816c:	f000 f9a5 	bl	80084ba <abort>
 8008170:	4b04      	ldr	r3, [pc, #16]	; (8008184 <__assert_func+0x38>)
 8008172:	461c      	mov	r4, r3
 8008174:	e7f3      	b.n	800815e <__assert_func+0x12>
 8008176:	bf00      	nop
 8008178:	20000024 	.word	0x20000024
 800817c:	08008925 	.word	0x08008925
 8008180:	08008932 	.word	0x08008932
 8008184:	08008960 	.word	0x08008960

08008188 <_close_r>:
 8008188:	b538      	push	{r3, r4, r5, lr}
 800818a:	4d06      	ldr	r5, [pc, #24]	; (80081a4 <_close_r+0x1c>)
 800818c:	2300      	movs	r3, #0
 800818e:	4604      	mov	r4, r0
 8008190:	4608      	mov	r0, r1
 8008192:	602b      	str	r3, [r5, #0]
 8008194:	f7f9 feb1 	bl	8001efa <_close>
 8008198:	1c43      	adds	r3, r0, #1
 800819a:	d102      	bne.n	80081a2 <_close_r+0x1a>
 800819c:	682b      	ldr	r3, [r5, #0]
 800819e:	b103      	cbz	r3, 80081a2 <_close_r+0x1a>
 80081a0:	6023      	str	r3, [r4, #0]
 80081a2:	bd38      	pop	{r3, r4, r5, pc}
 80081a4:	200003e4 	.word	0x200003e4

080081a8 <__sflush_r>:
 80081a8:	898a      	ldrh	r2, [r1, #12]
 80081aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081ae:	4605      	mov	r5, r0
 80081b0:	0710      	lsls	r0, r2, #28
 80081b2:	460c      	mov	r4, r1
 80081b4:	d458      	bmi.n	8008268 <__sflush_r+0xc0>
 80081b6:	684b      	ldr	r3, [r1, #4]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	dc05      	bgt.n	80081c8 <__sflush_r+0x20>
 80081bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081be:	2b00      	cmp	r3, #0
 80081c0:	dc02      	bgt.n	80081c8 <__sflush_r+0x20>
 80081c2:	2000      	movs	r0, #0
 80081c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081ca:	2e00      	cmp	r6, #0
 80081cc:	d0f9      	beq.n	80081c2 <__sflush_r+0x1a>
 80081ce:	2300      	movs	r3, #0
 80081d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80081d4:	682f      	ldr	r7, [r5, #0]
 80081d6:	602b      	str	r3, [r5, #0]
 80081d8:	d032      	beq.n	8008240 <__sflush_r+0x98>
 80081da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80081dc:	89a3      	ldrh	r3, [r4, #12]
 80081de:	075a      	lsls	r2, r3, #29
 80081e0:	d505      	bpl.n	80081ee <__sflush_r+0x46>
 80081e2:	6863      	ldr	r3, [r4, #4]
 80081e4:	1ac0      	subs	r0, r0, r3
 80081e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081e8:	b10b      	cbz	r3, 80081ee <__sflush_r+0x46>
 80081ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081ec:	1ac0      	subs	r0, r0, r3
 80081ee:	2300      	movs	r3, #0
 80081f0:	4602      	mov	r2, r0
 80081f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081f4:	6a21      	ldr	r1, [r4, #32]
 80081f6:	4628      	mov	r0, r5
 80081f8:	47b0      	blx	r6
 80081fa:	1c43      	adds	r3, r0, #1
 80081fc:	89a3      	ldrh	r3, [r4, #12]
 80081fe:	d106      	bne.n	800820e <__sflush_r+0x66>
 8008200:	6829      	ldr	r1, [r5, #0]
 8008202:	291d      	cmp	r1, #29
 8008204:	d82c      	bhi.n	8008260 <__sflush_r+0xb8>
 8008206:	4a2a      	ldr	r2, [pc, #168]	; (80082b0 <__sflush_r+0x108>)
 8008208:	40ca      	lsrs	r2, r1
 800820a:	07d6      	lsls	r6, r2, #31
 800820c:	d528      	bpl.n	8008260 <__sflush_r+0xb8>
 800820e:	2200      	movs	r2, #0
 8008210:	6062      	str	r2, [r4, #4]
 8008212:	04d9      	lsls	r1, r3, #19
 8008214:	6922      	ldr	r2, [r4, #16]
 8008216:	6022      	str	r2, [r4, #0]
 8008218:	d504      	bpl.n	8008224 <__sflush_r+0x7c>
 800821a:	1c42      	adds	r2, r0, #1
 800821c:	d101      	bne.n	8008222 <__sflush_r+0x7a>
 800821e:	682b      	ldr	r3, [r5, #0]
 8008220:	b903      	cbnz	r3, 8008224 <__sflush_r+0x7c>
 8008222:	6560      	str	r0, [r4, #84]	; 0x54
 8008224:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008226:	602f      	str	r7, [r5, #0]
 8008228:	2900      	cmp	r1, #0
 800822a:	d0ca      	beq.n	80081c2 <__sflush_r+0x1a>
 800822c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008230:	4299      	cmp	r1, r3
 8008232:	d002      	beq.n	800823a <__sflush_r+0x92>
 8008234:	4628      	mov	r0, r5
 8008236:	f7ff fc29 	bl	8007a8c <_free_r>
 800823a:	2000      	movs	r0, #0
 800823c:	6360      	str	r0, [r4, #52]	; 0x34
 800823e:	e7c1      	b.n	80081c4 <__sflush_r+0x1c>
 8008240:	6a21      	ldr	r1, [r4, #32]
 8008242:	2301      	movs	r3, #1
 8008244:	4628      	mov	r0, r5
 8008246:	47b0      	blx	r6
 8008248:	1c41      	adds	r1, r0, #1
 800824a:	d1c7      	bne.n	80081dc <__sflush_r+0x34>
 800824c:	682b      	ldr	r3, [r5, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d0c4      	beq.n	80081dc <__sflush_r+0x34>
 8008252:	2b1d      	cmp	r3, #29
 8008254:	d001      	beq.n	800825a <__sflush_r+0xb2>
 8008256:	2b16      	cmp	r3, #22
 8008258:	d101      	bne.n	800825e <__sflush_r+0xb6>
 800825a:	602f      	str	r7, [r5, #0]
 800825c:	e7b1      	b.n	80081c2 <__sflush_r+0x1a>
 800825e:	89a3      	ldrh	r3, [r4, #12]
 8008260:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008264:	81a3      	strh	r3, [r4, #12]
 8008266:	e7ad      	b.n	80081c4 <__sflush_r+0x1c>
 8008268:	690f      	ldr	r7, [r1, #16]
 800826a:	2f00      	cmp	r7, #0
 800826c:	d0a9      	beq.n	80081c2 <__sflush_r+0x1a>
 800826e:	0793      	lsls	r3, r2, #30
 8008270:	680e      	ldr	r6, [r1, #0]
 8008272:	bf08      	it	eq
 8008274:	694b      	ldreq	r3, [r1, #20]
 8008276:	600f      	str	r7, [r1, #0]
 8008278:	bf18      	it	ne
 800827a:	2300      	movne	r3, #0
 800827c:	eba6 0807 	sub.w	r8, r6, r7
 8008280:	608b      	str	r3, [r1, #8]
 8008282:	f1b8 0f00 	cmp.w	r8, #0
 8008286:	dd9c      	ble.n	80081c2 <__sflush_r+0x1a>
 8008288:	6a21      	ldr	r1, [r4, #32]
 800828a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800828c:	4643      	mov	r3, r8
 800828e:	463a      	mov	r2, r7
 8008290:	4628      	mov	r0, r5
 8008292:	47b0      	blx	r6
 8008294:	2800      	cmp	r0, #0
 8008296:	dc06      	bgt.n	80082a6 <__sflush_r+0xfe>
 8008298:	89a3      	ldrh	r3, [r4, #12]
 800829a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800829e:	81a3      	strh	r3, [r4, #12]
 80082a0:	f04f 30ff 	mov.w	r0, #4294967295
 80082a4:	e78e      	b.n	80081c4 <__sflush_r+0x1c>
 80082a6:	4407      	add	r7, r0
 80082a8:	eba8 0800 	sub.w	r8, r8, r0
 80082ac:	e7e9      	b.n	8008282 <__sflush_r+0xda>
 80082ae:	bf00      	nop
 80082b0:	20400001 	.word	0x20400001

080082b4 <_fflush_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	690b      	ldr	r3, [r1, #16]
 80082b8:	4605      	mov	r5, r0
 80082ba:	460c      	mov	r4, r1
 80082bc:	b913      	cbnz	r3, 80082c4 <_fflush_r+0x10>
 80082be:	2500      	movs	r5, #0
 80082c0:	4628      	mov	r0, r5
 80082c2:	bd38      	pop	{r3, r4, r5, pc}
 80082c4:	b118      	cbz	r0, 80082ce <_fflush_r+0x1a>
 80082c6:	6983      	ldr	r3, [r0, #24]
 80082c8:	b90b      	cbnz	r3, 80082ce <_fflush_r+0x1a>
 80082ca:	f7fe ff97 	bl	80071fc <__sinit>
 80082ce:	4b14      	ldr	r3, [pc, #80]	; (8008320 <_fflush_r+0x6c>)
 80082d0:	429c      	cmp	r4, r3
 80082d2:	d11b      	bne.n	800830c <_fflush_r+0x58>
 80082d4:	686c      	ldr	r4, [r5, #4]
 80082d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0ef      	beq.n	80082be <_fflush_r+0xa>
 80082de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80082e0:	07d0      	lsls	r0, r2, #31
 80082e2:	d404      	bmi.n	80082ee <_fflush_r+0x3a>
 80082e4:	0599      	lsls	r1, r3, #22
 80082e6:	d402      	bmi.n	80082ee <_fflush_r+0x3a>
 80082e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082ea:	f7ff f82a 	bl	8007342 <__retarget_lock_acquire_recursive>
 80082ee:	4628      	mov	r0, r5
 80082f0:	4621      	mov	r1, r4
 80082f2:	f7ff ff59 	bl	80081a8 <__sflush_r>
 80082f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082f8:	07da      	lsls	r2, r3, #31
 80082fa:	4605      	mov	r5, r0
 80082fc:	d4e0      	bmi.n	80082c0 <_fflush_r+0xc>
 80082fe:	89a3      	ldrh	r3, [r4, #12]
 8008300:	059b      	lsls	r3, r3, #22
 8008302:	d4dd      	bmi.n	80082c0 <_fflush_r+0xc>
 8008304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008306:	f7ff f81d 	bl	8007344 <__retarget_lock_release_recursive>
 800830a:	e7d9      	b.n	80082c0 <_fflush_r+0xc>
 800830c:	4b05      	ldr	r3, [pc, #20]	; (8008324 <_fflush_r+0x70>)
 800830e:	429c      	cmp	r4, r3
 8008310:	d101      	bne.n	8008316 <_fflush_r+0x62>
 8008312:	68ac      	ldr	r4, [r5, #8]
 8008314:	e7df      	b.n	80082d6 <_fflush_r+0x22>
 8008316:	4b04      	ldr	r3, [pc, #16]	; (8008328 <_fflush_r+0x74>)
 8008318:	429c      	cmp	r4, r3
 800831a:	bf08      	it	eq
 800831c:	68ec      	ldreq	r4, [r5, #12]
 800831e:	e7da      	b.n	80082d6 <_fflush_r+0x22>
 8008320:	08008778 	.word	0x08008778
 8008324:	08008798 	.word	0x08008798
 8008328:	08008758 	.word	0x08008758

0800832c <fiprintf>:
 800832c:	b40e      	push	{r1, r2, r3}
 800832e:	b503      	push	{r0, r1, lr}
 8008330:	4601      	mov	r1, r0
 8008332:	ab03      	add	r3, sp, #12
 8008334:	4805      	ldr	r0, [pc, #20]	; (800834c <fiprintf+0x20>)
 8008336:	f853 2b04 	ldr.w	r2, [r3], #4
 800833a:	6800      	ldr	r0, [r0, #0]
 800833c:	9301      	str	r3, [sp, #4]
 800833e:	f7ff fcaf 	bl	8007ca0 <_vfiprintf_r>
 8008342:	b002      	add	sp, #8
 8008344:	f85d eb04 	ldr.w	lr, [sp], #4
 8008348:	b003      	add	sp, #12
 800834a:	4770      	bx	lr
 800834c:	20000024 	.word	0x20000024

08008350 <_lseek_r>:
 8008350:	b538      	push	{r3, r4, r5, lr}
 8008352:	4d07      	ldr	r5, [pc, #28]	; (8008370 <_lseek_r+0x20>)
 8008354:	4604      	mov	r4, r0
 8008356:	4608      	mov	r0, r1
 8008358:	4611      	mov	r1, r2
 800835a:	2200      	movs	r2, #0
 800835c:	602a      	str	r2, [r5, #0]
 800835e:	461a      	mov	r2, r3
 8008360:	f7f9 fdf2 	bl	8001f48 <_lseek>
 8008364:	1c43      	adds	r3, r0, #1
 8008366:	d102      	bne.n	800836e <_lseek_r+0x1e>
 8008368:	682b      	ldr	r3, [r5, #0]
 800836a:	b103      	cbz	r3, 800836e <_lseek_r+0x1e>
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	bd38      	pop	{r3, r4, r5, pc}
 8008370:	200003e4 	.word	0x200003e4

08008374 <__swhatbuf_r>:
 8008374:	b570      	push	{r4, r5, r6, lr}
 8008376:	460e      	mov	r6, r1
 8008378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800837c:	2900      	cmp	r1, #0
 800837e:	b096      	sub	sp, #88	; 0x58
 8008380:	4614      	mov	r4, r2
 8008382:	461d      	mov	r5, r3
 8008384:	da08      	bge.n	8008398 <__swhatbuf_r+0x24>
 8008386:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800838a:	2200      	movs	r2, #0
 800838c:	602a      	str	r2, [r5, #0]
 800838e:	061a      	lsls	r2, r3, #24
 8008390:	d410      	bmi.n	80083b4 <__swhatbuf_r+0x40>
 8008392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008396:	e00e      	b.n	80083b6 <__swhatbuf_r+0x42>
 8008398:	466a      	mov	r2, sp
 800839a:	f000 f895 	bl	80084c8 <_fstat_r>
 800839e:	2800      	cmp	r0, #0
 80083a0:	dbf1      	blt.n	8008386 <__swhatbuf_r+0x12>
 80083a2:	9a01      	ldr	r2, [sp, #4]
 80083a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083ac:	425a      	negs	r2, r3
 80083ae:	415a      	adcs	r2, r3
 80083b0:	602a      	str	r2, [r5, #0]
 80083b2:	e7ee      	b.n	8008392 <__swhatbuf_r+0x1e>
 80083b4:	2340      	movs	r3, #64	; 0x40
 80083b6:	2000      	movs	r0, #0
 80083b8:	6023      	str	r3, [r4, #0]
 80083ba:	b016      	add	sp, #88	; 0x58
 80083bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080083c0 <__smakebuf_r>:
 80083c0:	898b      	ldrh	r3, [r1, #12]
 80083c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083c4:	079d      	lsls	r5, r3, #30
 80083c6:	4606      	mov	r6, r0
 80083c8:	460c      	mov	r4, r1
 80083ca:	d507      	bpl.n	80083dc <__smakebuf_r+0x1c>
 80083cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	6123      	str	r3, [r4, #16]
 80083d4:	2301      	movs	r3, #1
 80083d6:	6163      	str	r3, [r4, #20]
 80083d8:	b002      	add	sp, #8
 80083da:	bd70      	pop	{r4, r5, r6, pc}
 80083dc:	ab01      	add	r3, sp, #4
 80083de:	466a      	mov	r2, sp
 80083e0:	f7ff ffc8 	bl	8008374 <__swhatbuf_r>
 80083e4:	9900      	ldr	r1, [sp, #0]
 80083e6:	4605      	mov	r5, r0
 80083e8:	4630      	mov	r0, r6
 80083ea:	f7ff fbbb 	bl	8007b64 <_malloc_r>
 80083ee:	b948      	cbnz	r0, 8008404 <__smakebuf_r+0x44>
 80083f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083f4:	059a      	lsls	r2, r3, #22
 80083f6:	d4ef      	bmi.n	80083d8 <__smakebuf_r+0x18>
 80083f8:	f023 0303 	bic.w	r3, r3, #3
 80083fc:	f043 0302 	orr.w	r3, r3, #2
 8008400:	81a3      	strh	r3, [r4, #12]
 8008402:	e7e3      	b.n	80083cc <__smakebuf_r+0xc>
 8008404:	4b0d      	ldr	r3, [pc, #52]	; (800843c <__smakebuf_r+0x7c>)
 8008406:	62b3      	str	r3, [r6, #40]	; 0x28
 8008408:	89a3      	ldrh	r3, [r4, #12]
 800840a:	6020      	str	r0, [r4, #0]
 800840c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008410:	81a3      	strh	r3, [r4, #12]
 8008412:	9b00      	ldr	r3, [sp, #0]
 8008414:	6163      	str	r3, [r4, #20]
 8008416:	9b01      	ldr	r3, [sp, #4]
 8008418:	6120      	str	r0, [r4, #16]
 800841a:	b15b      	cbz	r3, 8008434 <__smakebuf_r+0x74>
 800841c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008420:	4630      	mov	r0, r6
 8008422:	f000 f863 	bl	80084ec <_isatty_r>
 8008426:	b128      	cbz	r0, 8008434 <__smakebuf_r+0x74>
 8008428:	89a3      	ldrh	r3, [r4, #12]
 800842a:	f023 0303 	bic.w	r3, r3, #3
 800842e:	f043 0301 	orr.w	r3, r3, #1
 8008432:	81a3      	strh	r3, [r4, #12]
 8008434:	89a0      	ldrh	r0, [r4, #12]
 8008436:	4305      	orrs	r5, r0
 8008438:	81a5      	strh	r5, [r4, #12]
 800843a:	e7cd      	b.n	80083d8 <__smakebuf_r+0x18>
 800843c:	08007195 	.word	0x08007195

08008440 <__ascii_mbtowc>:
 8008440:	b082      	sub	sp, #8
 8008442:	b901      	cbnz	r1, 8008446 <__ascii_mbtowc+0x6>
 8008444:	a901      	add	r1, sp, #4
 8008446:	b142      	cbz	r2, 800845a <__ascii_mbtowc+0x1a>
 8008448:	b14b      	cbz	r3, 800845e <__ascii_mbtowc+0x1e>
 800844a:	7813      	ldrb	r3, [r2, #0]
 800844c:	600b      	str	r3, [r1, #0]
 800844e:	7812      	ldrb	r2, [r2, #0]
 8008450:	1e10      	subs	r0, r2, #0
 8008452:	bf18      	it	ne
 8008454:	2001      	movne	r0, #1
 8008456:	b002      	add	sp, #8
 8008458:	4770      	bx	lr
 800845a:	4610      	mov	r0, r2
 800845c:	e7fb      	b.n	8008456 <__ascii_mbtowc+0x16>
 800845e:	f06f 0001 	mvn.w	r0, #1
 8008462:	e7f8      	b.n	8008456 <__ascii_mbtowc+0x16>

08008464 <__malloc_lock>:
 8008464:	4801      	ldr	r0, [pc, #4]	; (800846c <__malloc_lock+0x8>)
 8008466:	f7fe bf6c 	b.w	8007342 <__retarget_lock_acquire_recursive>
 800846a:	bf00      	nop
 800846c:	200003d8 	.word	0x200003d8

08008470 <__malloc_unlock>:
 8008470:	4801      	ldr	r0, [pc, #4]	; (8008478 <__malloc_unlock+0x8>)
 8008472:	f7fe bf67 	b.w	8007344 <__retarget_lock_release_recursive>
 8008476:	bf00      	nop
 8008478:	200003d8 	.word	0x200003d8

0800847c <_read_r>:
 800847c:	b538      	push	{r3, r4, r5, lr}
 800847e:	4d07      	ldr	r5, [pc, #28]	; (800849c <_read_r+0x20>)
 8008480:	4604      	mov	r4, r0
 8008482:	4608      	mov	r0, r1
 8008484:	4611      	mov	r1, r2
 8008486:	2200      	movs	r2, #0
 8008488:	602a      	str	r2, [r5, #0]
 800848a:	461a      	mov	r2, r3
 800848c:	f7f9 fcfc 	bl	8001e88 <_read>
 8008490:	1c43      	adds	r3, r0, #1
 8008492:	d102      	bne.n	800849a <_read_r+0x1e>
 8008494:	682b      	ldr	r3, [r5, #0]
 8008496:	b103      	cbz	r3, 800849a <_read_r+0x1e>
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	bd38      	pop	{r3, r4, r5, pc}
 800849c:	200003e4 	.word	0x200003e4

080084a0 <__ascii_wctomb>:
 80084a0:	b149      	cbz	r1, 80084b6 <__ascii_wctomb+0x16>
 80084a2:	2aff      	cmp	r2, #255	; 0xff
 80084a4:	bf85      	ittet	hi
 80084a6:	238a      	movhi	r3, #138	; 0x8a
 80084a8:	6003      	strhi	r3, [r0, #0]
 80084aa:	700a      	strbls	r2, [r1, #0]
 80084ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80084b0:	bf98      	it	ls
 80084b2:	2001      	movls	r0, #1
 80084b4:	4770      	bx	lr
 80084b6:	4608      	mov	r0, r1
 80084b8:	4770      	bx	lr

080084ba <abort>:
 80084ba:	b508      	push	{r3, lr}
 80084bc:	2006      	movs	r0, #6
 80084be:	f000 f84d 	bl	800855c <raise>
 80084c2:	2001      	movs	r0, #1
 80084c4:	f7f9 fcd6 	bl	8001e74 <_exit>

080084c8 <_fstat_r>:
 80084c8:	b538      	push	{r3, r4, r5, lr}
 80084ca:	4d07      	ldr	r5, [pc, #28]	; (80084e8 <_fstat_r+0x20>)
 80084cc:	2300      	movs	r3, #0
 80084ce:	4604      	mov	r4, r0
 80084d0:	4608      	mov	r0, r1
 80084d2:	4611      	mov	r1, r2
 80084d4:	602b      	str	r3, [r5, #0]
 80084d6:	f7f9 fd1c 	bl	8001f12 <_fstat>
 80084da:	1c43      	adds	r3, r0, #1
 80084dc:	d102      	bne.n	80084e4 <_fstat_r+0x1c>
 80084de:	682b      	ldr	r3, [r5, #0]
 80084e0:	b103      	cbz	r3, 80084e4 <_fstat_r+0x1c>
 80084e2:	6023      	str	r3, [r4, #0]
 80084e4:	bd38      	pop	{r3, r4, r5, pc}
 80084e6:	bf00      	nop
 80084e8:	200003e4 	.word	0x200003e4

080084ec <_isatty_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4d06      	ldr	r5, [pc, #24]	; (8008508 <_isatty_r+0x1c>)
 80084f0:	2300      	movs	r3, #0
 80084f2:	4604      	mov	r4, r0
 80084f4:	4608      	mov	r0, r1
 80084f6:	602b      	str	r3, [r5, #0]
 80084f8:	f7f9 fd1b 	bl	8001f32 <_isatty>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_isatty_r+0x1a>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	b103      	cbz	r3, 8008506 <_isatty_r+0x1a>
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	200003e4 	.word	0x200003e4

0800850c <_raise_r>:
 800850c:	291f      	cmp	r1, #31
 800850e:	b538      	push	{r3, r4, r5, lr}
 8008510:	4604      	mov	r4, r0
 8008512:	460d      	mov	r5, r1
 8008514:	d904      	bls.n	8008520 <_raise_r+0x14>
 8008516:	2316      	movs	r3, #22
 8008518:	6003      	str	r3, [r0, #0]
 800851a:	f04f 30ff 	mov.w	r0, #4294967295
 800851e:	bd38      	pop	{r3, r4, r5, pc}
 8008520:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008522:	b112      	cbz	r2, 800852a <_raise_r+0x1e>
 8008524:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008528:	b94b      	cbnz	r3, 800853e <_raise_r+0x32>
 800852a:	4620      	mov	r0, r4
 800852c:	f000 f830 	bl	8008590 <_getpid_r>
 8008530:	462a      	mov	r2, r5
 8008532:	4601      	mov	r1, r0
 8008534:	4620      	mov	r0, r4
 8008536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800853a:	f000 b817 	b.w	800856c <_kill_r>
 800853e:	2b01      	cmp	r3, #1
 8008540:	d00a      	beq.n	8008558 <_raise_r+0x4c>
 8008542:	1c59      	adds	r1, r3, #1
 8008544:	d103      	bne.n	800854e <_raise_r+0x42>
 8008546:	2316      	movs	r3, #22
 8008548:	6003      	str	r3, [r0, #0]
 800854a:	2001      	movs	r0, #1
 800854c:	e7e7      	b.n	800851e <_raise_r+0x12>
 800854e:	2400      	movs	r4, #0
 8008550:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008554:	4628      	mov	r0, r5
 8008556:	4798      	blx	r3
 8008558:	2000      	movs	r0, #0
 800855a:	e7e0      	b.n	800851e <_raise_r+0x12>

0800855c <raise>:
 800855c:	4b02      	ldr	r3, [pc, #8]	; (8008568 <raise+0xc>)
 800855e:	4601      	mov	r1, r0
 8008560:	6818      	ldr	r0, [r3, #0]
 8008562:	f7ff bfd3 	b.w	800850c <_raise_r>
 8008566:	bf00      	nop
 8008568:	20000024 	.word	0x20000024

0800856c <_kill_r>:
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	4d07      	ldr	r5, [pc, #28]	; (800858c <_kill_r+0x20>)
 8008570:	2300      	movs	r3, #0
 8008572:	4604      	mov	r4, r0
 8008574:	4608      	mov	r0, r1
 8008576:	4611      	mov	r1, r2
 8008578:	602b      	str	r3, [r5, #0]
 800857a:	f7f9 fc6b 	bl	8001e54 <_kill>
 800857e:	1c43      	adds	r3, r0, #1
 8008580:	d102      	bne.n	8008588 <_kill_r+0x1c>
 8008582:	682b      	ldr	r3, [r5, #0]
 8008584:	b103      	cbz	r3, 8008588 <_kill_r+0x1c>
 8008586:	6023      	str	r3, [r4, #0]
 8008588:	bd38      	pop	{r3, r4, r5, pc}
 800858a:	bf00      	nop
 800858c:	200003e4 	.word	0x200003e4

08008590 <_getpid_r>:
 8008590:	f7f9 bc58 	b.w	8001e44 <_getpid>

08008594 <_init>:
 8008594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008596:	bf00      	nop
 8008598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800859a:	bc08      	pop	{r3}
 800859c:	469e      	mov	lr, r3
 800859e:	4770      	bx	lr

080085a0 <_fini>:
 80085a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a2:	bf00      	nop
 80085a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085a6:	bc08      	pop	{r3}
 80085a8:	469e      	mov	lr, r3
 80085aa:	4770      	bx	lr
