<BaliSimProject version="1.3" path="." stage="0" language="-1" name="testbench" simType="ModelSim">
    <Source worklib="work" path="../WS2812_IP/rtl/WS2812_IP.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="SOC_IP/testbench.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="testbench"/>
</BaliSimProject>
