# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab2_Decoder_2_4.srcs/sources_1/new/Decoder_2_to_4.vhd"
vhdl xil_defaultlib  "../../../Lab2_Decoder_2_4.srcs/sim_1/new/testbench.vhd"

# Do not sort compile order
nosort
