---
aliases:
  - "Programmable Logic"
  - "–ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä—É–µ–º–∞—è –ª–æ–≥–∏–∫–∞"
tags:
  - "#hardware #fpga #logic"
path:
  - "–∫–æ–º–ø—å—é—Ç–µ—Ä–Ω—ã–µ/–∞–ø–ø–∞—Ä–∞—Ç–Ω–æ–µ/–ª–æ–≥–∏–∫–∞"
---

## üìå [[Programmable Logic]]  
[[Programmable Logic]] ‚Äî –∫–ª–∞—Å—Å —Ü–∏—Ñ—Ä–æ–≤—ã—Ö –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö —É—Å—Ç—Ä–æ–π—Å—Ç–≤, —Å—Ç—Ä—É–∫—Ç—É—Ä–∞ –∫–æ—Ç–æ—Ä—ã—Ö –º–æ–∂–µ—Ç –±—ã—Ç—å —Å–∫–æ–Ω—Ñ–∏–≥—É—Ä–∏—Ä–æ–≤–∞–Ω–∞ –ø–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª–µ–º –ø–æ—Å–ª–µ –ø—Ä–æ–∏–∑–≤–æ–¥—Å—Ç–≤–∞. –ò—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è –¥–ª—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏ —Å—Ö–µ–º, —Å–ø–µ—Ü–∏—Ñ–∏—á–Ω—ã—Ö –ø–æ–¥ –∑–∞–¥–∞—á—É.

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç  
[[Programmable Logic]] —Å–æ—Å—Ç–æ–∏—Ç –∏–∑ –±–∞–∑–æ–≤—ã—Ö –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö —ç–ª–µ–º–µ–Ω—Ç–æ–≤ (–Ω–∞–ø—Ä–∏–º–µ—Ä, [[LUT]], [[Flip-Flops]]), –æ–±—ä–µ–¥–∏–Ω—ë–Ω–Ω—ã—Ö –≤ [[CLB]] –∏ —Å–æ–µ–¥–∏–Ω—ë–Ω–Ω—ã—Ö —á–µ—Ä–µ–∑ –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä—É–µ–º—É—é –º–∞—Ä—à—Ä—É—Ç–∏–∑–∞—Ü–∏—é:

- –ü–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å –æ–ø–∏—Å—ã–≤–∞–µ—Ç –ª–æ–≥–∏–∫—É (–Ω–∞ [[HDL]] ‚Äî [[Verilog]] –∏–ª–∏ [[VHDL]])  
- –ö–æ–¥ –∫–æ–º–ø–∏–ª–∏—Ä—É–µ—Ç—Å—è –≤ –±–∏—Ç—Å—Ç—Ä–∏–º ‚Äî –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–æ–Ω–Ω—ã–π —Ñ–∞–π–ª  
- –ë–∏—Ç—Å—Ç—Ä–∏–º –∑–∞–≥—Ä—É–∂–∞–µ—Ç—Å—è –≤ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ: [[FPGA]], [[CPLD]], [[eFPGA]]  
- –ü–æ—Å–ª–µ –∑–∞–≥—Ä—É–∑–∫–∏ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –Ω–∞—á–∏–Ω–∞–µ—Ç —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∏—Ä–æ–≤–∞—Ç—å –∫–∞–∫ —Ü–∏—Ñ—Ä–æ–≤–∞—è —Å—Ö–µ–º–∞

–¢–∏–ø—ã –ª–æ–≥–∏–∫–∏:

| –¢–∏–ø —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ | –û—Å–æ–±–µ–Ω–Ω–æ—Å—Ç–∏                                      |
|----------------|--------------------------------------------------|
| [[FPGA]]       | –ì–∏–±–∫–æ—Å—Ç—å, –º–∞—Å—à—Ç–∞–±–∏—Ä—É–µ–º–æ—Å—Ç—å, SRAM-–∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏—è   |
| [[CPLD]]       | –ú–µ–Ω—å—à–µ –ø–æ –æ–±—ä—ë–º—É, –±—ã—Å—Ç—Ä–µ–µ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏—è (FLASH)  |
| [[eFPGA]]      | –í—Å—Ç—Ä–∞–∏–≤–∞–µ–º—ã–π –±–ª–æ–∫ –≤ [[SoC]]                      |
| [[PLA]], [[PAL]] | –£—Å—Ç–∞—Ä–µ–≤—à–∏–µ –≤–∞—Ä–∏–∞–Ω—Ç—ã —Å —Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω–Ω–æ–π —Å—Ç—Ä—É–∫—Ç—É—Ä–æ–π |

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

| –û–±–ª–∞—Å—Ç—å                           | –ü—Ä–∏–º–µ—Ä—ã                                   |
| --------------------------------- | ----------------------------------------- |
| [[Embedded]]                      | –ü–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–∏–µ –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏, [[GPIO]]      |
| Digital Signal Processing [[DSP]] | –†–µ–∞–ª–∏–∑–∞—Ü–∏—è [[FIR]], [[FFT]], [[MAC]]      |
| [[AI]] Accelerators               | –ê–ø–ø–∞—Ä–∞—Ç–Ω—ã–µ —è–¥—Ä–∞ –¥–ª—è [[ML]]-–∞–ª–≥–æ—Ä–∏—Ç–º–æ–≤     |
| [[ASIC]] prototyping              | –ü—Ä–æ–≤–µ—Ä–∫–∞ –ª–æ–≥–∏–∫–∏ –¥–æ –º–∞—Å—Å–æ–≤–æ–≥–æ –ø—Ä–æ–∏–∑–≤–æ–¥—Å—Ç–≤–∞ |
| [[network\|Networking]]           | [[Firewall]], [[NAT]], [[Packet Parser]]  |
| Industrial Control                | –¢–∞–π–º–µ—Ä—ã, –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å—ã, [[PWM]]              |
|                                   |                                           |

## üíª –ü—Ä–∏–º–µ—Ä (—Ñ—Ä–∞–≥–º–µ–Ω—Ç Verilog)

```verilog
module and_gate(input a, input b, output y);
  assign y = a & b;
endmodule
````

## üìê –í–Ω—É—Ç—Ä–µ–Ω–Ω–µ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ (–Ω–∞ –ø—Ä–∏–º–µ—Ä–µ [[FPGA]])

| –ú–æ–¥—É–ª—å                         | –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ                                |
| ------------------------------ | ----------------------------------------- |
| [[LUT]] (Look-Up Table)        | –ë—É–ª–µ–≤–∞ –ª–æ–≥–∏–∫–∞                             |
| [[Flip-Flops]] / [[registers]] | –°–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏—è, —Ö—Ä–∞–Ω–µ–Ω–∏–µ —Å–æ—Å—Ç–æ—è–Ω–∏–π         |
| [[CLB]]                        | –°–æ—Å—Ç–∞–≤–Ω–æ–π –ª–æ–≥–∏—á–µ—Å–∫–∏–π –±–ª–æ–∫                 |
| Routing Matrix                 | –ö–æ–º–º—É—Ç–∞—Ü–∏—è –º–µ–∂–¥—É [[CLB]]                  |
| [[BRAM]]                       | –ë–ª–æ–∫–∏ –≤—Å—Ç—Ä–æ–µ–Ω–Ω–æ–π –ø–∞–º—è—Ç–∏                   |
| [[DSP]] Blocks                 | –ê–õ–£, MAC –¥–ª—è –º–∞—Ç–µ–º–∞—Ç–∏–∫–∏                   |
| [[IO]] Blocks                  | –ò–Ω—Ç–µ—Ä—Ñ–µ–π—Å —Å –≤–Ω–µ—à–Ω–∏–º–∏ —Å–∏–≥–Ω–∞–ª–∞–º–∏            |
| [[PLL]] / Clock Management     | –¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ                              |
| Configuration Logic            | –ó–∞–≥—Ä—É–∑–∫–∞ –±–∏—Ç—Å—Ç—Ä–∏–º–∞, –ø—Ä–æ–≤–µ—Ä–∫–∞ –∏ —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ |

## üß© –°–≤—è–∑–∞–Ω–Ω—ã–µ —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏–∏

- [[FPGA]], [[HDL]], [[Vivado]], [[Quartus]]
    
- [[Verilog]], [[VHDL]], [[SystemVerilog]]
    
- [[HLS]] (High-Level Synthesis)
    
- [[SoC]], [[eFPGA]], [[RISC-V]] softcore
    

## ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –ê–ø–ø–∞—Ä–∞—Ç–Ω–∞—è –≥–∏–±–∫–æ—Å—Ç—å –±–µ–∑ –ø—Ä–æ–∏–∑–≤–æ–¥—Å—Ç–≤–∞ –Ω–æ–≤—ã—Ö —á–∏–ø–æ–≤
    
- –ë—ã—Å—Ç—Ä–∞—è –∏—Ç–µ—Ä–∞—Ü–∏—è: –º–æ–∂–Ω–æ –∏–∑–º–µ–Ω–∏—Ç—å –ø–æ–≤–µ–¥–µ–Ω–∏–µ –∑–∞ –º–∏–Ω—É—Ç—ã
    
- –ò–¥–µ–∞–ª—å–Ω–æ –ø–æ–¥—Ö–æ–¥–∏—Ç –¥–ª—è –Ω–µ—Å—Ç–∞–Ω–¥–∞—Ä—Ç–Ω—ã—Ö –∏–ª–∏ –∫—Ä–∏—Ç–∏—á–Ω—ã—Ö –∑–∞–¥–∞—á
    
- –í—ã—Å–æ–∫–∞—è –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ—Å—Ç—å –∏ –Ω–∏–∑–∫–∏–µ –∑–∞–¥–µ—Ä–∂–∫–∏
    

## ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –°–ª–æ–∂–Ω–æ—Å—Ç—å —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏, —Ç—Ä–µ–±—É–µ—Ç –∑–Ω–∞–Ω–∏–π [[HDL]]
    
- –ë–æ–ª—å—à–∏–µ —Ä–∞–∑–º–µ—Ä—ã –∏ —ç–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏–µ –ø–æ —Å—Ä–∞–≤–Ω–µ–Ω–∏—é —Å [[ASIC]]
    
- –ó–∞–¥–µ—Ä–∂–∫–∏ –∫–æ–º–º—É—Ç–∞—Ü–∏–∏ –º–µ–∂–¥—É –±–ª–æ–∫–∞–º–∏
    
- –î–æ—Ä–æ–≥–∏–µ —á–∏–ø—ã –≤ –≤—ã—Å–æ–∫–æ–ø–ª–æ—Ç–Ω—ã—Ö –ø—Ä–æ–µ–∫—Ç–∞—Ö