{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B",
          "name": "B",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_ap_vld",
          "name": "B_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top top -name top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "28844",
    "Latency": "28843"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/reduce.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_fadd_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_mux_42_32_1_1.vhd",
      "impl\/vhdl\/top_reduce_accum2_ii_is_4.vhd",
      "impl\/vhdl\/top_reduce_accum2_ii_is_4_Pipeline_1.vhd",
      "impl\/vhdl\/top_reduce_accum2_ii_is_4_Pipeline_accum2.vhd",
      "impl\/vhdl\/top_reduce_accum4_ii_is_3.vhd",
      "impl\/vhdl\/top_reduce_accum4_ii_is_3_Pipeline_1.vhd",
      "impl\/vhdl\/top_reduce_accum4_ii_is_3_Pipeline_accum4.vhd",
      "impl\/vhdl\/top_reduce_accum8_ii_is_1.vhd",
      "impl\/vhdl\/top_reduce_accum8_ii_is_1_accum_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_reduce_accum8_ii_is_1_Pipeline_1.vhd",
      "impl\/vhdl\/top_reduce_accum8_ii_is_1_Pipeline_accum8.vhd",
      "impl\/vhdl\/top_reduce_basic_ii_is_3.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_fadd_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_mux_42_32_1_1.v",
      "impl\/verilog\/top_reduce_accum2_ii_is_4.v",
      "impl\/verilog\/top_reduce_accum2_ii_is_4_Pipeline_1.v",
      "impl\/verilog\/top_reduce_accum2_ii_is_4_Pipeline_accum2.v",
      "impl\/verilog\/top_reduce_accum4_ii_is_3.v",
      "impl\/verilog\/top_reduce_accum4_ii_is_3_Pipeline_1.v",
      "impl\/verilog\/top_reduce_accum4_ii_is_3_Pipeline_accum4.v",
      "impl\/verilog\/top_reduce_accum8_ii_is_1.v",
      "impl\/verilog\/top_reduce_accum8_ii_is_1_accum_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_reduce_accum8_ii_is_1_Pipeline_1.v",
      "impl\/verilog\/top_reduce_accum8_ii_is_1_Pipeline_accum8.v",
      "impl\/verilog\/top_reduce_basic_ii_is_3.v",
      "impl\/verilog\/top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/top_fadd_32ns_32ns_32_8_full_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "top_fadd_32ns_32ns_32_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_fadd_32ns_32ns_32_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"B": "DATA"},
      "ports": ["B"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "B": {
      "dir": "out",
      "width": "32"
    },
    "B_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "reduce_basic_ii_is_3",
          "InstanceName": "grp_reduce_basic_ii_is_3_fu_41"
        },
        {
          "ModuleName": "reduce_accum2_ii_is_4",
          "InstanceName": "grp_reduce_accum2_ii_is_4_fu_47",
          "Instances": [
            {
              "ModuleName": "reduce_accum2_ii_is_4_Pipeline_1",
              "InstanceName": "grp_reduce_accum2_ii_is_4_Pipeline_1_fu_34"
            },
            {
              "ModuleName": "reduce_accum2_ii_is_4_Pipeline_accum2",
              "InstanceName": "grp_reduce_accum2_ii_is_4_Pipeline_accum2_fu_40"
            }
          ]
        },
        {
          "ModuleName": "reduce_accum4_ii_is_3",
          "InstanceName": "grp_reduce_accum4_ii_is_3_fu_53",
          "Instances": [
            {
              "ModuleName": "reduce_accum4_ii_is_3_Pipeline_1",
              "InstanceName": "grp_reduce_accum4_ii_is_3_Pipeline_1_fu_66"
            },
            {
              "ModuleName": "reduce_accum4_ii_is_3_Pipeline_accum4",
              "InstanceName": "grp_reduce_accum4_ii_is_3_Pipeline_accum4_fu_78"
            }
          ]
        },
        {
          "ModuleName": "reduce_accum8_ii_is_1",
          "InstanceName": "grp_reduce_accum8_ii_is_1_fu_59",
          "Instances": [
            {
              "ModuleName": "reduce_accum8_ii_is_1_Pipeline_1",
              "InstanceName": "grp_reduce_accum8_ii_is_1_Pipeline_1_fu_109"
            },
            {
              "ModuleName": "reduce_accum8_ii_is_1_Pipeline_accum8",
              "InstanceName": "grp_reduce_accum8_ii_is_1_Pipeline_accum8_fu_115"
            }
          ]
        }
      ]
    },
    "Info": {
      "reduce_basic_ii_is_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum2_ii_is_4_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum2_ii_is_4_Pipeline_accum2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum2_ii_is_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum4_ii_is_3_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum4_ii_is_3_Pipeline_accum4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum4_ii_is_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum8_ii_is_1_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum8_ii_is_1_Pipeline_accum8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_accum8_ii_is_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "reduce_basic_ii_is_3": {
        "Latency": {
          "LatencyBest": "8196",
          "LatencyAvg": "8196",
          "LatencyWorst": "8196",
          "PipelineII": "8196",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.454"
        },
        "Loops": [{
            "Name": "basic",
            "TripCount": "1024",
            "Latency": "8194",
            "PipelineII": "8",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "119",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "162",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum2_ii_is_4_Pipeline_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "0.975"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "108",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum2_ii_is_4_Pipeline_accum2": {
        "Latency": {
          "LatencyBest": "9219",
          "LatencyAvg": "9219",
          "LatencyWorst": "9219",
          "PipelineII": "9219",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.454"
        },
        "Loops": [{
            "Name": "accum2",
            "TripCount": "1024",
            "Latency": "9217",
            "PipelineII": "9",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "250",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "272",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum2_ii_is_4": {
        "Latency": {
          "LatencyBest": "9234",
          "LatencyAvg": "9234",
          "LatencyWorst": "9234",
          "PipelineII": "9234",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.454"
        },
        "Area": {
          "FF": "364",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "491",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum4_ii_is_3_Pipeline_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.100"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "46",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum4_ii_is_3_Pipeline_accum4": {
        "Latency": {
          "LatencyBest": "9219",
          "LatencyAvg": "9219",
          "LatencyWorst": "9219",
          "PipelineII": "9219",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.454"
        },
        "Loops": [{
            "Name": "accum4",
            "TripCount": "1024",
            "Latency": "9217",
            "PipelineII": "9",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "380",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "268",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum4_ii_is_3": {
        "Latency": {
          "LatencyBest": "9252",
          "LatencyAvg": "9252",
          "LatencyWorst": "9252",
          "PipelineII": "9252",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.454"
        },
        "Area": {
          "FF": "479",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "523",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum8_ii_is_1_Pipeline_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.398"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "48",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum8_ii_is_1_Pipeline_accum8": {
        "Latency": {
          "LatencyBest": "2058",
          "LatencyAvg": "2058",
          "LatencyWorst": "2058",
          "PipelineII": "2058",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.454"
        },
        "Loops": [{
            "Name": "accum8",
            "TripCount": "1024",
            "Latency": "2056",
            "PipelineII": "2",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "252",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "reduce_accum8_ii_is_1": {
        "Latency": {
          "LatencyBest": "2129",
          "LatencyAvg": "2129",
          "LatencyWorst": "2129",
          "PipelineII": "2129",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.857"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "FF": "514",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "718",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "28843",
          "LatencyAvg": "28843",
          "LatencyWorst": "28843",
          "PipelineII": "28844",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.857"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "2233",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2697",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-10 12:43:29 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
