GowinSynthesis start
Running parser ...
Analyzing Verilog file '/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM.v'
Analyzing Verilog file '/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM_tb.v'
Compiling module 'RAM_tb'("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM_tb.v":1)
WARN  (EX3858) : System task 'dumpfile' is ignored for synthesis("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM_tb.v":67)
WARN  (EX3858) : System task 'dumpvars' is ignored for synthesis("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM_tb.v":68)
Compiling module 'RAM'("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM.v":1)
Extracting RAM for identifier 'ram'("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM.v":10)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM_tb.v":64)
WARN  (EX2629) : Delay control is not supported for synthesis("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM_tb.v":71)
NOTE  (EX0101) : Current top module is "RAM_tb"
WARN  (EX0203) : Top module "RAM_tb" has no ports("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM_tb.v":1)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "RAM" instantiated to "dut" is swept in optimizing("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM_tb.v":17)
[95%] Generate netlist file "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/impl/gwsynthesis/ram_tb.vg" completed
[100%] Generate report file "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/impl/gwsynthesis/ram_tb_syn.rpt.html" completed
GowinSynthesis finish
