

================================================================
== Synthesis Summary Report of 'pool5'
================================================================
+ General Information: 
    * Date:           Sat Jan 25 23:57:35 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        Alex_Net
    * Solution:       Pool5 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |          Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |            |           |     |
    |          & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |    LUT    | URAM|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |+ pool5                   |     -|  0.00|    68103|  6.810e+05|         -|    68104|     -|        no|  4 (~0%)|   -|   4783 (1%)|  4241 (1%)|    -|
    | o VITIS_LOOP_51_1        |     -|  7.30|    68096|  6.810e+05|       266|        -|   256|        no|        -|   -|           -|          -|    -|
    |  + pool5_Pipeline_L4     |     -|  0.00|       16|    160.000|         -|       16|     -|        no|        -|   -|   467 (~0%)|  192 (~0%)|    -|
    |   o L4                   |     -|  7.30|       14|    140.000|         3|        1|    13|       yes|        -|   -|           -|          -|    -|
    |  + pool5_Pipeline_L5_L6  |     -|  0.00|      237|  2.370e+03|         -|      237|     -|        no|        -|   -|  2439 (~0%)|  2620 (1%)|    -|
    |   o L5_L6                |    II|  7.30|      235|  2.350e+03|        26|        6|    36|       yes|        -|   -|           -|          -|    -|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+-------------------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Offset Interfaces | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |                   |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+-------------------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | s_axi_control     | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+-------------------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+----------------+
| Interface     | Data Width | Address Width | Offset | Register | Data Interface |
+---------------+------------+---------------+--------+----------+----------------+
| s_axi_control | 32         | 6             | 16     | 0        | m_axi_gmem     |
+---------------+------------+---------------+--------+----------+----------------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | inp_img_1 | 0x10   | 32    | W      | Data signal of inp_img           |                                                                      |
| s_axi_control | inp_img_2 | 0x14   | 32    | W      | Data signal of inp_img           |                                                                      |
| s_axi_control | out_img_1 | 0x1c   | 32    | W      | Data signal of out_img           |                                                                      |
| s_axi_control | out_img_2 | 0x20   | 32    | W      | Data signal of out_img           |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| inp_img  | inout     | float*   |
| out_img  | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| inp_img  | m_axi_gmem    | interface |          | channel=0                           |
| inp_img  | s_axi_control | register  | offset   | name=inp_img_1 offset=0x10 range=32 |
| inp_img  | s_axi_control | register  | offset   | name=inp_img_2 offset=0x14 range=32 |
| out_img  | m_axi_gmem    | interface |          | channel=0                           |
| out_img  | s_axi_control | register  | offset   | name=out_img_1 offset=0x1c range=32 |
| out_img  | s_axi_control | register  | offset   | name=out_img_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+-------------------------------------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location                                         |
+--------------+-----------+--------+-------+-----------------+-------------------------------------------------------+
| m_axi_gmem   | write     | 9216   | 32    | VITIS_LOOP_51_1 | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19 |
| m_axi_gmem   | read      | 13     | 32    | L4              | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5  |
| m_axi_gmem   | read      | 3      | 32    |                 |                                                       |
| m_axi_gmem   | read      | 2      | 32    |                 |                                                       |
+--------------+-----------+--------+-------+-----------------+-------------------------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+--------------------------------------------------------+-----------+--------------+--------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                                        | Direction | Burst Status | Length | Loop            | Loop Location                                         | Resolution | Problem                                                                                                 |
+--------------+----------+--------------------------------------------------------+-----------+--------------+--------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | inp_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:63:25  | read      | Widen Fail   |        | L4              | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5  | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | inp_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:63:25  | read      | Fail         |        | VITIS_LOOP_51_1 | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem   | inp_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:63:25  | read      | Inferred     | 13     | L4              | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5  |            |                                                                                                         |
| m_axi_gmem   | inp_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38  | read      | Widen Fail   |        |                 |                                                       | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | inp_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38  | read      | Inferred     | 3      | L6              | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5  |            |                                                                                                         |
| m_axi_gmem   | inp_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39 | read      | Widen Fail   |        |                 |                                                       | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | inp_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39 | read      | Inferred     | 2      | L6              | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5  |            |                                                                                                         |
| m_axi_gmem   | out_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160:53 | write     | Widen Fail   |        | L6              | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5  | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | out_img  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160:53 | write     | Inferred     | 9216   | VITIS_LOOP_51_1 | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19 |            |                                                                                                         |
+--------------+----------+--------------------------------------------------------+-----------+--------------+--------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+-------------------+-----------+--------------------------+---------+
| Name                               | DSP | Pragma | Variable          | Op        | Impl                     | Latency |
+------------------------------------+-----+--------+-------------------+-----------+--------------------------+---------+
| + pool5                            | 0   |        |                   |           |                          |         |
|   add_ln51_1_fu_365_p2             |     |        | add_ln51_1        | add       | fabric                   | 0       |
|   add_ln51_2_fu_371_p2             |     |        | add_ln51_2        | add       | fabric                   | 0       |
|   icmp_ln51_fu_377_p2              |     |        | icmp_ln51         | seteq     | auto                     | 0       |
|   add_ln51_fu_383_p2               |     |        | add_ln51          | add       | fabric                   | 0       |
|   empty_41_fu_393_p2               |     |        | empty_41          | add       | fabric                   | 0       |
|  + pool5_Pipeline_L4               | 0   |        |                   |           |                          |         |
|    icmp_ln57_fu_435_p2             |     |        | icmp_ln57         | seteq     | auto                     | 0       |
|    add_ln57_fu_441_p2              |     |        | add_ln57          | add       | fabric                   | 0       |
|  + pool5_Pipeline_L5_L6            | 0   |        |                   |           |                          |         |
|    icmp_ln68_fu_693_p2             |     |        | icmp_ln68         | seteq     | auto                     | 0       |
|    add_ln68_fu_699_p2              |     |        | add_ln68          | add       | fabric                   | 0       |
|    icmp_ln71_fu_714_p2             |     |        | icmp_ln71         | seteq     | auto                     | 0       |
|    select_ln71_fu_720_p3           |     |        | select_ln71       | select    | auto_sel                 | 0       |
|    select_ln71_1_fu_728_p3         |     |        | select_ln71_1     | select    | auto_sel                 | 0       |
|    add_ln68_1_fu_736_p2            |     |        | add_ln68_1        | add       | fabric                   | 0       |
|    select_ln68_fu_742_p3           |     |        | select_ln68       | select    | auto_sel                 | 0       |
|    mul_3ns_6ns_8_1_1_U31           |     |        | empty_27          | mul       | auto                     | 0       |
|    tmp1_fu_980_p2                  |     |        | tmp1              | add       | fabric                   | 0       |
|    empty_28_fu_989_p2              |     |        | empty_28          | add       | fabric                   | 0       |
|    empty_29_fu_1006_p2             |     |        | empty_29          | add       | fabric                   | 0       |
|    tmp2_fu_760_p2                  |     |        | tmp2              | add       | fabric                   | 0       |
|    empty_30_fu_770_p2              |     |        | empty_30          | add       | fabric                   | 0       |
|    empty_31_fu_788_p2              |     |        | empty_31          | add       | fabric                   | 0       |
|    tmp3_fu_924_p2                  |     |        | tmp3              | add       | fabric                   | 0       |
|    tmp4_fu_794_p2                  |     |        | tmp4              | add       | fabric                   | 0       |
|    add_ln76_1_fu_955_p2            |     |        | add_ln76_1        | add       | fabric                   | 0       |
|    add_ln76_3_fu_860_p2            |     |        | add_ln76_3        | add       | fabric                   | 0       |
|    icmp_ln76_fu_866_p2             |     |        | icmp_ln76         | seteq     | auto                     | 0       |
|    sparsemux_11_4_32_1_1_U32       |     |        | line_buffer_2D_18 | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_11_4_32_1_1_U33       |     |        | line_buffer_2D_10 | sparsemux | compactencoding_dontcare | 0       |
|    icmp_ln156_fu_1263_p2           |     |        | icmp_ln156        | setne     | auto                     | 0       |
|    icmp_ln156_1_fu_1269_p2         |     |        | icmp_ln156_1      | seteq     | auto                     | 0       |
|    or_ln156_fu_1275_p2             |     |        | or_ln156          | or        | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U29 |     |        | tmp_5             | fcmp      | auto                     | 1       |
|    and_ln156_fu_1281_p2            |     |        | and_ln156         | and       | auto                     | 0       |
|    tmp_48_fu_1287_p3               |     |        | tmp_48            | select    | auto_sel                 | 0       |
|    icmp_ln156_2_fu_1341_p2         |     |        | icmp_ln156_2      | setne     | auto                     | 0       |
|    icmp_ln156_3_fu_1347_p2         |     |        | icmp_ln156_3      | seteq     | auto                     | 0       |
|    or_ln156_1_fu_1353_p2           |     |        | or_ln156_1        | or        | auto                     | 0       |
|    icmp_ln156_4_fu_1359_p2         |     |        | icmp_ln156_4      | setne     | auto                     | 0       |
|    icmp_ln156_5_fu_1365_p2         |     |        | icmp_ln156_5      | seteq     | auto                     | 0       |
|    or_ln156_2_fu_1371_p2           |     |        | or_ln156_2        | or        | auto                     | 0       |
|    and_ln156_1_fu_1377_p2          |     |        | and_ln156_1       | and       | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U29 |     |        | tmp_11            | fcmp      | auto                     | 1       |
|    and_ln156_2_fu_1383_p2          |     |        | and_ln156_2       | and       | auto                     | 0       |
|    tmp_49_fu_1389_p3               |     |        | tmp_49            | select    | auto_sel                 | 0       |
|    icmp_ln156_6_fu_1437_p2         |     |        | icmp_ln156_6      | setne     | auto                     | 0       |
|    icmp_ln156_7_fu_1443_p2         |     |        | icmp_ln156_7      | seteq     | auto                     | 0       |
|    or_ln156_3_fu_1449_p2           |     |        | or_ln156_3        | or        | auto                     | 0       |
|    icmp_ln156_8_fu_1455_p2         |     |        | icmp_ln156_8      | setne     | auto                     | 0       |
|    icmp_ln156_9_fu_1461_p2         |     |        | icmp_ln156_9      | seteq     | auto                     | 0       |
|    or_ln156_4_fu_1467_p2           |     |        | or_ln156_4        | or        | auto                     | 0       |
|    and_ln156_3_fu_1473_p2          |     |        | and_ln156_3       | and       | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U29 |     |        | tmp_17            | fcmp      | auto                     | 1       |
|    and_ln156_4_fu_1479_p2          |     |        | and_ln156_4       | and       | auto                     | 0       |
|    tmp_50_fu_1485_p3               |     |        | tmp_50            | select    | auto_sel                 | 0       |
|    icmp_ln156_10_fu_1528_p2        |     |        | icmp_ln156_10     | setne     | auto                     | 0       |
|    icmp_ln156_11_fu_1534_p2        |     |        | icmp_ln156_11     | seteq     | auto                     | 0       |
|    or_ln156_5_fu_1540_p2           |     |        | or_ln156_5        | or        | auto                     | 0       |
|    icmp_ln156_12_fu_1546_p2        |     |        | icmp_ln156_12     | setne     | auto                     | 0       |
|    icmp_ln156_13_fu_1552_p2        |     |        | icmp_ln156_13     | seteq     | auto                     | 0       |
|    or_ln156_6_fu_1558_p2           |     |        | or_ln156_6        | or        | auto                     | 0       |
|    and_ln156_5_fu_1564_p2          |     |        | and_ln156_5       | and       | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U29 |     |        | tmp_20            | fcmp      | auto                     | 1       |
|    and_ln156_6_fu_1570_p2          |     |        | and_ln156_6       | and       | auto                     | 0       |
|    tmp_51_fu_1576_p3               |     |        | tmp_51            | select    | auto_sel                 | 0       |
|    icmp_ln156_14_fu_1619_p2        |     |        | icmp_ln156_14     | setne     | auto                     | 0       |
|    icmp_ln156_15_fu_1625_p2        |     |        | icmp_ln156_15     | seteq     | auto                     | 0       |
|    or_ln156_7_fu_1631_p2           |     |        | or_ln156_7        | or        | auto                     | 0       |
|    icmp_ln156_16_fu_1637_p2        |     |        | icmp_ln156_16     | setne     | auto                     | 0       |
|    icmp_ln156_17_fu_1643_p2        |     |        | icmp_ln156_17     | seteq     | auto                     | 0       |
|    or_ln156_8_fu_1649_p2           |     |        | or_ln156_8        | or        | auto                     | 0       |
|    and_ln156_7_fu_1655_p2          |     |        | and_ln156_7       | and       | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U29 |     |        | tmp_23            | fcmp      | auto                     | 1       |
|    and_ln156_8_fu_1661_p2          |     |        | and_ln156_8       | and       | auto                     | 0       |
|    tmp_52_fu_1667_p3               |     |        | tmp_52            | select    | auto_sel                 | 0       |
|    icmp_ln156_18_fu_1710_p2        |     |        | icmp_ln156_18     | setne     | auto                     | 0       |
|    icmp_ln156_19_fu_1716_p2        |     |        | icmp_ln156_19     | seteq     | auto                     | 0       |
|    or_ln156_9_fu_1722_p2           |     |        | or_ln156_9        | or        | auto                     | 0       |
|    icmp_ln156_20_fu_1728_p2        |     |        | icmp_ln156_20     | setne     | auto                     | 0       |
|    icmp_ln156_21_fu_1734_p2        |     |        | icmp_ln156_21     | seteq     | auto                     | 0       |
|    or_ln156_10_fu_1740_p2          |     |        | or_ln156_10       | or        | auto                     | 0       |
|    and_ln156_9_fu_1746_p2          |     |        | and_ln156_9       | and       | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U29 |     |        | tmp_26            | fcmp      | auto                     | 1       |
|    and_ln156_10_fu_1752_p2         |     |        | and_ln156_10      | and       | auto                     | 0       |
|    tmp_53_fu_1758_p3               |     |        | tmp_53            | select    | auto_sel                 | 0       |
|    icmp_ln156_22_fu_1801_p2        |     |        | icmp_ln156_22     | setne     | auto                     | 0       |
|    icmp_ln156_23_fu_1807_p2        |     |        | icmp_ln156_23     | seteq     | auto                     | 0       |
|    or_ln156_11_fu_1813_p2          |     |        | or_ln156_11       | or        | auto                     | 0       |
|    icmp_ln156_24_fu_1819_p2        |     |        | icmp_ln156_24     | setne     | auto                     | 0       |
|    icmp_ln156_25_fu_1825_p2        |     |        | icmp_ln156_25     | seteq     | auto                     | 0       |
|    or_ln156_12_fu_1831_p2          |     |        | or_ln156_12       | or        | auto                     | 0       |
|    and_ln156_11_fu_1837_p2         |     |        | and_ln156_11      | and       | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U30 |     |        | tmp_29            | fcmp      | auto                     | 1       |
|    and_ln156_12_fu_1843_p2         |     |        | and_ln156_12      | and       | auto                     | 0       |
|    tmp_54_fu_1849_p3               |     |        | tmp_54            | select    | auto_sel                 | 0       |
|    icmp_ln156_26_fu_1892_p2        |     |        | icmp_ln156_26     | setne     | auto                     | 0       |
|    icmp_ln156_27_fu_1898_p2        |     |        | icmp_ln156_27     | seteq     | auto                     | 0       |
|    or_ln156_13_fu_1904_p2          |     |        | or_ln156_13       | or        | auto                     | 0       |
|    icmp_ln156_28_fu_1910_p2        |     |        | icmp_ln156_28     | setne     | auto                     | 0       |
|    icmp_ln156_29_fu_1916_p2        |     |        | icmp_ln156_29     | seteq     | auto                     | 0       |
|    or_ln156_14_fu_1922_p2          |     |        | or_ln156_14       | or        | auto                     | 0       |
|    and_ln156_13_fu_1928_p2         |     |        | and_ln156_13      | and       | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U30 |     |        | tmp_32            | fcmp      | auto                     | 1       |
|    and_ln156_14_fu_1934_p2         |     |        | and_ln156_14      | and       | auto                     | 0       |
|    tmp_55_fu_1940_p3               |     |        | tmp_55            | select    | auto_sel                 | 0       |
|    icmp_ln156_30_fu_1983_p2        |     |        | icmp_ln156_30     | setne     | auto                     | 0       |
|    icmp_ln156_31_fu_1989_p2        |     |        | icmp_ln156_31     | seteq     | auto                     | 0       |
|    or_ln156_15_fu_1995_p2          |     |        | or_ln156_15       | or        | auto                     | 0       |
|    icmp_ln156_32_fu_2001_p2        |     |        | icmp_ln156_32     | setne     | auto                     | 0       |
|    icmp_ln156_33_fu_2007_p2        |     |        | icmp_ln156_33     | seteq     | auto                     | 0       |
|    or_ln156_16_fu_2013_p2          |     |        | or_ln156_16       | or        | auto                     | 0       |
|    and_ln156_15_fu_2019_p2         |     |        | and_ln156_15      | and       | auto                     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U30 |     |        | tmp_35            | fcmp      | auto                     | 1       |
|    and_ln156_16_fu_2025_p2         |     |        | and_ln156_16      | and       | auto                     | 0       |
|    tmp_56_fu_2031_p3               |     |        | tmp_56            | select    | auto_sel                 | 0       |
|    add_ln71_fu_892_p2              |     |        | add_ln71          | add       | fabric                   | 0       |
|    add_ln71_1_fu_898_p2            |     |        | add_ln71_1        | add       | fabric                   | 0       |
+------------------------------------+-----+--------+-------------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + pool5           |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------------+-----------------------------------------------------------------------------+
| Type            | Options                                                    | Location                                                                    |
+-----------------+------------------------------------------------------------+-----------------------------------------------------------------------------+
| interface       | m_axi port=inp_img offset=slave bundle=gmem depth = 290400 | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:28 in pool5, inp_img        |
| interface       | m_axi port=out_img offset=slave bundle=gmem depth = 69984  | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:29 in pool5, out_img        |
| interface       | s_axilite port=inp_img bundle=control                      | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:31 in pool5, inp_img        |
| interface       | s_axilite port=out_img bundle=control                      | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:32 in pool5, out_img        |
| interface       | s_axilite port=return bundle=control                       | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:34 in pool5, return         |
| array_partition | variable=window_2D complete dim=0                          | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:37 in pool5, window_2D      |
| array_partition | variable=right_col_2D complete dim=0                       | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:39 in pool5, right_col_2D   |
| array_partition | variable=right_col_2D_l complete dim=0                     | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:41 in pool5, right_col_2D_l |
| array_partition | variable=line_buffer_2D complete dim=0                     | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:43 in pool5, line_buffer_2D |
| array_partition | variable=new_pixels complete dim=0                         | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:45 in pool5, new_pixels     |
| array_partition | variable=new_pixels_l complete dim=0                       | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:47 in pool5, new_pixels_l   |
| pipeline        |                                                            | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:59 in pool5                 |
| pipeline        |                                                            | AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:73 in pool5                 |
+-----------------+------------------------------------------------------------+-----------------------------------------------------------------------------+


