# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB1.srcs/sources_1/new/ClockCutter.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB1.srcs/sim_ClockCutter/new/ClockCutter_tb.vhd"

# Do not sort compile order
nosort
