// Seed: 1756890268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always id_4 = 1;
  wor id_6 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    output wire id_12,
    input wor id_13,
    input supply0 id_14,
    inout supply1 id_15
);
  wire id_17, id_18;
  assign id_4 = id_9;
  module_0(
      id_18, id_17, id_18, id_18, id_18
  );
endmodule
