<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>DSD-2.4-Sequential Building Blocks | Chilh</title><meta name="author" content="chilh"><meta name="copyright" content="chilh"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="DSD Sequential Building Blocks 的笔记">
<meta property="og:type" content="article">
<meta property="og:title" content="DSD-2.4-Sequential Building Blocks">
<meta property="og:url" content="https://chilh.top/post/DSD-2.4-Sequential%20Building%20Blocks.html">
<meta property="og:site_name" content="Chilh">
<meta property="og:description" content="DSD Sequential Building Blocks 的笔记">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1670969548019-18ec1aae8abe">
<meta property="article:published_time" content="2022-12-26T11:24:52.000Z">
<meta property="article:modified_time" content="2023-07-21T06:08:44.652Z">
<meta property="article:author" content="chilh">
<meta property="article:tag" content="BUPT">
<meta property="article:tag" content="大三上课程笔记">
<meta property="article:tag" content="DSD">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1670969548019-18ec1aae8abe"><link rel="shortcut icon" href="/"><link rel="canonical" href="https://chilh.top/post/DSD-2.4-Sequential%20Building%20Blocks.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"prismjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: true
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: chilh","link":"链接: ","source":"来源: Chilh","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-left"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  }
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'DSD-2.4-Sequential Building Blocks',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-07-21 14:08:44'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><script charset="UTF-8" id="LA_COLLECT" src="//sdk.51.la/js-sdk-pro.min.js"></script><script>LA.init({id:"Jz34H84gllFAWP2o",ck:"Jz34H84gllFAWP2o"})</script><script src="https://sdk.51.la/perf/js-sdk-perf.min.js" crossorigin="anonymous"></script><script> new LingQue.Monitor().init({id:"Jz365mPYN13QqIwT"});</script><script src="https://npm.elemecdn.com/echarts@4.9.0/dist/echarts.min.js"></script><script src="https://npm.elemecdn.com/echarts@4.9.0/map/js/china.js"></script><script src="https://npm.elemecdn.com/echarts@4.9.0/dist/echarts.min.js"></script><meta name="generator" content="Hexo 6.1.0">
<style>.github-emoji { position: relative; display: inline-block; width: 1.2em; min-height: 1.2em; overflow: hidden; vertical-align: top; color: transparent; }  .github-emoji > span { position: relative; z-index: 10; }  .github-emoji img, .github-emoji .fancybox { margin: 0 !important; padding: 0 !important; border: none !important; outline: none !important; text-decoration: none !important; user-select: none !important; cursor: auto !important; }  .github-emoji img { height: 1.2em !important; width: 1.2em !important; position: absolute !important; left: 50% !important; top: 50% !important; transform: translate(-50%, -50%) !important; user-select: none !important; cursor: auto !important; } .github-emoji-fallback { color: inherit; } .github-emoji-fallback img { opacity: 0 !important; }</style>
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><script>const preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',()=> { preloader.endLoading() })

if (false) {
  document.addEventListener('pjax:send', () => { preloader.initLoading() })
  document.addEventListener('pjax:complete', () => { preloader.endLoading() })
}</script><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/%E5%A4%B4%E5%83%8F.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">71</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">20</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/gallery/"><i class="fa-fw fas fa-camera-retro"></i><span> 图库</span></a></div><div class="menus_item"><a class="site-page" href="/charts/"><i class="fa-fw fa fa-heartbeat"></i><span> 统计</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1670969548019-18ec1aae8abe')"><nav id="nav"><span id="blog-info"><a href="/" title="Chilh"><span class="site-name">Chilh</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/gallery/"><i class="fa-fw fas fa-camera-retro"></i><span> 图库</span></a></div><div class="menus_item"><a class="site-page" href="/charts/"><i class="fa-fw fa fa-heartbeat"></i><span> 统计</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">DSD-2.4-Sequential Building Blocks</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-12-26T11:24:52.000Z" title="发表于 2022-12-26 19:24:52">2022-12-26</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-07-21T06:08:44.652Z" title="更新于 2023-07-21 14:08:44">2023-07-21</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%A4%A7%E5%AD%A6%E7%AC%94%E8%AE%B0/">大学笔记</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>9分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="DSD-2.4-Sequential Building Blocks"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="Sequential-Building-Blocks"><a href="#Sequential-Building-Blocks" class="headerlink" title="Sequential Building Blocks"></a>Sequential Building Blocks</h1><h2 id="Sequential-Circuits"><a href="#Sequential-Circuits" class="headerlink" title="Sequential Circuits"></a>Sequential Circuits</h2><p>Sequential circuits consist of combinational circuits and some form of memory.</p>
<p>（组合电路＋记忆元件）</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019134804101.png" alt="image-20221019134804101" style="zoom:50%;">

<p>记忆元件：锁存器和触发器</p>
<h2 id="Synchronous-System"><a href="#Synchronous-System" class="headerlink" title="Synchronous System"></a>Synchronous System</h2><p> <strong>synchronous</strong>： If a sequential circuit has its behavior/outputs changed at discrete moments in time, then it is said to be synchronous（只在特定点更改行为）</p>
<p> <strong>asynchronous：</strong> If the outputs can change at any instant of time, it is called asynchronous</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019140053491.png" alt="image-20221019140053491" style="zoom:50%;">

<h2 id="Clock-Signal"><a href="#Clock-Signal" class="headerlink" title="Clock Signal"></a>Clock Signal</h2><p>We can use a signal shared by all storage elements for synchronisation – to ensure that each of them to change its output (if any) only at desired moments of changes.</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019140532293.png" alt="image-20221019140532293" style="zoom:67%;">

<h2 id="两种Storage-Elements与CLK有关"><a href="#两种Storage-Elements与CLK有关" class="headerlink" title="两种Storage Elements与CLK有关"></a>两种Storage Elements与CLK有关</h2><p> latches and flip-flops (FF)：<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019140652178.png" alt="image-20221019140652178" style="zoom:50%;"></p>
<p>锁存器与触发器区别：</p>
<p> 锁存器（latch）在电平信号的作用下改变状态，<strong>是一种对脉冲电平（即0或者1）敏感的存储单元电路（Sensitive to pulse level (i.e., 0 or 1)）</strong>。锁存器的数据存储动作取决于输入使能信号的电平值，仅当锁存器处于使能状态时，输出数据才会随着数据输入发生变化，否则处于锁存状态。</p>
<p>触发器<strong>（</strong>Flip-Flop，简写为 FF）<strong>是一种对脉冲边沿（即上升沿或者下降沿）敏感的存储电路（It is sensitive to the edge of the pulse (i.e. the rising edge or falling edge)）</strong>。随着输入的变化，输出会产生对应的变化。它通常是由至少两个相同的门电路构成的具有反馈性质的组合逻辑电路。应用中为了使触发过程容易控制，而做成由时钟触发控制的时序逻辑电路。</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019140712477.png" alt="image-20221019140712477" style="zoom:50%;">

<h3 id="D-Latch"><a href="#D-Latch" class="headerlink" title="D Latch"></a>D Latch</h3><p> <em>inputs</em>: Data (D) and Control (C)</p>
<p>​           Its output Q follows D when C = ‘1’ </p>
<p>​           otherwise Q remains unchanged.</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019142542728.png" alt="image-20221019142542728" style="zoom:50%;">

<p>当c=0时，Q保持不变，即锁存。</p>
<h3 id="Master-Slave-D-Flip-flop"><a href="#Master-Slave-D-Flip-flop" class="headerlink" title="Master-Slave D Flip-flop"></a>Master-Slave D Flip-flop</h3><p>D flip-flop is a very important sequential component which can be synchronised at clock edges.</p>
<p> use two latches to isolate output of the flip-flop from its input（用两个锁存器把输入输出隔离开，当主latch工作时候，slave latch出于锁存状态，当达到上升沿才解除锁存状态，把X传到Q）</p>
<p>Master-slave flip-flop: <strong>master latch holds input at an internal node and the slave latch holds the internal node (X) to output</strong></p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019143439792.png" alt="image-20221019143439792" style="zoom:67%;">

<p>CLK = ‘0’: </p>
<p>master latch is ON, X = D; slave latch is OFF, Q unchanged.</p>
<p>CLK = ‘1’:</p>
<p>master latch is OFF, X unchanged; slave latch is ON, Q = X</p>
<p><strong>Overall effect: Q gets value of D when CLK changes from 0 to 1</strong></p>
<h3 id="D-Flip-flop"><a href="#D-Flip-flop" class="headerlink" title="D Flip-flop"></a>D Flip-flop</h3><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019143602357.png" alt="image-20221019143602357" style="zoom:67%;">

<p>用behavioural models去描述FF ,而不是去用 concurrent statement去描述。</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> my_d_ff <span class="token keyword">of</span> d_ff <span class="token keyword">is</span>
<span class="token keyword">begin</span>
    dff<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>CLK<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>CLK<span class="token attribute attr-name">'event</span> <span class="token operator">and</span> CLK <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span> <span class="token comment">-- rising_edge(CLK)</span>
            Q <span class="token operator">&lt;=</span> D<span class="token punctuation">;</span>
        <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span> dff<span class="token punctuation">;</span>
<span class="token keyword">end</span> my_d_ff<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p><strong>CLK’event</strong> means a 0 to 1 or 1 to 0 transition.</p>
<p><strong>Additional CLK=’1’</strong> implies we want a rising edge (0 to 1).</p>
<blockquote>
<p>It is important that you intentionally omit a signal assignment outside the if statement. </p>
<p>省略之后代表不改变当前输出 这其中implying a D flip-flop</p>
</blockquote>
<p><strong>The cryptic method of designing sequential circuit in VHDL</strong></p>
<p>设计时序电路的隐式规则：</p>
<p> combinational：signal always has an assignment after execution of all sequential statements</p>
<p>sequential： otherwise（少写一个if） memory element like D flip-flop is needed to keep the old value </p>
<p>如果代码不是涉及到所有情况，synthesiser就会自动生成一个latch。</p>
<p>但是现在数字设计中很少使用latch</p>
<p>So you’d better check your codes to make sure you provide a default signal assignment or a catch-all condition.</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> arch <span class="token keyword">of</span> entity1 <span class="token keyword">is</span>
    <span class="token keyword">signal</span> S<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">:</span> std_logic<span class="token punctuation">;</span>
<span class="token keyword">begin</span>
    latch_ex<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>A <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
            S <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span>
        <span class="token keyword">elsif</span> <span class="token punctuation">(</span>B <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
            S <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span> latch_ex<span class="token punctuation">;</span>
<span class="token keyword">end</span> arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>how about the remaining cases?VHDL assumes to keep value of S, so a latch is required.</p>
<h3 id="Register"><a href="#Register" class="headerlink" title="Register"></a>Register</h3><p>we group a set of D flip-flops to store a word, it is called a register</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019150814537.png" alt="image-20221019150814537" style="zoom:67%;"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019150800975.png" alt="image-20221019150800975" style="zoom:67%;"></p>
<h3 id="Loadable-Registers"><a href="#Loadable-Registers" class="headerlink" title="Loadable Registers"></a>Loadable Registers</h3><p>可加载的寄存器（使用一个MUX在新数据和原始数据间选择）</p>
<p>The idea is to use a MUX to pick between the new data DN or the original data QN . Imagine this structure is expanded for <em>N</em> bits.</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019151437456.png" alt="image-20221019151437456" style="zoom:67%;">

<p>A loadable register can therefore be built using a number of D flip-flops with enable.</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> reg8 <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span> REG_IN<span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">7</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
       LD<span class="token punctuation">,</span> CLK<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
       REG_OUT<span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">7</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> reg8<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> reg8_arch <span class="token keyword">of</span> reg8 <span class="token keyword">is</span>
<span class="token keyword">begin</span>
    reg<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>CLK<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>CLK<span class="token attribute attr-name">'event</span> <span class="token operator">and</span> CLK <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
            <span class="token keyword">if</span> <span class="token punctuation">(</span>LD <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
                REG_OUT <span class="token operator">&lt;=</span> REG_IN<span class="token punctuation">;</span>
            <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span> reg<span class="token punctuation">;</span>
<span class="token keyword">end</span> reg8_arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>There is no <strong>else</strong> statement, inferring 8 D flip-flops</p>
<p>It is good and recommended to separate the CLK and LD signals to make a clear inferring of component(最好把CLK和LD分开)</p>
<h2 id="Shift-registers-amp-Counters-and-their-applications"><a href="#Shift-registers-amp-Counters-and-their-applications" class="headerlink" title="Shift registers &amp; Counters and their applications."></a>Shift registers &amp; Counters and their applications.</h2><h3 id="Serial-vs-Parallel"><a href="#Serial-vs-Parallel" class="headerlink" title="Serial vs Parallel"></a>Serial vs Parallel</h3><p>（书上有，记得看）</p>
<p>There are two main ways to present a input (<em>N</em> bits) to a system:</p>
<p>Serial: one bit is presented per cycle (<em>N</em> clock periods required)</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019152310026.png" alt="image-20221019152310026" style="zoom:50%;">

<p>Parallel: <em>N</em> bits together at a cycle (1 clock period required)</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019152320069.png" alt="image-20221019152320069" style="zoom:50%;">

<h3 id="Shift-Register"><a href="#Shift-Register" class="headerlink" title="Shift Register"></a>Shift Register</h3><p>We can cascade a number of D flip-flops sharing the same clock to construct a shift register.</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019152543161.png" alt="image-20221019152543161" style="zoom:50%;">

<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/image-20221103224209580.png" alt="image-20221103224209580"></p>
<p>每个时钟到来都会把数据向前移动一位</p>
<p>因为从CLK上升沿到来到输出端新状态的建立还需要一段时间的传输延时，所以当clk上升沿同时作用于所有触发器时，它们的输入端的输入信号为前一个触发器原来的输出状态，即维持时钟到来前的状态。总的效果相当于所有代码向右移动了一位0</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/image-20221104125053030.png" alt="image-20221104125053030"></p>
<p>如图当第一个cp上升沿到达时只有Q0变化，第二个上升沿是Q0,Q1都变化….直到四个clk信号后串行输入的四位全部转入寄存器，四个触发器的输出端此时可以得到四个并行输出</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019152720859.png" alt="image-20221019152720859"></p>
<h4 id="Serial-to-Parallel-Conversion"><a href="#Serial-to-Parallel-Conversion" class="headerlink" title="Serial to Parallel Conversion"></a>Serial to Parallel Conversion</h4><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019152803113.png" alt="image-20221019152803113" style="zoom:67%;">

<p>可以看出中间红色为串行输入的并行输出，所以串并转换的寄存器只需要每一级都有输出</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019152913745.png" alt="image-20221019152913745" style="zoom:50%;">

<h4 id="Shift-Register-with-Output-Hold"><a href="#Shift-Register-with-Output-Hold" class="headerlink" title="Shift Register with Output Hold"></a>Shift Register with Output Hold</h4><p>Use a MUX to choose between shift input and original output.</p>
<p>(This is the same as using D flip-flop with enable)</p>
<p>shift/hold’ = 1: shift s_in through the shift register</p>
<p>shift/hold’ = 0: keep the current data and stop shifting</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019153026611.png" alt="image-20221019153026611" style="zoom:67%;">

<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> ShiftRegHold <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>CLK<span class="token punctuation">,</span> HOLDn <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
      S_IN <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
      Q <span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> ShiftRegHold<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> beh <span class="token keyword">of</span> ShiftRegHold <span class="token keyword">is</span>
    <span class="token keyword">signal</span> S<span class="token punctuation">,</span> Qint<span class="token punctuation">,</span> D<span class="token punctuation">:</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">begin</span>
    Q <span class="token operator">&lt;=</span> Qint<span class="token punctuation">;</span> <span class="token comment">-- mirror to output</span>
    reg<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>CLK<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>CLK<span class="token attribute attr-name">'event</span> <span class="token operator">and</span> CLK <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
            Qint <span class="token operator">&lt;=</span> D<span class="token punctuation">;</span>
        <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
    D <span class="token operator">&lt;=</span> Qint <span class="token keyword">when</span> HOLDn <span class="token operator">=</span> <span class="token number">'0'</span> <span class="token keyword">else</span> S<span class="token punctuation">;</span> <span class="token comment">-- 2-to-1 MUX</span>
    S <span class="token operator">&lt;=</span> <span class="token function">Qint</span><span class="token punctuation">(</span><span class="token number">2</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span> <span class="token operator">&amp;</span> S_IN<span class="token punctuation">;</span> <span class="token comment">-- shifted bits</span>
<span class="token keyword">end</span> beh<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>注意S_in 是一位信号</p>
<p>由于Q是一个输出信号不能直接读取，而且我们不知道Q初始值是啥，设一个Qint作为初始值赋值给Q，再对Qint 进行移位。</p>
<h4 id="Parallel-to-Serial-Conversion"><a href="#Parallel-to-Serial-Conversion" class="headerlink" title="Parallel to Serial Conversion"></a>Parallel to Serial Conversion</h4><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019154537122.png" alt="image-20221019154537122"></p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019154750117.png" alt="image-20221019154750117"></p>
<p>shift/load’ = 1: shift s_in through the shift register</p>
<p>shift/load’ = 0: load parallel value from input bus D</p>
<p>So far the direction of shifting is fixed (shift right to the diagram, but literally left Q3Q2Q1Q0 )</p>
<h4 id="Universal-Shift-Register"><a href="#Universal-Shift-Register" class="headerlink" title="Universal Shift Register"></a>Universal Shift Register</h4><p>Let’s build a bit slice for a universal shift register: hold, load, shift left and shift right</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019155407048.png" alt="image-20221019155407048"></p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019155431530.png" alt="image-20221019155431530" style="zoom:50%;">

<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019155535054.png" alt="image-20221019155535054" style="zoom:67%;">

<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221019155712992.png" alt="image-20221019155712992" style="zoom:67%;">

<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> UnivShiftReg <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>D <span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      CLK<span class="token punctuation">,</span> RST <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
      S<span class="token punctuation">:</span> <span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">1</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      S_IN <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
      Q <span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> UnivShiftReg<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h3 id="Counter"><a href="#Counter" class="headerlink" title="Counter"></a>Counter</h3><p>A counter is a circuit that counts (in binary): 0, 1, 2</p>
<p>It has to be sequential in nature since memory storage is necessary to keep the value of count</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221025202903878.png" alt="image-20221025202903878" style="zoom:67%;">

<p>模M计数器： a counter with <em>M</em> states is called a modulo-<em>M</em> counter.</p>
<p>因为 it can be used to calculate (<em>N</em> mod <em>M</em>) </p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221025204249208.png" alt="image-20221025204249208"></p>
<h4 id="Ripple-Counter"><a href="#Ripple-Counter" class="headerlink" title="Ripple Counter"></a>Ripple Counter</h4><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221025203636712.png" alt="image-20221025203636712"></p>
<ul>
<li>General structure: Each T (toggler) flip-flop is clocked by the rising edge of the previous Q’ output (i.e. the falling edge of Q).</li>
</ul>
<p>这里使用T触发器：在T=1时，时钟每个上升沿Q翻转</p>
<ul>
<li><p>The frequencies are being divided by 2 as you go along Q0 , Q1 , Q2 , Q3 .</p>
<p>每输出一个Q 频率就会减小一半（周期扩大一倍）这是由于只在q bar 的上升沿（q的下降沿）变化所以周期会变大</p>
</li>
</ul>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221025205257573.png" alt="image-20221025205257573"></p>
<p>频率越靠下越小</p>
<p> <strong>Effects of Delay</strong></p>
<p>In reality, the logic gates and flip-flops have some propagation delays, so the changes are not immediate</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221025205426636.png" alt="image-20221025205426636" style="zoom:67%;">

<p>640is propagation delay （output of Q0 Q1 Q2 are not synchronized）</p>
<h5 id="Asynchronous"><a href="#Asynchronous" class="headerlink" title="Asynchronous"></a>Asynchronous</h5><p>Ripple counter is asynchronous, since each flip-flop is clocked separately</p>
<p>You need to wait until the output becomes stable to read the correct results.</p>
<p>Therefore the clock frequency cannot be too high.</p>
<h4 id="Synchronous-Counters"><a href="#Synchronous-Counters" class="headerlink" title="Synchronous Counters"></a>Synchronous Counters</h4><p>Basic requirement: outputs change simultaneously(at/soon after the clock edge)</p>
<p>View the counter as adding 1 every clock So we can use (ripple) half adders to <strong>pre-calculate</strong> N+1, and then output <em>N</em>+1 using D flip-flops at clock edges.</p>
<p>理解为先全部加（00001）等一个时钟来全部输出到下一个状态的输入</p>
<p>We can derive an up counter as well as an up/down counter</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221025223651010.png" alt="image-20221025223651010" style="zoom:67%;">

<p>Suppose we now count to 5 “0101”, the HA chains will calculate “0101” + 1, giving “0110”, which is outputed at next clock edge.</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221025224450635.png" alt="image-20221025224450635" style="zoom:67%;">

<p>0101是现在状态，0101通过四个半加器后输出0110到D,然后等下个时钟到来时转移到q</p>
<p>可调加减的计数器的VHDL</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> CounterUpDown <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>CLK <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
      nCLR<span class="token punctuation">,</span> UP<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
      Q <span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> CounterUpDown<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> arch <span class="token keyword">of</span> CounterUpDown <span class="token keyword">is</span>
    <span class="token keyword">signal</span> Qint<span class="token punctuation">:</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">begin</span>
    cnt_proc<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>nCLR<span class="token punctuation">,</span> CLK<span class="token punctuation">)</span> 
    <span class="token keyword">begin</span>
      <span class="token keyword">if</span> <span class="token punctuation">(</span>nCLR <span class="token operator">=</span> <span class="token number">'0'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
        Qint <span class="token operator">&lt;=</span> <span class="token vhdl-vectors number">"0000"</span><span class="token punctuation">;</span>
      <span class="token keyword">elsif</span> <span class="token punctuation">(</span>CLK<span class="token attribute attr-name">'event</span> <span class="token operator">and</span> CLK <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
         <span class="token keyword">if</span> <span class="token punctuation">(</span>UP <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
            Qint <span class="token operator">&lt;=</span> Qint <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
         <span class="token keyword">else</span>
            Qint <span class="token operator">&lt;=</span> Qint – <span class="token number">1</span><span class="token punctuation">;</span>
         <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
     <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
  Q <span class="token operator">&lt;=</span> Qint<span class="token punctuation">;</span>
<span class="token keyword">end</span> arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://chilh.top">chilh</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://chilh.top/post/DSD-2.4-Sequential%20Building%20Blocks.html">https://chilh.top/post/DSD-2.4-Sequential%20Building%20Blocks.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://chilh.top" target="_blank">Chilh</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/BUPT/">BUPT</a><a class="post-meta__tags" href="/tags/%E5%A4%A7%E4%B8%89%E4%B8%8A%E8%AF%BE%E7%A8%8B%E7%AC%94%E8%AE%B0/">大三上课程笔记</a><a class="post-meta__tags" href="/tags/DSD/">DSD</a></div><div class="post_share"><div class="social-share" data-image="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1670969548019-18ec1aae8abe" data-sites="twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/post/DSD-2.5-FIFO%20and%20LIFO%20Buffers.html" title="DSD-2.5-FIFO and LIFO Buffers"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671514187753-fce32cc8b3ec" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">DSD-2.5-FIFO and LIFO Buffers</div></div></a></div><div class="next-post pull-right"><a href="/post/DSD-2.2-VHDL%E7%AE%80%E4%BB%8B.html" title="DSD-2.2-VHDL简介"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671379827325-2fa2dc475840" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">DSD-2.2-VHDL简介</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/post/DSD-1.1-Design%20Process.html" title="DSD-1.1-Design Process"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/premium_photo-1670772729425-6c2292735d63" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-1.1-Design Process</div></div></a></div><div><a href="/post/DSD-2.3-Combinational%20Blocks.html" title="DSD-2.3-Combinational Blocks"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1667210211132-c607f81a2459" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.3-Combinational Blocks</div></div></a></div><div><a href="/post/DSD-2.1-2's%20Complement%20Representations.html" title="DSD-2&#39;s Complement Representations"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671371322375-d0ceee3b0eb3" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2&#39;s Complement Representations</div></div></a></div><div><a href="/post/DSD-2.2-VHDL%E7%AE%80%E4%BB%8B.html" title="DSD-2.2-VHDL简介"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671379827325-2fa2dc475840" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.2-VHDL简介</div></div></a></div><div><a href="/post/DSD-2.5-FIFO%20and%20LIFO%20Buffers.html" title="DSD-2.5-FIFO and LIFO Buffers"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671514187753-fce32cc8b3ec" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.5-FIFO and LIFO Buffers</div></div></a></div><div><a href="/post/DSD-3.1-FSM.html" title="DSD-3.1-FSM"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671299736544-3fa796af6c23" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-3.1-FSM</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="waline-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/%E5%A4%B4%E5%83%8F.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">chilh</div><div class="author-info__description">记录学习笔记，学艺不精，大家多多评论指教</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">71</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">20</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="mailto:1547405085@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Sequential-Building-Blocks"><span class="toc-number">1.</span> <span class="toc-text">Sequential Building Blocks</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Sequential-Circuits"><span class="toc-number">1.1.</span> <span class="toc-text">Sequential Circuits</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Synchronous-System"><span class="toc-number">1.2.</span> <span class="toc-text">Synchronous System</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Clock-Signal"><span class="toc-number">1.3.</span> <span class="toc-text">Clock Signal</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%A4%E7%A7%8DStorage-Elements%E4%B8%8ECLK%E6%9C%89%E5%85%B3"><span class="toc-number">1.4.</span> <span class="toc-text">两种Storage Elements与CLK有关</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#D-Latch"><span class="toc-number">1.4.1.</span> <span class="toc-text">D Latch</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Master-Slave-D-Flip-flop"><span class="toc-number">1.4.2.</span> <span class="toc-text">Master-Slave D Flip-flop</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#D-Flip-flop"><span class="toc-number">1.4.3.</span> <span class="toc-text">D Flip-flop</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Register"><span class="toc-number">1.4.4.</span> <span class="toc-text">Register</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Loadable-Registers"><span class="toc-number">1.4.5.</span> <span class="toc-text">Loadable Registers</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Shift-registers-amp-Counters-and-their-applications"><span class="toc-number">1.5.</span> <span class="toc-text">Shift registers &amp; Counters and their applications.</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Serial-vs-Parallel"><span class="toc-number">1.5.1.</span> <span class="toc-text">Serial vs Parallel</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Shift-Register"><span class="toc-number">1.5.2.</span> <span class="toc-text">Shift Register</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Serial-to-Parallel-Conversion"><span class="toc-number">1.5.2.1.</span> <span class="toc-text">Serial to Parallel Conversion</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Shift-Register-with-Output-Hold"><span class="toc-number">1.5.2.2.</span> <span class="toc-text">Shift Register with Output Hold</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Parallel-to-Serial-Conversion"><span class="toc-number">1.5.2.3.</span> <span class="toc-text">Parallel to Serial Conversion</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Universal-Shift-Register"><span class="toc-number">1.5.2.4.</span> <span class="toc-text">Universal Shift Register</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Counter"><span class="toc-number">1.5.3.</span> <span class="toc-text">Counter</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Ripple-Counter"><span class="toc-number">1.5.3.1.</span> <span class="toc-text">Ripple Counter</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Asynchronous"><span class="toc-number">1.5.3.1.1.</span> <span class="toc-text">Asynchronous</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Synchronous-Counters"><span class="toc-number">1.5.3.2.</span> <span class="toc-text">Synchronous Counters</span></a></li></ol></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/post/arm%E4%B8%93%E5%88%A9%E5%88%86%E6%9E%90%E7%B3%BB%E5%88%97-%E4%B8%80.html" title="arm专利分析系列&lt;一&gt;"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/20251216234835959.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="arm专利分析系列&lt;一&gt;"/></a><div class="content"><a class="title" href="/post/arm%E4%B8%93%E5%88%A9%E5%88%86%E6%9E%90%E7%B3%BB%E5%88%97-%E4%B8%80.html" title="arm专利分析系列&lt;一&gt;">arm专利分析系列&lt;一&gt;</a><time datetime="2025-12-16T15:28:33.000Z" title="发表于 2025-12-16 23:28:33">2025-12-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%951-%E7%B2%97%E9%A2%97%E7%B2%92%E7%AD%96%E7%95%A5.html" title="缓存替换算法"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202505112103982.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="缓存替换算法"/></a><div class="content"><a class="title" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%951-%E7%B2%97%E9%A2%97%E7%B2%92%E7%AD%96%E7%95%A5.html" title="缓存替换算法">缓存替换算法</a><time datetime="2025-01-21T06:33:23.000Z" title="发表于 2025-01-21 14:33:23">2025-01-21</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%950.html" title="Cache Replacement Policies - introduction"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202505112103982.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Cache Replacement Policies - introduction"/></a><div class="content"><a class="title" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%950.html" title="Cache Replacement Policies - introduction">Cache Replacement Policies - introduction</a><time datetime="2025-01-20T11:24:52.000Z" title="发表于 2025-01-20 19:24:52">2025-01-20</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%952-%E7%BB%86%E9%A2%97%E7%B2%92%E7%AD%96%E7%95%A5.html" title="缓存替换算法"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202505112103982.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="缓存替换算法"/></a><div class="content"><a class="title" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%952-%E7%BB%86%E9%A2%97%E7%B2%92%E7%AD%96%E7%95%A5.html" title="缓存替换算法">缓存替换算法</a><time datetime="2025-01-20T11:24:52.000Z" title="发表于 2025-01-20 19:24:52">2025-01-20</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/2024-lastday.html" title="2024-总结"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202501010045372.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="2024-总结"/></a><div class="content"><a class="title" href="/post/2024-lastday.html" title="2024-总结">2024-总结</a><time datetime="2024-12-31T14:59:00.000Z" title="发表于 2024-12-31 22:59:00">2024-12-31</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1670969548019-18ec1aae8abe')"><div id="footer-wrap"><div class="copyright">&copy;2021 - 2025 By chilh</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>function loadWaline () {
  function insertCSS () {
    const link = document.createElement("link")
    link.rel = "stylesheet"
    link.href = "https://cdn.jsdelivr.net/npm/@waline/client/dist/waline.min.css"
    document.head.appendChild(link)
  }

  function initWaline () {
    const waline = Waline.init(Object.assign({
      el: '#waline-wrap',
      serverURL: 'https://chilh-comment-nwkfkyqk8-zhanzghouhe.vercel.app',
      pageview: false,
      dark: 'html[data-theme="dark"]',
      path: window.location.pathname,
      comment: false,
    }, null))
  }

  if (typeof Waline === 'function') initWaline()
  else {
    insertCSS()
    getScript('https://cdn.jsdelivr.net/npm/@waline/client/dist/waline.min.js').then(initWaline)
  }
}

if ('Waline' === 'Waline' || !true) {
  if (true) btf.loadComment(document.getElementById('waline-wrap'),loadWaline)
  else setTimeout(loadWaline, 0)
} else {
  function loadOtherComment () {
    loadWaline()
  }
}</script></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({"model":{"jsonPath":"/live2dw/assets/wanko.model.json"},"display":{"position":"right","width":85,"height":400,"hOffset":-18,"vOffset":25},"mobile":{"show":true},"react":{"opacity":0.7},"log":false,"pluginJsPath":"lib/","pluginModelPath":"assets/","pluginRootPath":"live2dw/","tagMode":false});</script></body></html>