{
    "block_comment": "This block is a sequential logic block that triggers at the rising edge of the clock signal (clk). Whenever there is a positive edge in the clock signal, it assigns the value of `samps_zero_ns` to `samps_zero_r` after a delay defined by `TCQ`."
}