// Seed: 3216715255
module module_0 (
    input tri1 id_0
    , id_8,
    input uwire id_1,
    input wor id_2,
    output supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    input wor id_6
);
  always @(id_4 == !id_1 or posedge id_4) begin
    id_5 = id_1;
  end
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    output wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  assign id_3 = 1;
  module_0(
      id_6, id_5, id_6, id_2, id_5, id_0, id_1
  );
endmodule
