###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-06.ece.iastate.edu)
#  Generated on:      Thu Dec 10 21:07:08 2015
#  Design:            triangle
#  Command:           optDesign -postCTS
###############################################################
Path 1: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST14/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST14/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: xi[1]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.125
- Clock Gating Setup            0.039
+ Phase Shift                   0.400
= Required Time                 0.486
- Arrival Time                  0.274
= Slack Time                    0.212
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | xi[1] v      |              |       |   0.041 |    0.253 | 
     | g6168                          | I v -> ZN ^  | CKND1        | 0.035 |   0.076 |    0.288 | 
     | g6027                          | A2 ^ -> ZN v | ND2D1        | 0.043 |   0.119 |    0.331 | 
     | FE_RC_39_0                     | A2 v -> ZN ^ | AOI32D2      | 0.049 |   0.168 |    0.380 | 
     | g5983                          | A1 ^ -> ZN v | OAI22D1      | 0.040 |   0.208 |    0.419 | 
     | g5973                          | A2 v -> ZN v | IOA21D1      | 0.067 |   0.274 |    0.486 | 
     | RC_CG_HIER_INST14              | enable v     | RC_CG_MOD_14 |       |   0.274 |    0.486 | 
     | RC_CG_HIER_INST14/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.274 |    0.486 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.172 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.153 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.133 | 
     | clk__L3_I3                     | I ^ -> Z ^  | BUFFD1  | 0.046 |   0.125 |   -0.087 | 
     | RC_CG_HIER_INST14/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.125 |   -0.087 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST17/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST17/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: yi[0]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.137
- Clock Gating Setup            0.046
+ Phase Shift                   0.400
= Required Time                 0.491
- Arrival Time                  0.272
= Slack Time                    0.219
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | yi[0] v      |              |       |   0.041 |    0.260 | 
     | g6166                          | I v -> ZN ^  | CKND1        | 0.030 |   0.071 |    0.290 | 
     | g7363                          | C ^ -> ZN v  | OAI211D2     | 0.053 |   0.124 |    0.342 | 
     | g7362                          | A1 v -> ZN ^ | ND2D1        | 0.032 |   0.155 |    0.374 | 
     | g7361                          | A ^ -> CON v | FCICOND1     | 0.059 |   0.214 |    0.433 | 
     | g5975                          | A2 v -> ZN ^ | OAI21D1      | 0.058 |   0.272 |    0.491 | 
     | RC_CG_HIER_INST17              | enable ^     | RC_CG_MOD_17 |       |   0.272 |    0.491 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | E ^          | CKLNQD1      | 0.000 |   0.272 |    0.491 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.179 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.160 | 
     | clk__L2_I2                     | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.141 | 
     | clk__L3_I1                     | I ^ -> ZN v | INVD6   | 0.013 |   0.091 |   -0.128 | 
     | clk__L4_I1                     | I v -> ZN ^ | INVD6   | 0.012 |   0.103 |   -0.116 | 
     | clk__L5_I0                     | I ^ -> Z ^  | BUFFD8  | 0.033 |   0.136 |   -0.083 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.137 |   -0.082 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST15/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST15/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: xi[2]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.141
- Clock Gating Setup            0.045
+ Phase Shift                   0.400
= Required Time                 0.497
- Arrival Time                  0.252
= Slack Time                    0.245
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | xi[2] v      |              |       |   0.041 |    0.286 | 
     | g58                            | I v -> ZN ^  | CKND1        | 0.055 |   0.096 |    0.341 | 
     | g57                            | A2 ^ -> ZN v | AOI22D2      | 0.039 |   0.134 |    0.379 | 
     | g56                            | B2 v -> ZN v | MOAI22D2     | 0.075 |   0.209 |    0.454 | 
     | g55                            | A2 v -> ZN ^ | OAI21D1      | 0.043 |   0.252 |    0.497 | 
     | RC_CG_HIER_INST15              | enable ^     | RC_CG_MOD_15 |       |   0.252 |    0.497 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | E ^          | CKLNQD1      | 0.000 |   0.252 |    0.497 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.205 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.186 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.166 | 
     | clk__L3_I4                     | I ^ -> ZN v | INVD3   | 0.017 |   0.096 |   -0.149 | 
     | clk__L4_I2                     | I v -> ZN ^ | INVD6   | 0.013 |   0.110 |   -0.135 | 
     | clk__L5_I1                     | I ^ -> Z ^  | BUFFD8  | 0.032 |   0.141 |   -0.104 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.141 |   -0.104 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST4/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST4/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.078
- Clock Gating Setup            0.046
+ Phase Shift                   0.400
= Required Time                 0.432
- Arrival Time                  0.180
= Slack Time                    0.252
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.293 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.321 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.098 |    0.351 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12      | 0.039 |   0.138 |    0.390 | 
     | FE_RC_38_0                    | B ^ -> ZN v  | OAI21D4     | 0.042 |   0.180 |    0.432 | 
     | RC_CG_HIER_INST4              | enable v     | RC_CG_MOD_4 |       |   0.180 |    0.432 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.180 |    0.432 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.212 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.193 | 
     | clk__L2_I2                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.174 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.078 |   -0.174 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST13/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST13/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.123
- Clock Gating Setup            0.055
+ Phase Shift                   0.400
= Required Time                 0.468
- Arrival Time                  0.214
= Slack Time                    0.254
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.295 | 
     | FE_RC_40_0                     | A2 v -> ZN ^ | NR2D8        | 0.028 |   0.069 |    0.323 | 
     | g19                            | I ^ -> ZN v  | INVD6        | 0.030 |   0.098 |    0.353 | 
     | FE_OCP_RBC13_n_470             | I v -> ZN ^  | INVD12       | 0.039 |   0.138 |    0.392 | 
     | g102                           | B3 ^ -> ZN v | IND4D1       | 0.077 |   0.214 |    0.468 | 
     | RC_CG_HIER_INST13              | enable v     | RC_CG_MOD_13 |       |   0.214 |    0.468 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.214 |    0.468 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.214 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.195 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.148 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.016 |   0.123 |   -0.131 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.123 |   -0.131 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST7/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST7/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.109
- Clock Gating Setup            0.054
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.201
= Slack Time                    0.254
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.295 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.323 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.098 |    0.353 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12      | 0.039 |   0.138 |    0.392 | 
     | g6057                         | A1 ^ -> ZN v | CKND2D0     | 0.064 |   0.201 |    0.455 | 
     | RC_CG_HIER_INST7              | enable v     | RC_CG_MOD_7 |       |   0.201 |    0.456 | 
     | RC_CG_HIER_INST7/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.201 |    0.456 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.214 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.195 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.176 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.161 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.145 | 
     | RC_CG_HIER_INST7/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.001 |   0.109 |   -0.145 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST12/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST12/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.086
- Clock Gating Setup            0.044
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.182
= Slack Time                    0.260
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.301 | 
     | FE_RC_40_0                     | A2 v -> ZN ^ | NR2D8        | 0.028 |   0.069 |    0.329 | 
     | g19                            | I ^ -> ZN v  | INVD6        | 0.030 |   0.099 |    0.358 | 
     | FE_OCP_RBC13_n_470             | I v -> ZN ^  | INVD12       | 0.039 |   0.138 |    0.397 | 
     | g6053                          | A2 ^ -> ZN v | CKND2D0      | 0.045 |   0.182 |    0.442 | 
     | RC_CG_HIER_INST12              | enable v     | RC_CG_MOD_12 |       |   0.182 |    0.442 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.182 |    0.442 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.220 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.201 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.174 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.086 |   -0.174 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST16/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST16/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: yi[1]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.137
- Clock Gating Setup            0.045
+ Phase Shift                   0.400
= Required Time                 0.491
- Arrival Time                  0.226
= Slack Time                    0.265
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | yi[1] v      |              |       |   0.041 |    0.306 | 
     | g7360                          | I v -> ZN ^  | CKND3        | 0.020 |   0.061 |    0.326 | 
     | g6009                          | B ^ -> ZN v  | MAOI222D1    | 0.078 |   0.139 |    0.404 | 
     | g5984                          | A1 v -> ZN ^ | MAOI22D1     | 0.051 |   0.190 |    0.455 | 
     | g5974                          | A2 ^ -> ZN v | OAI21D1      | 0.036 |   0.226 |    0.491 | 
     | RC_CG_HIER_INST16              | enable v     | RC_CG_MOD_16 |       |   0.226 |    0.491 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.226 |    0.491 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.225 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.206 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.187 | 
     | clk__L3_I6                     | I ^ -> ZN v | INVD12  | 0.012 |   0.090 |   -0.175 | 
     | clk__L4_I3                     | I v -> ZN ^ | INVD6   | 0.012 |   0.102 |   -0.163 | 
     | clk__L5_I2                     | I ^ -> Z ^  | BUFFD8  | 0.034 |   0.136 |   -0.129 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.137 |   -0.129 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST2/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST2/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.109
- Clock Gating Setup            0.051
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.191
= Slack Time                    0.268
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.309 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.337 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.099 |    0.366 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12      | 0.039 |   0.138 |    0.406 | 
     | g6055                         | A2 ^ -> ZN v | CKND2D0     | 0.053 |   0.191 |    0.459 | 
     | RC_CG_HIER_INST2              | enable v     | RC_CG_MOD_2 |       |   0.191 |    0.459 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.191 |    0.459 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.228 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.209 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.190 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.175 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.159 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.109 |   -0.159 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST10/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST10/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.103
- Clock Gating Setup            0.046
+ Phase Shift                   0.400
= Required Time                 0.457
- Arrival Time                  0.188
= Slack Time                    0.269
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.310 | 
     | FE_RC_40_0                     | A2 v -> ZN ^ | NR2D8        | 0.028 |   0.069 |    0.338 | 
     | g19                            | I ^ -> ZN v  | INVD6        | 0.030 |   0.099 |    0.368 | 
     | g105                           | B v -> Z v   | AO31D1       | 0.089 |   0.188 |    0.457 | 
     | RC_CG_HIER_INST10              | enable v     | RC_CG_MOD_10 |       |   0.188 |    0.457 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.188 |    0.457 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.229 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.210 | 
     | clk__L2_I1                     | I v -> ZN ^ | INVD20  | 0.017 |   0.076 |   -0.193 | 
     | clk__L3_I0                     | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.180 | 
     | clk__L4_I0                     | I v -> ZN ^ | INVD12  | 0.013 |   0.103 |   -0.166 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.103 |   -0.166 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin D0_reg[4]/CP 
Endpoint:   D0_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.200
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.516
- Arrival Time                  0.246
= Slack Time                    0.270
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.311 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.392 | 
     | g5918     | A2 ^ -> Z ^  | AN2XD1 | 0.124 |   0.245 |    0.516 | 
     | D0_reg[4] | D ^          | SDFD4  | 0.000 |   0.246 |    0.516 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.230 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.211 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.184 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.114 |   0.200 |   -0.070 | 
     | D0_reg[4]                     | CP ^        | SDFD4   | 0.000 |   0.200 |   -0.070 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST9/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST9/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.086
- Clock Gating Setup            0.042
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.174
= Slack Time                    0.271
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.312 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.340 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.098 |    0.369 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12      | 0.039 |   0.138 |    0.408 | 
     | g6048                         | A2 ^ -> ZN v | CKND2D1     | 0.036 |   0.174 |    0.445 | 
     | RC_CG_HIER_INST9              | enable v     | RC_CG_MOD_9 |       |   0.174 |    0.445 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.174 |    0.445 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.231 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.212 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.185 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.086 |   -0.185 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin D1_reg[4]/CP 
Endpoint:   D1_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.517
- Arrival Time                  0.246
= Slack Time                    0.271
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.312 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.392 | 
     | g5918     | A2 ^ -> Z ^  | AN2XD1 | 0.124 |   0.245 |    0.516 | 
     | D1_reg[4] | D ^          | SDFD4  | 0.000 |   0.246 |    0.517 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.231 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.212 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.185 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.115 |   0.201 |   -0.070 | 
     | D1_reg[4]                     | CP ^        | SDFD4   | 0.000 |   0.201 |   -0.070 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST8/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST8/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.086
- Clock Gating Setup            0.042
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.173
= Slack Time                    0.272
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.312 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.340 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.098 |    0.370 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12      | 0.039 |   0.138 |    0.409 | 
     | g6052                         | A2 ^ -> ZN v | CKND2D1     | 0.035 |   0.173 |    0.445 | 
     | RC_CG_HIER_INST8              | enable v     | RC_CG_MOD_8 |       |   0.173 |    0.445 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.173 |    0.445 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.232 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.213 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.186 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.086 |   -0.185 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin D0_reg[0]/CP 
Endpoint:   D0_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.200
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.517
- Arrival Time                  0.244
= Slack Time                    0.272
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.313 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.394 | 
     | g5970     | A2 ^ -> Z ^  | AN2XD1 | 0.122 |   0.244 |    0.516 | 
     | D0_reg[0] | D ^          | SDFD4  | 0.000 |   0.244 |    0.517 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.232 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.213 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.187 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.114 |   0.200 |   -0.072 | 
     | D0_reg[0]                     | CP ^        | SDFD4   | 0.000 |   0.200 |   -0.072 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST6/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST6/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.109
- Clock Gating Setup            0.049
+ Phase Shift                   0.400
= Required Time                 0.460
- Arrival Time                  0.187
= Slack Time                    0.273
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.314 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.342 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.099 |    0.371 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12      | 0.039 |   0.138 |    0.411 | 
     | g6054                         | A2 ^ -> ZN v | CKND2D0     | 0.049 |   0.187 |    0.460 | 
     | RC_CG_HIER_INST6              | enable v     | RC_CG_MOD_6 |       |   0.187 |    0.460 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.187 |    0.460 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.233 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.214 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.195 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.180 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.164 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.001 |   0.109 |   -0.164 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin D1_reg[0]/CP 
Endpoint:   D1_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.517
- Arrival Time                  0.244
= Slack Time                    0.273
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.314 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.395 | 
     | g5970     | A2 ^ -> Z ^  | AN2XD1 | 0.122 |   0.244 |    0.517 | 
     | D1_reg[0] | D ^          | SDFD4  | 0.000 |   0.244 |    0.517 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.233 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.214 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.187 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.115 |   0.201 |   -0.072 | 
     | D1_reg[0]                     | CP ^        | SDFD4   | 0.000 |   0.201 |   -0.072 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin inc_y_reg/CP 
Endpoint:   inc_y_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.205
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.580
- Arrival Time                  0.306
= Slack Time                    0.274
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance |     Arc      |   Cell   | Delay | Arrival | Required | 
     |           |              |          |       |  Time   |   Time   | 
     |-----------+--------------+----------+-------+---------+----------| 
     |           | reset v      |          |       |   0.041 |    0.315 | 
     | g21       | A2 v -> ZN ^ | NR2XD2   | 0.081 |   0.122 |    0.395 | 
     | g629      | I ^ -> ZN v  | INVD2    | 0.045 |   0.166 |    0.440 | 
     | g616      | B2 v -> ZN v | MAOI22D0 | 0.102 |   0.269 |    0.542 | 
     | g126      | B v -> ZN ^  | OAI21D1  | 0.038 |   0.306 |    0.580 | 
     | inc_y_reg | D ^          | DFD2     | 0.000 |   0.306 |    0.580 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk ^       |         |       |   0.040 |   -0.234 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.215 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |   -0.193 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4   | 0.015 |   0.096 |   -0.178 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12 | 0.037 |   0.133 |   -0.140 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2  | 0.042 |   0.175 |   -0.099 | 
     | clk__L6_I1 | I v -> ZN ^ | INVD1   | 0.030 |   0.205 |   -0.069 | 
     | inc_y_reg  | CP ^        | DFD2    | 0.000 |   0.205 |   -0.069 | 
     +-----------------------------------------------------------------+ 
Path 19: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST5/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST5/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.103
- Clock Gating Setup            0.048
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.182
= Slack Time                    0.274
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.315 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.343 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.099 |    0.372 | 
     | g104                          | A2 v -> Z v  | OR2D0       | 0.083 |   0.182 |    0.456 | 
     | RC_CG_HIER_INST5              | enable v     | RC_CG_MOD_5 |       |   0.182 |    0.456 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.182 |    0.456 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.234 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.215 | 
     | clk__L2_I1                    | I v -> ZN ^ | INVD20  | 0.017 |   0.076 |   -0.197 | 
     | clk__L3_I0                    | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.184 | 
     | clk__L4_I0                    | I v -> ZN ^ | INVD12  | 0.013 |   0.103 |   -0.171 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.103 |   -0.171 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RLO_reg[0]/CP 
Endpoint:   RLO_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.203
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.519
- Arrival Time                  0.244
= Slack Time                    0.275
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.316 | 
     | g21        | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.397 | 
     | g5970      | A2 ^ -> Z ^  | AN2XD1 | 0.122 |   0.244 |    0.519 | 
     | RLO_reg[0] | D ^          | SDFD4  | 0.000 |   0.244 |    0.519 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.235 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.216 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.197 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.182 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.166 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.094 |   0.203 |   -0.072 | 
     | RLO_reg[0]                    | CP ^        | SDFD4   | 0.000 |   0.203 |   -0.072 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST3/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST3/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.109
- Clock Gating Setup            0.049
+ Phase Shift                   0.400
= Required Time                 0.460
- Arrival Time                  0.185
= Slack Time                    0.276
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.317 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.345 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.098 |    0.374 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12      | 0.039 |   0.138 |    0.413 | 
     | g6060                         | A1 ^ -> ZN v | CKND2D0     | 0.047 |   0.185 |    0.460 | 
     | RC_CG_HIER_INST3              | enable v     | RC_CG_MOD_3 |       |   0.185 |    0.460 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.185 |    0.460 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.236 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.217 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.198 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.183 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.167 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.001 |   0.109 |   -0.166 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin D0_reg[1]/CP 
Endpoint:   D0_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.200
- Setup                         0.076
+ Phase Shift                   0.400
= Required Time                 0.524
- Arrival Time                  0.247
= Slack Time                    0.277
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.318 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.398 | 
     | g5962     | A2 ^ -> Z ^  | CKAN2D2 | 0.125 |   0.247 |    0.524 | 
     | D0_reg[1] | D ^          | SDFD4   | 0.000 |   0.247 |    0.524 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.237 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.218 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.191 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.114 |   0.200 |   -0.077 | 
     | D0_reg[1]                     | CP ^        | SDFD4   | 0.000 |   0.200 |   -0.076 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin D1_reg[1]/CP 
Endpoint:   D1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.076
+ Phase Shift                   0.400
= Required Time                 0.525
- Arrival Time                  0.247
= Slack Time                    0.278
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.319 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.399 | 
     | g5962     | A2 ^ -> Z ^  | CKAN2D2 | 0.125 |   0.247 |    0.524 | 
     | D1_reg[1] | D ^          | SDFD4   | 0.000 |   0.247 |    0.525 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.238 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.219 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.192 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.115 |   0.201 |   -0.077 | 
     | D1_reg[1]                     | CP ^        | SDFD4   | 0.000 |   0.201 |   -0.076 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin control_reg[2]/CP 
Endpoint:   control_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.021
+ Phase Shift                   0.400
= Required Time                 0.582
- Arrival Time                  0.304
= Slack Time                    0.278
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | reset v      |         |       |   0.041 |    0.319 | 
     | g21            | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.399 | 
     | g7230          | B ^ -> ZN v  | OAI21D1 | 0.078 |   0.199 |    0.477 | 
     | g7229          | I v -> ZN ^  | CKND2   | 0.031 |   0.230 |    0.508 | 
     | g7411          | A2 ^ -> ZN v | CKND2D0 | 0.042 |   0.272 |    0.550 | 
     | g7410          | A2 v -> ZN ^ | ND2D1   | 0.032 |   0.304 |    0.582 | 
     | control_reg[2] | D ^          | DFQD4   | 0.000 |   0.304 |    0.582 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.238 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.219 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.171 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.016 |   0.123 |   -0.155 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.079 |   0.202 |   -0.076 | 
     | control_reg[2]                 | CP ^        | DFQD4   | 0.000 |   0.202 |   -0.075 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST0/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST0/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.109
- Clock Gating Setup            0.048
+ Phase Shift                   0.400
= Required Time                 0.462
- Arrival Time                  0.183
= Slack Time                    0.279
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     |                               | reset v      |           |       |   0.041 |    0.320 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8     | 0.028 |   0.069 |    0.348 | 
     | g19                           | I ^ -> ZN v  | INVD6     | 0.030 |   0.099 |    0.377 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12    | 0.039 |   0.138 |    0.416 | 
     | g6058                         | A2 ^ -> ZN v | CKND2D0   | 0.045 |   0.183 |    0.462 | 
     | RC_CG_HIER_INST0              | enable v     | RC_CG_MOD |       |   0.183 |    0.462 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | E v          | CKLNQD1   | 0.000 |   0.183 |    0.462 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.239 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.220 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.201 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.186 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.170 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.001 |   0.109 |   -0.169 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RLO_reg[1]/CP 
Endpoint:   RLO_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.203
- Setup                         0.077
+ Phase Shift                   0.400
= Required Time                 0.527
- Arrival Time                  0.247
= Slack Time                    0.280
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |            |              |         |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+---------+----------| 
     |            | reset v      |         |       |   0.041 |    0.321 | 
     | g21        | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.401 | 
     | g5962      | A2 ^ -> Z ^  | CKAN2D2 | 0.125 |   0.247 |    0.526 | 
     | RLO_reg[1] | D ^          | SDFD4   | 0.000 |   0.247 |    0.527 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.240 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.221 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.201 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.186 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.171 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.094 |   0.203 |   -0.076 | 
     | RLO_reg[1]                    | CP ^        | SDFD4   | 0.000 |   0.203 |   -0.076 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin D0_reg[6]/CP 
Endpoint:   D0_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.200
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.518
- Arrival Time                  0.237
= Slack Time                    0.281
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.322 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.402 | 
     | g5892     | A2 ^ -> Z ^  | AN2XD1  | 0.115 |   0.237 |    0.517 | 
     | D0_reg[6] | D ^          | SDFQND1 | 0.000 |   0.237 |    0.518 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.241 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.222 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.195 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.114 |   0.200 |   -0.081 | 
     | D0_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.200 |   -0.080 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin D1_reg[6]/CP 
Endpoint:   D1_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.518
- Arrival Time                  0.237
= Slack Time                    0.281
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.322 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.403 | 
     | g5892     | A2 ^ -> Z ^  | AN2XD1  | 0.115 |   0.237 |    0.518 | 
     | D1_reg[6] | D ^          | SDFQND1 | 0.000 |   0.237 |    0.518 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.241 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.223 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.027 |   0.086 |   -0.196 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.115 |   0.201 |   -0.081 | 
     | D1_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.201 |   -0.080 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST1/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST1/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.123
- Clock Gating Setup            0.051
+ Phase Shift                   0.400
= Required Time                 0.472
- Arrival Time                  0.190
= Slack Time                    0.283
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.324 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2D8       | 0.028 |   0.069 |    0.352 | 
     | g19                           | I ^ -> ZN v  | INVD6       | 0.030 |   0.099 |    0.381 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | INVD12      | 0.039 |   0.138 |    0.421 | 
     | g6049                         | A2 ^ -> ZN v | CKND2D0     | 0.052 |   0.190 |    0.472 | 
     | RC_CG_HIER_INST1              | enable v     | RC_CG_MOD_1 |       |   0.190 |    0.472 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.190 |    0.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.243 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.224 | 
     | clk__L2_I5                    | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.176 | 
     | clk__L3_I8                    | I v -> ZN ^ | INVD12  | 0.016 |   0.123 |   -0.160 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.123 |   -0.160 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RLO_reg[2]/CP 
Endpoint:   RLO_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.203
- Setup                         0.082
+ Phase Shift                   0.400
= Required Time                 0.521
- Arrival Time                  0.237
= Slack Time                    0.284
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.325 | 
     | g21        | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.406 | 
     | g5944      | A2 ^ -> Z ^  | AN2XD1 | 0.115 |   0.237 |    0.521 | 
     | RLO_reg[2] | D ^          | SDFD4  | 0.000 |   0.237 |    0.521 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.244 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.225 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.206 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.191 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.175 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.094 |   0.203 |   -0.081 | 
     | RLO_reg[2]                    | CP ^        | SDFD4   | 0.000 |   0.203 |   -0.081 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin control_reg[1]/CP 
Endpoint:   control_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.022
+ Phase Shift                   0.400
= Required Time                 0.580
- Arrival Time                  0.296
= Slack Time                    0.284
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | reset v      |         |       |   0.041 |    0.325 | 
     | g21            | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.406 | 
     | g7230          | B ^ -> ZN v  | OAI21D1 | 0.078 |   0.199 |    0.483 | 
     | g7229          | I v -> ZN ^  | CKND2   | 0.031 |   0.230 |    0.514 | 
     | g16            | A1 ^ -> ZN ^ | IOA21D1 | 0.066 |   0.296 |    0.580 | 
     | control_reg[1] | D ^          | DFQD4   | 0.000 |   0.296 |    0.580 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.244 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.225 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.178 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.016 |   0.123 |   -0.161 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.079 |   0.202 |   -0.082 | 
     | control_reg[1]                 | CP ^        | DFQD4   | 0.000 |   0.202 |   -0.082 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin control_reg[3]/CP 
Endpoint:   control_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.576
- Arrival Time                  0.290
= Slack Time                    0.286
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                |              |          |       |  Time   |   Time   | 
     |----------------+--------------+----------+-------+---------+----------| 
     |                | reset v      |          |       |   0.041 |    0.327 | 
     | g21            | A2 v -> ZN ^ | NR2XD2   | 0.081 |   0.122 |    0.408 | 
     | g7230          | B ^ -> ZN v  | OAI21D1  | 0.078 |   0.199 |    0.485 | 
     | g7229          | I v -> ZN ^  | CKND2    | 0.031 |   0.230 |    0.516 | 
     | g7194          | B2 ^ -> ZN ^ | MOAI22D1 | 0.060 |   0.290 |    0.576 | 
     | control_reg[3] | D ^          | DFQD4    | 0.000 |   0.290 |    0.576 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.246 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.227 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.179 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.016 |   0.123 |   -0.163 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.079 |   0.202 |   -0.084 | 
     | control_reg[3]                 | CP ^        | DFQD4   | 0.000 |   0.202 |   -0.084 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RLO_reg[3]/CP 
Endpoint:   RLO_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.203
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.524
- Arrival Time                  0.237
= Slack Time                    0.286
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.327 | 
     | g21        | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.408 | 
     | g5929      | A2 ^ -> Z ^  | AN2XD1 | 0.115 |   0.237 |    0.523 | 
     | RLO_reg[3] | D ^          | SDFD1  | 0.000 |   0.237 |    0.524 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.246 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.227 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.208 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.193 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.178 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.094 |   0.203 |   -0.083 | 
     | RLO_reg[3]                    | CP ^        | SDFD1   | 0.000 |   0.203 |   -0.083 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST11/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST11/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.109
- Clock Gating Setup            0.046
+ Phase Shift                   0.400
= Required Time                 0.463
- Arrival Time                  0.171
= Slack Time                    0.292
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.333 | 
     | FE_RC_40_0                     | A2 v -> ZN ^ | NR2D8        | 0.028 |   0.069 |    0.361 | 
     | g19                            | I ^ -> ZN v  | INVD6        | 0.030 |   0.099 |    0.391 | 
     | FE_OCP_RBC13_n_470             | I v -> ZN ^  | INVD12       | 0.039 |   0.138 |    0.430 | 
     | g103                           | B ^ -> ZN v  | IOA21D1      | 0.033 |   0.171 |    0.463 | 
     | RC_CG_HIER_INST11              | enable v     | RC_CG_MOD_11 |       |   0.171 |    0.463 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.171 |    0.463 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.252 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.234 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.214 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.199 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.184 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.109 |   -0.184 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin rst_int_reg/CP 
Endpoint:   rst_int_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset         (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.209
- Setup                         0.022
+ Phase Shift                   0.400
= Required Time                 0.587
- Arrival Time                  0.288
= Slack Time                    0.299
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | reset v      |        |       |   0.041 |    0.340 | 
     | g21         | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.421 | 
     | g625        | B1 ^ -> ZN v | IND2D4 | 0.037 |   0.159 |    0.458 | 
     | g621        | A2 v -> ZN ^ | NR2XD1 | 0.050 |   0.209 |    0.508 | 
     | g7179       | A3 ^ -> Z ^  | AN3XD1 | 0.079 |   0.288 |    0.587 | 
     | rst_int_reg | D ^          | DFD4   | 0.000 |   0.288 |    0.587 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | clk ^       |         |       |   0.040 |   -0.259 | 
     | clk__L1_I0  | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.240 | 
     | clk__L2_I6  | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |   -0.218 | 
     | clk__L3_I9  | I ^ -> ZN v | INVD4   | 0.015 |   0.096 |   -0.203 | 
     | clk__L4_I5  | I v -> Z v  | BUFFD12 | 0.037 |   0.133 |   -0.166 | 
     | clk__L5_I3  | I v -> Z v  | BUFFD2  | 0.042 |   0.175 |   -0.124 | 
     | clk__L6_I0  | I v -> ZN ^ | INVD1   | 0.034 |   0.209 |   -0.090 | 
     | rst_int_reg | CP ^        | DFD4    | 0.000 |   0.209 |   -0.090 | 
     +------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin xi_ff_reg[2][0]/CP 
Endpoint:   xi_ff_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.205
- Setup                         0.077
+ Phase Shift                   0.400
= Required Time                 0.528
- Arrival Time                  0.227
= Slack Time                    0.301
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | reset v      |        |       |   0.041 |    0.342 | 
     | g21             | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.423 | 
     | g7340           | A1 ^ -> Z ^  | AN2XD1 | 0.105 |   0.226 |    0.527 | 
     | xi_ff_reg[2][0] | D ^          | SDFD1  | 0.000 |   0.227 |    0.528 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.261 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.242 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.223 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.208 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.192 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.096 |   0.205 |   -0.096 | 
     | xi_ff_reg[2][0]                | CP ^        | SDFD1   | 0.000 |   0.205 |   -0.096 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin inc_x_reg/CP 
Endpoint:   inc_x_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.209
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.585
- Arrival Time                  0.283
= Slack Time                    0.302
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.343 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.424 | 
     | g625      | B1 ^ -> ZN v | IND2D4  | 0.037 |   0.159 |    0.461 | 
     | g621      | A2 v -> ZN ^ | NR2XD1  | 0.050 |   0.209 |    0.511 | 
     | g7327     | B1 ^ -> ZN v | IND2D1  | 0.033 |   0.242 |    0.544 | 
     | g23       | A1 v -> ZN ^ | OAI21D1 | 0.041 |   0.283 |    0.585 | 
     | inc_x_reg | D ^          | DFQD1   | 0.000 |   0.283 |    0.585 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk ^       |         |       |   0.040 |   -0.262 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.243 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |   -0.221 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4   | 0.015 |   0.096 |   -0.206 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12 | 0.037 |   0.133 |   -0.169 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2  | 0.042 |   0.175 |   -0.127 | 
     | clk__L6_I0 | I v -> ZN ^ | INVD1   | 0.034 |   0.209 |   -0.093 | 
     | inc_x_reg  | CP ^        | DFQD1   | 0.000 |   0.209 |   -0.093 | 
     +-----------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin control_reg[0]/CP 
Endpoint:   control_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.576
- Arrival Time                  0.273
= Slack Time                    0.303
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | reset v      |         |       |   0.041 |    0.344 | 
     | g21            | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.424 | 
     | g625           | B1 ^ -> ZN v | IND2D4  | 0.037 |   0.159 |    0.462 | 
     | g7228          | A2 v -> ZN ^ | NR2XD0  | 0.055 |   0.214 |    0.517 | 
     | g7227          | I ^ -> ZN v  | INVD1   | 0.031 |   0.244 |    0.547 | 
     | g7204          | B v -> ZN ^  | OAI21D1 | 0.029 |   0.273 |    0.576 | 
     | control_reg[0] | D ^          | DFQD4   | 0.000 |   0.273 |    0.576 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.263 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.244 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.196 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.016 |   0.123 |   -0.180 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.079 |   0.202 |   -0.101 | 
     | control_reg[0]                 | CP ^        | DFQD4   | 0.000 |   0.202 |   -0.101 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin y_max_reg[0]/CP 
Endpoint:   y_max_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.207
- Setup                         0.099
+ Phase Shift                   0.400
= Required Time                 0.508
- Arrival Time                  0.185
= Slack Time                    0.323
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | reset v      |         |       |   0.041 |    0.364 | 
     | FE_RC_40_0   | A2 v -> ZN ^ | NR2D8   | 0.028 |   0.069 |    0.391 | 
     | g19          | I ^ -> ZN v  | INVD6   | 0.030 |   0.098 |    0.421 | 
     | g18          | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.185 |    0.508 | 
     | y_max_reg[0] | D ^          | SDFQND2 | 0.000 |   0.185 |    0.508 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.283 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.264 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.244 | 
     | clk__L3_I6                     | I ^ -> ZN v | INVD12  | 0.012 |   0.090 |   -0.232 | 
     | clk__L4_I3                     | I v -> ZN ^ | INVD6   | 0.012 |   0.102 |   -0.220 | 
     | clk__L5_I2                     | I ^ -> Z ^  | BUFFD8  | 0.034 |   0.136 |   -0.187 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.071 |   0.207 |   -0.116 | 
     | y_max_reg[0]                   | CP ^        | SDFQND2 | 0.000 |   0.207 |   -0.116 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin top_line_reg/CP 
Endpoint:   top_line_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.205
- Setup                         0.038
+ Phase Shift                   0.400
= Required Time                 0.567
- Arrival Time                  0.238
= Slack Time                    0.329
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | reset v      |         |       |   0.041 |    0.370 | 
     | g21          | A2 v -> ZN ^ | NR2XD2  | 0.081 |   0.122 |    0.450 | 
     | g629         | I ^ -> ZN v  | INVD2   | 0.045 |   0.166 |    0.495 | 
     | g95          | A3 v -> ZN ^ | OAI32D1 | 0.072 |   0.238 |    0.567 | 
     | top_line_reg | D ^          | DFQD1   | 0.000 |   0.238 |    0.567 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |              |             |         |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+---------+----------| 
     |              | clk ^       |         |       |   0.040 |   -0.289 | 
     | clk__L1_I0   | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.270 | 
     | clk__L2_I6   | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |   -0.248 | 
     | clk__L3_I9   | I ^ -> ZN v | INVD4   | 0.015 |   0.096 |   -0.233 | 
     | clk__L4_I5   | I v -> Z v  | BUFFD12 | 0.037 |   0.133 |   -0.195 | 
     | clk__L5_I3   | I v -> Z v  | BUFFD2  | 0.042 |   0.175 |   -0.154 | 
     | clk__L6_I1   | I v -> ZN ^ | INVD1   | 0.030 |   0.205 |   -0.124 | 
     | top_line_reg | CP ^        | DFQD1   | 0.000 |   0.205 |   -0.124 | 
     +-------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin B_reg[4]/CP 
Endpoint:   B_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.576
- Arrival Time                  0.246
= Slack Time                    0.330
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +---------------------------------------------------------------+ 
     | Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |          |              |        |       |  Time   |   Time   | 
     |----------+--------------+--------+-------+---------+----------| 
     |          | reset v      |        |       |   0.041 |    0.371 | 
     | g21      | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.452 | 
     | g5918    | A2 ^ -> Z ^  | AN2XD1 | 0.124 |   0.245 |    0.576 | 
     | B_reg[4] | D ^          | DFQD1  | 0.000 |   0.246 |    0.576 | 
     +---------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.290 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.272 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.252 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.237 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.222 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.093 |   0.202 |   -0.129 | 
     | B_reg[4]                      | CP ^        | DFQD1   | 0.000 |   0.202 |   -0.129 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin C0_reg[4]/CP 
Endpoint:   C0_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.576
- Arrival Time                  0.246
= Slack Time                    0.331
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.371 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.452 | 
     | g5918     | A2 ^ -> Z ^  | AN2XD1 | 0.124 |   0.245 |    0.576 | 
     | C0_reg[4] | D ^          | DFQD1  | 0.000 |   0.246 |    0.576 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.290 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.272 | 
     | clk__L2_I1                    | I v -> ZN ^ | INVD20  | 0.017 |   0.076 |   -0.254 | 
     | clk__L3_I0                    | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.241 | 
     | clk__L4_I0                    | I v -> ZN ^ | INVD12  | 0.013 |   0.103 |   -0.228 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.201 |   -0.129 | 
     | C0_reg[4]                     | CP ^        | DFQD1   | 0.000 |   0.201 |   -0.129 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin yi_ff_reg[1][2]/CP 
Endpoint:   yi_ff_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.516
- Arrival Time                  0.185
= Slack Time                    0.331
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.372 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2D8   | 0.028 |   0.069 |    0.400 | 
     | g19             | I ^ -> ZN v  | INVD6   | 0.030 |   0.098 |    0.429 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.086 |   0.185 |    0.516 | 
     | yi_ff_reg[1][2] | D ^          | SDFQND1 | 0.000 |   0.185 |    0.516 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.291 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.272 | 
     | clk__L2_I2                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.253 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.123 |   0.201 |   -0.129 | 
     | yi_ff_reg[1][2]               | CP ^        | SDFQND1 | 0.001 |   0.202 |   -0.129 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin BC_reg[6]/CP 
Endpoint:   BC_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.205
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.536
- Arrival Time                  0.204
= Slack Time                    0.332
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | reset v      |         |       |   0.041 |    0.373 | 
     | FE_RC_40_0         | A2 v -> ZN ^ | NR2D8   | 0.028 |   0.069 |    0.401 | 
     | g19                | I ^ -> ZN v  | INVD6   | 0.030 |   0.098 |    0.430 | 
     | FE_OCP_RBC13_n_470 | I v -> ZN ^  | INVD12  | 0.039 |   0.138 |    0.469 | 
     | g6113              | A2 ^ -> Z ^  | AN2XD1  | 0.067 |   0.204 |    0.536 | 
     | BC_reg[6]          | D ^          | SDFQND1 | 0.000 |   0.204 |    0.536 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.292 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.273 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.254 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.239 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.223 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.096 |   0.205 |   -0.126 | 
     | BC_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.205 |   -0.126 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin yi_ff_reg[2][0]/CP 
Endpoint:   yi_ff_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.205
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.517
- Arrival Time                  0.185
= Slack Time                    0.332
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.373 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2D8   | 0.028 |   0.069 |    0.401 | 
     | g19             | I ^ -> ZN v  | INVD6   | 0.030 |   0.099 |    0.430 | 
     | g18             | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.185 |    0.517 | 
     | yi_ff_reg[2][0] | D ^          | SDFQND1 | 0.000 |   0.185 |    0.517 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.292 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.273 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.254 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.239 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.223 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.096 |   0.205 |   -0.127 | 
     | yi_ff_reg[2][0]                | CP ^        | SDFQND1 | 0.000 |   0.205 |   -0.127 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin BC_reg[5]/CP 
Endpoint:   BC_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.205
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.536
- Arrival Time                  0.204
= Slack Time                    0.332
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | reset v      |         |       |   0.041 |    0.373 | 
     | FE_RC_40_0         | A2 v -> ZN ^ | NR2D8   | 0.028 |   0.069 |    0.401 | 
     | g19                | I ^ -> ZN v  | INVD6   | 0.030 |   0.098 |    0.430 | 
     | FE_OCP_RBC13_n_470 | I v -> ZN ^  | INVD12  | 0.039 |   0.138 |    0.470 | 
     | g6117              | A2 ^ -> Z ^  | AN2XD1  | 0.066 |   0.204 |    0.536 | 
     | BC_reg[5]          | D ^          | SDFQND1 | 0.000 |   0.204 |    0.536 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.292 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.273 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.254 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.239 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.223 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.096 |   0.205 |   -0.127 | 
     | BC_reg[5]                     | CP ^        | SDFQND1 | 0.000 |   0.205 |   -0.126 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin yi_ff_reg[0][0]/CP 
Endpoint:   yi_ff_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.204
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.517
- Arrival Time                  0.185
= Slack Time                    0.332
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.373 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2D8   | 0.028 |   0.069 |    0.401 | 
     | g19             | I ^ -> ZN v  | INVD6   | 0.030 |   0.098 |    0.430 | 
     | g18             | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.185 |    0.517 | 
     | yi_ff_reg[0][0] | D ^          | SDFQND1 | 0.000 |   0.185 |    0.517 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.292 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.273 | 
     | clk__L2_I1                     | I v -> ZN ^ | INVD20  | 0.017 |   0.076 |   -0.256 | 
     | clk__L3_I0                     | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.242 | 
     | clk__L4_I0                     | I v -> ZN ^ | INVD12  | 0.013 |   0.103 |   -0.229 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.101 |   0.204 |   -0.128 | 
     | yi_ff_reg[0][0]                | CP ^        | SDFQND1 | 0.000 |   0.204 |   -0.128 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RLO_reg[4]/CP 
Endpoint:   RLO_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.203
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.578
- Arrival Time                  0.246
= Slack Time                    0.332
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.373 | 
     | g21        | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.454 | 
     | g5918      | A2 ^ -> Z ^  | AN2XD1 | 0.124 |   0.246 |    0.578 | 
     | RLO_reg[4] | D ^          | DFD1   | 0.000 |   0.246 |    0.578 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.292 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.273 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.254 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.239 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.223 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.094 |   0.203 |   -0.129 | 
     | RLO_reg[4]                    | CP ^        | DFD1    | 0.000 |   0.203 |   -0.129 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin yi_ff_reg[0][2]/CP 
Endpoint:   yi_ff_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.204
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.517
- Arrival Time                  0.185
= Slack Time                    0.332
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.373 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2D8   | 0.028 |   0.069 |    0.401 | 
     | g19             | I ^ -> ZN v  | INVD6   | 0.030 |   0.098 |    0.431 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.086 |   0.185 |    0.517 | 
     | yi_ff_reg[0][2] | D ^          | SDFQND1 | 0.000 |   0.185 |    0.517 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.292 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.273 | 
     | clk__L2_I1                     | I v -> ZN ^ | INVD20  | 0.017 |   0.076 |   -0.256 | 
     | clk__L3_I0                     | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.243 | 
     | clk__L4_I0                     | I v -> ZN ^ | INVD12  | 0.013 |   0.103 |   -0.229 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.101 |   0.204 |   -0.128 | 
     | yi_ff_reg[0][2]                | CP ^        | SDFQND1 | 0.000 |   0.204 |   -0.128 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin B_reg[0]/CP 
Endpoint:   B_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.576
- Arrival Time                  0.244
= Slack Time                    0.332
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +---------------------------------------------------------------+ 
     | Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |          |              |        |       |  Time   |   Time   | 
     |----------+--------------+--------+-------+---------+----------| 
     |          | reset v      |        |       |   0.041 |    0.373 | 
     | g21      | A2 v -> ZN ^ | NR2XD2 | 0.081 |   0.122 |    0.454 | 
     | g5970    | A2 ^ -> Z ^  | AN2XD1 | 0.122 |   0.244 |    0.576 | 
     | B_reg[0] | D ^          | DFQD1  | 0.000 |   0.244 |    0.576 | 
     +---------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.292 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.273 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.254 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.093 |   -0.239 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.109 |   -0.224 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.093 |   0.202 |   -0.131 | 
     | B_reg[0]                      | CP ^        | DFQD1   | 0.000 |   0.202 |   -0.131 | 
     +------------------------------------------------------------------------------------+ 

