Release 4.2.03i - Map E.38
Xilinx Mapping Report File for Design 'queue'

Design Information
------------------
Command Line   : map -p xc2s30-tq144-5 -cm area -k 4 -c 100 -tx off queue.ngd 
Target Device  : x2s30
Target Package : tq144
Target Speed   : -5
Mapper Version : spartan2 -- $Revision: 1.58 $
Mapped Date    : Mon Jun 06 01:35:36 2005

Design Summary
--------------
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                 44 out of    432   10%
   Number of Slices containing
      unrelated logic:                0 out of     44    0%
   Number of Slice Flip Flops:       28 out of    864    3%
   Number of 4 input LUTs:           86 out of    864    9%
   Number of bonded IOBs:            19 out of     92   20%
Total equivalent gate count for design:  749
Additional JTAG gate count for IOBs:  912

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net N254 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:62 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.

Section 4 - Removed Logic Summary
---------------------------------
   1 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		GND_I

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| emp                                | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| fll                                | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| inp<0>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| inp<1>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| inp<2>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| inp<3>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| inp<4>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| inp<5>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| output<0>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| output<1>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| output<2>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| output<3>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| output<4>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| output<5>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| pop                                | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| pulse                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| push                               | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| reset                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| rst                                | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.
