Analysis & Synthesis report for Hermes
Wed Jan 09 19:48:36 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Hermes|IF_PWM_state
 12. State Machine - |Hermes|IF_SYNC_state
 13. State Machine - |Hermes|SPI:Alex_SPI_Tx|spi_state
 14. State Machine - |Hermes|Hermes_Tx_fifo_ctrl:TXFC|AD_state
 15. State Machine - |Hermes|Hermes_ADC:ADC_SPI|ADC_state
 16. State Machine - |Hermes|I2S_xmit:LR|TLV_state
 17. State Machine - |Hermes|Tx_MAC:Tx_MAC_inst|PHY_state
 18. State Machine - |Hermes|Tx_MAC:Tx_MAC_inst|state_Tx
 19. State Machine - |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state
 20. State Machine - |Hermes|TLV320_SPI:TLV|TLV
 21. State Machine - |Hermes|DHCP:DHCP_inst|DHCP_state
 22. User-Specified and Inferred Latches
 23. Logic Cells Representing Combinational Loops
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Physical Synthesis Netlist Optimizations
 29. Registers Added for RAM Pass-Through Logic
 30. Multiplexer Restructuring Statistics (Restructuring Performed)
 31. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component
 32. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated
 33. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p
 34. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p
 35. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram
 36. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 37. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12
 38. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
 39. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15
 40. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated
 41. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p
 42. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p
 43. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram
 44. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_brp
 45. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_bwp
 46. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp
 47. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15
 48. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:ws_brp
 49. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ue9:ws_bwp
 50. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp
 51. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19
 52. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated
 53. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p
 54. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p
 55. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram
 56. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp
 57. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14
 58. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|dffpipe_ue9:ws_brp
 59. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|dffpipe_ue9:ws_bwp
 60. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp
 61. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17
 62. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component
 63. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated
 64. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p
 65. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p
 66. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram
 67. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp
 68. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp
 69. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 70. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13
 71. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 72. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
 73. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated
 74. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated
 75. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated
 76. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated
 77. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated
 78. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1
 79. Source assignments for receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 80. Source assignments for receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 81. Source assignments for receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 82. Source assignments for receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 83. Source assignments for receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 84. Source assignments for receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 85. Source assignments for receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 86. Source assignments for receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 87. Source assignments for receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 88. Source assignments for receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 89. Source assignments for receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 90. Source assignments for receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 91. Source assignments for receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 92. Source assignments for receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 93. Source assignments for receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 94. Source assignments for receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 95. Source assignments for receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 96. Source assignments for receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 97. Source assignments for receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 98. Source assignments for receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 99. Source assignments for receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
100. Source assignments for receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
101. Source assignments for receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
102. Source assignments for receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
103. Source assignments for receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
104. Source assignments for receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
105. Source assignments for receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
106. Source assignments for receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
107. Source assignments for receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
108. Source assignments for receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
109. Source assignments for receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
110. Source assignments for receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
111. Source assignments for receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
112. Source assignments for receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
113. Source assignments for receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
114. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated
115. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p
116. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p
117. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram
118. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp
119. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp
120. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp
121. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10
122. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_brp
123. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_bwp
124. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp
125. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13
126. Source assignments for FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated
127. Parameter Settings for User Entity Instance: Top-level Entity: |Hermes
128. Parameter Settings for User Entity Instance: cdc_sync:reset_C122
129. Parameter Settings for User Entity Instance: Hermes_clk_lrclk_gen:clrgen
130. Parameter Settings for User Entity Instance: PLL_IF:PLL_IF_inst|altpll:altpll_component
131. Parameter Settings for User Entity Instance: PLL_clocks:PLL_clocks_inst|altpll:altpll_component
132. Parameter Settings for User Entity Instance: Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component
133. Parameter Settings for User Entity Instance: Tx_MAC:Tx_MAC_inst
134. Parameter Settings for User Entity Instance: PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
135. Parameter Settings for User Entity Instance: SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component
136. Parameter Settings for User Entity Instance: EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component
137. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr
138. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr
139. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr
140. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr
141. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr
142. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4
143. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5
144. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr
145. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr
146. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3
147. Parameter Settings for User Entity Instance: I2S_xmit:LR
148. Parameter Settings for User Entity Instance: I2S_rcv:MIC
149. Parameter Settings for User Entity Instance: cdc_sync:cdc_mic
150. Parameter Settings for User Entity Instance: cdc_sync:freq0
151. Parameter Settings for User Entity Instance: cdc_sync:freq1
152. Parameter Settings for User Entity Instance: cdc_sync:freq2
153. Parameter Settings for User Entity Instance: cdc_sync:freq3
154. Parameter Settings for User Entity Instance: cdc_sync:freq4
155. Parameter Settings for User Entity Instance: cdc_sync:freq5
156. Parameter Settings for User Entity Instance: cdc_sync:LR_audio
157. Parameter Settings for User Entity Instance: cdc_sync:rate
158. Parameter Settings for User Entity Instance: cdc_sync:Tx_I
159. Parameter Settings for User Entity Instance: cdc_sync:Tx_Q
160. Parameter Settings for User Entity Instance: cdc_sync:cdc_CRLCLK
161. Parameter Settings for User Entity Instance: pulsegen:cdc_m
162. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync
163. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy
164. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|pulsegen:pls
165. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack
166. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|cordic:cordic_inst
167. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1
168. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
169. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
170. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
171. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
172. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
173. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
174. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
175. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
176. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1
177. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
178. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
179. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
180. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
181. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
182. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
183. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
184. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
185. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|memcic:memcic_inst_I
186. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
187. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q
188. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
189. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
190. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_I
191. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
192. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
193. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_Q
194. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
195. Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
196. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync
197. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|cdc_sync:rdy
198. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|pulsegen:pls
199. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|cdc_sync:ack
200. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|cordic:cordic_inst
201. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1
202. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
203. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
204. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
205. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
206. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
207. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
208. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
209. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
210. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1
211. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
212. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
213. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
214. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
215. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
216. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
217. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
218. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
219. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|memcic:memcic_inst_I
220. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
221. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q
222. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
223. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
224. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_I
225. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
226. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
227. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_Q
228. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
229. Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
230. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync
231. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|cdc_sync:rdy
232. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|pulsegen:pls
233. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack
234. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|cordic:cordic_inst
235. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1
236. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
237. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
238. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
239. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
240. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
241. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
242. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
243. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
244. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1
245. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
246. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
247. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
248. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
249. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
250. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
251. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
252. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
253. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|memcic:memcic_inst_I
254. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
255. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q
256. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
257. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
258. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_I
259. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
260. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
261. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_Q
262. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
263. Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
264. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync
265. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy
266. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|pulsegen:pls
267. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack
268. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|cordic:cordic_inst
269. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1
270. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
271. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
272. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
273. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
274. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
275. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
276. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
277. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
278. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1
279. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
280. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
281. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
282. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
283. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
284. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
285. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
286. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
287. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|memcic:memcic_inst_I
288. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
289. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q
290. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
291. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
292. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_I
293. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
294. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
295. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_Q
296. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
297. Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
298. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync
299. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|cdc_sync:rdy
300. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|pulsegen:pls
301. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|cdc_sync:ack
302. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|cordic:cordic_inst
303. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1
304. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
305. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
306. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
307. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
308. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
309. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
310. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
311. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
312. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1
313. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
314. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
315. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
316. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
317. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
318. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
319. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
320. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
321. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|memcic:memcic_inst_I
322. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
323. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q
324. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
325. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
326. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_I
327. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
328. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
329. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_Q
330. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
331. Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
332. Parameter Settings for User Entity Instance: Apollo:Apollo_inst
333. Parameter Settings for User Entity Instance: cicint:cic_I
334. Parameter Settings for User Entity Instance: cicint:cic_Q
335. Parameter Settings for User Entity Instance: cpl_cordic:cordic_inst
336. Parameter Settings for User Entity Instance: Hermes_Tx_fifo_ctrl:TXFC
337. Parameter Settings for User Entity Instance: Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
338. Parameter Settings for User Entity Instance: FIFO:RXF
339. Parameter Settings for User Entity Instance: debounce:de_PTT
340. Parameter Settings for User Entity Instance: debounce:de_dot
341. Parameter Settings for User Entity Instance: debounce:de_dash
342. Parameter Settings for User Entity Instance: C10_PLL:PLL2_inst|altpll:altpll_component
343. Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component
344. Parameter Settings for User Entity Instance: Led_control:Control_LED0
345. Parameter Settings for User Entity Instance: Led_control:Control_LED1
346. Parameter Settings for Inferred Entity Instance: FIFO:RXF|altsyncram:mem_rtl_0
347. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
348. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
349. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
350. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
351. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
352. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
353. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
354. altpll Parameter Settings by Entity Instance
355. dcfifo Parameter Settings by Entity Instance
356. scfifo Parameter Settings by Entity Instance
357. altsyncram Parameter Settings by Entity Instance
358. altshift_taps Parameter Settings by Entity Instance
359. lpm_mult Parameter Settings by Entity Instance
360. Port Connectivity Checks: "Led_flash:Flash_LED10"
361. Port Connectivity Checks: "Led_flash:Flash_LED9"
362. Port Connectivity Checks: "Led_flash:Flash_LED8"
363. Port Connectivity Checks: "Led_flash:Flash_LED6"
364. Port Connectivity Checks: "Led_flash:Flash_LED5"
365. Port Connectivity Checks: "Led_flash:Flash_LED3"
366. Port Connectivity Checks: "Led_flash:Flash_LED2"
367. Port Connectivity Checks: "Led_flash:Flash_LED1"
368. Port Connectivity Checks: "C122_PLL:PLL_inst"
369. Port Connectivity Checks: "C10_PLL:PLL2_inst"
370. Port Connectivity Checks: "SPI:Alex_SPI_Tx"
371. Port Connectivity Checks: "FIFO:RXF"
372. Port Connectivity Checks: "Tx_fifo:Tx_fifo_inst"
373. Port Connectivity Checks: "Hermes_Tx_fifo_ctrl:TXFC"
374. Port Connectivity Checks: "cpl_cordic:cordic_inst"
375. Port Connectivity Checks: "cicint:cic_Q"
376. Port Connectivity Checks: "cicint:cic_I"
377. Port Connectivity Checks: "Apollo:Apollo_inst"
378. Port Connectivity Checks: "cdc_mcp:MDC[4].IQ_sync"
379. Port Connectivity Checks: "cdc_mcp:MDC[3].IQ_sync"
380. Port Connectivity Checks: "cdc_mcp:MDC[2].IQ_sync"
381. Port Connectivity Checks: "cdc_mcp:MDC[1].IQ_sync"
382. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|fir:fir_inst_Q"
383. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst"
384. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
385. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|fir:fir_inst_I"
386. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q"
387. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst"
388. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1"
389. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst"
390. Port Connectivity Checks: "receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1"
391. Port Connectivity Checks: "I2S_rcv:MIC"
392. Port Connectivity Checks: "I2S_xmit:LR"
393. Port Connectivity Checks: "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"
394. Port Connectivity Checks: "ASMI_interface:ASMI_int_inst"
395. Port Connectivity Checks: "SP_fifo:SPF"
396. Port Connectivity Checks: "PHY_Rx_fifo:PHY_Rx_fifo_inst"
397. Port Connectivity Checks: "Tx_MAC:Tx_MAC_inst"
398. Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"
399. Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst"
400. Port Connectivity Checks: "MDIO:MDIO_inst"
401. Port Connectivity Checks: "PLL_clocks:PLL_clocks_inst"
402. Port Connectivity Checks: "Hermes_clk_lrclk_gen:clrgen"
403. Elapsed Time Per Partition
404. Analysis & Synthesis Messages
405. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 09 19:48:34 2013    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; Hermes                                   ;
; Top-level Entity Name              ; Hermes                                   ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 36,273                                   ;
;     Total combinational functions  ; 30,097                                   ;
;     Dedicated logic registers      ; 21,934                                   ;
; Total registers                    ; 21934                                    ;
; Total pins                         ; 119                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 603,660                                  ;
; Embedded Multiplier 9-bit elements ; 126                                      ;
; Total PLLs                         ; 4                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                                      ; Hermes             ; Hermes             ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; memcic_ram.v                     ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v                  ;         ;
; memcic.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic.v                      ;         ;
; PHY_fifo.v                       ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/PHY_fifo.v                    ;         ;
; sp_rcv_ctrl.v                    ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/sp_rcv_ctrl.v                 ;         ;
; Attenuator.v                     ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Attenuator.v                  ;         ;
; CRC32.v                          ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/CRC32.v                       ;         ;
; ASMI.v                           ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/ASMI.v                        ;         ;
; PHY_Rx_fifo.v                    ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/PHY_Rx_fifo.v                 ;         ;
; Led_control.v                    ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Led_control.v                 ;         ;
; Led_flash.v                      ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Led_flash.v                   ;         ;
; MDIO.v                           ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/MDIO.v                        ;         ;
; Rx_MAC.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Rx_MAC.v                      ;         ;
; Tx_MAC.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Tx_MAC.v                      ;         ;
; ASMI_interface.v                 ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/ASMI_interface.v              ;         ;
; DHCP.v                           ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/DHCP.v                        ;         ;
; EEPROM.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/EEPROM.v                      ;         ;
; EPCS_fifo.v                      ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/EPCS_fifo.v                   ;         ;
; PLL_clocks.v                     ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/PLL_clocks.v                  ;         ;
; Tx_fifo.v                        ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Tx_fifo.v                     ;         ;
; varcic.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/varcic.v                      ;         ;
; Apollo.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Apollo.v                      ;         ;
; C10_PLL.v                        ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/C10_PLL.v                     ;         ;
; C122_PLL.v                       ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/C122_PLL.v                    ;         ;
; cdc_mcp.v                        ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/cdc_mcp.v                     ;         ;
; cdc_sync.v                       ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/cdc_sync.v                    ;         ;
; cic_comb.v                       ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/cic_comb.v                    ;         ;
; cic_integrator.v                 ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/cic_integrator.v              ;         ;
; cicint.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/cicint.v                      ;         ;
; cordic.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/cordic.v                      ;         ;
; cpl_cordic.v                     ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/cpl_cordic.v                  ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/debounce.v                    ;         ;
; FIFO.v                           ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/FIFO.v                        ;         ;
; fir.v                            ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir.v                         ;         ;
; fir_coeffs.v                     ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_coeffs.v                  ;         ;
; fir_coeffs_rom.v                 ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_coeffs_rom.v              ;         ;
; fir_mac.v                        ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_mac.v                     ;         ;
; fir_shiftreg.v                   ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v                ;         ;
; Hermes.v                         ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Hermes.v                      ;         ;
; Hermes_ADC.v                     ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Hermes_ADC.v                  ;         ;
; Hermes_clk_lrclk_gen.v           ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Hermes_clk_lrclk_gen.v        ;         ;
; Hermes_Tx_fifo_ctrl.v            ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Hermes_Tx_fifo_ctrl.v         ;         ;
; HPF_select.v                     ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/HPF_select.v                  ;         ;
; I2S_rcv.v                        ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/I2S_rcv.v                     ;         ;
; I2S_xmit.v                       ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/I2S_xmit.v                    ;         ;
; LPF_select.v                     ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/LPF_select.v                  ;         ;
; mult_24Sx24S.v                   ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v                ;         ;
; pulsegen.v                       ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/pulsegen.v                    ;         ;
; receiver.v                       ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/receiver.v                    ;         ;
; SPI.v                            ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/SPI.v                         ;         ;
; TLV320_SPI.v                     ; yes             ; User Verilog HDL File                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/TLV320_SPI.v                  ;         ;
; PLL_IF.vhd                       ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/PLL_IF.vhd                    ;         ;
; SP_fifo.v                        ; yes             ; User Wizard-Generated File             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/SP_fifo.v                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_if_altpll.v               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/pll_if_altpll.v            ;         ;
; db/pll_clocks_altpll.v           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/pll_clocks_altpll.v        ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_kah1.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dcfifo_kah1.tdf            ;         ;
; db/a_graycounter_h47.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_h47.tdf      ;         ;
; db/a_graycounter_dic.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_dic.tdf      ;         ;
; db/altsyncram_ff31.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_ff31.tdf        ;         ;
; db/alt_synch_pipe_fkd.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_fkd.tdf     ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_ed9.tdf            ;         ;
; db/alt_synch_pipe_gkd.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_gkd.tdf     ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_fd9.tdf            ;         ;
; db/cmpr_356.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cmpr_356.tdf               ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;         ;
; db/dcfifo_nhk1.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dcfifo_nhk1.tdf            ;         ;
; db/a_gray2bin_1hb.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_gray2bin_1hb.tdf         ;         ;
; db/a_graycounter_067.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_067.tdf      ;         ;
; db/a_graycounter_rjc.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_rjc.tdf      ;         ;
; db/altsyncram_tj31.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_tj31.tdf        ;         ;
; db/decode_177.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/decode_177.tdf             ;         ;
; db/mux_038.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/mux_038.tdf                ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_se9.tdf            ;         ;
; db/alt_synch_pipe_uld.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_uld.tdf     ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_te9.tdf            ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_ue9.tdf            ;         ;
; db/alt_synch_pipe_vld.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_vld.tdf     ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_ve9.tdf            ;         ;
; db/cmpr_i66.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cmpr_i66.tdf               ;         ;
; db/cntr_s2e.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cntr_s2e.tdf               ;         ;
; db/dcfifo_atj1.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dcfifo_atj1.tdf            ;         ;
; db/a_gray2bin_2hb.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_gray2bin_2hb.tdf         ;         ;
; db/a_graycounter_167.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_167.tdf      ;         ;
; db/a_graycounter_tjc.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_tjc.tdf      ;         ;
; db/altsyncram_vj31.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_vj31.tdf        ;         ;
; db/decode_477.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/decode_477.tdf             ;         ;
; db/mux_k18.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/mux_k18.tdf                ;         ;
; db/alt_synch_pipe_0md.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_0md.tdf     ;         ;
; db/dffpipe_0f9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_0f9.tdf            ;         ;
; db/alt_synch_pipe_1md.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_1md.tdf     ;         ;
; db/dffpipe_1f9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_1f9.tdf            ;         ;
; db/cmpr_j66.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cmpr_j66.tdf               ;         ;
; db/dcfifo_7gh1.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dcfifo_7gh1.tdf            ;         ;
; db/a_gray2bin_ugb.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_gray2bin_ugb.tdf         ;         ;
; db/a_graycounter_t57.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_t57.tdf      ;         ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_pjc.tdf      ;         ;
; db/altsyncram_7i31.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_7i31.tdf        ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_pe9.tdf            ;         ;
; db/alt_synch_pipe_rld.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_rld.tdf     ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_qe9.tdf            ;         ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_sld.tdf     ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_re9.tdf            ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cmpr_f66.tdf               ;         ;
; a_graycounter.tdf                ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.tdf       ;         ;
; db/a_graycounter_cfg.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_cfg.tdf      ;         ;
; db/a_graycounter_bfg.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_bfg.tdf      ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/cmpr_und.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cmpr_und.tdf               ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_kqi.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cntr_kqi.tdf               ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_6ul.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/scfifo_6ul.tdf             ;         ;
; db/a_dpfifo_1as.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_dpfifo_1as.tdf           ;         ;
; db/a_fefifo_48e.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_fefifo_48e.tdf           ;         ;
; db/cntr_7n7.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cntr_7n7.tdf               ;         ;
; db/dpram_flt.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dpram_flt.tdf              ;         ;
; db/altsyncram_jvj1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_jvj1.tdf        ;         ;
; db/cntr_rmb.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cntr_rmb.tdf               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; db/altsyncram_1en1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_1en1.tdf        ;         ;
; db/altsyncram_h2a1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_h2a1.tdf        ;         ;
; fir_coeffs_rom.hex               ; yes             ; Auto-Found Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_coeffs_rom.hex            ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; db/shift_taps_ils.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/shift_taps_ils.tdf         ;         ;
; db/altsyncram_qka1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_qka1.tdf        ;         ;
; db/cntr_brf.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cntr_brf.tdf               ;         ;
; db/cmpr_lfc.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cmpr_lfc.tdf               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; e:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; db/mult_djp.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/mult_djp.tdf               ;         ;
; db/dcfifo_a9l1.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dcfifo_a9l1.tdf            ;         ;
; db/a_graycounter_s57.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/a_graycounter_s57.tdf      ;         ;
; db/altsyncram_nj31.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_nj31.tdf        ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_2f9.tdf            ;         ;
; db/alt_synch_pipe_tld.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_tld.tdf     ;         ;
; db/dffpipe_3f9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_3f9.tdf            ;         ;
; db/alt_synch_pipe_2md.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/alt_synch_pipe_2md.tdf     ;         ;
; db/dffpipe_4f9.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/dffpipe_4f9.tdf            ;         ;
; db/cmpr_g66.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/cmpr_g66.tdf               ;         ;
; db/c10_pll_altpll.v              ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/c10_pll_altpll.v           ;         ;
; db/c122_pll_altpll.v             ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/c122_pll_altpll.v          ;         ;
; db/altsyncram_15h1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/altsyncram_15h1.tdf        ;         ;
; db/mult_ift.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/mult_ift.tdf               ;         ;
; db/mult_gft.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/db/mult_gft.tdf               ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 36,273 ;
;                                             ;        ;
; Total combinational functions               ; 30097  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 5175   ;
;     -- 3 input functions                    ; 18372  ;
;     -- <=2 input functions                  ; 6550   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 13348  ;
;     -- arithmetic mode                      ; 16749  ;
;                                             ;        ;
; Total registers                             ; 21934  ;
;     -- Dedicated logic registers            ; 21934  ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 119    ;
; Total memory bits                           ; 603660 ;
; Embedded Multiplier 9-bit elements          ; 126    ;
; Total PLLs                                  ; 4      ;
;     -- PLLs                                 ; 4      ;
;                                             ;        ;
; Maximum fan-out                             ; 16628  ;
; Total fan-out                               ; 163474 ;
; Average fan-out                             ; 3.05   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                            ; Library Name ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Hermes                                                                    ; 30097 (2075)      ; 21934 (1149) ; 603660      ; 126          ; 10      ; 58        ; 119  ; 0            ; |Hermes                                                                                                                                                                                                                        ;              ;
;    |ASMI_interface:ASMI_int_inst|                                          ; 349 (173)         ; 210 (77)     ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst                                                                                                                                                                                           ;              ;
;       |ASMI:ASMI_inst|                                                     ; 176 (0)           ; 133 (0)      ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                                                                                                                                                                            ;              ;
;          |ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component| ; 176 (100)         ; 133 (72)     ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component                                                                                                            ;              ;
;             |a_graycounter:addbyte_cntr|                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr                                                                                 ;              ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated                                                ;              ;
;             |a_graycounter:gen_cntr|                                       ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr                                                                                     ;              ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated                                                    ;              ;
;             |a_graycounter:stage_cntr|                                     ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr                                                                                   ;              ;
;                |a_graycounter_bfg:auto_generated|                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated                                                  ;              ;
;             |a_graycounter:wrstage_cntr|                                   ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr                                                                                 ;              ;
;                |a_graycounter_bfg:auto_generated|                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated                                                ;              ;
;             |lpm_compare:cmpr4|                                            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4                                                                                          ;              ;
;                |cmpr_und:auto_generated|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated                                                                  ;              ;
;             |lpm_compare:cmpr5|                                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5                                                                                          ;              ;
;                |cmpr_und:auto_generated|                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5|cmpr_und:auto_generated                                                                  ;              ;
;             |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr                                                                                 ;              ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated                                                         ;              ;
;             |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr                                                                                 ;              ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated                                                         ;              ;
;             |scfifo:scfifo3|                                               ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3                                                                                             ;              ;
;                |scfifo_6ul:auto_generated|                                 ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated                                                                   ;              ;
;                   |a_dpfifo_1as:dpfifo|                                    ; 37 (1)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo                                               ;              ;
;                      |a_fefifo_48e:fifo_state|                             ; 18 (9)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state                       ;              ;
;                         |cntr_7n7:count_usedw|                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw  ;              ;
;                      |cntr_rmb:rd_ptr_count|                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count                         ;              ;
;                      |cntr_rmb:wr_ptr|                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr                               ;              ;
;                      |dpram_flt:FIFOram|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram                             ;              ;
;                         |altsyncram_jvj1:altsyncram1|                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;              ;
;    |Apollo:Apollo_inst|                                                    ; 139 (139)         ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Apollo:Apollo_inst                                                                                                                                                                                                     ;              ;
;    |Attenuator:Attenuator_inst|                                            ; 27 (27)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Attenuator:Attenuator_inst                                                                                                                                                                                             ;              ;
;    |C10_PLL:PLL2_inst|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C10_PLL:PLL2_inst                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C10_PLL:PLL2_inst|altpll:altpll_component                                                                                                                                                                              ;              ;
;          |C10_PLL_altpll:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated                                                                                                                                                ;              ;
;    |C122_PLL:PLL_inst|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C122_PLL:PLL_inst                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                              ;              ;
;          |C122_PLL_altpll:auto_generated|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                                                                               ;              ;
;    |DHCP:DHCP_inst|                                                        ; 45 (45)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|DHCP:DHCP_inst                                                                                                                                                                                                         ;              ;
;    |EEPROM:EEPROM_inst|                                                    ; 177 (177)         ; 167 (167)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EEPROM:EEPROM_inst                                                                                                                                                                                                     ;              ;
;    |EPCS_fifo:EPCS_fifo_inst|                                              ; 91 (0)            ; 127 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst                                                                                                                                                                                               ;              ;
;       |dcfifo:dcfifo_component|                                            ; 91 (0)            ; 127 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                       ;              ;
;          |dcfifo_7gh1:auto_generated|                                      ; 91 (15)           ; 127 (33)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated                                                                                                                                            ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                            ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                            ;              ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                ;              ;
;             |a_graycounter_t57:rdptr_g1p|                                  ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                ;              ;
;             |alt_synch_pipe_rld:rs_dgwp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                 ;              ;
;                |dffpipe_qe9:dffpipe13|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                           ;              ;
;             |alt_synch_pipe_sld:ws_dgrp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                 ;              ;
;                |dffpipe_re9:dffpipe16|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16                                                                                           ;              ;
;             |altsyncram_7i31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram                                                                                                                   ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                   ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                    ;              ;
;             |dffpipe_pe9:rs_brp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                         ;              ;
;             |dffpipe_pe9:rs_bwp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                         ;              ;
;    |FIFO:RXF|                                                              ; 75 (75)           ; 93 (93)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FIFO:RXF                                                                                                                                                                                                               ;              ;
;       |altsyncram:mem_rtl_0|                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FIFO:RXF|altsyncram:mem_rtl_0                                                                                                                                                                                          ;              ;
;          |altsyncram_15h1:auto_generated|                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated                                                                                                                                                           ;              ;
;    |HPF_select:Alex_HPF_select|                                            ; 45 (45)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|HPF_select:Alex_HPF_select                                                                                                                                                                                             ;              ;
;    |Hermes_ADC:ADC_SPI|                                                    ; 127 (127)         ; 159 (159)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Hermes_ADC:ADC_SPI                                                                                                                                                                                                     ;              ;
;    |Hermes_Tx_fifo_ctrl:TXFC|                                              ; 332 (332)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC                                                                                                                                                                                               ;              ;
;    |Hermes_clk_lrclk_gen:clrgen|                                           ; 40 (40)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Hermes_clk_lrclk_gen:clrgen                                                                                                                                                                                            ;              ;
;    |I2S_rcv:MIC|                                                           ; 25 (25)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|I2S_rcv:MIC                                                                                                                                                                                                            ;              ;
;    |I2S_xmit:LR|                                                           ; 33 (33)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|I2S_xmit:LR                                                                                                                                                                                                            ;              ;
;    |LPF_select:Alex_LPF_select|                                            ; 56 (56)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|LPF_select:Alex_LPF_select                                                                                                                                                                                             ;              ;
;    |Led_control:Control_LED0|                                              ; 46 (46)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_control:Control_LED0                                                                                                                                                                                               ;              ;
;    |Led_control:Control_LED1|                                              ; 52 (52)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_control:Control_LED1                                                                                                                                                                                               ;              ;
;    |Led_flash:Flash_LED10|                                                 ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED10                                                                                                                                                                                                  ;              ;
;    |Led_flash:Flash_LED1|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED1                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED2|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED2                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED3|                                                  ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED3                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED5|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED5                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED6|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED6                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED8|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED8                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED9|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED9                                                                                                                                                                                                   ;              ;
;    |MDIO:MDIO_inst|                                                        ; 133 (133)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|MDIO:MDIO_inst                                                                                                                                                                                                         ;              ;
;    |PHY_Rx_fifo:PHY_Rx_fifo_inst|                                          ; 96 (0)            ; 141 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst                                                                                                                                                                                           ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 96 (0)            ; 141 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                         ;              ;
;          |dcfifo_nhk1:auto_generated|                                      ; 96 (5)            ; 141 (43)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated                                                                                                              ;              ;
;             |a_graycounter_067:rdptr_g1p|                                  ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p                                                                                  ;              ;
;             |a_graycounter_rjc:wrptr_g1p|                                  ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p                                                                                  ;              ;
;             |alt_synch_pipe_uld:rs_dgwp|                                   ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp                                                                                   ;              ;
;                |dffpipe_te9:dffpipe15|                                     ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15                                                             ;              ;
;             |alt_synch_pipe_vld:ws_dgrp|                                   ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp                                                                                   ;              ;
;                |dffpipe_ve9:dffpipe19|                                     ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19                                                             ;              ;
;             |altsyncram_tj31:fifo_ram|                                     ; 19 (1)            ; 3 (3)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram                                                                                     ;              ;
;                |decode_177:decode12|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12                                                                 ;              ;
;                |mux_038:mux13|                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|mux_038:mux13                                                                       ;              ;
;             |cmpr_i66:rdempty_eq_comp|                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:rdempty_eq_comp                                                                                     ;              ;
;             |cmpr_i66:wrfull_eq_comp|                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:wrfull_eq_comp                                                                                      ;              ;
;             |cntr_s2e:cntr_b|                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b                                                                                              ;              ;
;    |PLL_IF:PLL_IF_inst|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_IF:PLL_IF_inst                                                                                                                                                                                                     ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_IF:PLL_IF_inst|altpll:altpll_component                                                                                                                                                                             ;              ;
;          |PLL_IF_altpll:auto_generated|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated                                                                                                                                                ;              ;
;    |PLL_clocks:PLL_clocks_inst|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_clocks:PLL_clocks_inst                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_clocks:PLL_clocks_inst|altpll:altpll_component                                                                                                                                                                     ;              ;
;          |PLL_clocks_altpll:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated                                                                                                                                    ;              ;
;    |Rx_MAC:Rx_MAC_inst|                                                    ; 818 (784)         ; 1591 (1531)  ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst                                                                                                                                                                                                     ;              ;
;       |PHY_fifo:PHY_fifo_inst|                                             ; 34 (0)            ; 60 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst                                                                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                                         ; 34 (0)            ; 60 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                      ;              ;
;             |dcfifo_kah1:auto_generated|                                   ; 34 (5)            ; 60 (18)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated                                                                                                                           ;              ;
;                |a_graycounter_dic:wrptr_g1p|                               ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p                                                                                               ;              ;
;                |a_graycounter_h47:rdptr_g1p|                               ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p                                                                                               ;              ;
;                |alt_synch_pipe_fkd:rs_dgwp|                                ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                                                ;              ;
;                   |dffpipe_ed9:dffpipe12|                                  ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12                                                                          ;              ;
;                |alt_synch_pipe_gkd:ws_dgrp|                                ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                                                ;              ;
;                   |dffpipe_fd9:dffpipe15|                                  ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15                                                                          ;              ;
;                |altsyncram_ff31:fifo_ram|                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram                                                                                                  ;              ;
;                |cmpr_356:rdempty_eq_comp|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp                                                                                                  ;              ;
;                |cmpr_356:wrfull_eq_comp|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:wrfull_eq_comp                                                                                                   ;              ;
;    |SPI:Alex_SPI_Tx|                                                       ; 57 (57)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SPI:Alex_SPI_Tx                                                                                                                                                                                                        ;              ;
;    |SP_fifo:SPF|                                                           ; 99 (0)            ; 152 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF                                                                                                                                                                                                            ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 99 (0)            ; 152 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                          ;              ;
;          |dcfifo_atj1:auto_generated|                                      ; 99 (7)            ; 152 (45)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated                                                                                                                               ;              ;
;             |a_graycounter_167:rdptr_g1p|                                  ; 28 (28)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p                                                                                                   ;              ;
;             |a_graycounter_tjc:wrptr_g1p|                                  ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p                                                                                                   ;              ;
;             |alt_synch_pipe_0md:rs_dgwp|                                   ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp                                                                                                    ;              ;
;                |dffpipe_0f9:dffpipe14|                                     ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14                                                                              ;              ;
;             |alt_synch_pipe_1md:ws_dgrp|                                   ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp                                                                                                    ;              ;
;                |dffpipe_1f9:dffpipe17|                                     ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17                                                                              ;              ;
;             |altsyncram_vj31:fifo_ram|                                     ; 22 (2)            ; 6 (6)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram                                                                                                      ;              ;
;                |decode_477:decode12|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12                                                                                  ;              ;
;                |mux_k18:mux13|                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|mux_k18:mux13                                                                                        ;              ;
;             |cmpr_j66:rdempty_eq_comp|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:rdempty_eq_comp                                                                                                      ;              ;
;             |cmpr_j66:wrfull_eq_comp|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:wrfull_eq_comp                                                                                                       ;              ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cntr_s2e:cntr_b                                                                                                               ;              ;
;    |TLV320_SPI:TLV|                                                        ; 76 (76)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|TLV320_SPI:TLV                                                                                                                                                                                                         ;              ;
;    |Tx_MAC:Tx_MAC_inst|                                                    ; 3663 (3619)       ; 390 (358)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_MAC:Tx_MAC_inst                                                                                                                                                                                                     ;              ;
;       |CRC32:CRC32_inst|                                                   ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst                                                                                                                                                                                    ;              ;
;    |Tx_fifo:Tx_fifo_inst|                                                  ; 95 (0)            ; 130 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst                                                                                                                                                                                                   ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 95 (0)            ; 130 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                 ;              ;
;          |dcfifo_a9l1:auto_generated|                                      ; 95 (18)           ; 130 (34)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated                                                                                                                      ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                      ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                      ;              ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                          ;              ;
;             |a_graycounter_s57:rdptr_g1p|                                  ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                          ;              ;
;             |alt_synch_pipe_2md:ws_dgrp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp                                                                                           ;              ;
;                |dffpipe_4f9:dffpipe13|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13                                                                     ;              ;
;             |alt_synch_pipe_tld:rs_dgwp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                                                                           ;              ;
;                |dffpipe_3f9:dffpipe10|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10                                                                     ;              ;
;             |altsyncram_nj31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram                                                                                             ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                             ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                              ;              ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b                                                                                                      ;              ;
;             |dffpipe_2f9:rs_brp|                                           ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp                                                                                                   ;              ;
;             |dffpipe_pe9:rs_bwp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                   ;              ;
;    |cdc_mcp:MDC[0].IQ_sync|                                                ; 51 (49)           ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[0].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_mcp:MDC[1].IQ_sync|                                                ; 51 (49)           ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[1].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[1].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[1].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_mcp:MDC[2].IQ_sync|                                                ; 51 (49)           ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[2].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[2].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_mcp:MDC[3].IQ_sync|                                                ; 51 (49)           ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[3].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_mcp:MDC[4].IQ_sync|                                                ; 51 (49)           ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[4].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[4].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[4].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_sync:LR_audio|                                                     ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:LR_audio                                                                                                                                                                                                      ;              ;
;    |cdc_sync:Tx_I|                                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:Tx_I                                                                                                                                                                                                          ;              ;
;    |cdc_sync:Tx_Q|                                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:Tx_Q                                                                                                                                                                                                          ;              ;
;    |cdc_sync:cdc_CRLCLK|                                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:cdc_CRLCLK                                                                                                                                                                                                    ;              ;
;    |cdc_sync:cdc_mic|                                                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:cdc_mic                                                                                                                                                                                                       ;              ;
;    |cdc_sync:freq0|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq0                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq1|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq1                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq2|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq2                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq3|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq3                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq4|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq4                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq5|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq5                                                                                                                                                                                                         ;              ;
;    |cdc_sync:rate|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:rate                                                                                                                                                                                                          ;              ;
;    |cicint:cic_I|                                                          ; 340 (340)         ; 363 (363)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cicint:cic_I                                                                                                                                                                                                           ;              ;
;    |cicint:cic_Q|                                                          ; 320 (320)         ; 335 (335)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cicint:cic_Q                                                                                                                                                                                                           ;              ;
;    |cpl_cordic:cordic_inst|                                                ; 1724 (1724)       ; 1052 (1052)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cpl_cordic:cordic_inst                                                                                                                                                                                                 ;              ;
;    |debounce:de_PTT|                                                       ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|debounce:de_PTT                                                                                                                                                                                                        ;              ;
;    |debounce:de_dash|                                                      ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|debounce:de_dash                                                                                                                                                                                                       ;              ;
;    |debounce:de_dot|                                                       ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|debounce:de_dot                                                                                                                                                                                                        ;              ;
;    |lpm_mult:Mult0|                                                        ; 66 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult0                                                                                                                                                                                                         ;              ;
;       |mult_ift:auto_generated|                                            ; 66 (66)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult0|mult_ift:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult1|                                                        ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult1                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult1|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult2|                                                        ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult2                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult2|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult3|                                                        ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult3                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult3|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult4|                                                        ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult4                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult4|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult5|                                                        ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult5                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult5|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult6|                                                        ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult6                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult6|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |pulsegen:cdc_m|                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|pulsegen:cdc_m                                                                                                                                                                                                         ;              ;
;    |receiver:MDC[0].receiver_inst|                                         ; 3666 (0)          ; 2890 (0)     ; 23196       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst                                                                                                                                                                                          ;              ;
;       |cordic:cordic_inst|                                                 ; 1578 (1578)       ; 1046 (1046)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|cordic:cordic_inst                                                                                                                                                                       ;              ;
;       |fir:fir_inst_I|                                                     ; 174 (59)          ; 201 (30)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir:fir_inst_Q|                                                     ; 171 (56)          ; 199 (28)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir_coeffs:fir_coeffs_inst|                                         ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst                                                                                                                                                               ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                                                            ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                                                            ;              ;
;                |altsyncram_h2a1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                                                             ;              ;
;       |memcic:memcic_inst_I|                                               ; 402 (402)         ; 113 (113)    ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_I                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |memcic:memcic_inst_Q|                                               ; 364 (364)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |varcic:varcic_inst_I1|                                              ; 496 (96)          ; 624 (41)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 473 (73)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;    |receiver:MDC[1].receiver_inst|                                         ; 3579 (0)          ; 2844 (0)     ; 23196       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst                                                                                                                                                                                          ;              ;
;       |cordic:cordic_inst|                                                 ; 1560 (1560)       ; 1046 (1046)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|cordic:cordic_inst                                                                                                                                                                       ;              ;
;       |fir:fir_inst_I|                                                     ; 174 (59)          ; 201 (30)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir:fir_inst_Q|                                                     ; 171 (56)          ; 199 (28)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir_coeffs:fir_coeffs_inst|                                         ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst                                                                                                                                                               ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                                                            ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                                                            ;              ;
;                |altsyncram_h2a1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                                                             ;              ;
;       |memcic:memcic_inst_I|                                               ; 364 (364)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_I                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |memcic:memcic_inst_Q|                                               ; 364 (364)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |varcic:varcic_inst_I1|                                              ; 473 (73)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 473 (73)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;    |receiver:MDC[2].receiver_inst|                                         ; 3579 (0)          ; 2845 (0)     ; 23196       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst                                                                                                                                                                                          ;              ;
;       |cordic:cordic_inst|                                                 ; 1560 (1560)       ; 1047 (1047)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|cordic:cordic_inst                                                                                                                                                                       ;              ;
;       |fir:fir_inst_I|                                                     ; 174 (59)          ; 201 (30)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir:fir_inst_Q|                                                     ; 171 (56)          ; 199 (28)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir_coeffs:fir_coeffs_inst|                                         ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst                                                                                                                                                               ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                                                            ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                                                            ;              ;
;                |altsyncram_h2a1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                                                             ;              ;
;       |memcic:memcic_inst_I|                                               ; 364 (364)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_I                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |memcic:memcic_inst_Q|                                               ; 364 (364)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |varcic:varcic_inst_I1|                                              ; 473 (73)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 473 (73)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;    |receiver:MDC[3].receiver_inst|                                         ; 3580 (0)          ; 2846 (0)     ; 23196       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst                                                                                                                                                                                          ;              ;
;       |cordic:cordic_inst|                                                 ; 1560 (1560)       ; 1048 (1048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|cordic:cordic_inst                                                                                                                                                                       ;              ;
;       |fir:fir_inst_I|                                                     ; 174 (59)          ; 201 (30)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir:fir_inst_Q|                                                     ; 171 (56)          ; 199 (28)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir_coeffs:fir_coeffs_inst|                                         ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst                                                                                                                                                               ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                                                            ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                                                            ;              ;
;                |altsyncram_h2a1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                                                             ;              ;
;       |memcic:memcic_inst_I|                                               ; 364 (364)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_I                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |memcic:memcic_inst_Q|                                               ; 364 (364)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |varcic:varcic_inst_I1|                                              ; 473 (73)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 474 (74)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;    |receiver:MDC[4].receiver_inst|                                         ; 3582 (0)          ; 2846 (0)     ; 23196       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst                                                                                                                                                                                          ;              ;
;       |cordic:cordic_inst|                                                 ; 1562 (1562)       ; 1048 (1048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|cordic:cordic_inst                                                                                                                                                                       ;              ;
;       |fir:fir_inst_I|                                                     ; 174 (59)          ; 201 (30)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir:fir_inst_Q|                                                     ; 171 (56)          ; 199 (28)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q                                                                                                                                                                           ;              ;
;          |fir_mac:fir_mac_inst|                                            ; 103 (46)          ; 163 (46)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                                                                      ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                       ;              ;
;                |lpm_mult:lpm_mult_component|                               ; 57 (0)            ; 117 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                           ;              ;
;                   |mult_djp:auto_generated|                                ; 57 (57)           ; 117 (117)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                                                                   ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                                  ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                                                            ;              ;
;             |altshift_taps:altshift_taps_component|                        ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                                                                      ;              ;
;                |shift_taps_ils:auto_generated|                             ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                                                                        ;              ;
;                   |altsyncram_qka1:altsyncram2|                            ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2                                            ;              ;
;                   |cntr_brf:cntr1|                                         ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                                                         ;              ;
;                      |cmpr_lfc:cmpr4|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4                                          ;              ;
;       |fir_coeffs:fir_coeffs_inst|                                         ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst                                                                                                                                                               ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                                                            ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                                                            ;              ;
;                |altsyncram_h2a1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                                                             ;              ;
;       |memcic:memcic_inst_I|                                               ; 365 (365)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_I                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |memcic:memcic_inst_Q|                                               ; 364 (364)         ; 92 (92)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q                                                                                                                                                                     ;              ;
;          |memcic_ram:memcic_ram_inst|                                      ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1en1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                                                           ;              ;
;       |varcic:varcic_inst_I1|                                              ; 473 (73)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 473 (73)          ; 607 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1                                                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                               ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 50 (50)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                   ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                   ;              ;
;    |sp_rcv_ctrl:SPC|                                                       ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|sp_rcv_ctrl:SPC                                                                                                                                                                                                        ;              ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None               ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None               ;
; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None               ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 8192         ; 16           ; 131072 ; None               ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; None               ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 32768        ; 8            ; 262144 ; None               ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 2048         ; 8            ; 16384  ; None               ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; fir_coeffs_rom.hex ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; fir_coeffs_rom.hex ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; fir_coeffs_rom.hex ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; fir_coeffs_rom.hex ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350   ; None               ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; fir_coeffs_rom.hex ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304   ; None               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 10          ;
; Simple Multipliers (18-bit)           ; 58          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 126         ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 38          ;
; Mixed Sign Embedded Multipliers       ; 20          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                              ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                          ; IP Include File                                           ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Altera ; ALTASMI_PARALLEL           ; N/A     ; N/A          ; N/A          ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                                                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/ASMI.v           ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |Hermes|EPCS_fifo:EPCS_fifo_inst                                                                         ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/EPCS_fifo.v      ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_coeffs_rom.v ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_coeffs_rom.v ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_coeffs_rom.v ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_coeffs_rom.v ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_coeffs_rom.v ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/fir_shiftreg.v   ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/memcic_ram.v     ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst                                                                     ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/PHY_Rx_fifo.v    ;
; Altera ; ALTPLL                     ; N/A     ; N/A          ; N/A          ; |Hermes|C10_PLL:PLL2_inst                                                                                ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/C10_PLL.v        ;
; Altera ; ALTPLL                     ; 12.1    ; N/A          ; N/A          ; |Hermes|PLL_IF:PLL_IF_inst                                                                               ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/PLL_IF.vhd       ;
; Altera ; ALTPLL                     ; 9.1     ; N/A          ; N/A          ; |Hermes|PLL_clocks:PLL_clocks_inst                                                                       ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/PLL_clocks.v     ;
; Altera ; ALTPLL                     ; N/A     ; N/A          ; N/A          ; |Hermes|C122_PLL:PLL_inst                                                                                ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/C122_PLL.v       ;
; Altera ; FIFO                       ; 11.1    ; N/A          ; N/A          ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst                                                        ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/PHY_fifo.v       ;
; Altera ; FIFO                       ; 11.1    ; N/A          ; N/A          ; |Hermes|SP_fifo:SPF                                                                                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/SP_fifo.v        ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |Hermes|Tx_fifo:Tx_fifo_inst                                                                             ; E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Tx_fifo.v        ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------+
; State Machine - |Hermes|IF_PWM_state                                        ;
+--------------------------+----------------+----------------+----------------+
; Name                     ; IF_PWM_state~4 ; IF_PWM_state~3 ; IF_PWM_state~2 ;
+--------------------------+----------------+----------------+----------------+
; IF_PWM_state.PWM_IDLE    ; 0              ; 0              ; 0              ;
; IF_PWM_state.PWM_START   ; 0              ; 0              ; 1              ;
; IF_PWM_state.PWM_LEFT    ; 0              ; 1              ; 0              ;
; IF_PWM_state.PWM_RIGHT   ; 0              ; 1              ; 1              ;
; IF_PWM_state.PWM_I_AUDIO ; 1              ; 0              ; 0              ;
; IF_PWM_state.PWM_Q_AUDIO ; 1              ; 0              ; 1              ;
+--------------------------+----------------+----------------+----------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------+
; State Machine - |Hermes|IF_SYNC_state                                           ;
+---------------------------+-----------------+-----------------+-----------------+
; Name                      ; IF_SYNC_state~4 ; IF_SYNC_state~3 ; IF_SYNC_state~2 ;
+---------------------------+-----------------+-----------------+-----------------+
; IF_SYNC_state.SYNC_IDLE   ; 0               ; 0               ; 0               ;
; IF_SYNC_state.SYNC_START  ; 0               ; 0               ; 1               ;
; IF_SYNC_state.SYNC_RX_1_2 ; 0               ; 1               ; 0               ;
; IF_SYNC_state.SYNC_RX_3_4 ; 0               ; 1               ; 1               ;
; IF_SYNC_state.SYNC_FINISH ; 1               ; 0               ; 0               ;
+---------------------------+-----------------+-----------------+-----------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------+
; State Machine - |Hermes|SPI:Alex_SPI_Tx|spi_state        ;
+----------------+-------------+-------------+-------------+
; Name           ; spi_state~4 ; spi_state~3 ; spi_state~2 ;
+----------------+-------------+-------------+-------------+
; spi_state.0000 ; 0           ; 0           ; 0           ;
; spi_state.0001 ; 0           ; 0           ; 1           ;
; spi_state.0010 ; 0           ; 1           ; 0           ;
; spi_state.0011 ; 0           ; 1           ; 1           ;
; spi_state.0100 ; 1           ; 0           ; 0           ;
; spi_state.0101 ; 1           ; 0           ; 1           ;
; spi_state.0110 ; 1           ; 1           ; 0           ;
+----------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------+
; State Machine - |Hermes|Hermes_Tx_fifo_ctrl:TXFC|AD_state                   ;
+-------------------------+------------+------------+------------+------------+
; Name                    ; AD_state~5 ; AD_state~4 ; AD_state~3 ; AD_state~2 ;
+-------------------------+------------+------------+------------+------------+
; AD_state.AD_IDLE        ; 0          ; 0          ; 0          ; 0          ;
; AD_state.AD_SEND_SYNC1  ; 0          ; 0          ; 0          ; 1          ;
; AD_state.AD_SEND_SYNC2  ; 0          ; 0          ; 1          ; 0          ;
; AD_state.AD_SEND_CTL1_2 ; 0          ; 0          ; 1          ; 1          ;
; AD_state.AD_SEND_CTL3_4 ; 0          ; 1          ; 0          ; 0          ;
; AD_state.AD_SEND_MJ_RDY ; 0          ; 1          ; 0          ; 1          ;
; AD_state.AD_SEND_MJ1    ; 0          ; 1          ; 1          ; 0          ;
; AD_state.AD_SEND_MJ2    ; 0          ; 1          ; 1          ; 1          ;
; AD_state.AD_SEND_MJ3    ; 1          ; 0          ; 0          ; 0          ;
; AD_state.AD_SEND_PJ     ; 1          ; 0          ; 0          ; 1          ;
; AD_state.AD_WAIT        ; 1          ; 0          ; 1          ; 0          ;
; AD_state.AD_LOOP_CHK    ; 1          ; 0          ; 1          ; 1          ;
; AD_state.AD_PAD_CHK     ; 1          ; 1          ; 0          ; 0          ;
; AD_state.AD_ERR         ; 1          ; 1          ; 0          ; 1          ;
+-------------------------+------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Hermes|Hermes_ADC:ADC_SPI|ADC_state    ;
+---------------+-------------+-------------+-------------+
; Name          ; ADC_state~4 ; ADC_state~3 ; ADC_state~2 ;
+---------------+-------------+-------------+-------------+
; ADC_state.000 ; 0           ; 0           ; 0           ;
; ADC_state.001 ; 0           ; 0           ; 1           ;
; ADC_state.010 ; 0           ; 1           ; 0           ;
; ADC_state.011 ; 0           ; 1           ; 1           ;
; ADC_state.100 ; 1           ; 0           ; 0           ;
+---------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Hermes|I2S_xmit:LR|TLV_state                 ;
+---------------------+-------------+-------------+-------------+
; Name                ; TLV_state~4 ; TLV_state~3 ; TLV_state~2 ;
+---------------------+-------------+-------------+-------------+
; TLV_state.TLV_IDLE  ; 0           ; 0           ; 0           ;
; TLV_state.TLV_WH    ; 0           ; 0           ; 1           ;
; TLV_state.TLV_LR_LO ; 0           ; 1           ; 0           ;
; TLV_state.TLV_WL    ; 0           ; 1           ; 1           ;
; TLV_state.TLV_LR_HI ; 1           ; 0           ; 0           ;
+---------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+------------------------------------------------------+
; State Machine - |Hermes|Tx_MAC:Tx_MAC_inst|PHY_state ;
+-----------------+------------------------------------+
; Name            ; PHY_state~2                        ;
+-----------------+------------------------------------+
; PHY_state.00000 ; 0                                  ;
; PHY_state.00001 ; 1                                  ;
+-----------------+------------------------------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------------------------------+
; State Machine - |Hermes|Tx_MAC:Tx_MAC_inst|state_Tx                                 ;
+-----------------------------+-------------+-------------+-------------+-------------+
; Name                        ; state_Tx~17 ; state_Tx~16 ; state_Tx~15 ; state_Tx~14 ;
+-----------------------------+-------------+-------------+-------------+-------------+
; state_Tx.RESET              ; 0           ; 0           ; 0           ; 0           ;
; state_Tx.UDP                ; 0           ; 0           ; 0           ; 1           ;
; state_Tx.METIS_DISCOVERY    ; 0           ; 0           ; 1           ; 0           ;
; state_Tx.ARP                ; 0           ; 0           ; 1           ; 1           ;
; state_Tx.PING1              ; 0           ; 1           ; 0           ; 0           ;
; state_Tx.PING2              ; 0           ; 1           ; 0           ; 1           ;
; state_Tx.DHCP_DISCOVER      ; 0           ; 1           ; 1           ; 0           ;
; state_Tx.DHCP_REQUEST       ; 0           ; 1           ; 1           ; 1           ;
; state_Tx.DHCP_REQUEST_RENEW ; 1           ; 0           ; 0           ; 0           ;
; state_Tx.PRINTF             ; 1           ; 0           ; 0           ; 1           ;
; state_Tx.SPECTRUM           ; 1           ; 0           ; 1           ; 0           ;
; state_Tx.SENDIP             ; 1           ; 0           ; 1           ; 1           ;
; state_Tx.CRC                ; 1           ; 1           ; 0           ; 0           ;
+-----------------------------+-------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+------------------------------------------------------------------------------------------------------+
; State Machine - |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state                                              ;
+------------------------------+-----------------+-----------------+-----------------+-----------------+
; Name                         ; PHY_Rx_state~16 ; PHY_Rx_state~15 ; PHY_Rx_state~14 ; PHY_Rx_state~13 ;
+------------------------------+-----------------+-----------------+-----------------+-----------------+
; PHY_Rx_state.START           ; 0               ; 0               ; 0               ; 0               ;
; PHY_Rx_state.GET_TYPE        ; 0               ; 0               ; 0               ; 1               ;
; PHY_Rx_state.ARP             ; 0               ; 0               ; 1               ; 0               ;
; PHY_Rx_state.UDP             ; 0               ; 0               ; 1               ; 1               ;
; PHY_Rx_state.METIS_DISCOVERY ; 0               ; 1               ; 0               ; 0               ;
; PHY_Rx_state.SEND_TO_FIFO    ; 0               ; 1               ; 0               ; 1               ;
; PHY_Rx_state.DHCP            ; 0               ; 1               ; 1               ; 0               ;
; PHY_Rx_state.PING            ; 0               ; 1               ; 1               ; 1               ;
; PHY_Rx_state.PROGRAM_FIFO    ; 1               ; 0               ; 0               ; 0               ;
; PHY_Rx_state.ERASE           ; 1               ; 0               ; 0               ; 1               ;
; PHY_Rx_state.READIP          ; 1               ; 0               ; 1               ; 0               ;
; PHY_Rx_state.WRITEIP         ; 1               ; 0               ; 1               ; 1               ;
; PHY_Rx_state.RETURN          ; 1               ; 1               ; 0               ; 0               ;
+------------------------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  User-Encoded
+--------------------------------------------+
; State Machine - |Hermes|TLV320_SPI:TLV|TLV ;
+----------+-------+-------+-----------------+
; Name     ; TLV~4 ; TLV~3 ; TLV~2           ;
+----------+-------+-------+-----------------+
; TLV.0000 ; 0     ; 0     ; 0               ;
; TLV.0001 ; 0     ; 0     ; 1               ;
; TLV.0010 ; 0     ; 1     ; 0               ;
; TLV.0011 ; 0     ; 1     ; 1               ;
; TLV.0100 ; 1     ; 0     ; 0               ;
; TLV.0101 ; 1     ; 0     ; 1               ;
+----------+-------+-------+-----------------+


Encoding Type:  User-Encoded
+---------------------------------------------------+
; State Machine - |Hermes|DHCP:DHCP_inst|DHCP_state ;
+-----------------+--------------+------------------+
; Name            ; DHCP_state~3 ; DHCP_state~2     ;
+-----------------+--------------+------------------+
; DHCP_state.0000 ; 0            ; 0                ;
; DHCP_state.0001 ; 0            ; 1                ;
; DHCP_state.0010 ; 1            ; 0                ;
; DHCP_state.0011 ; 1            ; 1                ;
+-----------------+--------------+------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; times_up[1]                                        ; Mux140              ; yes                    ;
; times_up[2]                                        ; Mux140              ; yes                    ;
; times_up[3]                                        ; Mux140              ; yes                    ;
; times_up[4]                                        ; Mux140              ; yes                    ;
; times_up[5]                                        ; Mux140              ; yes                    ;
; times_up[6]                                        ; Mux140              ; yes                    ;
; times_up[0]                                        ; Mux140              ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; Tx_MAC:Tx_MAC_inst|DISchecksum2[0]~0                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[0]~0       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[0]~0                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[0]~0                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[8]~8                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[7]~7                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[6]~6                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[5]~5                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[4]~4                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[3]~3                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[2]~2                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[1]~1                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[8]~8       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[7]~7       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[6]~6       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[5]~5       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[4]~4       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[3]~3       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[2]~2       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[1]~1       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[8]~8                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[7]~7                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[6]~6                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[5]~5                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[4]~4                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[3]~3                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[2]~2                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[1]~1                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[8]~8                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[7]~7                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[6]~6                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[5]~5                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[4]~4                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[3]~3                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[2]~2                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[1]~1                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[12]~12                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[11]~11                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[10]~10                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[9]~9                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[12]~12     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[11]~11     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[10]~10     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[9]~9       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[12]~12                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[11]~11                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[10]~10                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[9]~9                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[12]~12                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[11]~11                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[10]~10                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[9]~9                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[13]~13                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[13]~13     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[13]~13                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[13]~13                ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[14]~14                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[14]~14     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[14]~14                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[14]~14                ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[15]~15                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[15]~15     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[15]~15                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[15]~15                ;    ;
; Number of logic cells representing combinational loops ; 64 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SPI:Alex_SPI_Tx|previous_Alex_data[7,16..18]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Attenuator:Attenuator_inst|previous_data[5]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|bulk_erase_reg                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_reg                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_sid_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2                                                               ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg                                                                ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_prot_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Tx_MAC:Tx_MAC_inst|end_point[0,3..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Tx_MAC:Tx_MAC_inst|ck_count[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|write[4,5]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[5][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[4][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[3][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[2][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[1][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_data[0][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[5][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[5][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[5][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[5][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[5][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[4][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[4][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[4][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[3][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[3][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[2][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[2][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[2][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[1][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[1][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[0][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[0][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|REG_address[0][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cdc_sync:reset_C122|q1[0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg2                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg                                                              ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg                                                           ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2                                                              ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg                                                               ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_read_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sprot_rstat_reg                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg2                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|streg_datain_reg                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[0..7]                                                          ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg                                                             ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0,1] ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1        ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2                                                           ; Lost fanout                                                                                                                                                              ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg                                                            ; Lost fanout                                                                                                                                                              ;
; cdc_sync:reset_C122|sigb[0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Led_control:Control_LED1|period[0..4,6,9,14,16,22,24]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Led_control:Control_LED0|period[0..4,6,9,14,16,22,24]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Hermes_ADC:ADC_SPI|ADC_address[0..10]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|address[0..7]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; MDIO:MDIO_inst|previous_speed                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[0..7]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                       ; Lost fanout                                                                                                                                                              ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[11]                                                        ; Lost fanout                                                                                                                                                              ;
; cpl_cordic:cordic_inst|X[18][22]                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; cpl_cordic:cordic_inst|X[18][21]                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138                           ; Lost fanout                                                                                                                                                              ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                                             ; Lost fanout                                                                                                                                                              ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                                             ; Lost fanout                                                                                                                                                              ;
; cpl_cordic:cordic_inst|X[17][22]                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; cpl_cordic:cordic_inst|X[17][21]                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; SPI:Alex_SPI_Tx|previous_Alex_data[19]                                                                                                                                                 ; Merged with SPI:Alex_SPI_Tx|previous_Alex_data[0]                                                                                                                        ;
; cpl_cordic:cordic_inst|Z[0][19]                                                                                                                                                        ; Merged with cpl_cordic:cordic_inst|Z[0][18]                                                                                                                              ;
; cicint:cic_Q|diff1[15]                                                                                                                                                                 ; Merged with cicint:cic_Q|diff1[16]                                                                                                                                       ;
; cicint:cic_Q|diff2[16]                                                                                                                                                                 ; Merged with cicint:cic_Q|diff2[17]                                                                                                                                       ;
; cicint:cic_Q|diff3[17]                                                                                                                                                                 ; Merged with cicint:cic_Q|diff3[18]                                                                                                                                       ;
; cicint:cic_Q|diff4[18]                                                                                                                                                                 ; Merged with cicint:cic_Q|diff4[19]                                                                                                                                       ;
; cicint:cic_I|diff1[15]                                                                                                                                                                 ; Merged with cicint:cic_I|diff1[16]                                                                                                                                       ;
; cicint:cic_I|diff2[16]                                                                                                                                                                 ; Merged with cicint:cic_I|diff2[17]                                                                                                                                       ;
; cicint:cic_I|diff3[17]                                                                                                                                                                 ; Merged with cicint:cic_I|diff3[18]                                                                                                                                       ;
; cicint:cic_I|diff4[18]                                                                                                                                                                 ; Merged with cicint:cic_I|diff4[19]                                                                                                                                       ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Z[0][19]                                                                                                                              ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Z[0][19]                                                                                                                              ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Z[0][19]                                                                                                                              ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Z[0][19]                                                                                                                              ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Z[0][19]                                                                                                                              ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_op_hdlyreg                                                             ; Merged with ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg                                    ;
; sp_rcv_ctrl:SPC|wrenable                                                                                                                                                               ; Merged with sp_rcv_ctrl:SPC|state                                                                                                                                        ;
; start_up[4]                                                                                                                                                                            ; Merged with start_up[3]                                                                                                                                                  ;
; Led_control:Control_LED1|period[5,13,17,18,21]                                                                                                                                         ; Merged with Led_control:Control_LED1|period[10]                                                                                                                          ;
; Led_control:Control_LED1|period[8]                                                                                                                                                     ; Merged with Led_control:Control_LED1|period[7]                                                                                                                           ;
; Led_control:Control_LED1|period[12,15,19,20,23]                                                                                                                                        ; Merged with Led_control:Control_LED1|period[11]                                                                                                                          ;
; Led_control:Control_LED0|period[5,13,17,18,21]                                                                                                                                         ; Merged with Led_control:Control_LED0|period[10]                                                                                                                          ;
; Led_control:Control_LED0|period[8]                                                                                                                                                     ; Merged with Led_control:Control_LED0|period[7]                                                                                                                           ;
; Led_control:Control_LED0|period[12,15,19,20,23]                                                                                                                                        ; Merged with Led_control:Control_LED0|period[11]                                                                                                                          ;
; SPI:Alex_SPI_Tx|previous_Alex_data[28]                                                                                                                                                 ; Merged with SPI:Alex_SPI_Tx|previous_Alex_data[15]                                                                                                                       ;
; cpl_cordic:cordic_inst|X[0][1]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                                                               ;
; cpl_cordic:cordic_inst|X[0][2]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                                                               ;
; cpl_cordic:cordic_inst|X[0][3]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                                                               ;
; cpl_cordic:cordic_inst|Y[0][0]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                                                               ;
; cpl_cordic:cordic_inst|Y[0][1]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                                                               ;
; cpl_cordic:cordic_inst|Y[0][2]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                                                               ;
; cpl_cordic:cordic_inst|Y[0][3]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                                                               ;
; cicint:cic_Q|cur_count[11]                                                                                                                                                             ; Merged with cicint:cic_I|cur_count[11]                                                                                                                                   ;
; cicint:cic_Q|cur_count[10]                                                                                                                                                             ; Merged with cicint:cic_I|cur_count[10]                                                                                                                                   ;
; cicint:cic_Q|cur_count[9]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[9]                                                                                                                                    ;
; cicint:cic_Q|cur_count[8]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[8]                                                                                                                                    ;
; cicint:cic_Q|cur_count[7]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[7]                                                                                                                                    ;
; cicint:cic_Q|cur_count[6]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[6]                                                                                                                                    ;
; cicint:cic_Q|cur_count[5]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[5]                                                                                                                                    ;
; cicint:cic_Q|cur_count[4]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[4]                                                                                                                                    ;
; cicint:cic_Q|cur_count[3]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[3]                                                                                                                                    ;
; cicint:cic_Q|cur_count[2]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[2]                                                                                                                                    ;
; cicint:cic_Q|cur_count[1]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[1]                                                                                                                                    ;
; cicint:cic_Q|cur_count[0]                                                                                                                                                              ; Merged with cicint:cic_I|cur_count[0]                                                                                                                                    ;
; cicint:cic_Q|ce_out_reg                                                                                                                                                                ; Merged with cicint:cic_I|ce_out_reg                                                                                                                                      ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ;
; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ;
; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ;
; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ;
; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                                                  ; Merged with receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|sample_no[4]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[4]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|sample_no[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[3]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|sample_no[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[2]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|sample_no[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[1]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|sample_no[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[0]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|sample_no[5]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[5]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|sample_no[6]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[6]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|sample_no[7]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|sample_no[7]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|wren                                                                                                                                ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wren                                                                                                      ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|wraddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[0]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|wraddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[1]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|wraddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|wraddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[3]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|state[0]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]                                                                                                  ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|state[1]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[1]                                                                                                  ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|state[2]                                                                                                                            ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[2]                                                                                                  ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|rdaddress[0]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[0]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|rdaddress[1]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[1]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|rdaddress[2]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2]                                                                                              ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|rdaddress[3]                                                                                                                        ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[3]                                                                                              ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|out_strobe                                                                                                                          ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|out_strobe                                                                                                ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|out_strobe                                                                                                                          ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|out_strobe                                                                                                ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|out_strobe                                                                                                                          ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|out_strobe                                                                                                ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|out_strobe                                                                                                                          ; Merged with receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|out_strobe                                                                                                ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|out_strobe                                                                                                                         ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                       ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                      ; Merged with receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][1]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][2]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][3]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][4]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][0]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][1]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][2]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][3]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][4]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; cdc_mcp:MDC[4].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[4].IQ_sync|b_data_ack                                                                                                                            ;
; cdc_mcp:MDC[4].IQ_sync|b_data[24]                                                                                                                                                      ; Merged with cdc_mcp:MDC[4].IQ_sync|b_data[0]                                                                                                                             ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][1]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][2]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][3]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][4]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[0][0]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[0][1]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[0][2]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[0][3]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[0][4]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][1]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][2]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][3]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][4]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[0][0]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[0][1]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[0][2]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[0][3]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[0][4]                                                                                                                               ; Merged with receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; Tx_MAC:Tx_MAC_inst|frame[4..7]                                                                                                                                                         ; Merged with Tx_MAC:Tx_MAC_inst|frame[3]                                                                                                                                  ;
; MDIO:MDIO_inst|read[4]                                                                                                                                                                 ; Merged with MDIO:MDIO_inst|read[3]                                                                                                                                       ;
; MDIO:MDIO_inst|REG_address[0][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[1][0]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[1][1]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[1][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[2][2]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[2][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[3][0]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[3][1]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[3][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[4][2]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_address[4][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[1][15]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[1][2]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[1][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[3][0]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[3][15]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[3][2]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[3][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[5][12]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[5][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; MDIO:MDIO_inst|REG_data[5][9]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                                                             ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][1]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][2]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][3]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][4]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[0][0]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[0][1]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[0][2]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[0][3]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[0][4]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][1]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][2]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][3]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][4]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[0][0]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[0][1]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[0][2]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[0][3]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[0][4]                                                                                                                               ; Merged with receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                     ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121                           ; Merged with receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124                           ; Merged with receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127                           ; Merged with receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130                           ; Merged with receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; cdc_mcp:MDC[3].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[3].IQ_sync|b_data_ack                                                                                                                            ;
; cdc_mcp:MDC[3].IQ_sync|b_data[24]                                                                                                                                                      ; Merged with cdc_mcp:MDC[3].IQ_sync|b_data[0]                                                                                                                             ;
; cdc_mcp:MDC[2].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[2].IQ_sync|b_data_ack                                                                                                                            ;
; cdc_mcp:MDC[2].IQ_sync|b_data[24]                                                                                                                                                      ; Merged with cdc_mcp:MDC[2].IQ_sync|b_data[0]                                                                                                                             ;
; cdc_mcp:MDC[1].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[1].IQ_sync|b_data_ack                                                                                                                            ;
; cdc_mcp:MDC[1].IQ_sync|b_data[24]                                                                                                                                                      ; Merged with cdc_mcp:MDC[1].IQ_sync|b_data[0]                                                                                                                             ;
; cdc_mcp:MDC[0].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data_ack                                                                                                                            ;
; cdc_mcp:MDC[0].IQ_sync|b_data[24]                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data[0]                                                                                                                             ;
; cdc_mcp:MDC[4].IQ_sync|b_data[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cdc_mcp:MDC[3].IQ_sync|b_data[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cdc_mcp:MDC[2].IQ_sync|b_data[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cdc_mcp:MDC[1].IQ_sync|b_data[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cdc_mcp:MDC[0].IQ_sync|b_data[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Tx_MAC:Tx_MAC_inst|frame[3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|X[0][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|Y[1][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|Y[1][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|Y[1][2]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|X[1][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|X[1][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|X[1][2]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[1][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[1][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[1][2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[1][3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|Y[2][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|X[2][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|Y[0][4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|X[0][4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[2][0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|Y[1][3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|X[1][3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|Y[2][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; cpl_cordic:cordic_inst|X[2][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[0][5]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][5]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[0][5]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][5]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[0][5]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][5]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[0][5]                                                                                                                               ; Merged with receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][5]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[1][4]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[1][4]                                                                                                     ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[1][4]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[1][4]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[1][4]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[1][4]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[1][4]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[1][4]                                                                                                     ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[2][2]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[2][2]                                                                                                     ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[2][2]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[2][2]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[2][2]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[2][2]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[2][2]                                                                                                                               ; Merged with receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[2][2]                                                                                                     ;
; C122_HPF_freq[0]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_freq_min[0]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_HPF_freq[1]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_freq_min[1]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_HPF_freq[2]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_freq_min[2]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_HPF_freq[3]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_freq_min[3]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_HPF_freq[4]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; C122_freq_min[4]                                                                                                                                                                       ; Lost fanout                                                                                                                                                              ;
; MDIO:MDIO_inst|read[3]                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; Attenuator:Attenuator_inst|state[3]                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; EEPROM:EEPROM_inst|EEPROM_write_enable[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; EEPROM:EEPROM_inst|EEPROM_read[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; DHCP_retries[2]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; start_up[3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; SPI:Alex_SPI_Tx|spi_state~5                                                                                                                                                            ; Lost fanout                                                                                                                                                              ;
; Tx_MAC:Tx_MAC_inst|PHY_state~3                                                                                                                                                         ; Lost fanout                                                                                                                                                              ;
; Tx_MAC:Tx_MAC_inst|PHY_state~4                                                                                                                                                         ; Lost fanout                                                                                                                                                              ;
; Tx_MAC:Tx_MAC_inst|PHY_state~5                                                                                                                                                         ; Lost fanout                                                                                                                                                              ;
; Tx_MAC:Tx_MAC_inst|PHY_state~6                                                                                                                                                         ; Lost fanout                                                                                                                                                              ;
; Tx_MAC:Tx_MAC_inst|state_Tx~18                                                                                                                                                         ; Lost fanout                                                                                                                                                              ;
; Tx_MAC:Tx_MAC_inst|state_Tx~19                                                                                                                                                         ; Lost fanout                                                                                                                                                              ;
; Tx_MAC:Tx_MAC_inst|state_Tx~20                                                                                                                                                         ; Lost fanout                                                                                                                                                              ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~17                                                                                                                                                     ; Lost fanout                                                                                                                                                              ;
; TLV320_SPI:TLV|TLV~5                                                                                                                                                                   ; Lost fanout                                                                                                                                                              ;
; DHCP:DHCP_inst|DHCP_state~4                                                                                                                                                            ; Lost fanout                                                                                                                                                              ;
; DHCP:DHCP_inst|DHCP_state~5                                                                                                                                                            ; Lost fanout                                                                                                                                                              ;
; cicint:cic_I|cur_count[0]                                                                                                                                                              ; Merged with PWM_count[0]                                                                                                                                                 ;
; cicint:cic_I|cur_count[1]                                                                                                                                                              ; Merged with PWM_count[1]                                                                                                                                                 ;
; Apollo:Apollo_inst|state[4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133                           ; Lost fanout                                                                                                                                                              ;
; HB_counter[26]                                                                                                                                                                         ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[46..55]                                                                                                     ; Lost fanout                                                                                                                                                              ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][5]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][5]                                                                                                     ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][5]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][5]                                                                                                     ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][5]                                                                                                                               ; Merged with receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][5]                                                                                                     ;
; TLV320_SPI:TLV|load[3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Total Number of Removed Registers = 1024                                                                                                                                               ;                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_reg                                                                 ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_prot_reg,                                                       ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg,                                                         ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg2,                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg,                                                      ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg,                                                   ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2,                                                      ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg,                                                       ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_read_reg,                                                       ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2,                                                   ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg,                                                    ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[0],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[1],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[2],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[3],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[4],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[5],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[6],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[7]                                                         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|streg_datain_reg                                                         ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[7],                                                     ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[6],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[5],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[4],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[3],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[2],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[1],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[0],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg                                                      ;
; cpl_cordic:cordic_inst|X[0][0]                                                                                                                                                       ; Stuck at GND                   ; cpl_cordic:cordic_inst|Y[1][0], cpl_cordic:cordic_inst|Y[1][1],                                                                                                                 ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; cpl_cordic:cordic_inst|Y[1][2], cpl_cordic:cordic_inst|Y[2][0],                                                                                                                 ;
;                                                                                                                                                                                      ;                                ; cpl_cordic:cordic_inst|X[2][0], cpl_cordic:cordic_inst|Y[1][3],                                                                                                                 ;
;                                                                                                                                                                                      ;                                ; cpl_cordic:cordic_inst|Y[2][1], cpl_cordic:cordic_inst|X[2][1]                                                                                                                  ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                             ; Stuck at GND                   ; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[1][0],                                                                                                                       ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[1][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[1][2],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[1][3],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[2][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                        ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                             ; Stuck at GND                   ; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[1][0],                                                                                                                       ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[1][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[1][2],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[1][3],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Y[2][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                        ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                             ; Stuck at GND                   ; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[1][0],                                                                                                                       ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[1][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[1][2],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[1][3],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Y[2][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                        ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                             ; Stuck at GND                   ; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[1][0],                                                                                                                       ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[1][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[1][2],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[1][3],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y[2][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                        ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][0]                                                                                                                             ; Stuck at GND                   ; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[1][0],                                                                                                                       ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[1][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[1][2],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[1][3],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[2][0],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y[2][1],                                                                                                                       ;
;                                                                                                                                                                                      ;                                ; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[2][1]                                                                                                                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_sid_reg                                                             ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2,                                                       ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg                                                         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sprot_rstat_reg                                                          ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg,                                                   ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg2                                                   ;
; cdc_sync:reset_C122|q1[0]                                                                                                                                                            ; Stuck at GND                   ; cdc_sync:reset_C122|sigb[0]                                                                                                                                                     ;
;                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1 ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                 ;
; cpl_cordic:cordic_inst|Y[0][4]                                                                                                                                                       ; Stuck at GND                   ; cpl_cordic:cordic_inst|X[1][3]                                                                                                                                                  ;
;                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; C122_HPF_freq[0]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[0]                                                                                                                                                                ;
; C122_HPF_freq[1]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[1]                                                                                                                                                                ;
; C122_HPF_freq[2]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[2]                                                                                                                                                                ;
; C122_HPF_freq[3]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[3]                                                                                                                                                                ;
; C122_HPF_freq[4]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[4]                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21934 ;
; Number of registers using Synchronous Clear  ; 1113  ;
; Number of registers using Synchronous Load   ; 997   ;
; Number of registers using Asynchronous Clear ; 1829  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9761  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Apollo:Apollo_inst|ApolloReset                                                                                                                                                  ; 2       ;
; EEPROM:EEPROM_inst|CS                                                                                                                                                           ; 4       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1 ; 2       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                                ; 7       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1   ; 2       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1     ; 3       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|parity6                                   ; 4       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1 ; 3       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                              ; 7       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p|counter5a0                                             ; 7       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                              ; 6       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                 ; 4       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a0                             ; 1       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p|counter8a0                                             ; 6       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p|parity6                                                ; 4       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|counter8a0                                                 ; 7       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; 6       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                 ; 4       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p|parity9                                                ; 4       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|parity9                                                    ; 5       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                           ; 4       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                     ; 1       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|sub_parity6a0                                              ; 1       ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                                          ; 168     ;
; receiver:MDC[1].receiver_inst|fir:fir_inst_I|even_sample                                                                                                                        ; 2       ;
; receiver:MDC[2].receiver_inst|fir:fir_inst_I|even_sample                                                                                                                        ; 2       ;
; receiver:MDC[0].receiver_inst|fir:fir_inst_I|even_sample                                                                                                                        ; 2       ;
; receiver:MDC[3].receiver_inst|fir:fir_inst_I|even_sample                                                                                                                        ; 2       ;
; receiver:MDC[4].receiver_inst|fir:fir_inst_I|even_sample                                                                                                                        ; 2       ;
; Total number of inverted registers = 38                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                           ;
+---------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                      ; Action           ; Reason              ;
+---------------------------------------------------------------------------+------------------+---------------------+
; ASMI_interface:ASMI_int_inst|Add0~1                                       ; Modified         ; Timing optimization ;
; ASMI_interface:ASMI_int_inst|Add0~11                                      ; Modified         ; Timing optimization ;
; ASMI_interface:ASMI_int_inst|Add3~1                                       ; Modified         ; Timing optimization ;
; ASMI_interface:ASMI_int_inst|Add3~22                                      ; Modified         ; Timing optimization ;
; Add1~1                                                                    ; Modified         ; Timing optimization ;
; Add5~1                                                                    ; Modified         ; Timing optimization ;
; Add5~20                                                                   ; Modified         ; Timing optimization ;
; Add7~15                                                                   ; Modified         ; Timing optimization ;
; Add8~15                                                                   ; Modified         ; Timing optimization ;
; Apollo:Apollo_inst|Add3~1                                                 ; Modified         ; Timing optimization ;
; Apollo:Apollo_inst|count[0]~5                                             ; Modified         ; Timing optimization ;
; C122_cic_i[0]_OTERM1749                                                   ; Retimed Register ; Timing optimization ;
; C122_cic_q[0]_OTERM1745                                                   ; Retimed Register ; Timing optimization ;
; C122_freq_max[0]_OTERM1655                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[0]~31                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[0]~31_RESYN1894_BDD1895                                     ; Created          ; Timing optimization ;
; C122_freq_max[0]~31_RESYN1896_BDD1897                                     ; Created          ; Timing optimization ;
; C122_freq_max[1]_OTERM1647                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[1]~30                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[1]~30_RESYN1906_BDD1907                                     ; Created          ; Timing optimization ;
; C122_freq_max[1]~30_RESYN1908_BDD1909                                     ; Created          ; Timing optimization ;
; C122_freq_max[2]_OTERM1649                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[2]~29                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[2]~29_RESYN1902_BDD1903                                     ; Created          ; Timing optimization ;
; C122_freq_max[2]~29_RESYN1904_BDD1905                                     ; Created          ; Timing optimization ;
; C122_freq_max[3]_OTERM1651                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[4]_OTERM1653                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[4]~27                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[4]~27_RESYN1898_BDD1899                                     ; Created          ; Timing optimization ;
; C122_freq_max[4]~27_RESYN1900_BDD1901                                     ; Created          ; Timing optimization ;
; C122_freq_max[5]_OTERM1657                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[5]~26                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[5]~26_RESYN1890_BDD1891                                     ; Created          ; Timing optimization ;
; C122_freq_max[5]~26_RESYN1892_BDD1893                                     ; Created          ; Timing optimization ;
; C122_freq_max[6]_OTERM1645                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[6]~25                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[6]~25_RESYN1910_BDD1911                                     ; Created          ; Timing optimization ;
; C122_freq_max[6]~25_RESYN1912_BDD1913                                     ; Created          ; Timing optimization ;
; C122_freq_max[7]_OTERM1641                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[7]~24                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[7]~24_RESYN1918_BDD1919                                     ; Created          ; Timing optimization ;
; C122_freq_max[7]~24_RESYN1920_BDD1921                                     ; Created          ; Timing optimization ;
; C122_freq_max[8]_OTERM1643                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[8]~23                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[8]~23_RESYN1914_BDD1915                                     ; Created          ; Timing optimization ;
; C122_freq_max[8]~23_RESYN1916_BDD1917                                     ; Created          ; Timing optimization ;
; C122_freq_max[9]_OTERM1659                                                ; Retimed Register ; Timing optimization ;
; C122_freq_max[10]_OTERM1661                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[10]~21                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[10]~21_RESYN1886_BDD1887                                    ; Created          ; Timing optimization ;
; C122_freq_max[10]~21_RESYN1888_BDD1889                                    ; Created          ; Timing optimization ;
; C122_freq_max[11]_OTERM1663                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[11]~20                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[11]~20_RESYN1882_BDD1883                                    ; Created          ; Timing optimization ;
; C122_freq_max[11]~20_RESYN1884_BDD1885                                    ; Created          ; Timing optimization ;
; C122_freq_max[12]_OTERM1665                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[13]_OTERM1667                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[14]_OTERM1669                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[14]~17                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[14]~17_RESYN1878_BDD1879                                    ; Created          ; Timing optimization ;
; C122_freq_max[14]~17_RESYN1880_BDD1881                                    ; Created          ; Timing optimization ;
; C122_freq_max[15]_OTERM1635                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[15]~16                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[15]~16_RESYN1926_BDD1927                                    ; Created          ; Timing optimization ;
; C122_freq_max[15]~16_RESYN1928_BDD1929                                    ; Created          ; Timing optimization ;
; C122_freq_max[16]_OTERM1637                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[17]_OTERM1639                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[17]~14                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[17]~14_RESYN1922_BDD1923                                    ; Created          ; Timing optimization ;
; C122_freq_max[17]~14_RESYN1924_BDD1925                                    ; Created          ; Timing optimization ;
; C122_freq_max[18]_OTERM1633                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[18]~13                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[18]~13_RESYN1930_BDD1931                                    ; Created          ; Timing optimization ;
; C122_freq_max[18]~13_RESYN1932_BDD1933                                    ; Created          ; Timing optimization ;
; C122_freq_max[19]_OTERM1671                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[19]~12                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[19]~12_RESYN1874_BDD1875                                    ; Created          ; Timing optimization ;
; C122_freq_max[19]~12_RESYN1876_BDD1877                                    ; Created          ; Timing optimization ;
; C122_freq_max[20]_OTERM1673                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[20]~11                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[20]~11_RESYN1870_BDD1871                                    ; Created          ; Timing optimization ;
; C122_freq_max[20]~11_RESYN1872_BDD1873                                    ; Created          ; Timing optimization ;
; C122_freq_max[21]_OTERM1627                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[21]~10                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[21]~10_RESYN1938_BDD1939                                    ; Created          ; Timing optimization ;
; C122_freq_max[21]~10_RESYN1940_BDD1941                                    ; Created          ; Timing optimization ;
; C122_freq_max[22]_OTERM1629                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[23]_OTERM1631                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[23]~8                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[23]~8_RESYN1934_BDD1935                                     ; Created          ; Timing optimization ;
; C122_freq_max[23]~8_RESYN1936_BDD1937                                     ; Created          ; Timing optimization ;
; C122_freq_max[24]_OTERM1675                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[24]~7                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[24]~7_RESYN1866_BDD1867                                     ; Created          ; Timing optimization ;
; C122_freq_max[24]~7_RESYN1868_BDD1869                                     ; Created          ; Timing optimization ;
; C122_freq_max[25]_OTERM1679                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[25]~6                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[25]~6_RESYN1862_BDD1863                                     ; Created          ; Timing optimization ;
; C122_freq_max[25]~6_RESYN1864_BDD1865                                     ; Created          ; Timing optimization ;
; C122_freq_max[26]_OTERM1685                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[26]~5                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[26]~5_RESYN1850_BDD1851                                     ; Created          ; Timing optimization ;
; C122_freq_max[26]~5_RESYN1852_BDD1853                                     ; Created          ; Timing optimization ;
; C122_freq_max[27]_OTERM1687                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[27]~4                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[27]~4_RESYN1846_BDD1847                                     ; Created          ; Timing optimization ;
; C122_freq_max[27]~4_RESYN1848_BDD1849                                     ; Created          ; Timing optimization ;
; C122_freq_max[28]_OTERM1689                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[28]~32                                                      ; Modified         ; Timing optimization ;
; C122_freq_max[29]_OTERM1681                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[29]~2                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[29]~2_RESYN1858_BDD1859                                     ; Created          ; Timing optimization ;
; C122_freq_max[29]~2_RESYN1860_BDD1861                                     ; Created          ; Timing optimization ;
; C122_freq_max[30]_OTERM1683                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max[30]~1                                                       ; Modified         ; Timing optimization ;
; C122_freq_max[30]~1_RESYN1854_BDD1855                                     ; Created          ; Timing optimization ;
; C122_freq_max[30]~1_RESYN1856_BDD1857                                     ; Created          ; Timing optimization ;
; C122_freq_max[31]_OTERM1677                                               ; Retimed Register ; Timing optimization ;
; C122_freq_max~34                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~35                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~36                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~37                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~38                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~39                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~40                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~41                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~42                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~43                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~46                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~47                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~48                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~49                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~50                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~51                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~52                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~53                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~58                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~59                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~60                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~61                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~64                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~65                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~66                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~67                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~68                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~69                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~72                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~73                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~74                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~75                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~76                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~77                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~78                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~79                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~80                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~81                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~82                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~83                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~86                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~87                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~88                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~89                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~90                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~91                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~94                                                          ; Deleted          ; Timing optimization ;
; C122_freq_max~95                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min[5]_NEW1624_RESYN1942_BDD1943                                ; Created          ; Timing optimization ;
; C122_freq_min[5]_NEW1624_RESYN1944_BDD1945                                ; Created          ; Timing optimization ;
; C122_freq_min[5]_NEW1624_RESYN1946_BDD1947                                ; Created          ; Timing optimization ;
; C122_freq_min[5]_OTERM1625                                                ; Retimed Register ; Timing optimization ;
; C122_freq_min[5]~26                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[6]_NEW1720_RESYN2038_BDD2039                                ; Created          ; Timing optimization ;
; C122_freq_min[6]_NEW1720_RESYN2040_BDD2041                                ; Created          ; Timing optimization ;
; C122_freq_min[6]_NEW1720_RESYN2042_BDD2043                                ; Created          ; Timing optimization ;
; C122_freq_min[6]_OTERM1721                                                ; Retimed Register ; Timing optimization ;
; C122_freq_min[6]~25                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[7]_NEW1722_RESYN2044_BDD2045                                ; Created          ; Timing optimization ;
; C122_freq_min[7]_NEW1722_RESYN2046_BDD2047                                ; Created          ; Timing optimization ;
; C122_freq_min[7]_NEW1722_RESYN2048_BDD2049                                ; Created          ; Timing optimization ;
; C122_freq_min[7]_OTERM1723                                                ; Retimed Register ; Timing optimization ;
; C122_freq_min[7]~24                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[8]_NEW1716_RESYN2026_BDD2027                                ; Created          ; Timing optimization ;
; C122_freq_min[8]_NEW1716_RESYN2028_BDD2029                                ; Created          ; Timing optimization ;
; C122_freq_min[8]_NEW1716_RESYN2030_BDD2031                                ; Created          ; Timing optimization ;
; C122_freq_min[8]_OTERM1717                                                ; Retimed Register ; Timing optimization ;
; C122_freq_min[8]~23                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[9]_NEW1714_RESYN2020_BDD2021                                ; Created          ; Timing optimization ;
; C122_freq_min[9]_NEW1714_RESYN2022_BDD2023                                ; Created          ; Timing optimization ;
; C122_freq_min[9]_NEW1714_RESYN2024_BDD2025                                ; Created          ; Timing optimization ;
; C122_freq_min[9]_OTERM1715                                                ; Retimed Register ; Timing optimization ;
; C122_freq_min[9]~22                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[10]_NEW1718_RESYN2032_BDD2033                               ; Created          ; Timing optimization ;
; C122_freq_min[10]_NEW1718_RESYN2034_BDD2035                               ; Created          ; Timing optimization ;
; C122_freq_min[10]_NEW1718_RESYN2036_BDD2037                               ; Created          ; Timing optimization ;
; C122_freq_min[10]_OTERM1719                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[10]~21                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[11]_NEW1712_RESYN2014_BDD2015                               ; Created          ; Timing optimization ;
; C122_freq_min[11]_NEW1712_RESYN2016_BDD2017                               ; Created          ; Timing optimization ;
; C122_freq_min[11]_NEW1712_RESYN2018_BDD2019                               ; Created          ; Timing optimization ;
; C122_freq_min[11]_OTERM1713                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[11]~20                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[12]_NEW1706_RESYN1996_BDD1997                               ; Created          ; Timing optimization ;
; C122_freq_min[12]_NEW1706_RESYN1998_BDD1999                               ; Created          ; Timing optimization ;
; C122_freq_min[12]_NEW1706_RESYN2000_BDD2001                               ; Created          ; Timing optimization ;
; C122_freq_min[12]_OTERM1707                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[12]~19                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[13]_NEW1708_RESYN2002_BDD2003                               ; Created          ; Timing optimization ;
; C122_freq_min[13]_NEW1708_RESYN2004_BDD2005                               ; Created          ; Timing optimization ;
; C122_freq_min[13]_NEW1708_RESYN2006_BDD2007                               ; Created          ; Timing optimization ;
; C122_freq_min[13]_OTERM1709                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[13]~18                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[14]_NEW1710_RESYN2008_BDD2009                               ; Created          ; Timing optimization ;
; C122_freq_min[14]_NEW1710_RESYN2010_BDD2011                               ; Created          ; Timing optimization ;
; C122_freq_min[14]_NEW1710_RESYN2012_BDD2013                               ; Created          ; Timing optimization ;
; C122_freq_min[14]_OTERM1711                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[14]~17                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[15]_NEW1704_RESYN1990_BDD1991                               ; Created          ; Timing optimization ;
; C122_freq_min[15]_NEW1704_RESYN1992_BDD1993                               ; Created          ; Timing optimization ;
; C122_freq_min[15]_NEW1704_RESYN1994_BDD1995                               ; Created          ; Timing optimization ;
; C122_freq_min[15]_OTERM1705                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[15]~16                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[16]_NEW1702_RESYN1984_BDD1985                               ; Created          ; Timing optimization ;
; C122_freq_min[16]_NEW1702_RESYN1986_BDD1987                               ; Created          ; Timing optimization ;
; C122_freq_min[16]_NEW1702_RESYN1988_BDD1989                               ; Created          ; Timing optimization ;
; C122_freq_min[16]_OTERM1703                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[16]~14                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[17]_NEW1700_RESYN1978_BDD1979                               ; Created          ; Timing optimization ;
; C122_freq_min[17]_NEW1700_RESYN1980_BDD1981                               ; Created          ; Timing optimization ;
; C122_freq_min[17]_NEW1700_RESYN1982_BDD1983                               ; Created          ; Timing optimization ;
; C122_freq_min[17]_OTERM1701                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[17]~15                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[18]_NEW1698_RESYN1972_BDD1973                               ; Created          ; Timing optimization ;
; C122_freq_min[18]_NEW1698_RESYN1974_BDD1975                               ; Created          ; Timing optimization ;
; C122_freq_min[18]_NEW1698_RESYN1976_BDD1977                               ; Created          ; Timing optimization ;
; C122_freq_min[18]_OTERM1699                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[18]~13                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[19]_NEW1696_RESYN1966_BDD1967                               ; Created          ; Timing optimization ;
; C122_freq_min[19]_NEW1696_RESYN1968_BDD1969                               ; Created          ; Timing optimization ;
; C122_freq_min[19]_NEW1696_RESYN1970_BDD1971                               ; Created          ; Timing optimization ;
; C122_freq_min[19]_OTERM1697                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[19]~11                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[20]_NEW1694_RESYN1960_BDD1961                               ; Created          ; Timing optimization ;
; C122_freq_min[20]_NEW1694_RESYN1962_BDD1963                               ; Created          ; Timing optimization ;
; C122_freq_min[20]_NEW1694_RESYN1964_BDD1965                               ; Created          ; Timing optimization ;
; C122_freq_min[20]_OTERM1695                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[20]~12                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[21]_NEW1730_RESYN2068_BDD2069                               ; Created          ; Timing optimization ;
; C122_freq_min[21]_NEW1730_RESYN2070_BDD2071                               ; Created          ; Timing optimization ;
; C122_freq_min[21]_NEW1730_RESYN2072_BDD2073                               ; Created          ; Timing optimization ;
; C122_freq_min[21]_OTERM1731                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[21]~2                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[22]_NEW1728_RESYN2062_BDD2063                               ; Created          ; Timing optimization ;
; C122_freq_min[22]_NEW1728_RESYN2064_BDD2065                               ; Created          ; Timing optimization ;
; C122_freq_min[22]_NEW1728_RESYN2066_BDD2067                               ; Created          ; Timing optimization ;
; C122_freq_min[22]_OTERM1729                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[22]~3                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[23]_NEW1726_RESYN2056_BDD2057                               ; Created          ; Timing optimization ;
; C122_freq_min[23]_NEW1726_RESYN2058_BDD2059                               ; Created          ; Timing optimization ;
; C122_freq_min[23]_NEW1726_RESYN2060_BDD2061                               ; Created          ; Timing optimization ;
; C122_freq_min[23]_OTERM1727                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[23]~4                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[24]_NEW1732_RESYN2074_BDD2075                               ; Created          ; Timing optimization ;
; C122_freq_min[24]_NEW1732_RESYN2076_BDD2077                               ; Created          ; Timing optimization ;
; C122_freq_min[24]_NEW1732_RESYN2078_BDD2079                               ; Created          ; Timing optimization ;
; C122_freq_min[24]_OTERM1733                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[24]~5                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[25]_OTERM1741                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[26]_NEW1738_RESYN2092_BDD2093                               ; Created          ; Timing optimization ;
; C122_freq_min[26]_NEW1738_RESYN2094_BDD2095                               ; Created          ; Timing optimization ;
; C122_freq_min[26]_NEW1738_RESYN2096_BDD2097                               ; Created          ; Timing optimization ;
; C122_freq_min[26]_OTERM1739                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[26]~7                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[27]_NEW1736_RESYN2086_BDD2087                               ; Created          ; Timing optimization ;
; C122_freq_min[27]_NEW1736_RESYN2088_BDD2089                               ; Created          ; Timing optimization ;
; C122_freq_min[27]_NEW1736_RESYN2090_BDD2091                               ; Created          ; Timing optimization ;
; C122_freq_min[27]_OTERM1737                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[27]~8                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[28]_NEW1734_RESYN2080_BDD2081                               ; Created          ; Timing optimization ;
; C122_freq_min[28]_NEW1734_RESYN2082_BDD2083                               ; Created          ; Timing optimization ;
; C122_freq_min[28]_NEW1734_RESYN2084_BDD2085                               ; Created          ; Timing optimization ;
; C122_freq_min[28]_OTERM1735                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[28]~9                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[29]_NEW1724_RESYN2050_BDD2051                               ; Created          ; Timing optimization ;
; C122_freq_min[29]_NEW1724_RESYN2052_BDD2053                               ; Created          ; Timing optimization ;
; C122_freq_min[29]_NEW1724_RESYN2054_BDD2055                               ; Created          ; Timing optimization ;
; C122_freq_min[29]_OTERM1725                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[29]~10                                                      ; Deleted          ; Timing optimization ;
; C122_freq_min[30]_NEW1692_RESYN1954_BDD1955                               ; Created          ; Timing optimization ;
; C122_freq_min[30]_NEW1692_RESYN1956_BDD1957                               ; Created          ; Timing optimization ;
; C122_freq_min[30]_NEW1692_RESYN1958_BDD1959                               ; Created          ; Timing optimization ;
; C122_freq_min[30]_OTERM1693                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[30]~1                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min[31]_NEW1690_RESYN1948_BDD1949                               ; Created          ; Timing optimization ;
; C122_freq_min[31]_NEW1690_RESYN1950_BDD1951                               ; Created          ; Timing optimization ;
; C122_freq_min[31]_NEW1690_RESYN1952_BDD1953                               ; Created          ; Timing optimization ;
; C122_freq_min[31]_OTERM1691                                               ; Retimed Register ; Timing optimization ;
; C122_freq_min[31]~0                                                       ; Deleted          ; Timing optimization ;
; C122_freq_min~29                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~30                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~31                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~32                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~33                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~34                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~35                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~36                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~37                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~38                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~39                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~40                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~41                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~42                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~43                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~44                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~45                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~46                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~47                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~48                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~49                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~50                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~51                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~52                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~53                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~54                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~55                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~56                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~57                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~58                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~59                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~60                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~61                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~62                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~63                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~64                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~65                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~66                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~67                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~68                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~69                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~70                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~71                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~72                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~73                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~74                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~75                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~76                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~77                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~78                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~79                                                          ; Deleted          ; Timing optimization ;
; C122_freq_min~80                                                          ; Deleted          ; Timing optimization ;
; C122_out_i[0]~1                                                           ; Modified         ; Timing optimization ;
; C122_out_q[0]~1                                                           ; Modified         ; Timing optimization ;
; C122_out_q[1]~2_OTERM1779                                                 ; Retimed Register ; Timing optimization ;
; C122_out_q[2]~4_OTERM1777                                                 ; Retimed Register ; Timing optimization ;
; C122_out_q[3]~6_OTERM1775                                                 ; Retimed Register ; Timing optimization ;
; C122_out_q[4]~8_OTERM1773                                                 ; Retimed Register ; Timing optimization ;
; C122_out_q[5]~10_OTERM1771                                                ; Retimed Register ; Timing optimization ;
; C122_out_q[6]~12_OTERM1769                                                ; Retimed Register ; Timing optimization ;
; C122_out_q[7]~14_OTERM1767                                                ; Retimed Register ; Timing optimization ;
; C122_out_q[8]~16_OTERM1765                                                ; Retimed Register ; Timing optimization ;
; C122_out_q[9]~18_OTERM1763                                                ; Retimed Register ; Timing optimization ;
; C122_out_q[10]~20_OTERM1761                                               ; Retimed Register ; Timing optimization ;
; C122_out_q[11]~22_OTERM1759                                               ; Retimed Register ; Timing optimization ;
; C122_out_q[12]~24_OTERM1757                                               ; Retimed Register ; Timing optimization ;
; C122_out_q[13]~26_OTERM1755                                               ; Retimed Register ; Timing optimization ;
; C122_out_q[14]~28_OTERM1753                                               ; Retimed Register ; Timing optimization ;
; C122_out_q[15]~30_OTERM1751                                               ; Retimed Register ; Timing optimization ;
; FIFO:RXF|Add1~1                                                           ; Modified         ; Timing optimization ;
; FIFO:RXF|Add1~2                                                           ; Modified         ; Timing optimization ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_timer~12                                      ; Modified         ; Timing optimization ;
; Hermes_Tx_fifo_ctrl:TXFC|Add3~1                                           ; Modified         ; Timing optimization ;
; Hermes_clk_lrclk_gen:clrgen|Add1~1                                        ; Modified         ; Timing optimization ;
; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[0]~1                                ; Modified         ; Timing optimization ;
; IF_Rx_fifo_rreq~1_wirecell                                                ; Deleted          ; Timing optimization ;
; IF_SYNC_state~7_wirecell                                                  ; Deleted          ; Timing optimization ;
; MDIO:MDIO_inst|Add2~0                                                     ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Add2~1                                                     ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Mux6~0                                                     ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Mux13~4                                                    ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Mux17~3                                                    ; Deleted          ; Timing optimization ;
; MDIO:MDIO_inst|Selector8~0                                                ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|read[1]~3                                                  ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add0~0                                                 ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add0~1                                                 ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add1~1                                                 ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add2~1                                                 ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add3~0                                                 ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add3~1                                                 ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add6~1                                                 ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Equal38~0                                              ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector212~0                                          ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector222~0                                          ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector222~2                                          ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector222~6                                          ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector236~1                                          ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector245~0                                          ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|seq_error~0                                            ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Add44~1                                                ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Add52~0                                                ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Add52~1                                                ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Add53~1                                                ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Equal530~1                                             ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Equal533~3                                             ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Selector31~0                                           ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|rdaddress[5]~10                                        ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|rdaddress[9]~9                                         ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|sp_data_count~1                                        ; Modified         ; Timing optimization ;
; cicint:cic_I|Add1~0_OTERM227                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~2_OTERM225                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~4_OTERM223                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~6_OTERM221                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~8_OTERM219                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~10_OTERM217                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~12_OTERM215                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~14_OTERM213                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~16_OTERM211                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~18_OTERM209                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~20_OTERM207                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~22_OTERM205                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~24_OTERM203                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~26_OTERM201                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~28_OTERM199                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~30_OTERM197                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add1~32_OTERM195                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~0_OTERM1823                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~2_OTERM1821                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~4_OTERM1819                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~6_OTERM1817                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~8_OTERM1815                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~10_OTERM1813                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~12_OTERM1811                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~14_OTERM1809                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~16_OTERM1807                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~18_OTERM1805                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~20_OTERM1803                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~22_OTERM1801                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~24_OTERM1799                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~26_OTERM1797                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~28_OTERM1795                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~30_OTERM1793                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~32_OTERM1791                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|Add2~34_OTERM1789                                            ; Retimed Register ; Timing optimization ;
; cicint:cic_I|diff1[0]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[1]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[2]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[3]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[4]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[5]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[6]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[7]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[8]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[9]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[10]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[11]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[12]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[13]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[14]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff1[16]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[0]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[1]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[2]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[3]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[4]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[5]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[6]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[7]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[8]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[9]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[10]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[11]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[12]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[13]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[14]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[15]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|diff2[17]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_I|input_register[0]_OTERM1747                                  ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[0]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[0]_OTERM119                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[0]_OTERM159                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[1]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[1]_OTERM117                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[1]_OTERM157                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[2]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[2]_OTERM115                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[2]_OTERM155                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[3]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[3]_OTERM113                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[3]_OTERM153                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[4]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[4]_OTERM111                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[4]_OTERM151                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[5]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[5]_OTERM109                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[5]_OTERM149                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[6]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[6]_OTERM107                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[6]_OTERM147                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[7]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[7]_OTERM105                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[7]_OTERM145                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[8]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[8]_OTERM103                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[8]_OTERM143_OTERM1845                           ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[9]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[9]_OTERM101                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[9]_OTERM141_OTERM1843                           ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[10]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[10]_OTERM99                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[10]_OTERM139_OTERM1841                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[11]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[11]_OTERM97                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[11]_OTERM137_OTERM1839                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[12]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[12]_OTERM95                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[12]_OTERM135_OTERM1837                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[13]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[13]_OTERM93                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[13]_OTERM133_OTERM1835                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[14]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[14]_OTERM91                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[14]_OTERM131_OTERM1833                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[15]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[15]_OTERM89                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[15]_OTERM129_OTERM1831                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[16]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[16]_OTERM87                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[16]_OTERM127_OTERM1829                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[17]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[17]_OTERM85                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[17]_OTERM125_OTERM1827                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[18]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[18]_OTERM83                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[18]_OTERM123_OTERM1825                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[19]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_I|section_out6[19]_OTERM81                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[19]_OTERM121_OTERM1781                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[19]_OTERM121_OTERM1783                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[19]_OTERM121_OTERM1785                          ; Retimed Register ; Timing optimization ;
; cicint:cic_I|section_out6[19]_OTERM121_OTERM1787                          ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~0_OTERM193                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~2_OTERM191                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~4_OTERM189                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~6_OTERM187                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~8_OTERM185                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~10_OTERM183                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~12_OTERM181                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~14_OTERM179                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~16_OTERM177                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~18_OTERM175                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~20_OTERM173                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~22_OTERM171                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~24_OTERM169                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~26_OTERM167                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~28_OTERM165                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~30_OTERM163                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add1~32_OTERM161                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~0_OTERM263                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~2_OTERM261                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~4_OTERM259                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~6_OTERM257                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~8_OTERM255                                              ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~10_OTERM253                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~12_OTERM251                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~14_OTERM249                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~16_OTERM247                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~18_OTERM245                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~20_OTERM243                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~22_OTERM241                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~24_OTERM239                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~26_OTERM237                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~28_OTERM235                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~30_OTERM233                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~32_OTERM231                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|Add2~34_OTERM229                                             ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|diff1[0]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[1]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[2]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[3]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[4]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[5]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[6]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[7]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[8]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[9]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[10]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[11]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[12]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[13]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[14]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff1[16]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[0]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[1]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[2]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[3]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[4]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[5]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[6]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[7]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[8]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[9]                                                     ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[10]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[11]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[12]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[13]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[14]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[15]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|diff2[17]                                                    ; Deleted          ; Timing optimization ;
; cicint:cic_Q|input_register[0]_OTERM1743                                  ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|output_register[1]                                           ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[2]                                           ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[3]                                           ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[4]                                           ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[5]                                           ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[6]                                           ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[8]                                           ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[9]                                           ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[10]                                          ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[11]                                          ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[12]                                          ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[13]                                          ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[14]                                          ; Deleted          ; Timing optimization ;
; cicint:cic_Q|output_register[15]                                          ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[0]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[0]_OTERM39                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[0]_OTERM79                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[1]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[1]_OTERM37                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[1]_OTERM77                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[2]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[2]_OTERM35                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[2]_OTERM75                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[3]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[3]_OTERM33                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[3]_OTERM73                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[4]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[4]_OTERM31                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[4]_OTERM71                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[5]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[5]_OTERM29                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[5]_OTERM69                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[6]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[6]_OTERM27                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[6]_OTERM67                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[7]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[7]_OTERM25                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[7]_OTERM65                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[8]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[8]_OTERM23                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[8]_OTERM63                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[9]                                              ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[9]_OTERM21                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[9]_OTERM61                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[10]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[10]_OTERM19                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[10]_OTERM59                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[11]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[11]_OTERM17                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[11]_OTERM57                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[12]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[12]_OTERM15                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[12]_OTERM55                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[13]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[13]_OTERM13                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[13]_OTERM53                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[14]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[14]_OTERM11                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[14]_OTERM51                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[15]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[15]_OTERM9                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[15]_OTERM49                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[16]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[16]_OTERM7                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[16]_OTERM47                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[17]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[17]_OTERM5                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[17]_OTERM45                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[18]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[18]_OTERM3                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[18]_OTERM43                                     ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[19]                                             ; Deleted          ; Timing optimization ;
; cicint:cic_Q|section_out6[19]_OTERM1                                      ; Retimed Register ; Timing optimization ;
; cicint:cic_Q|section_out6[19]_OTERM41                                     ; Retimed Register ; Timing optimization ;
; cpl_cordic:cordic_inst|Add0~0                                             ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add0~1                                             ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add1~1                                             ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add2~0                                             ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add2~1                                             ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add4~1                                             ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add4~53                                            ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add37~1                                            ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add81~1                                            ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add92~1                                            ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add103~1                                           ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add114~1                                           ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|X[0][5]~415                                        ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Y[0][5]~385                                        ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~251                                              ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~252                                              ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~285                                              ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~300                                              ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~391                                              ; Modified         ; Timing optimization ;
; debounce:de_PTT|Add0~1                                                    ; Modified         ; Timing optimization ;
; debounce:de_PTT|count[0]~37                                               ; Modified         ; Timing optimization ;
; debounce:de_dash|Add0~1                                                   ; Modified         ; Timing optimization ;
; debounce:de_dash|count[0]~37                                              ; Modified         ; Timing optimization ;
; debounce:de_dot|Add0~1                                                    ; Modified         ; Timing optimization ;
; debounce:de_dot|count[0]~37                                               ; Modified         ; Timing optimization ;
; delay[0]~28                                                               ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Add0~38                  ; Deleted          ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Add3~17                  ; Deleted          ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Add18~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Add33~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Add77~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Add88~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Add99~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Add110~1                 ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[1][5]~1164             ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Y~1158                   ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Z~251                    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Z~252                    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Z~285                    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Z~300                    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|cordic:cordic_inst|Z~391                    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[0]_OTERM867   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[1]_OTERM869   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[2]_OTERM871   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[3]_OTERM873   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[4]_OTERM875   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[5]_OTERM877   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[6]_OTERM879   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[7]_OTERM881   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[8]_OTERM883   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[9]_OTERM885   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[10]_OTERM887  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[11]_OTERM889  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[12]_OTERM891  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[13]_OTERM893  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[14]_OTERM895  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[15]_OTERM897  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[16]_OTERM899  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[17]_OTERM901  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[18]_OTERM903  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[19]_OTERM905  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[20]_OTERM907  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[21]_OTERM909  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[22]_OTERM911  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[23]_OTERM913  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[24]_OTERM915  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[25]_OTERM917  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[26]_OTERM919  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[27]_OTERM921  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[28]_OTERM923  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[29]_OTERM925  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[30]_OTERM927  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[31]_OTERM929  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[32]_OTERM931  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[33]_OTERM933  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[34]_OTERM935  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[35]_OTERM937  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[36]_OTERM939  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[37]_OTERM941  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[38]_OTERM943  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[39]_OTERM945  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[40]_OTERM947  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[41]_OTERM949  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[42]_OTERM951  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[43]_OTERM1485 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[44]_OTERM1487 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[45]_OTERM1489 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[46]_OTERM1491 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[47]_OTERM1493 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[48]_OTERM1495 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[49]_OTERM1497 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[50]_OTERM1499 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[51]_OTERM1501 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[52]_OTERM1503 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[53]_OTERM1505 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[54]_OTERM1507 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[55]_OTERM1509 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[56]_OTERM1511 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[57]_OTERM1513 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[58]_OTERM1515 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[59]_OTERM1517 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[60]_OTERM1519 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[61]_OTERM1521 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[62]_OTERM1523 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[63]_OTERM1483 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[64]_OTERM1481 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[65]_OTERM1479 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[66]_OTERM1477 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|work_reg[67]_OTERM1475 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[0]_OTERM523   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[1]_OTERM525   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[2]_OTERM527   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[3]_OTERM529   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[4]_OTERM531   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[5]_OTERM533   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[6]_OTERM535   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[7]_OTERM537   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[8]_OTERM539   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[9]_OTERM541   ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[10]_OTERM543  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[11]_OTERM545  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[12]_OTERM547  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[13]_OTERM549  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[14]_OTERM551  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[15]_OTERM553  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[16]_OTERM555  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[17]_OTERM557  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[18]_OTERM559  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[19]_OTERM561  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[20]_OTERM563  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[21]_OTERM565  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[22]_OTERM567  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[23]_OTERM569  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[24]_OTERM571  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[25]_OTERM573  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[26]_OTERM575  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[27]_OTERM577  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[28]_OTERM579  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[29]_OTERM581  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[30]_OTERM583  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[31]_OTERM585  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[32]_OTERM587  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[33]_OTERM589  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[34]_OTERM591  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[35]_OTERM593  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[36]_OTERM595  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[37]_OTERM597  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[38]_OTERM599  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[39]_OTERM601  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[40]_OTERM603  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[41]_OTERM605  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[42]_OTERM607  ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[43]_OTERM1285 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[44]_OTERM1287 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[45]_OTERM1289 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[46]_OTERM1291 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[47]_OTERM1293 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[48]_OTERM1295 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[49]_OTERM1297 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[50]_OTERM1299 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[51]_OTERM1301 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[52]_OTERM1303 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[53]_OTERM1305 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[54]_OTERM1307 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[55]_OTERM1309 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[56]_OTERM1311 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[57]_OTERM1313 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[58]_OTERM1315 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[59]_OTERM1317 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[60]_OTERM1319 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[61]_OTERM1321 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[62]_OTERM1323 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[63]_OTERM1283 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[64]_OTERM1281 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[65]_OTERM1279 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[66]_OTERM1277 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|work_reg[67]_OTERM1275 ; Retimed Register ; Timing optimization ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Add3~17                  ; Deleted          ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Add18~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Add33~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Add77~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Add88~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Add99~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Add110~1                 ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[1][5]~1164             ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Y~1158                   ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Z~251                    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Z~252                    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Z~285                    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Z~300                    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|cordic:cordic_inst|Z~391                    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[0]_OTERM1039  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[1]_OTERM1041  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[2]_OTERM1043  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[3]_OTERM1045  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[4]_OTERM1047  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[5]_OTERM1049  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[6]_OTERM1051  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[7]_OTERM1053  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[8]_OTERM1055  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[9]_OTERM1057  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[10]_OTERM1059 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[11]_OTERM1061 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[12]_OTERM1063 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[13]_OTERM1065 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[14]_OTERM1067 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[15]_OTERM1069 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[16]_OTERM1071 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[17]_OTERM1073 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[18]_OTERM1075 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[19]_OTERM1077 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[20]_OTERM1079 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[21]_OTERM1081 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[22]_OTERM1083 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[23]_OTERM1085 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[24]_OTERM1087 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[25]_OTERM1089 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[26]_OTERM1091 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[27]_OTERM1093 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[28]_OTERM1095 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[29]_OTERM1097 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[30]_OTERM1099 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[31]_OTERM1101 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[32]_OTERM1103 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[33]_OTERM1105 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[34]_OTERM1107 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[35]_OTERM1109 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[36]_OTERM1111 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[37]_OTERM1113 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[38]_OTERM1115 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[39]_OTERM1117 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[40]_OTERM1119 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[41]_OTERM1121 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[42]_OTERM1123 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[43]_OTERM1585 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[44]_OTERM1587 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[45]_OTERM1589 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[46]_OTERM1591 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[47]_OTERM1593 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[48]_OTERM1595 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[49]_OTERM1597 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[50]_OTERM1599 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[51]_OTERM1601 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[52]_OTERM1603 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[53]_OTERM1605 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[54]_OTERM1607 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[55]_OTERM1609 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[56]_OTERM1611 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[57]_OTERM1613 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[58]_OTERM1615 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[59]_OTERM1617 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[60]_OTERM1619 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[61]_OTERM1621 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[62]_OTERM1623 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[63]_OTERM1583 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[64]_OTERM1581 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[65]_OTERM1579 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[66]_OTERM1577 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|work_reg[67]_OTERM1575 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[0]_OTERM695   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[1]_OTERM697   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[2]_OTERM699   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[3]_OTERM701   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[4]_OTERM703   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[5]_OTERM705   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[6]_OTERM707   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[7]_OTERM709   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[8]_OTERM711   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[9]_OTERM713   ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[10]_OTERM715  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[11]_OTERM717  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[12]_OTERM719  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[13]_OTERM721  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[14]_OTERM723  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[15]_OTERM725  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[16]_OTERM727  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[17]_OTERM729  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[18]_OTERM731  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[19]_OTERM733  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[20]_OTERM735  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[21]_OTERM737  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[22]_OTERM739  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[23]_OTERM741  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[24]_OTERM743  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[25]_OTERM745  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[26]_OTERM747  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[27]_OTERM749  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[28]_OTERM751  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[29]_OTERM753  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[30]_OTERM755  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[31]_OTERM757  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[32]_OTERM759  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[33]_OTERM761  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[34]_OTERM763  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[35]_OTERM765  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[36]_OTERM767  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[37]_OTERM769  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[38]_OTERM771  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[39]_OTERM773  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[40]_OTERM775  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[41]_OTERM777  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[42]_OTERM779  ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[43]_OTERM1385 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[44]_OTERM1387 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[45]_OTERM1389 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[46]_OTERM1391 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[47]_OTERM1393 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[48]_OTERM1395 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[49]_OTERM1397 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[50]_OTERM1399 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[51]_OTERM1401 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[52]_OTERM1403 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[53]_OTERM1405 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[54]_OTERM1407 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[55]_OTERM1409 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[56]_OTERM1411 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[57]_OTERM1413 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[58]_OTERM1415 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[59]_OTERM1417 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[60]_OTERM1419 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[61]_OTERM1421 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[62]_OTERM1423 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[63]_OTERM1383 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[64]_OTERM1381 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[65]_OTERM1379 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[66]_OTERM1377 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|work_reg[67]_OTERM1375 ; Retimed Register ; Timing optimization ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Add3~17                  ; Deleted          ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Add33~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Add77~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Add88~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Add99~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Add110~1                 ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[1][5]~1164             ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Z~251                    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Z~252                    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Z~285                    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Z~300                    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|cordic:cordic_inst|Z~391                    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[0]_OTERM953   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[1]_OTERM955   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[2]_OTERM957   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[3]_OTERM959   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[4]_OTERM961   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[5]_OTERM963   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[6]_OTERM965   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[7]_OTERM967   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[8]_OTERM969   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[9]_OTERM971   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[10]_OTERM973  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[11]_OTERM975  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[12]_OTERM977  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[13]_OTERM979  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[14]_OTERM981  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[15]_OTERM983  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[16]_OTERM985  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[17]_OTERM987  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[18]_OTERM989  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[19]_OTERM991  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[20]_OTERM993  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[21]_OTERM995  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[22]_OTERM997  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[23]_OTERM999  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[24]_OTERM1001 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[25]_OTERM1003 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[26]_OTERM1005 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[27]_OTERM1007 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[28]_OTERM1009 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[29]_OTERM1011 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[30]_OTERM1013 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[31]_OTERM1015 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[32]_OTERM1017 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[33]_OTERM1019 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[34]_OTERM1021 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[35]_OTERM1023 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[36]_OTERM1025 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[37]_OTERM1027 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[38]_OTERM1029 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[39]_OTERM1031 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[40]_OTERM1033 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[41]_OTERM1035 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[42]_OTERM1037 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[43]_OTERM1535 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[44]_OTERM1537 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[45]_OTERM1539 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[46]_OTERM1541 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[47]_OTERM1543 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[48]_OTERM1545 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[49]_OTERM1547 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[50]_OTERM1549 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[51]_OTERM1551 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[52]_OTERM1553 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[53]_OTERM1555 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[54]_OTERM1557 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[55]_OTERM1559 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[56]_OTERM1561 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[57]_OTERM1563 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[58]_OTERM1565 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[59]_OTERM1567 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[60]_OTERM1569 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[61]_OTERM1571 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[62]_OTERM1573 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[63]_OTERM1533 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[64]_OTERM1531 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[65]_OTERM1529 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[66]_OTERM1527 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|work_reg[67]_OTERM1525 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[0]_OTERM609   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[1]_OTERM611   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[2]_OTERM613   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[3]_OTERM615   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[4]_OTERM617   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[5]_OTERM619   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[6]_OTERM621   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[7]_OTERM623   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[8]_OTERM625   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[9]_OTERM627   ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[10]_OTERM629  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[11]_OTERM631  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[12]_OTERM633  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[13]_OTERM635  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[14]_OTERM637  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[15]_OTERM639  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[16]_OTERM641  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[17]_OTERM643  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[18]_OTERM645  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[19]_OTERM647  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[20]_OTERM649  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[21]_OTERM651  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[22]_OTERM653  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[23]_OTERM655  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[24]_OTERM657  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[25]_OTERM659  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[26]_OTERM661  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[27]_OTERM663  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[28]_OTERM665  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[29]_OTERM667  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[30]_OTERM669  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[31]_OTERM671  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[32]_OTERM673  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[33]_OTERM675  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[34]_OTERM677  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[35]_OTERM679  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[36]_OTERM681  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[37]_OTERM683  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[38]_OTERM685  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[39]_OTERM687  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[40]_OTERM689  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[41]_OTERM691  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[42]_OTERM693  ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[43]_OTERM1335 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[44]_OTERM1337 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[45]_OTERM1339 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[46]_OTERM1341 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[47]_OTERM1343 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[48]_OTERM1345 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[49]_OTERM1347 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[50]_OTERM1349 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[51]_OTERM1351 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[52]_OTERM1353 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[53]_OTERM1355 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[54]_OTERM1357 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[55]_OTERM1359 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[56]_OTERM1361 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[57]_OTERM1363 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[58]_OTERM1365 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[59]_OTERM1367 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[60]_OTERM1369 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[61]_OTERM1371 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[62]_OTERM1373 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[63]_OTERM1333 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[64]_OTERM1331 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[65]_OTERM1329 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[66]_OTERM1327 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|work_reg[67]_OTERM1325 ; Retimed Register ; Timing optimization ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Add33~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Add77~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Add88~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Add99~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Add110~1                 ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Z~251                    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Z~252                    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Z~285                    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Z~300                    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|cordic:cordic_inst|Z~391                    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[0]_OTERM781   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[1]_OTERM783   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[2]_OTERM785   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[3]_OTERM787   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[4]_OTERM789   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[5]_OTERM791   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[6]_OTERM793   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[7]_OTERM795   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[8]_OTERM797   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[9]_OTERM799   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[10]_OTERM801  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[11]_OTERM803  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[12]_OTERM805  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[13]_OTERM807  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[14]_OTERM809  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[15]_OTERM811  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[16]_OTERM813  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[17]_OTERM815  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[18]_OTERM817  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[19]_OTERM819  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[20]_OTERM821  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[21]_OTERM823  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[22]_OTERM825  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[23]_OTERM827  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[24]_OTERM829  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[25]_OTERM831  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[26]_OTERM833  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[27]_OTERM835  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[28]_OTERM837  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[29]_OTERM839  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[30]_OTERM841  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[31]_OTERM843  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[32]_OTERM845  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[33]_OTERM847  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[34]_OTERM849  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[35]_OTERM851  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[36]_OTERM853  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[37]_OTERM855  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[38]_OTERM857  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[39]_OTERM859  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[40]_OTERM861  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[41]_OTERM863  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[42]_OTERM865  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[43]_OTERM1435 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[44]_OTERM1437 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[45]_OTERM1439 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[46]_OTERM1441 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[47]_OTERM1443 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[48]_OTERM1445 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[49]_OTERM1447 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[50]_OTERM1449 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[51]_OTERM1451 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[52]_OTERM1453 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[53]_OTERM1455 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[54]_OTERM1457 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[55]_OTERM1459 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[56]_OTERM1461 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[57]_OTERM1463 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[58]_OTERM1465 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[59]_OTERM1467 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[60]_OTERM1469 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[61]_OTERM1471 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[62]_OTERM1473 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[63]_OTERM1433 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[64]_OTERM1431 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[65]_OTERM1429 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[66]_OTERM1427 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|work_reg[67]_OTERM1425 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[0]_OTERM437   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[1]_OTERM439   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[2]_OTERM441   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[3]_OTERM443   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[4]_OTERM445   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[5]_OTERM447   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[6]_OTERM449   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[7]_OTERM451   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[8]_OTERM453   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[9]_OTERM455   ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[10]_OTERM457  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[11]_OTERM459  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[12]_OTERM461  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[13]_OTERM463  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[14]_OTERM465  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[15]_OTERM467  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[16]_OTERM469  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[17]_OTERM471  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[18]_OTERM473  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[19]_OTERM475  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[20]_OTERM477  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[21]_OTERM479  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[22]_OTERM481  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[23]_OTERM483  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[24]_OTERM485  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[25]_OTERM487  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[26]_OTERM489  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[27]_OTERM491  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[28]_OTERM493  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[29]_OTERM495  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[30]_OTERM497  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[31]_OTERM499  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[32]_OTERM501  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[33]_OTERM503  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[34]_OTERM505  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[35]_OTERM507  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[36]_OTERM509  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[37]_OTERM511  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[38]_OTERM513  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[39]_OTERM515  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[40]_OTERM517  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[41]_OTERM519  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[42]_OTERM521  ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[43]_OTERM1235 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[44]_OTERM1237 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[45]_OTERM1239 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[46]_OTERM1241 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[47]_OTERM1243 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[48]_OTERM1245 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[49]_OTERM1247 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[50]_OTERM1249 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[51]_OTERM1251 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[52]_OTERM1253 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[53]_OTERM1255 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[54]_OTERM1257 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[55]_OTERM1259 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[56]_OTERM1261 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[57]_OTERM1263 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[58]_OTERM1265 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[59]_OTERM1267 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[60]_OTERM1269 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[61]_OTERM1271 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[62]_OTERM1273 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[63]_OTERM1233 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[64]_OTERM1231 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[65]_OTERM1229 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[66]_OTERM1227 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|work_reg[67]_OTERM1225 ; Retimed Register ; Timing optimization ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Add3~17                  ; Deleted          ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Add33~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Add77~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Add88~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Add99~1                  ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Add110~1                 ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[1][5]~1181             ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Y[0][5]~1214             ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Z~251                    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Z~252                    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Z~285                    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Z~300                    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|cordic:cordic_inst|Z~391                    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[0]_OTERM351   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[0]~70         ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[1]_OTERM353   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[2]_OTERM355   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[3]_OTERM357   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[4]_OTERM359   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[5]_OTERM361   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[6]_OTERM363   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[7]_OTERM365   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[8]_OTERM367   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[9]_OTERM369   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[10]_OTERM371  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[11]_OTERM373  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[12]_OTERM375  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[13]_OTERM377  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[14]_OTERM379  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[15]_OTERM381  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[16]_OTERM383  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[17]_OTERM385  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[18]_OTERM387  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[19]_OTERM389  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[20]_OTERM391  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[21]_OTERM393  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[22]_OTERM395  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[23]_OTERM397  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[24]_OTERM399  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[25]_OTERM401  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[26]_OTERM403  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[27]_OTERM405  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[28]_OTERM407  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[29]_OTERM409  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[30]_OTERM411  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[31]_OTERM413  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[32]_OTERM415  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[33]_OTERM417  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[34]_OTERM419  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[35]_OTERM421  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[36]_OTERM423  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[37]_OTERM425  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[38]_OTERM427  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[39]_OTERM429  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[40]_OTERM431  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[41]_OTERM433  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[42]_OTERM435  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[43]_OTERM1185 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[44]_OTERM1187 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[45]_OTERM1189 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[46]_OTERM1191 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[47]_OTERM1193 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[48]_OTERM1195 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[49]_OTERM1197 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[50]_OTERM1199 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[51]_OTERM1201 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[52]_OTERM1203 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[53]_OTERM1205 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[54]_OTERM1207 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[55]_OTERM1209 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[56]_OTERM1211 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[57]_OTERM1213 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[58]_OTERM1215 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[59]_OTERM1217 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[60]_OTERM1219 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[61]_OTERM1221 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[62]_OTERM1223 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[63]_OTERM1183 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[64]_OTERM1181 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[65]_OTERM1179 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[66]_OTERM1177 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[67]_OTERM1175 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|Mux75~0                ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~0    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|new_intg_value[0]~1    ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|ram_input[0]~62        ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[0]_OTERM265   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[0]~69         ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[1]_OTERM267   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[2]_OTERM269   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[3]_OTERM271   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[4]_OTERM273   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[5]_OTERM275   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[6]_OTERM277   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[7]_OTERM279   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[8]_OTERM281   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[9]_OTERM283   ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[10]_OTERM285  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[11]_OTERM287  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[12]_OTERM289  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[13]_OTERM291  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[14]_OTERM293  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[15]_OTERM295  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[16]_OTERM297  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[17]_OTERM299  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[18]_OTERM301  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[19]_OTERM303  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[20]_OTERM305  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[21]_OTERM307  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[22]_OTERM309  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[23]_OTERM311  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[24]_OTERM313  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[25]_OTERM315  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[26]_OTERM317  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[27]_OTERM319  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[28]_OTERM321  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[29]_OTERM323  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[30]_OTERM325  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[31]_OTERM327  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[32]_OTERM329  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[33]_OTERM331  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[34]_OTERM333  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[35]_OTERM335  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[36]_OTERM337  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[37]_OTERM339  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[38]_OTERM341  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[39]_OTERM343  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[40]_OTERM345  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[41]_OTERM347  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[42]_OTERM349  ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[43]_OTERM1135 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[44]_OTERM1137 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[45]_OTERM1139 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[46]_OTERM1141 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[47]_OTERM1143 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[48]_OTERM1145 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[49]_OTERM1147 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[50]_OTERM1149 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[51]_OTERM1151 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[52]_OTERM1153 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[53]_OTERM1155 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[54]_OTERM1157 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[55]_OTERM1159 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[56]_OTERM1161 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[57]_OTERM1163 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[58]_OTERM1165 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[59]_OTERM1167 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[60]_OTERM1169 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[61]_OTERM1171 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[62]_OTERM1173 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[63]_OTERM1133 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[64]_OTERM1131 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[65]_OTERM1129 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[66]_OTERM1127 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|work_reg[67]_OTERM1125 ; Retimed Register ; Timing optimization ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|out_data[23]~70       ; Modified         ; Timing optimization ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|Add3~2                ; Deleted          ; Timing optimization ;
; receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|out_data[23]~70       ; Modified         ; Timing optimization ;
+---------------------------------------------------------------------------+------------------+---------------------+


+----------------------------------------------------+
; Registers Added for RAM Pass-Through Logic         ;
+-------------------------------+--------------------+
; Register Name                 ; RAM Name           ;
+-------------------------------+--------------------+
; FIFO:RXF|mem_rtl_0_bypass[0]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[1]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[2]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[3]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[4]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[5]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[6]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[7]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[8]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[9]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[10] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[11] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[12] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[13] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[14] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[15] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[16] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[17] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[18] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[19] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[20] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[21] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[22] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[23] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[24] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[25] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[26] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[27] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[28] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[29] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[30] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[31] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[32] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[33] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[34] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[35] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[36] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[37] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[38] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[39] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[40] ; FIFO:RXF|mem_rtl_0 ;
+-------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|loop_cnt[2]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|pad_cnt[3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|sync_TD[3]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|TLV320_SPI:TLV|load[0]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[0]                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED1|counter[15]                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED2|counter[9]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED3|counter[18]                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED5|counter[4]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED6|counter[10]                                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Hermes|delay[12]                                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED8|counter[12]                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED9|counter[14]                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED10|counter[3]                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Hermes|FIFO:RXF|inptr[2]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|IF_SYNC_frame_cnt[2]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|I2S_xmit:LR|bit_count[0]                                        ;
; 3:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |Hermes|cdc_mcp:MDC[0].IQ_sync|b_data[46]                               ;
; 3:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |Hermes|cdc_mcp:MDC[1].IQ_sync|b_data[13]                               ;
; 3:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |Hermes|cdc_mcp:MDC[2].IQ_sync|b_data[3]                                ;
; 3:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |Hermes|cdc_mcp:MDC[3].IQ_sync|b_data[7]                                ;
; 3:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |Hermes|cdc_mcp:MDC[4].IQ_sync|b_data[18]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Hermes|debounce:de_PTT|count[11]                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Hermes|temp_ADC[6]                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Hermes|debounce:de_dash|count[15]                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Hermes|debounce:de_dot|count[12]                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Hermes|cpl_cordic:cordic_inst|Y[0][5]                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Hermes|cpl_cordic:cordic_inst|X[0][8]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver:MDC[0].receiver_inst|cordic:cordic_inst|X[0][18]       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver:MDC[4].receiver_inst|cordic:cordic_inst|X[0][18]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver:MDC[3].receiver_inst|cordic:cordic_inst|X[0][20]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver:MDC[2].receiver_inst|cordic:cordic_inst|X[0][6]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver:MDC[1].receiver_inst|cordic:cordic_inst|X[0][6]        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Hermes|Apollo:Apollo_inst|timeoutCount[13]                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Hermes|FIFO:RXF|usedw[2]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|IF_chan[2]                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Hermes|I2S_xmit:LR|data[4]                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|frame[2]                                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Hermes|IF_ATTEN[1]                                                     ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |Hermes|IF_Drive_Level[0]                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Hermes|Hermes_atten[4]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[0][11]                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[2][5]                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[3][27]                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[4][5]                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[5][19]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|I2S_rcv:MIC|shift_cnt[0]                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|wraddress[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|AD_timer[4]                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|tx_addr[3]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|Hermes_ADC:ADC_SPI|bit_cnt[3]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|TLV320_SPI:TLV|bit_cnt[1]                                       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |Hermes|Attenuator:Attenuator_inst|bit_count[2]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |Hermes|IP_valid                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Hermes|C122_freq_max[26]                                               ;
; 5:1                ; 27 bits   ; 81 LEs        ; 81 LEs               ; 0 LEs                  ; Yes        ; |Hermes|C122_freq_min[11]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Hermes|HPF_select:Alex_HPF_select|HPF[0]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|SPI:Alex_SPI_Tx|data_count[3]                                   ;
; 8:1                ; 25 bits   ; 125 LEs       ; 25 LEs               ; 100 LEs                ; Yes        ; |Hermes|renew_timer[2]                                                  ;
; 32:1               ; 8 bits    ; 168 LEs       ; 8 LEs                ; 160 LEs                ; Yes        ; |Hermes|Apollo:Apollo_inst|resetCounter[4]                              ;
; 32:1               ; 4 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; Yes        ; |Hermes|Apollo:Apollo_inst|count[1]                                     ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Hermes|EEPROM:EEPROM_inst|EEPROM_write[32]                             ;
; 10:1               ; 31 bits   ; 186 LEs       ; 31 LEs               ; 155 LEs                ; Yes        ; |Hermes|EEPROM:EEPROM_inst|EEPROM_write[24]                             ;
; 17:1               ; 14 bits   ; 154 LEs       ; 14 LEs               ; 140 LEs                ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|page[9]                            ;
; 17:1               ; 9 bits    ; 99 LEs        ; 9 LEs                ; 90 LEs                 ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|byte_count[3]                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_I|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_I|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_I|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_I|state[2]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_I|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[0].receiver_inst|fir:fir_inst_Q|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[1].receiver_inst|fir:fir_inst_Q|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[2].receiver_inst|fir:fir_inst_Q|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[3].receiver_inst|fir:fir_inst_Q|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Hermes|receiver:MDC[4].receiver_inst|fir:fir_inst_Q|state[1]           ;
; 7:1                ; 680 bits  ; 2720 LEs      ; 1360 LEs             ; 1360 LEs               ; Yes        ; |Hermes|receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|work_reg[55] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Hermes|LPF_select:Alex_LPF_select|LPF[2]                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|read[2]                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; Yes        ; |Hermes|Attenuator:Attenuator_inst|state[3]                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 14 LEs               ; 8 LEs                  ; Yes        ; |Hermes|Attenuator:Attenuator_inst|state[0]                             ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |Hermes|Led_control:Control_LED0|counter[18]                            ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |Hermes|Led_control:Control_LED1|counter[1]                             ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|read_count[2]                                    ;
; 18:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|preamble2[0]                                     ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|temp_address[1]                                  ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |Hermes|EEPROM:EEPROM_inst|EEPROM_read[15]                              ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Hermes|duplex                                                          ;
; 18:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|address[15]                        ;
; 11:1               ; 52 bits   ; 364 LEs       ; 52 LEs               ; 312 LEs                ; Yes        ; |Hermes|renew_counter[7]                                                ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Hermes|IF_frequency[1][12]                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|state[0]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |Hermes|receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|rdaddress[2] ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|mask[6]                                          ;
; 18:1               ; 32 bits   ; 384 LEs       ; 0 LEs                ; 384 LEs                ; Yes        ; |Hermes|Apollo:Apollo_inst|lastFrequency[24]                            ;
; 6:1                ; 25 bits   ; 100 LEs       ; 25 LEs               ; 75 LEs                 ; Yes        ; |Hermes|DHCP:DHCP_inst|time_count[3]                                    ;
; 19:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|loop_count[2]                                    ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|address2[2]                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|skip[0]                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|sequence_number[5]                           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|spec_seq_number[25]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|temp_IP[3]                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|temp_IP[14]                                  ;
; 20:1               ; 7 bits    ; 91 LEs        ; 7 LEs                ; 84 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|preamble[5]                                      ;
; 20:1               ; 3 bits    ; 39 LEs        ; 3 LEs                ; 36 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|address[0]                                       ;
; 20:1               ; 32 bits   ; 416 LEs       ; 32 LEs               ; 384 LEs                ; Yes        ; |Hermes|EEPROM:EEPROM_inst|This_IP[6]                                   ;
; 20:1               ; 8 bits    ; 104 LEs       ; 16 LEs               ; 88 LEs                 ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|address[22]                        ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |Hermes|EEPROM:EEPROM_inst|EEPROM_write_enable[1]                       ;
; 31:1               ; 2 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Apollo:Apollo_inst|state[1]                                     ;
; 22:1               ; 6 bits    ; 84 LEs        ; 6 LEs                ; 78 LEs                 ; Yes        ; |Hermes|EEPROM:EEPROM_inst|shift_count[0]                               ;
; 9:1                ; 96 bits   ; 576 LEs       ; 96 LEs               ; 480 LEs                ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|PC_MAC[33]                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|run                                          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 14 LEs               ; 16 LEs                 ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|state[3]                           ;
; 19:1               ; 15 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; Yes        ; |Hermes|Apollo:Apollo_inst|message[9]                                   ;
; 15:1               ; 11 bits   ; 110 LEs       ; 11 LEs               ; 99 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|data_count[3]                                ;
; 21:1               ; 9 bits    ; 126 LEs       ; 9 LEs                ; 117 LEs                ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|zero_count[1]                                ;
; 23:1               ; 2 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|left_shift[9]                                ;
; 24:1               ; 3 bits    ; 48 LEs        ; 15 LEs               ; 33 LEs                 ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|left_shift[5]                                ;
; 41:1               ; 24 bits   ; 648 LEs       ; 0 LEs                ; 648 LEs                ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|temp_CRC32[12]                               ;
; 44:1               ; 2 bits    ; 58 LEs        ; 4 LEs                ; 54 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|rdaddress[0]                                 ;
; 46:1               ; 3 bits    ; 90 LEs        ; 9 LEs                ; 81 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|rdaddress[9]                                 ;
; 49:1               ; 2 bits    ; 64 LEs        ; 10 LEs               ; 54 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|rdaddress[3]                                 ;
; 50:1               ; 2 bits    ; 66 LEs        ; 12 LEs               ; 54 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|rdaddress[7]                                 ;
; 1117:1             ; 4 bits    ; 2976 LEs      ; 1304 LEs             ; 1672 LEs               ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|Tx_data[6]                                   ;
; 1117:1             ; 2 bits    ; 1488 LEs      ; 648 LEs              ; 840 LEs                ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|Tx_data[0]                                   ;
; 1117:1             ; 2 bits    ; 1488 LEs      ; 658 LEs              ; 830 LEs                ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|Tx_data[2]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|AD_state                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Hermes|C122_Alex_data[1]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|state_Tx                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|interframe                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |Hermes|Mux143                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Hermes|This_IP[17]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Hermes|This_IP[14]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Hermes|EEPROM:EEPROM_inst|Mux0                                         ;
; 3:1                ; 250 bits  ; 500 LEs       ; 500 LEs              ; 0 LEs                  ; No         ; |Hermes|receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|Add3        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|ping_check_temp                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|ping_check_temp                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|IP_count                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Hermes|FIFO:RXF|outptr                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|ShiftLeft0  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Hermes|receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|ShiftLeft0  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Hermes|Apollo:Apollo_inst|timeoutCount                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|left_shift                                   ;
; 32:1               ; 16 bits   ; 336 LEs       ; 320 LEs              ; 16 LEs                 ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|Mux4                                         ;
; 261:1              ; 10 bits   ; 1740 LEs      ; 80 LEs               ; 1660 LEs               ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state                                 ;
; 263:1              ; 2 bits    ; 350 LEs       ; 16 LEs               ; 334 LEs                ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state                                 ;
; 29:1               ; 2 bits    ; 38 LEs        ; 28 LEs               ; 10 LEs                 ; No         ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|Selector25                             ;
; 91:1               ; 3 bits    ; 180 LEs       ; 69 LEs               ; 111 LEs                ; No         ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|Selector30                             ;
; 92:1               ; 6 bits    ; 366 LEs       ; 150 LEs              ; 216 LEs                ; No         ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|Selector35                             ;
; 38:1               ; 2 bits    ; 50 LEs        ; 8 LEs                ; 42 LEs                 ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|Selector266                                  ;
; 39:1               ; 4 bits    ; 104 LEs       ; 12 LEs               ; 92 LEs                 ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|Selector264                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                         ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------+
; Assignment                            ; Value ; From ; To                                          ;
+---------------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                     ;
+---------------------------------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Hermes ;
+-----------------+----------+-------------------------------------------+
; Parameter Name  ; Value    ; Type                                      ;
+-----------------+----------+-------------------------------------------+
; M_TPD           ; 4        ; Signed Integer                            ;
; IF_TPD          ; 2        ; Signed Integer                            ;
; Hermes_serialno ; 00010110 ; Unsigned Binary                           ;
; IDLE            ; 00       ; Unsigned Binary                           ;
; ARP             ; 01       ; Unsigned Binary                           ;
; PING            ; 10       ; Unsigned Binary                           ;
; half_second     ; 10000000 ; Signed Integer                            ;
; clock_speed     ; 25000000 ; Signed Integer                            ;
+-----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:reset_C122 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; SIZE           ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Hermes_clk_lrclk_gen:clrgen ;
+----------------+-----------+---------------------------------------------+
; Parameter Name ; Value     ; Type                                        ;
+----------------+-----------+---------------------------------------------+
; CLK_FREQ       ; 122880000 ; Signed Integer                              ;
+----------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_IF:PLL_IF_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_IF ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 8138                     ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 25                       ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 4096                     ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 10                       ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 64                       ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; PLL_IF_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_clocks:PLL_clocks_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION              ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_clocks ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 8000                         ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 10                           ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 5                            ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 50                           ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                  ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; PLL_clocks_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone III                  ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_kah1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_MAC:Tx_MAC_inst ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; HPSDR_frame    ; 00000001 ; Unsigned Binary                     ;
; HPSDR_IP_frame ; 00000011 ; Unsigned Binary                     ;
; Type_1         ; 11101111 ; Unsigned Binary                     ;
; Type_2         ; 11111110 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                               ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                            ;
; LPM_NUMWORDS             ; 16384       ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                            ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                     ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                     ;
; LPM_WIDTHU               ; 14          ; Signed Integer                                                                     ;
; LPM_WIDTHU_R             ; 13          ; Signed Integer                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                     ;
; CBXI_PARAMETER           ; dcfifo_nhk1 ; Untyped                                                                            ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                              ;
+--------------------------+-------------+-------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                           ;
; LPM_NUMWORDS             ; 16384       ; Signed Integer                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                           ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                    ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                    ;
; LPM_WIDTHU               ; 14          ; Signed Integer                                                    ;
; LPM_WIDTHU_R             ; 15          ; Signed Integer                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                    ;
; CBXI_PARAMETER           ; dcfifo_atj1 ; Untyped                                                           ;
+--------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 8           ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                        ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_7gh1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_cfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                       ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                    ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                             ;
; CBXI_PARAMETER ; a_graycounter_cfg ; Untyped                                                                                                                                    ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                         ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                      ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                               ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                      ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                             ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_und    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                             ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_und    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_kqi    ; Untyped                                                                                                                                      ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_kqi    ; Untyped                                                                                                                                      ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 258         ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_6ul  ; Untyped                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_xmit:LR ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                  ;
; TPD            ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_rcv:MIC ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                  ;
; BCNT           ; 2     ; Signed Integer                  ;
; DSTRB          ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_mic ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:LR_audio ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SIZE           ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:rate ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE           ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:Tx_I ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE           ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:Tx_Q ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE           ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_CRLCLK ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; SIZE           ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:cdc_m ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; TPD            ; 0.7   ; Signed Float                       ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|cordic:cordic_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                       ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|memcic:memcic_inst_I ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                      ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_I ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_Q ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|cordic:cordic_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                       ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|memcic:memcic_inst_I ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                      ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_I ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_Q ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|cordic:cordic_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                       ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|memcic:memcic_inst_I ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                      ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_I ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_Q ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|cordic:cordic_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                       ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|memcic:memcic_inst_I ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                      ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_I ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_Q ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|cordic:cordic_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                       ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; STAGES         ; 4     ; Signed Integer                                                          ;
; DECIMATION     ; 32    ; Signed Integer                                                          ;
; IN_WIDTH       ; 22    ; Signed Integer                                                          ;
; ACC_WIDTH      ; 50    ; Signed Integer                                                          ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 50    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|memcic:memcic_inst_I ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 13    ; Signed Integer                                                         ;
; DECIMATION     ; 10    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 68    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                      ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_I ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_Q ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                               ;
; WIDTH          ; 25             ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Apollo:Apollo_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ClockFrequency ; 30000 ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cicint:cic_I ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; zeroconst      ; 00000000000000000000 ; Signed Binary     ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cicint:cic_Q ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; zeroconst      ; 00000000000000000000 ; Signed Binary     ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpl_cordic:cordic_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                             ;
; EXTRA_BITS     ; 5     ; Signed Integer                             ;
; OUT_WIDTH      ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Hermes_Tx_fifo_ctrl:TXFC ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; RX_FIFO_SZ     ; 4096  ; Signed Integer                               ;
; TX_FIFO_SZ     ; 1024  ; Signed Integer                               ;
; IF_TPD         ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                       ;
+--------------------------+-------------+----------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                    ;
; LPM_NUMWORDS             ; 1024        ; Signed Integer                                                             ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                    ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                             ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                             ;
; LPM_WIDTHU               ; 10          ; Signed Integer                                                             ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                             ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                    ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                    ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                             ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                  ; ON          ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                             ;
; CBXI_PARAMETER           ; dcfifo_a9l1 ; Untyped                                                                    ;
+--------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:RXF ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SZ             ; 4096  ; Signed Integer               ;
; WD             ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_PTT ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dot ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dash ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; counter_bits   ; 18    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C10_PLL:PLL2_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=C10_PLL ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 100000                    ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 125                       ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; C10_PLL_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=C122_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 8138                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1536                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; C122_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone III                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Led_control:Control_LED0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Led_control:Control_LED1 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:RXF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 12                   ; Untyped            ;
; NUMWORDS_A                         ; 4096                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 12                   ; Untyped            ;
; NUMWORDS_B                         ; 4096                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_15h1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 31          ; Untyped             ;
; LPM_WIDTHB                                     ; 24          ; Untyped             ;
; LPM_WIDTHP                                     ; 55          ; Untyped             ;
; LPM_WIDTHR                                     ; 55          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ift    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 4                                                  ;
; Entity Instance               ; PLL_IF:PLL_IF_inst|altpll:altpll_component         ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                    ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; C10_PLL:PLL2_inst|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; C122_PLL:PLL_inst|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 2                                                                 ;
; Entity Instance            ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 8                                                                 ;
;     -- LPM_NUMWORDS        ; 32                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
; Entity Instance            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                  ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 8                                                                 ;
;     -- LPM_NUMWORDS        ; 1024                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                          ;
; Entity Instance            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3 ;
;     -- FIFO Type           ; Single Clock                                                                                                               ;
;     -- lpm_width           ; 8                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 258                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                          ;
; Entity Instance                           ; receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[1].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[2].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[3].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 72                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 72                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; receiver:MDC[4].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; FIFO:RXF|altsyncram:mem_rtl_0                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 10                                                                                                                ;
; Entity Instance            ; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
; Entity Instance            ; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                 ;
;     -- TAP_DISTANCE        ; 256                                                                                                               ;
;     -- WIDTH               ; 25                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                        ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 17                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[0].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[1].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[1].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[2].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[2].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[3].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[3].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[4].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; receiver:MDC[4].receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; lpm_mult:Mult0                                                                                                               ;
;     -- LPM_WIDTHA                     ; 31                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 55                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; lpm_mult:Mult6                                                                                                               ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; lpm_mult:Mult1                                                                                                               ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; lpm_mult:Mult3                                                                                                               ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; lpm_mult:Mult2                                                                                                               ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; lpm_mult:Mult4                                                                                                               ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
; Entity Instance                       ; lpm_mult:Mult5                                                                                                               ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                           ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED10"                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED9"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED8"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED6"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED5"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED3"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED2"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED1"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "C122_PLL:PLL_inst"       ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "C10_PLL:PLL2_inst"       ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "SPI:Alex_SPI_Tx"         ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; Alex_data[18..16] ; Input ; Info     ; Stuck at GND ;
; Alex_data[19]     ; Input ; Info     ; Stuck at VCC ;
; Alex_data[7]      ; Input ; Info     ; Stuck at GND ;
; Alex_data[0]      ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:RXF"                                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_fifo:Tx_fifo_inst"                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Hermes_Tx_fifo_ctrl:TXFC"    ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; Penny_serialno        ; Input ; Info     ; Stuck at GND ;
; Merc_serialno         ; Input ; Info     ; Stuck at GND ;
; Hermes_serialno[2..1] ; Input ; Info     ; Stuck at VCC ;
; Hermes_serialno[7..5] ; Input ; Info     ; Stuck at GND ;
; Hermes_serialno[4]    ; Input ; Info     ; Stuck at VCC ;
; Hermes_serialno[3]    ; Input ; Info     ; Stuck at GND ;
; Hermes_serialno[0]    ; Input ; Info     ; Stuck at GND ;
+-----------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpl_cordic:cordic_inst"                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; out_data_I     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "out_data_I[15..15]" have no fanouts ;
; out_data_I[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; out_data_Q     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "cicint:cic_Q"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; clk_enable ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "cicint:cic_I"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; clk_enable ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Apollo:Apollo_inst"                                                                                                                                                                                ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout[9..5]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; timeout[15..10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; timeout[2..0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; timeout[4]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; timeout[3]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Filter               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ApolloStatusLine     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ApolloStatusLine[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; statusAvailable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; status               ; Output ; Warning  ; Output or bidir port (88 bits) is wider than the port expression (1 bits) it drives; bit(s) "status[87..1]" have no fanouts                                                        ;
; status               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; ApolloEnable         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[4].IQ_sync"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[3].IQ_sync"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[2].IQ_sync"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[1].IQ_sync"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|fir:fir_inst_Q"                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_strobe   ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst"                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[55..47] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data[21..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|fir:fir_inst_I"                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q" ;
+------------+--------+----------+-----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                       ;
+------------+--------+----------+-----------------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                        ;
+------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst"                                                   ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[71..68] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (72 bits) is wider than the port expression (68 bits) it drives; bit(s) "q[71..68]" have no fanouts ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|varcic:varcic_inst_Q1" ;
+------------+--------+----------+------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                        ;
+------------+--------+----------+------------------------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                                   ;
; out_strobe ; Output ; Info     ; Explicitly unconnected                         ;
+------------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst"      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[16..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1" ;
+-----------+-------+----------+--------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                          ;
+-----------+-------+----------+--------------------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                                     ;
+-----------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_rcv:MIC"                                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xData[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; xlrclk       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xBrise       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xBfall       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xLRrise      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xLRfall      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_xmit:LR"                                                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; xmit_rdy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; xmit_ack ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sector_protect     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sector_protect[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bulk_erase         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; rden               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; read               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; read_sid           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data_valid         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; dataout            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; epcs_id            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; illegal_erase      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; illegal_write      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI_interface:ASMI_int_inst"                                                                                                                                                            ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_blocks ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_fifo:SPF"                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PHY_Rx_fifo:PHY_Rx_fifo_inst"                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_MAC:Tx_MAC_inst"                                                                                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; LED                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DHCP_discover_sent      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DHCP_request_sent       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; speed_100T              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; printf                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Hermes_serialno[2..1]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; Hermes_serialno[7..5]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Hermes_serialno[4]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; Hermes_serialno[3]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Hermes_serialno[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sp_fifo_rdused          ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; SIADDR                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DHCP_request_renew_sent ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sp_fifo_rdempty         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; aclr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; PHY_100T_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_match     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDIO:MDIO_inst"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; read_reg_address     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; register_data[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_data[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_data[4]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; speed                ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_clocks:PLL_clocks_inst"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                              ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Hermes_clk_lrclk_gen:clrgen"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Jan 09 19:43:48 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Hermes -c Hermes
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file memcic_ram.v
    Info (12023): Found entity 1: memcic_ram
Info (12021): Found 1 design units, including 1 entities, in source file memcic.v
    Info (12023): Found entity 1: memcic
Info (12021): Found 1 design units, including 1 entities, in source file phy_fifo.v
    Info (12023): Found entity 1: PHY_fifo
Info (12021): Found 1 design units, including 1 entities, in source file receiver_vna.v
    Info (12023): Found entity 1: receiver_vna
Info (12021): Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v
    Info (12023): Found entity 1: sp_rcv_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file attenuator.v
    Info (12023): Found entity 1: Attenuator
Info (12021): Found 1 design units, including 1 entities, in source file crc32.v
    Info (12023): Found entity 1: CRC32
Info (12021): Found 2 design units, including 2 entities, in source file asmi.v
    Info (12023): Found entity 1: ASMI_altasmi_parallel_cv82
    Info (12023): Found entity 2: ASMI
Info (12021): Found 1 design units, including 1 entities, in source file phy_rx_fifo.v
    Info (12023): Found entity 1: PHY_Rx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file led_control.v
    Info (12023): Found entity 1: Led_control
Info (12021): Found 1 design units, including 1 entities, in source file led_flash.v
    Info (12023): Found entity 1: Led_flash
Info (12021): Found 1 design units, including 1 entities, in source file mdio.v
    Info (12023): Found entity 1: MDIO
Info (12021): Found 1 design units, including 1 entities, in source file rx_mac.v
    Info (12023): Found entity 1: Rx_MAC
Info (12021): Found 1 design units, including 1 entities, in source file tx_mac.v
    Info (12023): Found entity 1: Tx_MAC
Info (12021): Found 1 design units, including 1 entities, in source file asmi_interface.v
    Info (12023): Found entity 1: ASMI_interface
Info (12021): Found 1 design units, including 1 entities, in source file dhcp.v
    Info (12023): Found entity 1: DHCP
Info (12021): Found 1 design units, including 1 entities, in source file eeprom.v
    Info (12023): Found entity 1: EEPROM
Info (12021): Found 1 design units, including 1 entities, in source file epcs_fifo.v
    Info (12023): Found entity 1: EPCS_fifo
Info (12021): Found 1 design units, including 1 entities, in source file pll_clocks.v
    Info (12023): Found entity 1: PLL_clocks
Info (12021): Found 1 design units, including 1 entities, in source file tx_fifo.v
    Info (12023): Found entity 1: Tx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file varcic.v
    Info (12023): Found entity 1: varcic
Info (12021): Found 1 design units, including 1 entities, in source file apollo.v
    Info (12023): Found entity 1: Apollo
Info (12021): Found 1 design units, including 1 entities, in source file c10_pll.v
    Info (12023): Found entity 1: C10_PLL
Info (12021): Found 1 design units, including 1 entities, in source file c122_pll.v
    Info (12023): Found entity 1: C122_PLL
Info (12021): Found 1 design units, including 1 entities, in source file cdc_mcp.v
    Info (12023): Found entity 1: cdc_mcp
Info (12021): Found 1 design units, including 1 entities, in source file cdc_sync.v
    Info (12023): Found entity 1: cdc_sync
Info (12021): Found 1 design units, including 1 entities, in source file cic.v
    Info (12023): Found entity 1: cic
Info (12021): Found 1 design units, including 1 entities, in source file cic_comb.v
    Info (12023): Found entity 1: cic_comb
Info (12021): Found 1 design units, including 1 entities, in source file cic_integrator.v
    Info (12023): Found entity 1: cic_integrator
Info (12021): Found 1 design units, including 1 entities, in source file cicint.v
    Info (12023): Found entity 1: cicint
Info (12021): Found 1 design units, including 1 entities, in source file clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file cordic.v
    Info (12023): Found entity 1: cordic
Info (12021): Found 1 design units, including 1 entities, in source file cpl_cordic.v
    Info (12023): Found entity 1: cpl_cordic
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: fir
Info (12021): Found 1 design units, including 1 entities, in source file fir_coeffs.v
    Info (12023): Found entity 1: fir_coeffs
Info (12021): Found 1 design units, including 1 entities, in source file fir_coeffs_rom.v
    Info (12023): Found entity 1: fir_coeffs_rom
Info (12021): Found 1 design units, including 1 entities, in source file fir_mac.v
    Info (12023): Found entity 1: fir_mac
Info (12021): Found 1 design units, including 1 entities, in source file fir_shiftreg.v
    Info (12023): Found entity 1: fir_shiftreg
Info (12021): Found 1 design units, including 1 entities, in source file hermes.v
    Info (12023): Found entity 1: Hermes
Info (12021): Found 1 design units, including 1 entities, in source file hermes_adc.v
    Info (12023): Found entity 1: Hermes_ADC
Info (12021): Found 1 design units, including 1 entities, in source file hermes_clk_lrclk_gen.v
    Info (12023): Found entity 1: Hermes_clk_lrclk_gen
Info (12021): Found 1 design units, including 1 entities, in source file hermes_tx_fifo_ctrl.v
    Info (12023): Found entity 1: Hermes_Tx_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file hpf_select.v
    Info (12023): Found entity 1: HPF_select
Info (12021): Found 1 design units, including 1 entities, in source file i2s_rcv.v
    Info (12023): Found entity 1: I2S_rcv
Info (12021): Found 1 design units, including 1 entities, in source file i2s_xmit.v
    Info (12023): Found entity 1: I2S_xmit
Info (12021): Found 1 design units, including 1 entities, in source file lpf_select.v
    Info (12023): Found entity 1: LPF_select
Info (12021): Found 1 design units, including 1 entities, in source file mult_24sx24s.v
    Info (12023): Found entity 1: mult_24Sx24S
Info (12021): Found 1 design units, including 1 entities, in source file phase_accumulator.v
    Info (12023): Found entity 1: phase_accumulator
Info (12021): Found 1 design units, including 1 entities, in source file pulsegen.v
    Info (12023): Found entity 1: pulsegen
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: receiver
Info (12021): Found 1 design units, including 1 entities, in source file spi.v
    Info (12023): Found entity 1: SPI
Info (12021): Found 1 design units, including 1 entities, in source file tlv320_spi.v
    Info (12023): Found entity 1: TLV320_SPI
Info (12021): Found 2 design units, including 1 entities, in source file pll_if.vhd
    Info (12022): Found design unit 1: pll_if-SYN
    Info (12023): Found entity 1: PLL_IF
Info (12021): Found 1 design units, including 1 entities, in source file sp_fifo.v
    Info (12023): Found entity 1: SP_fifo
Warning (10236): Verilog HDL Implicit Net warning at Hermes.v(1303): created implicit net for "ApolloStatusAvailable"
Warning (10236): Verilog HDL Implicit Net warning at Hermes.v(1304): created implicit net for "ApolloStatusBytes"
Warning (10236): Verilog HDL Implicit Net warning at Hermes_Tx_fifo_ctrl.v(162): created implicit net for "Tx_IQ_mic_ack"
Info (12127): Elaborating entity "Hermes" for the top level hierarchy
Warning (10858): Verilog HDL warning at Hermes.v(1270): object ApolloEnable used but never assigned
Warning (10036): Verilog HDL or VHDL warning at Hermes.v(1283): object "IF_Filter" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Hermes.v(1756): object "IF_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Hermes.v(1775): object "Alex_6m_preamp" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at Hermes.v(823): variable "ARP_request" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Hermes.v(824): variable "ping_request" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Hermes.v(829): variable "ARP_sent" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Hermes.v(829): variable "times_up" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Hermes.v(831): variable "times_up" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Hermes.v(835): variable "ping_sent" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Hermes.v(835): variable "times_up" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Hermes.v(837): variable "times_up" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Hermes.v(817): inferring latch(es) for variable "times_up", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Hermes.v(1386): truncated value with size 32 to match size of target (16)
Warning (10030): Net "printf" at Hermes.v(601) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ApolloEnable" at Hermes.v(1270) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "times_up[0]" at Hermes.v(817)
Info (10041): Inferred latch for "times_up[1]" at Hermes.v(817)
Info (10041): Inferred latch for "times_up[2]" at Hermes.v(817)
Info (10041): Inferred latch for "times_up[3]" at Hermes.v(817)
Info (10041): Inferred latch for "times_up[4]" at Hermes.v(817)
Info (10041): Inferred latch for "times_up[5]" at Hermes.v(817)
Info (10041): Inferred latch for "times_up[6]" at Hermes.v(817)
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:reset_C122"
Info (12128): Elaborating entity "Hermes_clk_lrclk_gen" for hierarchy "Hermes_clk_lrclk_gen:clrgen"
Warning (10230): Verilog HDL assignment warning at Hermes_clk_lrclk_gen.v(91): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "PLL_IF" for hierarchy "PLL_IF:PLL_IF_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_IF:PLL_IF_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL_IF:PLL_IF_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL_IF:PLL_IF_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "64"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "4096"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8138"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_IF"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_if_altpll.v
    Info (12023): Found entity 1: PLL_IF_altpll
Info (12128): Elaborating entity "PLL_IF_altpll" for hierarchy "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated"
Info (12128): Elaborating entity "PLL_clocks" for hierarchy "PLL_clocks:PLL_clocks_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_clocks:PLL_clocks_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL_clocks:PLL_clocks_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL_clocks:PLL_clocks_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_clocks"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clocks_altpll.v
    Info (12023): Found entity 1: PLL_clocks_altpll
Info (12128): Elaborating entity "PLL_clocks_altpll" for hierarchy "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated"
Info (12128): Elaborating entity "EEPROM" for hierarchy "EEPROM:EEPROM_inst"
Warning (10036): Verilog HDL or VHDL warning at EEPROM.v(152): object "delay" assigned a value but never read
Info (12128): Elaborating entity "MDIO" for hierarchy "MDIO:MDIO_inst"
Info (12128): Elaborating entity "DHCP" for hierarchy "DHCP:DHCP_inst"
Info (12128): Elaborating entity "TLV320_SPI" for hierarchy "TLV320_SPI:TLV"
Info (12128): Elaborating entity "Rx_MAC" for hierarchy "Rx_MAC:Rx_MAC_inst"
Info (12128): Elaborating entity "PHY_fifo" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kah1.tdf
    Info (12023): Found entity 1: dcfifo_kah1
Info (12128): Elaborating entity "dcfifo_kah1" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h47.tdf
    Info (12023): Found entity 1: a_graycounter_h47
Info (12128): Elaborating entity "a_graycounter_h47" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf
    Info (12023): Found entity 1: a_graycounter_dic
Info (12128): Elaborating entity "a_graycounter_dic" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ff31.tdf
    Info (12023): Found entity 1: altsyncram_ff31
Info (12128): Elaborating entity "altsyncram_ff31" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_356.tdf
    Info (12023): Found entity 1: cmpr_356
Info (12128): Elaborating entity "cmpr_356" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp"
Info (12128): Elaborating entity "Tx_MAC" for hierarchy "Tx_MAC:Tx_MAC_inst"
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(238): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(249): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(261): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(271): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(281): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(292): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "CRC32" for hierarchy "Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst"
Info (12128): Elaborating entity "PHY_Rx_fifo" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "lpm_widthu_r" = "13"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nhk1.tdf
    Info (12023): Found entity 1: dcfifo_nhk1
Info (12128): Elaborating entity "dcfifo_nhk1" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_1hb.tdf
    Info (12023): Found entity 1: a_gray2bin_1hb
Info (12128): Elaborating entity "a_gray2bin_1hb" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_gray2bin_1hb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_067.tdf
    Info (12023): Found entity 1: a_graycounter_067
Info (12128): Elaborating entity "a_graycounter_067" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rjc.tdf
    Info (12023): Found entity 1: a_graycounter_rjc
Info (12128): Elaborating entity "a_graycounter_rjc" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tj31.tdf
    Info (12023): Found entity 1: altsyncram_tj31
Info (12128): Elaborating entity "altsyncram_tj31" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_177.tdf
    Info (12023): Found entity 1: decode_177
Info (12128): Elaborating entity "decode_177" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_038.tdf
    Info (12023): Found entity 1: mux_038
Info (12128): Elaborating entity "mux_038" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|mux_038:mux13"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_uld
Info (12128): Elaborating entity "alt_synch_pipe_uld" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ue9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vld
Info (12128): Elaborating entity "alt_synch_pipe_vld" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_i66.tdf
    Info (12023): Found entity 1: cmpr_i66
Info (12128): Elaborating entity "cmpr_i66" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s2e.tdf
    Info (12023): Found entity 1: cntr_s2e
Info (12128): Elaborating entity "cntr_s2e" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b"
Info (12128): Elaborating entity "SP_fifo" for hierarchy "SP_fifo:SPF"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "lpm_widthu_r" = "15"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_atj1.tdf
    Info (12023): Found entity 1: dcfifo_atj1
Info (12128): Elaborating entity "dcfifo_atj1" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_2hb.tdf
    Info (12023): Found entity 1: a_gray2bin_2hb
Info (12128): Elaborating entity "a_gray2bin_2hb" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_gray2bin_2hb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_167.tdf
    Info (12023): Found entity 1: a_graycounter_167
Info (12128): Elaborating entity "a_graycounter_167" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_tjc.tdf
    Info (12023): Found entity 1: a_graycounter_tjc
Info (12128): Elaborating entity "a_graycounter_tjc" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vj31.tdf
    Info (12023): Found entity 1: altsyncram_vj31
Info (12128): Elaborating entity "altsyncram_vj31" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_477.tdf
    Info (12023): Found entity 1: decode_477
Info (12128): Elaborating entity "decode_477" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_k18.tdf
    Info (12023): Found entity 1: mux_k18
Info (12128): Elaborating entity "mux_k18" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|mux_k18:mux13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0md
Info (12128): Elaborating entity "alt_synch_pipe_0md" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1md
Info (12128): Elaborating entity "alt_synch_pipe_1md" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_j66.tdf
    Info (12023): Found entity 1: cmpr_j66
Info (12128): Elaborating entity "cmpr_j66" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:rdempty_eq_comp"
Info (12128): Elaborating entity "sp_rcv_ctrl" for hierarchy "sp_rcv_ctrl:SPC"
Info (12128): Elaborating entity "EPCS_fifo" for hierarchy "EPCS_fifo:EPCS_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7gh1.tdf
    Info (12023): Found entity 1: dcfifo_7gh1
Info (12128): Elaborating entity "dcfifo_7gh1" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7i31.tdf
    Info (12023): Found entity 1: altsyncram_7i31
Info (12128): Elaborating entity "altsyncram_7i31" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12128): Elaborating entity "ASMI_interface" for hierarchy "ASMI_interface:ASMI_int_inst"
Info (12128): Elaborating entity "ASMI" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"
Info (12128): Elaborating entity "ASMI_altasmi_parallel_cv82" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component"
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr" with the following parameter:
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cfg.tdf
    Info (12023): Found entity 1: a_graycounter_cfg
Info (12128): Elaborating entity "a_graycounter_cfg" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated"
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr" with the following parameter:
    Info (12134): Parameter "width" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bfg.tdf
    Info (12023): Found entity 1: a_graycounter_bfg
Info (12128): Elaborating entity "a_graycounter_bfg" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4" with the following parameter:
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_und.tdf
    Info (12023): Found entity 1: cmpr_und
Info (12128): Elaborating entity "cmpr_und" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kqi.tdf
    Info (12023): Found entity 1: cntr_kqi
Info (12128): Elaborating entity "cntr_kqi" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated"
Info (12128): Elaborating entity "scfifo" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3" with the following parameter:
    Info (12134): Parameter "lpm_numwords" = "258"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6ul.tdf
    Info (12023): Found entity 1: scfifo_6ul
Info (12128): Elaborating entity "scfifo_6ul" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1as.tdf
    Info (12023): Found entity 1: a_dpfifo_1as
Info (12128): Elaborating entity "a_dpfifo_1as" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf
    Info (12023): Found entity 1: a_fefifo_48e
Info (12128): Elaborating entity "a_fefifo_48e" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7n7.tdf
    Info (12023): Found entity 1: cntr_7n7
Info (12128): Elaborating entity "cntr_7n7" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_flt.tdf
    Info (12023): Found entity 1: dpram_flt
Info (12128): Elaborating entity "dpram_flt" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvj1.tdf
    Info (12023): Found entity 1: altsyncram_jvj1
Info (12128): Elaborating entity "altsyncram_jvj1" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rmb.tdf
    Info (12023): Found entity 1: cntr_rmb
Info (12128): Elaborating entity "cntr_rmb" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count"
Info (12128): Elaborating entity "I2S_xmit" for hierarchy "I2S_xmit:LR"
Warning (10230): Verilog HDL assignment warning at I2S_xmit.v(106): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "I2S_rcv" for hierarchy "I2S_rcv:MIC"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:cdc_mic"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:freq0"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:rate"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:cdc_CRLCLK"
Info (12128): Elaborating entity "pulsegen" for hierarchy "pulsegen:cdc_m"
Info (12128): Elaborating entity "cdc_mcp" for hierarchy "cdc_mcp:MDC[0].IQ_sync"
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:MDC[0].receiver_inst"
Info (12128): Elaborating entity "cordic" for hierarchy "receiver:MDC[0].receiver_inst|cordic:cordic_inst"
Info (12128): Elaborating entity "varcic" for hierarchy "receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1"
Info (12128): Elaborating entity "cic_integrator" for hierarchy "receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst"
Info (12128): Elaborating entity "cic_comb" for hierarchy "receiver:MDC[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst"
Info (12128): Elaborating entity "memcic" for hierarchy "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I"
Info (12128): Elaborating entity "memcic_ram" for hierarchy "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "72"
    Info (12134): Parameter "width_b" = "72"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1en1.tdf
    Info (12023): Found entity 1: altsyncram_1en1
Info (12128): Elaborating entity "altsyncram_1en1" for hierarchy "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated"
Info (12128): Elaborating entity "fir_coeffs" for hierarchy "receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst"
Info (12128): Elaborating entity "fir_coeffs_rom" for hierarchy "receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "fir_coeffs_rom.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h2a1.tdf
    Info (12023): Found entity 1: altsyncram_h2a1
Info (12128): Elaborating entity "altsyncram_h2a1" for hierarchy "receiver:MDC[0].receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated"
Info (12128): Elaborating entity "fir" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I"
Info (12128): Elaborating entity "fir_shiftreg" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "256"
    Info (12134): Parameter "width" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ils.tdf
    Info (12023): Found entity 1: shift_taps_ils
Info (12128): Elaborating entity "shift_taps_ils" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qka1.tdf
    Info (12023): Found entity 1: altsyncram_qka1
Info (12128): Elaborating entity "altsyncram_qka1" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_brf.tdf
    Info (12023): Found entity 1: cntr_brf
Info (12128): Elaborating entity "cntr_brf" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info (12023): Found entity 1: cmpr_lfc
Info (12128): Elaborating entity "cmpr_lfc" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4"
Info (12128): Elaborating entity "fir_mac" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst"
Info (12128): Elaborating entity "mult_24Sx24S" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_djp.tdf
    Info (12023): Found entity 1: mult_djp
Info (12128): Elaborating entity "mult_djp" for hierarchy "receiver:MDC[0].receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated"
Info (12128): Elaborating entity "Hermes_ADC" for hierarchy "Hermes_ADC:ADC_SPI"
Info (12128): Elaborating entity "Apollo" for hierarchy "Apollo:Apollo_inst"
Warning (10036): Verilog HDL or VHDL warning at Apollo.v(106): object "lastFilter" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Apollo.v(107): object "lastTuner" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Apollo.v(108): object "lastTuneStart" assigned a value but never read
Warning (10034): Output port "status" at Apollo.v(88) has no driver
Warning (10034): Output port "statusAvailable" at Apollo.v(87) has no driver
Info (12128): Elaborating entity "cicint" for hierarchy "cicint:cic_I"
Info (12128): Elaborating entity "cpl_cordic" for hierarchy "cpl_cordic:cordic_inst"
Info (12128): Elaborating entity "Hermes_Tx_fifo_ctrl" for hierarchy "Hermes_Tx_fifo_ctrl:TXFC"
Warning (10036): Verilog HDL or VHDL warning at Hermes_Tx_fifo_ctrl.v(162): object "Tx_IQ_mic_ack" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Hermes_Tx_fifo_ctrl.v(213): truncated value with size 9 to match size of target (8)
Info (12128): Elaborating entity "Tx_fifo" for hierarchy "Tx_fifo:Tx_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_a9l1.tdf
    Info (12023): Found entity 1: dcfifo_a9l1
Info (12128): Elaborating entity "dcfifo_a9l1" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nj31.tdf
    Info (12023): Found entity 1: altsyncram_nj31
Info (12128): Elaborating entity "altsyncram_nj31" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2md
Info (12128): Elaborating entity "alt_synch_pipe_2md" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf
    Info (12023): Found entity 1: dffpipe_4f9
Info (12128): Elaborating entity "dffpipe_4f9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g66.tdf
    Info (12023): Found entity 1: cmpr_g66
Info (12128): Elaborating entity "cmpr_g66" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_g66:rdfull_eq_comp"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:RXF"
Info (12128): Elaborating entity "Attenuator" for hierarchy "Attenuator:Attenuator_inst"
Info (12128): Elaborating entity "LPF_select" for hierarchy "LPF_select:Alex_LPF_select"
Info (12128): Elaborating entity "HPF_select" for hierarchy "HPF_select:Alex_HPF_select"
Info (12128): Elaborating entity "SPI" for hierarchy "SPI:Alex_SPI_Tx"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:de_PTT"
Info (12128): Elaborating entity "C10_PLL" for hierarchy "C10_PLL:PLL2_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "C10_PLL:PLL2_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "C10_PLL:PLL2_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "C10_PLL:PLL2_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C10_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/c10_pll_altpll.v
    Info (12023): Found entity 1: C10_PLL_altpll
Info (12128): Elaborating entity "C10_PLL_altpll" for hierarchy "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "C122_PLL" for hierarchy "C122_PLL:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "C122_PLL:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "C122_PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1536"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8138"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C122_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/c122_pll_altpll.v
    Info (12023): Found entity 1: C122_PLL_altpll
Info (12128): Elaborating entity "C122_PLL_altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "Led_flash" for hierarchy "Led_flash:Flash_LED1"
Info (12128): Elaborating entity "Led_control" for hierarchy "Led_control:Control_LED0"
Warning (10230): Verilog HDL assignment warning at Led_control.v(62): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at Led_control.v(64): truncated value with size 32 to match size of target (25)
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 68. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[4].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[4].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[3].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[3].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[2].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[2].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[1].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[1].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[0].receiver_inst|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "receiver:MDC[0].receiver_inst|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
Info (13014): Ignored 1750 buffer(s)
    Info (13019): Ignored 1750 SOFT buffer(s)
Warning (276020): Inferred RAM node "FIFO:RXF|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:RXF|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5"
Info (12130): Elaborated megafunction instantiation "FIFO:RXF|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FIFO:RXF|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_15h1.tdf
    Info (12023): Found entity 1: altsyncram_15h1
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "31"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ift.tdf
    Info (12023): Found entity 1: mult_ift
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult6"
Info (12133): Instantiated megafunction "lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "31"
    Info (12134): Parameter "LPM_WIDTHP" = "63"
    Info (12134): Parameter "LPM_WIDTHR" = "63"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gft.tdf
    Info (12023): Found entity 1: mult_gft
Warning (12241): 23 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 128 WYSIWYG logic cells and I/Os untouched
Info (17010): WYSIWYG ASMI primitives converted to equivalent logic
    Info (17011): WYSIWYG SPI primitive "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_cycloneii_asmiblock2_data0out" converted to equivalent logic
Info (13014): Ignored 1195 buffer(s)
    Info (13019): Ignored 1195 SOFT buffer(s)
Warning (13012): Latch times_up[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0]
Warning (13012): Latch times_up[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0]
Warning (13012): Latch times_up[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0]
Warning (13012): Latch times_up[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0]
Warning (13012): Latch times_up[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0]
Warning (13012): Latch times_up[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0]
Warning (13012): Latch times_up[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PGA" is stuck at GND
    Warning (13410): Pin "SHDN" is stuck at GND
    Warning (13410): Pin "CMODE" is stuck at VCC
    Warning (13410): Pin "IO1" is stuck at GND
    Warning (13410): Pin "PHY_RESET_N" is stuck at VCC
Info (17049): 179 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7gh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_a9l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_atj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_kah1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_nhk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe15|dffe16a* 
Info (332104): Reading SDC File: 'Hermes.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -multiply_by 25 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4096 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL2_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -duty_cycle 50.00 -name {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1536 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Hermes.sdc(65): cdc_sync:freq*|sigb[*]~_Duplicate_2 could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_multicycle_path at Hermes.sdc(65): Argument <from> is not an object ID
    Info (332050): set_multicycle_path -from {cdc_sync:freq*|sigb[*]~_Duplicate_2} -to {C122_freq_*[*]} -setup -end 2
Warning (332049): Ignored set_multicycle_path at Hermes.sdc(66): Argument <from> is not an object ID
    Info (332050): set_multicycle_path -from {cdc_sync:freq*|sigb[*]~_Duplicate_2} -to {C122_freq_*[*]} -hold  -end 1
Warning (332060): Node: state[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 20 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    8.138      _122MHz
    Info (332111):   41.666 Attenuator_clk
    Info (332111):   40.000    CLK_25MHZ
    Info (332111):  325.520 Hermes_clk_lrclk_gen:clrgen|BCLK
    Info (332111):    8.138 LTC2208_122MHz
    Info (332111):  100.000    OSC_10MHZ
    Info (332111):    8.000   PHY_CLK125
    Info (332111):   40.000 PHY_RX_CLOCK
    Info (332111):   80.000 PHY_RX_CLOCK_2
    Info (332111):   40.000 PHY_TX_CLOCK
    Info (332111): 12500.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  400.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   80.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.833 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   81.380 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111): 33333.248 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111): 12499.968 PLL_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   80.000 Rx_MAC_state
    Info (332111): 1302.080       spc[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 4188 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:37
Warning (20013): Ignored assignments for entity "Mercury" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Mercury -section_id "Root Region" was ignored
Info (144001): Generated suppressed messages file E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Hermes.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SPI_SDI"
    Warning (15610): No output dependent on input pin "IO2"
    Warning (15610): No output dependent on input pin "PHY_INT_N"
    Warning (15610): No output dependent on input pin "CLK_25MHZ"
    Warning (15610): No output dependent on input pin "MODE2"
    Warning (15610): No output dependent on input pin "ANT_TUNE"
Info (21057): Implemented 37939 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 74 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 36544 logic cells
    Info (21064): Implemented 1146 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 126 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 938 megabytes
    Info: Processing ended: Wed Jan 09 19:48:36 2013
    Info: Elapsed time: 00:04:48
    Info: Total CPU time (on all processors): 00:04:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/HPSDR/trunk/Hermes/Source/Hermes_V2.2/Hermes.map.smsg.


