-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LOAD_WEIGHT_DMA is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_dma_W_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    input_dma_W_TVALID : IN STD_LOGIC;
    input_dma_W_TREADY : OUT STD_LOGIC;
    input_dma_W_TLAST : IN STD_LOGIC;
    WEIGHT1_0_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_0_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_0_V_we0 : OUT STD_LOGIC;
    WEIGHT1_0_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_1_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_1_V_we0 : OUT STD_LOGIC;
    WEIGHT1_0_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_2_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_2_V_we0 : OUT STD_LOGIC;
    WEIGHT1_0_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_3_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_3_V_we0 : OUT STD_LOGIC;
    WEIGHT1_0_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_4_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_4_V_we0 : OUT STD_LOGIC;
    WEIGHT1_0_4_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_5_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_5_V_we0 : OUT STD_LOGIC;
    WEIGHT1_0_5_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_6_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_6_V_we0 : OUT STD_LOGIC;
    WEIGHT1_0_6_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_0_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_0_V_we0 : OUT STD_LOGIC;
    WEIGHT1_1_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_1_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_1_V_we0 : OUT STD_LOGIC;
    WEIGHT1_1_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_2_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_2_V_we0 : OUT STD_LOGIC;
    WEIGHT1_1_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_3_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_3_V_we0 : OUT STD_LOGIC;
    WEIGHT1_1_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_4_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_4_V_we0 : OUT STD_LOGIC;
    WEIGHT1_1_4_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_5_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_5_V_we0 : OUT STD_LOGIC;
    WEIGHT1_1_5_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_6_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_6_V_we0 : OUT STD_LOGIC;
    WEIGHT1_1_6_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_0_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_0_V_we0 : OUT STD_LOGIC;
    WEIGHT1_2_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_1_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_1_V_we0 : OUT STD_LOGIC;
    WEIGHT1_2_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_2_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_2_V_we0 : OUT STD_LOGIC;
    WEIGHT1_2_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_3_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_3_V_we0 : OUT STD_LOGIC;
    WEIGHT1_2_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_4_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_4_V_we0 : OUT STD_LOGIC;
    WEIGHT1_2_4_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_5_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_5_V_we0 : OUT STD_LOGIC;
    WEIGHT1_2_5_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_6_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_6_V_we0 : OUT STD_LOGIC;
    WEIGHT1_2_6_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_0_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_0_V_we0 : OUT STD_LOGIC;
    WEIGHT1_3_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_1_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_1_V_we0 : OUT STD_LOGIC;
    WEIGHT1_3_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_2_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_2_V_we0 : OUT STD_LOGIC;
    WEIGHT1_3_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_3_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_3_V_we0 : OUT STD_LOGIC;
    WEIGHT1_3_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_4_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_4_V_we0 : OUT STD_LOGIC;
    WEIGHT1_3_4_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_5_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_5_V_we0 : OUT STD_LOGIC;
    WEIGHT1_3_5_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_6_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_6_V_we0 : OUT STD_LOGIC;
    WEIGHT1_3_6_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_0_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_0_V_we0 : OUT STD_LOGIC;
    WEIGHT1_4_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_1_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_1_V_we0 : OUT STD_LOGIC;
    WEIGHT1_4_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_2_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_2_V_we0 : OUT STD_LOGIC;
    WEIGHT1_4_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_3_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_3_V_we0 : OUT STD_LOGIC;
    WEIGHT1_4_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_4_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_4_V_we0 : OUT STD_LOGIC;
    WEIGHT1_4_4_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_5_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_5_V_we0 : OUT STD_LOGIC;
    WEIGHT1_4_5_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_6_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_6_V_we0 : OUT STD_LOGIC;
    WEIGHT1_4_6_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_0_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_0_V_we0 : OUT STD_LOGIC;
    WEIGHT1_5_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_1_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_1_V_we0 : OUT STD_LOGIC;
    WEIGHT1_5_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_2_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_2_V_we0 : OUT STD_LOGIC;
    WEIGHT1_5_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_3_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_3_V_we0 : OUT STD_LOGIC;
    WEIGHT1_5_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_4_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_4_V_we0 : OUT STD_LOGIC;
    WEIGHT1_5_4_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_5_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_5_V_we0 : OUT STD_LOGIC;
    WEIGHT1_5_5_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_6_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_6_V_we0 : OUT STD_LOGIC;
    WEIGHT1_5_6_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_0_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_0_V_we0 : OUT STD_LOGIC;
    WEIGHT1_6_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_1_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_1_V_we0 : OUT STD_LOGIC;
    WEIGHT1_6_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_2_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_2_V_we0 : OUT STD_LOGIC;
    WEIGHT1_6_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_3_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_3_V_we0 : OUT STD_LOGIC;
    WEIGHT1_6_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_4_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_4_V_we0 : OUT STD_LOGIC;
    WEIGHT1_6_4_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_5_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_5_V_we0 : OUT STD_LOGIC;
    WEIGHT1_6_5_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_6_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_6_V_we0 : OUT STD_LOGIC;
    WEIGHT1_6_6_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_0_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_0_V_we0 : OUT STD_LOGIC;
    WEIGHT1_7_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_1_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_1_V_we0 : OUT STD_LOGIC;
    WEIGHT1_7_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_2_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_2_V_we0 : OUT STD_LOGIC;
    WEIGHT1_7_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_3_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_3_V_we0 : OUT STD_LOGIC;
    WEIGHT1_7_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_4_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_4_V_we0 : OUT STD_LOGIC;
    WEIGHT1_7_4_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_5_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_5_V_we0 : OUT STD_LOGIC;
    WEIGHT1_7_5_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_6_V_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_6_V_we0 : OUT STD_LOGIC;
    WEIGHT1_7_6_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    custom_k : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of LOAD_WEIGHT_DMA is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv69_0 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv67_0 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv67_7 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv69_1 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv67_1 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_dma_W_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond_flatten4_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bound_fu_1017_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_1413 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound4_fu_1027_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal bound4_reg_1418 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_fu_1033_p3 : STD_LOGIC_VECTOR (68 downto 0);
    signal tmp_reg_1423 : STD_LOGIC_VECTOR (68 downto 0);
    signal exitcond_mid_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_reg_1428 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_mid_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_mid_reg_1434 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next4_fu_1058_p2 : STD_LOGIC_VECTOR (68 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal i_mid2_fu_1127_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_mid2_fu_1162_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal m_mid2_fu_1220_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal l_1_fu_1365_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_next_fu_1377_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten_next3_fu_1391_p3 : STD_LOGIC_VECTOR (66 downto 0);
    signal indvar_flatten3_reg_936 : STD_LOGIC_VECTOR (68 downto 0);
    signal i_reg_947 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten4_reg_958 : STD_LOGIC_VECTOR (66 downto 0);
    signal j_reg_969 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_980 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_reg_991 : STD_LOGIC_VECTOR (30 downto 0);
    signal l_reg_1002 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_cast_fu_1306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_36_fu_1232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_t_mid2_fu_1095_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal bound_fu_1017_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cast_fu_1013_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_1017_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound4_fu_1027_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_flatten_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_t_mid1_fu_1083_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_t_fu_1089_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten1_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_4_fu_1064_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_mid_fu_1075_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_flatten_mid_2_fu_1120_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid1_fu_1108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_3_fu_1135_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal m_mid_fu_1147_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal exitcond_mid2_fu_1155_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_1_fu_1170_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_33_fu_1200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1196_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_1204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal l_mid2_fu_1188_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1399_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_op_fu_1371_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten16_op_fu_1385_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal grp_fu_1399_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1399_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1399_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal bound4_fu_1027_p00 : STD_LOGIC_VECTOR (66 downto 0);

    component top_mac_muladd_5nbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    top_mac_muladd_5nbkb_U1 : component top_mac_muladd_5nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1399_p0,
        din1 => grp_fu_1399_p1,
        din2 => grp_fu_1399_p2,
        dout => grp_fu_1399_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_reg_947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_reg_947 <= i_mid2_fu_1127_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_947 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    indvar_flatten3_reg_936_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten3_reg_936 <= indvar_flatten_next4_fu_1058_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten3_reg_936 <= ap_const_lv69_0;
            end if; 
        end if;
    end process;

    indvar_flatten4_reg_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten4_reg_958 <= indvar_flatten_next3_fu_1391_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten4_reg_958 <= ap_const_lv67_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_980_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten_reg_980 <= indvar_flatten_next_fu_1377_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_980 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_969 <= j_mid2_fu_1162_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_reg_969 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    l_reg_1002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                l_reg_1002 <= l_1_fu_1365_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                l_reg_1002 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    m_reg_991_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                m_reg_991 <= m_mid2_fu_1220_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                m_reg_991 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                bound4_reg_1418 <= bound4_fu_1027_p2;
                bound_reg_1413 <= bound_fu_1017_p2;
                exitcond_flatten_mid_reg_1434 <= exitcond_flatten_mid_fu_1047_p2;
                exitcond_mid_reg_1428 <= exitcond_mid_fu_1041_p2;
                    tmp_reg_1423(68 downto 2) <= tmp_fu_1033_p3(68 downto 2);
            end if;
        end if;
    end process;
    tmp_reg_1423(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    WEIGHT1_0_0_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_0_0_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_0_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_0_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_0_0_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_0) and (i_mid2_fu_1127_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_0_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_1_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_0_1_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_1_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_1_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_0_1_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_1) and (i_mid2_fu_1127_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_1_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_2_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_0_2_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_2_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_2_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_0_2_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_2) and (i_mid2_fu_1127_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_2_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_3_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_0_3_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_3_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_3_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_0_3_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_3) and (i_mid2_fu_1127_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_3_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_4_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_0_4_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_4_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_4_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_0_4_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_4) and (i_mid2_fu_1127_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_4_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_5_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_0_5_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_5_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_5_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_0_5_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_5) and (i_mid2_fu_1127_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_5_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_6_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_0_6_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_6_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_6_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_0_6_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_1162_p3 = ap_const_lv3_7) and (i_mid2_fu_1127_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0)) or ((j_mid2_fu_1162_p3 = ap_const_lv3_6) and (i_mid2_fu_1127_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_0_6_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_0_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_1_0_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_0_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_0_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_1_0_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_0) and (i_mid2_fu_1127_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_0_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_1_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_1_1_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_1_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_1_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_1_1_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_1) and (i_mid2_fu_1127_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_1_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_2_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_1_2_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_2_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_2_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_1_2_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_2) and (i_mid2_fu_1127_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_2_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_3_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_1_3_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_3_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_3_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_1_3_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_3) and (i_mid2_fu_1127_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_3_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_4_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_1_4_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_4_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_4_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_1_4_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_4) and (i_mid2_fu_1127_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_4_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_5_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_1_5_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_5_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_5_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_1_5_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_5) and (i_mid2_fu_1127_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_5_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_6_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_1_6_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_6_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_6_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_1_6_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_1162_p3 = ap_const_lv3_7) and (i_mid2_fu_1127_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0)) or ((j_mid2_fu_1162_p3 = ap_const_lv3_6) and (i_mid2_fu_1127_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_1_6_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_0_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_2_0_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_0_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_0_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_2_0_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_0) and (i_mid2_fu_1127_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_0_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_1_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_2_1_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_1_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_1_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_2_1_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_1) and (i_mid2_fu_1127_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_1_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_2_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_2_2_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_2_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_2_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_2_2_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_2) and (i_mid2_fu_1127_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_2_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_3_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_2_3_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_3_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_3_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_2_3_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_3) and (i_mid2_fu_1127_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_3_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_4_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_2_4_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_4_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_4_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_2_4_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_4) and (i_mid2_fu_1127_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_4_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_5_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_2_5_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_5_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_5_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_2_5_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_5) and (i_mid2_fu_1127_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_5_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_6_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_2_6_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_6_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_6_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_2_6_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_1162_p3 = ap_const_lv3_7) and (i_mid2_fu_1127_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0)) or ((j_mid2_fu_1162_p3 = ap_const_lv3_6) and (i_mid2_fu_1127_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_2_6_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_0_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_3_0_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_0_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_0_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_3_0_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not((i_mid2_fu_1127_p3 = ap_const_lv3_0)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_1)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_2)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_0_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_1_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_3_1_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_1_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_1_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_3_1_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not((i_mid2_fu_1127_p3 = ap_const_lv3_0)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_1)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_2)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_1_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_2_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_3_2_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_2_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_2_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_3_2_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not((i_mid2_fu_1127_p3 = ap_const_lv3_0)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_1)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_2)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_2_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_3_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_3_3_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_3_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_3_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_3_3_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not((i_mid2_fu_1127_p3 = ap_const_lv3_0)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_1)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_2)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_3_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_4_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_3_4_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_4_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_4_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_3_4_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not((i_mid2_fu_1127_p3 = ap_const_lv3_0)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_1)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_2)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_4_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_5_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_3_5_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_5_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_5_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_3_5_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not((i_mid2_fu_1127_p3 = ap_const_lv3_0)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_1)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_2)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_5_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_6_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_3_6_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_6_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_6_V_d0 <= tmp_36_fu_1232_p1;

    WEIGHT1_3_6_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, i_mid2_fu_1127_p3, j_mid2_fu_1162_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((not((i_mid2_fu_1127_p3 = ap_const_lv3_0)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_1)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_2)) and (j_mid2_fu_1162_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0)) or (not((i_mid2_fu_1127_p3 = ap_const_lv3_0)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_1)) and not((i_mid2_fu_1127_p3 = ap_const_lv3_2)) and (j_mid2_fu_1162_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_3_6_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_0_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_4_0_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_0_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_0_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_4_0_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4) and (j_mid2_fu_1162_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_0_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_1_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_4_1_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_1_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_1_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_4_1_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4) and (j_mid2_fu_1162_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_1_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_2_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_4_2_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_2_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_2_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_4_2_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4) and (j_mid2_fu_1162_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_2_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_3_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_4_3_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_3_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_3_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_4_3_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4) and (j_mid2_fu_1162_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_3_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_4_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_4_4_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_4_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_4_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_4_4_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4) and (j_mid2_fu_1162_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_4_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_5_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_4_5_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_5_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_5_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_4_5_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4) and (j_mid2_fu_1162_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_5_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_6_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_4_6_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_6_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_6_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_4_6_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4) and (j_mid2_fu_1162_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4) and (j_mid2_fu_1162_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_4_6_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_0_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_5_0_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_0_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_0_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_5_0_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5) and (j_mid2_fu_1162_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_0_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_1_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_5_1_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_1_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_1_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_5_1_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5) and (j_mid2_fu_1162_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_1_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_2_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_5_2_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_2_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_2_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_5_2_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5) and (j_mid2_fu_1162_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_2_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_3_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_5_3_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_3_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_3_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_5_3_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5) and (j_mid2_fu_1162_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_3_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_4_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_5_4_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_4_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_4_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_5_4_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5) and (j_mid2_fu_1162_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_4_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_5_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_5_5_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_5_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_5_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_5_5_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5) and (j_mid2_fu_1162_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_5_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_6_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_5_6_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_6_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_6_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_5_6_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5) and (j_mid2_fu_1162_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5) and (j_mid2_fu_1162_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_5_6_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_0_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_6_0_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_0_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_0_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_6_0_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6) and (j_mid2_fu_1162_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_0_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_1_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_6_1_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_1_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_1_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_6_1_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6) and (j_mid2_fu_1162_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_1_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_2_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_6_2_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_2_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_2_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_6_2_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6) and (j_mid2_fu_1162_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_2_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_3_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_6_3_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_3_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_3_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_6_3_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6) and (j_mid2_fu_1162_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_3_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_4_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_6_4_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_4_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_4_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_6_4_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6) and (j_mid2_fu_1162_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_4_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_5_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_6_5_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_5_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_5_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_6_5_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6) and (j_mid2_fu_1162_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_5_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_6_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_6_6_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_6_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_6_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_6_6_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6) and (j_mid2_fu_1162_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6) and (j_mid2_fu_1162_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_6_6_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_0_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_7_0_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_0_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_0_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_7_0_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_0_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_1_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_7_1_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_1_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_1_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_7_1_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_1_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_2_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_7_2_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_2_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_2_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_7_2_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_2_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_3_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_7_3_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_3_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_3_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_7_3_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_3_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_4_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_7_4_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_4_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_4_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_7_4_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_4_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_5_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_7_5_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_5_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_5_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_7_5_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6)) and not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (j_mid2_fu_1162_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_5_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_6_V_address0 <= tmp_23_cast_fu_1306_p1(7 - 1 downto 0);

    WEIGHT1_7_6_V_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_6_V_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_6_V_d0 <= input_dma_W_TDATA(63 downto 32);

    WEIGHT1_7_6_V_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2, j_mid2_fu_1162_p3, tmp_t_mid2_fu_1095_p3)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6)) and (j_mid2_fu_1162_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0)) or (not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_4)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_5)) and not((tmp_t_mid2_fu_1095_p3 = ap_const_lv3_6)) and (j_mid2_fu_1162_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_7_6_V_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_state2_assign_proc : process(input_dma_W_TVALID, exitcond_flatten4_fu_1053_p2)
    begin
                ap_block_state2 <= ((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound4_fu_1027_p0 <= bound4_fu_1027_p00(64 - 1 downto 0);
    bound4_fu_1027_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_1017_p2),67));
    bound4_fu_1027_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound4_fu_1027_p0) * unsigned(ap_const_lv67_7), 67));
    bound_fu_1017_p0 <= cast_fu_1013_p1(32 - 1 downto 0);
    bound_fu_1017_p1 <= cast_fu_1013_p1(32 - 1 downto 0);
    bound_fu_1017_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_1017_p0) * unsigned(bound_fu_1017_p1), 64));
    cast_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(custom_k),64));
    exitcond_flatten1_fu_1115_p2 <= "1" when (indvar_flatten_reg_980 = bound_reg_1413) else "0";
    exitcond_flatten4_fu_1053_p2 <= "1" when (indvar_flatten3_reg_936 = tmp_reg_1423) else "0";
    exitcond_flatten_fu_1070_p2 <= "1" when (indvar_flatten4_reg_958 = bound4_reg_1418) else "0";
    exitcond_flatten_mid_2_fu_1120_p3 <= 
        exitcond_flatten_mid_reg_1434 when (exitcond_flatten_fu_1070_p2(0) = '1') else 
        exitcond_flatten1_fu_1115_p2;
    exitcond_flatten_mid_fu_1047_p2 <= "1" when (bound_fu_1017_p2 = ap_const_lv64_0) else "0";
    exitcond_fu_1103_p2 <= "1" when (l_reg_1002 = custom_k) else "0";
    exitcond_mid1_fu_1108_p3 <= 
        exitcond_mid_reg_1428 when (exitcond_flatten_fu_1070_p2(0) = '1') else 
        exitcond_fu_1103_p2;
    exitcond_mid2_fu_1155_p3 <= 
        exitcond_mid_reg_1428 when (exitcond_flatten_mid_2_fu_1120_p3(0) = '1') else 
        exitcond_mid1_fu_1108_p3;
    exitcond_mid_fu_1041_p2 <= "1" when (custom_k = ap_const_lv32_0) else "0";
    grp_fu_1399_p0 <= ap_const_lv8_B(5 - 1 downto 0);
    grp_fu_1399_p1 <= 
        tmp_32_fu_1196_p1 when (exitcond_mid2_fu_1155_p3(0) = '1') else 
        tmp_34_fu_1204_p3;
    grp_fu_1399_p2 <= l_mid2_fu_1188_p3(8 - 1 downto 0);
    i_4_fu_1064_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(i_reg_947));
    i_mid2_fu_1127_p3 <= 
        i_4_fu_1064_p2 when (exitcond_flatten_fu_1070_p2(0) = '1') else 
        i_reg_947;
    indvar_flatten16_op_fu_1385_p2 <= std_logic_vector(unsigned(indvar_flatten4_reg_958) + unsigned(ap_const_lv67_1));
    indvar_flatten_next3_fu_1391_p3 <= 
        ap_const_lv67_1 when (exitcond_flatten_fu_1070_p2(0) = '1') else 
        indvar_flatten16_op_fu_1385_p2;
    indvar_flatten_next4_fu_1058_p2 <= std_logic_vector(unsigned(indvar_flatten3_reg_936) + unsigned(ap_const_lv69_1));
    indvar_flatten_next_fu_1377_p3 <= 
        ap_const_lv64_1 when (tmp_17_fu_1141_p2(0) = '1') else 
        indvar_flatten_op_fu_1371_p2;
    indvar_flatten_op_fu_1371_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_980) + unsigned(ap_const_lv64_1));

    input_dma_W_TDATA_blk_n_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if (((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_dma_W_TDATA_blk_n <= input_dma_W_TVALID;
        else 
            input_dma_W_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_dma_W_TREADY_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_1053_p2)
    begin
        if ((not(((exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (input_dma_W_TVALID = ap_const_logic_0))) and (exitcond_flatten4_fu_1053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_dma_W_TREADY <= ap_const_logic_1;
        else 
            input_dma_W_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    j_3_fu_1135_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(j_mid_fu_1075_p3));
    j_mid2_fu_1162_p3 <= 
        j_3_fu_1135_p2 when (exitcond_flatten_mid_2_fu_1120_p3(0) = '1') else 
        j_mid_fu_1075_p3;
    j_mid_fu_1075_p3 <= 
        ap_const_lv3_0 when (exitcond_flatten_fu_1070_p2(0) = '1') else 
        j_reg_969;
    l_1_fu_1365_p2 <= std_logic_vector(unsigned(l_mid2_fu_1188_p3) + unsigned(ap_const_lv32_1));
    l_mid2_fu_1188_p3 <= 
        ap_const_lv32_0 when (tmp_31_fu_1182_p2(0) = '1') else 
        l_reg_1002;
    m_1_fu_1170_p2 <= std_logic_vector(unsigned(ap_const_lv31_1) + unsigned(m_mid_fu_1147_p3));
    m_mid2_fu_1220_p3 <= 
        m_1_fu_1170_p2 when (exitcond_mid2_fu_1155_p3(0) = '1') else 
        m_mid_fu_1147_p3;
    m_mid_fu_1147_p3 <= 
        ap_const_lv31_0 when (tmp_17_fu_1141_p2(0) = '1') else 
        m_reg_991;
    tmp_17_fu_1141_p2 <= (exitcond_flatten_mid_2_fu_1120_p3 or exitcond_flatten_fu_1070_p2);
    tmp_20_fu_1176_p2 <= (exitcond_mid2_fu_1155_p3 or exitcond_flatten_mid_2_fu_1120_p3);
        tmp_23_cast_fu_1306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1399_p3),64));

    tmp_31_fu_1182_p2 <= (tmp_20_fu_1176_p2 or exitcond_flatten_fu_1070_p2);
    tmp_32_fu_1196_p1 <= m_1_fu_1170_p2(8 - 1 downto 0);
    tmp_33_fu_1200_p1 <= m_reg_991(8 - 1 downto 0);
    tmp_34_fu_1204_p3 <= 
        ap_const_lv8_0 when (tmp_17_fu_1141_p2(0) = '1') else 
        tmp_33_fu_1200_p1;
    tmp_36_fu_1232_p1 <= input_dma_W_TDATA(32 - 1 downto 0);
    tmp_fu_1033_p3 <= (bound4_fu_1027_p2 & ap_const_lv2_0);
    tmp_t_fu_1089_p2 <= (i_reg_947 xor ap_const_lv3_4);
    tmp_t_mid1_fu_1083_p2 <= std_logic_vector(signed(ap_const_lv3_5) + signed(i_reg_947));
    tmp_t_mid2_fu_1095_p3 <= 
        tmp_t_mid1_fu_1083_p2 when (exitcond_flatten_fu_1070_p2(0) = '1') else 
        tmp_t_fu_1089_p2;
end behav;
