{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557906081010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557906081010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 15:41:20 2019 " "Processing started: Wed May 15 15:41:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557906081010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557906081010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_cymometer -c top_cymometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_cymometer -c top_cymometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557906081010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1557906081542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/21_top_cymometer/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/21_top_cymometer/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906081599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906081599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/21_top_cymometer/rtl/clk_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/21_top_cymometer/rtl/clk_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_test " "Found entity 1: clk_test" {  } { { "../rtl/clk_test.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/clk_test.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906081601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906081601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/21_top_cymometer/rtl/top_cymometer.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/21_top_cymometer/rtl/top_cymometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cymometer " "Found entity 1: top_cymometer" {  } { { "../rtl/top_cymometer.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/top_cymometer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906081604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906081604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_FS clk_fs cymometer.v(23) " "Verilog HDL Declaration information at cymometer.v(23): object \"CLK_FS\" differs only in case from object \"clk_fs\" in the same scope" {  } { { "../rtl/cymometer.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/cymometer.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1557906081606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/21_top_cymometer/rtl/cymometer.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/21_top_cymometer/rtl/cymometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cymometer " "Found entity 1: cymometer" {  } { { "../rtl/cymometer.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/cymometer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906081607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906081607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_cymometer " "Elaborating entity \"top_cymometer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557906083710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cymometer cymometer:u_cymometer " "Elaborating entity \"cymometer\" for hierarchy \"cymometer:u_cymometer\"" {  } { { "../rtl/top_cymometer.v" "u_cymometer" { Text "E:/SMG_TEST/21_top_cymometer/rtl/top_cymometer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906083720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 cymometer.v(157) " "Verilog HDL assignment warning at cymometer.v(157): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/cymometer.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/cymometer.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906083722 "|top_cymometer|cymometer:u_cymometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_test clk_test:u_clk_test " "Elaborating entity \"clk_test\" for hierarchy \"clk_test:u_clk_test\"" {  } { { "../rtl/top_cymometer.v" "u_clk_test" { Text "E:/SMG_TEST/21_top_cymometer/rtl/top_cymometer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906083741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_cymometer.v" "u_seg_led" { Text "E:/SMG_TEST/21_top_cymometer/rtl/top_cymometer.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906083747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(62) " "Verilog HDL assignment warning at seg_led.v(62): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/seg_led.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906083748 "|top_cymometer|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(63) " "Verilog HDL assignment warning at seg_led.v(63): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/seg_led.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906083748 "|top_cymometer|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(64) " "Verilog HDL assignment warning at seg_led.v(64): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/seg_led.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906083748 "|top_cymometer|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(65) " "Verilog HDL assignment warning at seg_led.v(65): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/seg_led.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906083748 "|top_cymometer|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(66) " "Verilog HDL assignment warning at seg_led.v(66): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/seg_led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906083748 "|top_cymometer|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(67) " "Verilog HDL assignment warning at seg_led.v(67): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/21_top_cymometer/rtl/seg_led.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906083748 "|top_cymometer|seg_led:u_seg_led"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sel u_seg_led " "Port \"sel\" does not exist in macrofunction \"u_seg_led\"" {  } { { "../rtl/top_cymometer.v" "u_seg_led" { Text "E:/SMG_TEST/21_top_cymometer/rtl/top_cymometer.v" 79 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906083814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1557906083819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/SMG_TEST/21_top_cymometer/par/output_files/top_cymometer.map.smsg " "Generated suppressed messages file E:/SMG_TEST/21_top_cymometer/par/output_files/top_cymometer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1557906083909 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557906083996 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 15:41:23 2019 " "Processing ended: Wed May 15 15:41:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557906083996 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557906083996 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557906083996 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557906083996 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557906084569 ""}
