-- Testbench created online at:
--   https://www.doulos.com/knowhow/perl/vhdl-testbench-creation-using-perl/
-- Copyright Doulos Ltd

library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Numeric_Std.all;

entity fetch_tb is
end;

architecture bench of fetch_tb is

  component fetch
  Port ( 
     CLK                 : in  STD_LOGIC;
     resetn              : in  STD_LOGIC;
     enable_f            : in  STD_LOGIC;
     enable_m            : in  STD_LOGIC;
     jumpOrBranchAddress : in  STD_LOGIC_VECTOR (31 downto 0);
     jumpOrBranch        : in  STD_LOGIC;
     pc_value            : out STD_LOGIC_VECTOR (31 downto 0)
   );
  end component;

  signal CLK: STD_LOGIC := '0';
  signal resetn: STD_LOGIC := '0';
  signal enable_f: STD_LOGIC := '0';
  signal enable_m: STD_LOGIC  := '0';
  signal jumpOrBranchAddress: STD_LOGIC_VECTOR (31 downto 0) := (others =>'0');
  signal jumpOrBranch: STD_LOGIC := '0';
  signal pc_value: STD_LOGIC_VECTOR (31 downto 0) := (others =>'0');

  constant clock_period: time := 10 ns;
  signal stop_the_clock: boolean := false;

begin

  uut: fetch port map ( CLK                 => CLK,
                        resetn              => resetn,
                        enable_f            => enable_f,
                        enable_m            => enable_m,
                        jumpOrBranchAddress => jumpOrBranchAddress,
                        jumpOrBranch        => jumpOrBranch,
                        pc_value            => pc_value );

  stimulus: process
  begin
  
    -- Put initialisation code here
    resetn <= '0'; 
    enable_f <= '0'; 
    wait for 20 ns;

    -- Put test bench stimulus code here

    -- On commence pour les cas classiques. Les instructions simples
    resetn <= '1'; 
    enable_f <= '1'; 
    wait for 40 ns;

    wait for 60 ns; 

    -- Lorsqu'on reçoit une instruction de type jump ou branch 
    jumpOrBranch <= '1' ; 
    jumpOrBranchAddress <= x"00000020"; 
    wait for 10 ns; 

    -- On n'est plus dans le cas du branchement ici. 

    jumpOrBranch <= '0'; 
    wait for 40 ns; 

    -- On fait un test stall 
    enable_f <= '0'; ---  Globalement on est bloqué
    wait for 40 ns; 

    enable_f <= '1' ; 
    wait for 40 ns; 

    stop_the_clock <= true;
    wait;
  end process;

  clocking: process
  begin
    while not stop_the_clock loop
      clk <= '0', '1' after clock_period / 2;
      wait for clock_period;
    end loop;
    wait;
  end process;

end;

