

================================================================
== Vivado HLS Report for 'paralleltest'
================================================================
* Date:           Fri Dec 30 23:35:05 2016

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        hwtest
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    2|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (p_doRead_read)
	3  / (!p_doRead_read)
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 8.36ns
ST_1: StgValue_4 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %p_doWrite) nounwind, !map !7

ST_1: StgValue_5 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %p_writeAddr) nounwind, !map !13

ST_1: StgValue_6 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %p_writeData) nounwind, !map !17

ST_1: StgValue_7 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %p_doRead) nounwind, !map !21

ST_1: StgValue_8 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %p_readAddr) nounwind, !map !25

ST_1: StgValue_9 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %p_readData) nounwind, !map !29

ST_1: StgValue_10 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @paralleltest_str) nounwind

ST_1: p_readAddr_read (15)  [1/1] 0.00ns
:7  %p_readAddr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_readAddr) nounwind

ST_1: p_doRead_read (16)  [1/1] 0.00ns
:8  %p_doRead_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_doRead) nounwind

ST_1: p_writeData_read (17)  [1/1] 0.00ns
:9  %p_writeData_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_writeData) nounwind

ST_1: p_writeAddr_read (18)  [1/1] 0.00ns
:10  %p_writeAddr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_writeAddr) nounwind

ST_1: p_doWrite_read (19)  [1/1] 0.00ns
:11  %p_doWrite_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_doWrite) nounwind

ST_1: StgValue_16 (20)  [1/1] 0.00ns  loc: hwtest/main.cpp:7
:12  br i1 %p_doWrite_read, label %1, label %._crit_edge

ST_1: tmp_2 (22)  [1/1] 0.00ns  loc: hwtest/main.cpp:8
:0  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_writeAddr_read, i32 31)

ST_1: tmp_3 (23)  [1/1] 0.00ns
:1  %tmp_3 = trunc i32 %p_writeAddr_read to i10

ST_1: p_and_f (24)  [1/1] 0.00ns  loc: hwtest/main.cpp:8
:2  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 0, i10 %tmp_3)

ST_1: tmp_4 (25)  [1/1] 0.00ns  loc: hwtest/main.cpp:8
:3  %tmp_4 = trunc i32 %p_writeAddr_read to i10

ST_1: tmp_5 (26)  [1/1] 1.84ns  loc: hwtest/main.cpp:8
:4  %tmp_5 = sub i10 0, %tmp_4

ST_1: p_and_t (27)  [1/1] 0.00ns  loc: hwtest/main.cpp:8
:5  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 0, i10 %tmp_5)

ST_1: p_neg_t (28)  [1/1] 2.44ns  loc: hwtest/main.cpp:8
:6  %p_neg_t = sub i32 0, %p_and_t

ST_1: tmp (29)  [1/1] 1.37ns  loc: hwtest/main.cpp:8
:7  %tmp = select i1 %tmp_2, i32 %p_neg_t, i32 %p_and_f

ST_1: buffer_addr (30)  [1/1] 0.00ns  loc: hwtest/main.cpp:8
:8  %buffer_addr = getelementptr inbounds [1024 x i32]* @buffer_r, i32 0, i32 %tmp

ST_1: StgValue_26 (31)  [1/1] 2.71ns  loc: hwtest/main.cpp:8
:9  store i32 %p_writeData_read, i32* %buffer_addr, align 4

ST_1: StgValue_27 (32)  [1/1] 0.00ns  loc: hwtest/main.cpp:9
:10  br label %._crit_edge

ST_1: StgValue_28 (34)  [1/1] 0.00ns  loc: hwtest/main.cpp:10
._crit_edge:0  br i1 %p_doRead_read, label %2, label %._crit_edge1

ST_1: tmp_6 (36)  [1/1] 0.00ns  loc: hwtest/main.cpp:11
:0  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_readAddr_read, i32 31)

ST_1: tmp_7 (37)  [1/1] 0.00ns
:1  %tmp_7 = trunc i32 %p_readAddr_read to i10

ST_1: tmp_8 (39)  [1/1] 0.00ns  loc: hwtest/main.cpp:11
:3  %tmp_8 = trunc i32 %p_readAddr_read to i10


 <State 2>: 8.36ns
ST_2: p_and_f3 (38)  [1/1] 0.00ns  loc: hwtest/main.cpp:11
:2  %p_and_f3 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 0, i10 %tmp_7)

ST_2: tmp_9 (40)  [1/1] 1.84ns  loc: hwtest/main.cpp:11
:4  %tmp_9 = sub i10 0, %tmp_8

ST_2: p_and_t5 (41)  [1/1] 0.00ns  loc: hwtest/main.cpp:11
:5  %p_and_t5 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 0, i10 %tmp_9)

ST_2: p_neg_t6 (42)  [1/1] 2.44ns  loc: hwtest/main.cpp:11
:6  %p_neg_t6 = sub i32 0, %p_and_t5

ST_2: tmp_1 (43)  [1/1] 1.37ns  loc: hwtest/main.cpp:11
:7  %tmp_1 = select i1 %tmp_6, i32 %p_neg_t6, i32 %p_and_f3

ST_2: buffer_addr_1 (44)  [1/1] 0.00ns  loc: hwtest/main.cpp:11
:8  %buffer_addr_1 = getelementptr inbounds [1024 x i32]* @buffer_r, i32 0, i32 %tmp_1

ST_2: buffer_load (45)  [2/2] 2.71ns  loc: hwtest/main.cpp:11
:9  %buffer_load = load i32* %buffer_addr_1, align 4


 <State 3>: 2.71ns
ST_3: buffer_load (45)  [1/2] 2.71ns  loc: hwtest/main.cpp:11
:9  %buffer_load = load i32* %buffer_addr_1, align 4

ST_3: StgValue_40 (46)  [1/1] 0.00ns  loc: hwtest/main.cpp:11
:10  call void @_ssdm_op_Write.ap_auto.i32P(i32* %p_readData, i32 %buffer_load) nounwind

ST_3: StgValue_41 (47)  [1/1] 0.00ns  loc: hwtest/main.cpp:12
:11  br label %._crit_edge1

ST_3: StgValue_42 (49)  [1/1] 0.00ns  loc: hwtest/main.cpp:13
._crit_edge1:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_doWrite]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_writeAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_writeData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_doRead]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_readAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_readData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ buffer_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4       (specbitsmap   ) [ 0000]
StgValue_5       (specbitsmap   ) [ 0000]
StgValue_6       (specbitsmap   ) [ 0000]
StgValue_7       (specbitsmap   ) [ 0000]
StgValue_8       (specbitsmap   ) [ 0000]
StgValue_9       (specbitsmap   ) [ 0000]
StgValue_10      (spectopmodule ) [ 0000]
p_readAddr_read  (read          ) [ 0000]
p_doRead_read    (read          ) [ 0111]
p_writeData_read (read          ) [ 0000]
p_writeAddr_read (read          ) [ 0000]
p_doWrite_read   (read          ) [ 0100]
StgValue_16      (br            ) [ 0000]
tmp_2            (bitselect     ) [ 0000]
tmp_3            (trunc         ) [ 0000]
p_and_f          (bitconcatenate) [ 0000]
tmp_4            (trunc         ) [ 0000]
tmp_5            (sub           ) [ 0000]
p_and_t          (bitconcatenate) [ 0000]
p_neg_t          (sub           ) [ 0000]
tmp              (select        ) [ 0000]
buffer_addr      (getelementptr ) [ 0000]
StgValue_26      (store         ) [ 0000]
StgValue_27      (br            ) [ 0000]
StgValue_28      (br            ) [ 0000]
tmp_6            (bitselect     ) [ 0010]
tmp_7            (trunc         ) [ 0010]
tmp_8            (trunc         ) [ 0010]
p_and_f3         (bitconcatenate) [ 0000]
tmp_9            (sub           ) [ 0000]
p_and_t5         (bitconcatenate) [ 0000]
p_neg_t6         (sub           ) [ 0000]
tmp_1            (select        ) [ 0000]
buffer_addr_1    (getelementptr ) [ 0001]
buffer_load      (load          ) [ 0000]
StgValue_40      (write         ) [ 0000]
StgValue_41      (br            ) [ 0000]
StgValue_42      (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_doWrite">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_doWrite"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_writeAddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_writeAddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_writeData">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_writeData"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_doRead">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_doRead"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_readAddr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_readAddr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_readData">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_readData"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltest_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_readAddr_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_readAddr_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_doRead_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_doRead_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_writeData_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_writeData_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_writeAddr_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_writeAddr_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_doWrite_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_doWrite_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="StgValue_40_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="buffer_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="12" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_26/1 buffer_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buffer_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_2_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_3_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_and_f_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_5_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_and_t_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_neg_t_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_6_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_7_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_8_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_and_f3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="1"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f3/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_9_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="10" slack="1"/>
<pin id="176" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_and_t5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="10" slack="0"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t5/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_neg_t6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t6/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_doRead_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="2"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_doRead_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_6_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_7_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="1"/>
<pin id="214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_8_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="1"/>
<pin id="219" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="222" class="1005" name="buffer_addr_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="1"/>
<pin id="224" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="50" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="96"><net_src comp="88" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="56" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="56" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="56" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="117" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="121" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="127" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="97" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="135" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="109" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="38" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="38" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="38" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="173" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="166" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="203"><net_src comp="44" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="150" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="215"><net_src comp="158" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="220"><net_src comp="162" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="225"><net_src comp="88" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="82" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_readData | {3 }
	Port: buffer_r | {1 }
 - Input state : 
	Port: paralleltest : p_doWrite | {1 }
	Port: paralleltest : p_writeAddr | {1 }
	Port: paralleltest : p_writeData | {1 }
	Port: paralleltest : p_doRead | {1 }
	Port: paralleltest : p_readAddr | {1 }
	Port: paralleltest : buffer_r | {2 3 }
  - Chain level:
	State 1
		p_and_f : 1
		tmp_5 : 1
		p_and_t : 2
		p_neg_t : 3
		tmp : 4
		buffer_addr : 5
		StgValue_26 : 6
	State 2
		p_and_t5 : 1
		p_neg_t6 : 2
		tmp_1 : 3
		buffer_addr_1 : 4
		buffer_load : 5
	State 3
		StgValue_40 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |         tmp_5_fu_121        |    0    |    10   |
|    sub   |        p_neg_t_fu_135       |    0    |    32   |
|          |         tmp_9_fu_173        |    0    |    10   |
|          |       p_neg_t6_fu_186       |    0    |    32   |
|----------|-----------------------------|---------|---------|
|  select  |          tmp_fu_141         |    0    |    32   |
|          |         tmp_1_fu_192        |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |  p_readAddr_read_read_fu_38 |    0    |    0    |
|          |   p_doRead_read_read_fu_44  |    0    |    0    |
|   read   | p_writeData_read_read_fu_50 |    0    |    0    |
|          | p_writeAddr_read_read_fu_56 |    0    |    0    |
|          |  p_doWrite_read_read_fu_62  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_40_write_fu_68   |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_2_fu_97         |    0    |    0    |
|          |         tmp_6_fu_150        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_3_fu_105        |    0    |    0    |
|   trunc  |         tmp_4_fu_117        |    0    |    0    |
|          |         tmp_7_fu_158        |    0    |    0    |
|          |         tmp_8_fu_162        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        p_and_f_fu_109       |    0    |    0    |
|bitconcatenate|        p_and_t_fu_127       |    0    |    0    |
|          |       p_and_f3_fu_166       |    0    |    0    |
|          |       p_and_t5_fu_178       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   148   |
|----------|-----------------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|buffer_r|    2   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|buffer_addr_1_reg_222|   10   |
|p_doRead_read_reg_200|    1   |
|    tmp_6_reg_207    |    1   |
|    tmp_7_reg_212    |   10   |
|    tmp_8_reg_217    |   10   |
+---------------------+--------+
|        Total        |   32   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   3  |  10  |   30   ||    10   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  1.571  ||    10   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   148  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   10   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   32   |   158  |
+-----------+--------+--------+--------+--------+
