;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 47, <20
	JMN @12, #200
	ADD @-127, 100
	ADD 271, 60
	ADD 210, 30
	ADD @127, 100
	ADD 271, 60
	SUB @0, 2
	ADD @127, 100
	ADD 200, 60
	JMN 0, #2
	JMP 104, <2
	JMN <127, 106
	MOV -7, <-20
	SUB @120, 6
	SUB 10, @-0
	SUB <985, <-100
	SUB @0, 2
	ADD 2, @100
	ADD @120, 6
	SUB 2, @100
	ADD -472, 200
	SUB @123, -100
	SPL <227, 300
	ADD @120, 6
	MOV -7, <-20
	MOV -7, <-20
	JMN 2, <100
	ADD 200, 60
	SPL 0, <-902
	CMP -130, 9
	CMP -130, 9
	ADD 200, 60
	ADD 270, 1
	ADD 270, 1
	SUB @-0, -2
	SUB @0, 2
	MOV -7, <-20
	SPL 300, 90
	SPL 300, 90
	MOV 0, <-20
	MOV 0, <-20
	MOV 0, <-20
	CMP -7, <-420
	MOV 0, <-20
