

================================================================
== Vitis HLS Report for 'correlator'
================================================================
* Date:           Wed Dec  1 13:05:29 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    69363|    69363|  0.694 ms|  0.694 ms|  69364|  69364|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_correlator_Pipeline_Initialization_loop_fu_672  |correlator_Pipeline_Initialization_loop  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_correlator_Pipeline_Outer_Loop_fu_742           |correlator_Pipeline_Outer_Loop           |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
        |grp_correlator_Pipeline_Find_max_loop_fu_909        |correlator_Pipeline_Find_max_loop        |      330|      330|  3.300 us|  3.300 us|  330|  330|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MULTI_SAMPLE  |    69360|    69360|       408|          -|          -|   170|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    680|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|   11232|  28205|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|    3101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   14333|  29003|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      13|     54|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |grp_correlator_Pipeline_Find_max_loop_fu_909        |correlator_Pipeline_Find_max_loop        |        0|   0|  4022|  15336|    0|
    |grp_correlator_Pipeline_Initialization_loop_fu_672  |correlator_Pipeline_Initialization_loop  |        0|   0|   999|   9359|    0|
    |grp_correlator_Pipeline_Outer_Loop_fu_742           |correlator_Pipeline_Outer_Loop           |        0|   0|  6211|   3510|    0|
    |fpext_32ns_64_2_no_dsp_1_U312                       |fpext_32ns_64_2_no_dsp_1                 |        0|   0|     0|      0|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |Total                                               |                                         |        0|   0| 11232|  28205|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln31_fu_1109_p2        |         +|   0|  0|   15|           8|           1|
    |add_ln590_fu_1300_p2       |         +|   0|  0|   12|          12|           6|
    |F2_fu_1288_p2              |         -|   0|  0|   12|          11|          12|
    |man_V_1_fu_1275_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln590_fu_1306_p2       |         -|   0|  0|   12|           5|          12|
    |and_ln590_fu_1526_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_1505_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_fu_1534_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln31_fu_1103_p2       |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln580_fu_995_p2       |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_fu_1294_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln591_fu_1320_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln594_fu_1478_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_fu_1483_p2      |      icmp|   0|  0|   12|          12|           5|
    |or_ln591_fu_1516_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_2_fu_1281_p3         |    select|   0|  0|   54|           1|          54|
    |select_ln580_fu_1555_p3    |    select|   0|  0|   30|           1|           1|
    |select_ln590_9_fu_1549_p3  |    select|   0|  0|   30|           1|          30|
    |select_ln591_fu_1509_p3    |    select|   0|  0|   30|           1|          30|
    |select_ln594_fu_1543_p3    |    select|   0|  0|   30|           1|          30|
    |select_ln597_fu_1001_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln612_fu_1497_p3    |    select|   0|  0|   30|           1|          30|
    |sh_amt_fu_1312_p3          |    select|   0|  0|   12|           1|          12|
    |shl_ln613_fu_1492_p2       |       shl|   0|  0|   92|          30|          30|
    |xor_ln580_fu_1008_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_1520_p2       |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  680|         253|         395|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_V_0_0_fu_154         |   9|          2|   30|         60|
    |ap_NS_fsm                |  59|         11|    1|         11|
    |grp_fu_948_ce            |   9|          2|    1|          2|
    |grp_fu_948_p0            |  14|          3|   32|         96|
    |j_fu_150                 |   9|          2|    8|         16|
    |output_signal_o          |   9|          2|   32|         64|
    |temp_input_V_1_0_fu_398  |   9|          2|   30|         60|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 118|         24|  134|        309|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |acc_V_0_0_fu_154                                                 |  30|   0|   30|          0|
    |acc_V_10_0_fu_194                                                |  30|   0|   30|          0|
    |acc_V_11_0_fu_198                                                |  30|   0|   30|          0|
    |acc_V_12_0_fu_202                                                |  30|   0|   30|          0|
    |acc_V_13_0_fu_206                                                |  30|   0|   30|          0|
    |acc_V_14_0_fu_210                                                |  30|   0|   30|          0|
    |acc_V_15_0_fu_214                                                |  30|   0|   30|          0|
    |acc_V_16_0_fu_218                                                |  30|   0|   30|          0|
    |acc_V_17_0_fu_222                                                |  30|   0|   30|          0|
    |acc_V_18_0_fu_226                                                |  30|   0|   30|          0|
    |acc_V_19_0_fu_230                                                |  30|   0|   30|          0|
    |acc_V_1_0_fu_158                                                 |  30|   0|   30|          0|
    |acc_V_20_0_fu_234                                                |  30|   0|   30|          0|
    |acc_V_21_0_fu_238                                                |  30|   0|   30|          0|
    |acc_V_22_0_fu_242                                                |  30|   0|   30|          0|
    |acc_V_23_0_fu_246                                                |  30|   0|   30|          0|
    |acc_V_24_0_fu_250                                                |  30|   0|   30|          0|
    |acc_V_25_0_fu_254                                                |  30|   0|   30|          0|
    |acc_V_26_0_fu_258                                                |  30|   0|   30|          0|
    |acc_V_27_0_fu_262                                                |  30|   0|   30|          0|
    |acc_V_28_0_fu_266                                                |  30|   0|   30|          0|
    |acc_V_29_0_fu_270                                                |  30|   0|   30|          0|
    |acc_V_2_0_fu_162                                                 |  30|   0|   30|          0|
    |acc_V_30_0_fu_274                                                |  30|   0|   30|          0|
    |acc_V_31_0_fu_278                                                |  30|   0|   30|          0|
    |acc_V_32_0_fu_282                                                |  30|   0|   30|          0|
    |acc_V_3_0_fu_166                                                 |  30|   0|   30|          0|
    |acc_V_4_0_fu_170                                                 |  30|   0|   30|          0|
    |acc_V_5_0_fu_174                                                 |  30|   0|   30|          0|
    |acc_V_6_0_fu_178                                                 |  30|   0|   30|          0|
    |acc_V_7_0_fu_182                                                 |  30|   0|   30|          0|
    |acc_V_8_0_fu_186                                                 |  30|   0|   30|          0|
    |acc_V_9_0_fu_190                                                 |  30|   0|   30|          0|
    |and_ln590_reg_3117                                               |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start_reg        |   1|   0|    1|          0|
    |grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start_reg  |   1|   0|    1|          0|
    |grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start_reg           |   1|   0|    1|          0|
    |icmp_ln580_reg_2808                                              |   1|   0|    1|          0|
    |icmp_ln590_reg_3078                                              |   1|   0|    1|          0|
    |icmp_ln591_reg_3090                                              |   1|   0|    1|          0|
    |icmp_ln594_reg_3107                                              |   1|   0|    1|          0|
    |ireg_reg_2797                                                    |  64|   0|   64|          0|
    |j_fu_150                                                         |   8|   0|    8|          0|
    |man_V_2_reg_3073                                                 |  54|   0|   54|          0|
    |p_Result_s_reg_2803                                              |   1|   0|    1|          0|
    |select_ln580_reg_3122                                            |  30|   0|   30|          0|
    |select_ln591_reg_3112                                            |  30|   0|   30|          0|
    |select_ln597_reg_2815                                            |  30|   0|   30|          0|
    |sext_ln590_reg_3102                                              |  32|   0|   32|          0|
    |sh_amt_reg_3083                                                  |  12|   0|   12|          0|
    |temp_input_V_10_0_fu_362                                         |  30|   0|   30|          0|
    |temp_input_V_10_0_load_reg_2921                                  |  30|   0|   30|          0|
    |temp_input_V_11_0_fu_358                                         |  30|   0|   30|          0|
    |temp_input_V_11_0_load_reg_2916                                  |  30|   0|   30|          0|
    |temp_input_V_12_0_fu_354                                         |  30|   0|   30|          0|
    |temp_input_V_12_0_load_reg_2911                                  |  30|   0|   30|          0|
    |temp_input_V_13_0_fu_350                                         |  30|   0|   30|          0|
    |temp_input_V_13_0_load_reg_2906                                  |  30|   0|   30|          0|
    |temp_input_V_14_0_fu_346                                         |  30|   0|   30|          0|
    |temp_input_V_14_0_load_reg_2901                                  |  30|   0|   30|          0|
    |temp_input_V_15_0_fu_342                                         |  30|   0|   30|          0|
    |temp_input_V_15_0_load_reg_2896                                  |  30|   0|   30|          0|
    |temp_input_V_16_0_fu_338                                         |  30|   0|   30|          0|
    |temp_input_V_16_0_load_reg_2891                                  |  30|   0|   30|          0|
    |temp_input_V_17_0_fu_334                                         |  30|   0|   30|          0|
    |temp_input_V_17_0_load_reg_2886                                  |  30|   0|   30|          0|
    |temp_input_V_18_0_fu_330                                         |  30|   0|   30|          0|
    |temp_input_V_18_0_load_reg_2881                                  |  30|   0|   30|          0|
    |temp_input_V_19_0_fu_326                                         |  30|   0|   30|          0|
    |temp_input_V_19_0_load_reg_2876                                  |  30|   0|   30|          0|
    |temp_input_V_1_0_fu_398                                          |  30|   0|   30|          0|
    |temp_input_V_1_0_load_reg_2966                                   |  30|   0|   30|          0|
    |temp_input_V_20_0_fu_322                                         |  30|   0|   30|          0|
    |temp_input_V_20_0_load_reg_2871                                  |  30|   0|   30|          0|
    |temp_input_V_21_0_fu_318                                         |  30|   0|   30|          0|
    |temp_input_V_21_0_load_reg_2866                                  |  30|   0|   30|          0|
    |temp_input_V_22_0_fu_314                                         |  30|   0|   30|          0|
    |temp_input_V_22_0_load_reg_2861                                  |  30|   0|   30|          0|
    |temp_input_V_23_0_fu_310                                         |  30|   0|   30|          0|
    |temp_input_V_23_0_load_reg_2856                                  |  30|   0|   30|          0|
    |temp_input_V_24_0_fu_306                                         |  30|   0|   30|          0|
    |temp_input_V_24_0_load_reg_2851                                  |  30|   0|   30|          0|
    |temp_input_V_25_0_fu_302                                         |  30|   0|   30|          0|
    |temp_input_V_25_0_load_reg_2846                                  |  30|   0|   30|          0|
    |temp_input_V_26_0_fu_298                                         |  30|   0|   30|          0|
    |temp_input_V_26_0_load_reg_2841                                  |  30|   0|   30|          0|
    |temp_input_V_27_0_fu_294                                         |  30|   0|   30|          0|
    |temp_input_V_27_0_load_reg_2836                                  |  30|   0|   30|          0|
    |temp_input_V_28_0_fu_290                                         |  30|   0|   30|          0|
    |temp_input_V_28_0_load_reg_2831                                  |  30|   0|   30|          0|
    |temp_input_V_29_0_fu_286                                         |  30|   0|   30|          0|
    |temp_input_V_29_0_load_reg_2825                                  |  30|   0|   30|          0|
    |temp_input_V_2_0_fu_394                                          |  30|   0|   30|          0|
    |temp_input_V_2_0_load_reg_2961                                   |  30|   0|   30|          0|
    |temp_input_V_30_0_fu_146                                         |  30|   0|   30|          0|
    |temp_input_V_30_0_load_reg_3127                                  |  30|   0|   30|          0|
    |temp_input_V_3_0_fu_390                                          |  30|   0|   30|          0|
    |temp_input_V_3_0_load_reg_2956                                   |  30|   0|   30|          0|
    |temp_input_V_4_0_fu_386                                          |  30|   0|   30|          0|
    |temp_input_V_4_0_load_reg_2951                                   |  30|   0|   30|          0|
    |temp_input_V_5_0_fu_382                                          |  30|   0|   30|          0|
    |temp_input_V_5_0_load_reg_2946                                   |  30|   0|   30|          0|
    |temp_input_V_6_0_fu_378                                          |  30|   0|   30|          0|
    |temp_input_V_6_0_load_reg_2941                                   |  30|   0|   30|          0|
    |temp_input_V_7_0_fu_374                                          |  30|   0|   30|          0|
    |temp_input_V_7_0_load_reg_2936                                   |  30|   0|   30|          0|
    |temp_input_V_8_0_fu_370                                          |  30|   0|   30|          0|
    |temp_input_V_8_0_load_reg_2931                                   |  30|   0|   30|          0|
    |temp_input_V_9_0_fu_366                                          |  30|   0|   30|          0|
    |temp_input_V_9_0_load_reg_2926                                   |  30|   0|   30|          0|
    |tmp_71_reg_2792                                                  |   1|   0|    1|          0|
    |trunc_ln592_reg_3096                                             |  30|   0|   30|          0|
    |xor_ln580_reg_2820                                               |   1|   0|    1|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |3101|   0| 3101|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|     correlator|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|     correlator|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|     correlator|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|     correlator|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|     correlator|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|     correlator|  return value|
|output_signal_i         |   in|   32|     ap_ovld|  output_signal|       pointer|
|output_signal_o         |  out|   32|     ap_ovld|  output_signal|       pointer|
|output_signal_o_ap_vld  |  out|    1|     ap_ovld|  output_signal|       pointer|
|input_signal            |   in|   32|     ap_none|   input_signal|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

