
---------- Begin Simulation Statistics ----------
final_tick                                82418324000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248840                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669832                       # Number of bytes of host memory used
host_op_rate                                   249329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   401.86                       # Real time elapsed on the host
host_tick_rate                              205089964                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082418                       # Number of seconds simulated
sim_ticks                                 82418324000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648366                       # CPI: cycles per instruction
system.cpu.discardedOps                        191227                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32277415                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606661                       # IPC: instructions per cycle
system.cpu.numCycles                        164836648                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132559233                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       551855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1105404                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            582                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485292                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734769                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103921                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101868                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902420                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51460564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51460564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51461071                       # number of overall hits
system.cpu.dcache.overall_hits::total        51461071                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       604062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         604062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       611974                       # number of overall misses
system.cpu.dcache.overall_misses::total        611974                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22972440000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22972440000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22972440000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22972440000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073045                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073045                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011752                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011752                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38029.937324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38029.937324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37538.261429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37538.261429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       186588                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3357                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.581769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       476058                       # number of writebacks
system.cpu.dcache.writebacks::total            476058                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59091                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59091                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59091                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59091                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       544971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       544971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       552877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       552877                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20835166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20835166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21475008999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21475008999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010617                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38231.697650                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38231.697650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38842.290417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38842.290417                       # average overall mshr miss latency
system.cpu.dcache.replacements                 551853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40831142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40831142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       284223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        284223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7679168500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7679168500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27018.110779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27018.110779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          707                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          707                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       283516                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       283516                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7371352500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7371352500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25999.776027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25999.776027                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10629422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10629422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       319839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       319839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15293271500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15293271500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47815.530626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47815.530626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58384                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58384                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       261455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       261455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13463814000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13463814000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51495.722017                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51495.722017                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    639842499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    639842499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80931.254617                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80931.254617                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.719400                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014024                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            552877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.078835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.719400                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3333232621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3333232621                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684905                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474085                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025771                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700256                       # number of overall hits
system.cpu.icache.overall_hits::total         9700256                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            674                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          674                       # number of overall misses
system.cpu.icache.overall_misses::total           674                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52446500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52446500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52446500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52446500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9700930                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9700930                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9700930                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9700930                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77813.798220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77813.798220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77813.798220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77813.798220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          674                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          674                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          674                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          674                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51772500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51772500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51772500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51772500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76813.798220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76813.798220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76813.798220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76813.798220                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700256                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           674                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52446500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52446500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9700930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9700930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77813.798220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77813.798220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          674                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51772500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51772500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76813.798220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76813.798220                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           545.023552                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9700930                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14393.071217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   545.023552                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.266125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.266125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          674                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          568                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.329102                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         620860194                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        620860194                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82418324000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               351515                       # number of demand (read+write) hits
system.l2.demand_hits::total                   351532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              351515                       # number of overall hits
system.l2.overall_hits::total                  351532                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201362                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202019                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            201362                       # number of overall misses
system.l2.overall_misses::total                202019                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50564500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16952748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17003312500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50564500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16952748000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17003312500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           552877                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               553551                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          552877                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              553551                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.364208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364951                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.364208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364951                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76962.709285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84190.403353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84166.897668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76962.709285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84190.403353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84166.897668                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              110870                       # number of writebacks
system.l2.writebacks::total                    110870                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202015                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202015                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14938924000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14982918500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14938924000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14982918500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.364200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364944                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.364200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364944                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66962.709285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74190.864033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74167.356384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66962.709285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74190.864033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74167.356384                       # average overall mshr miss latency
system.l2.replacements                         169253                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       476058                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           476058                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       476058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       476058                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            125568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                125568                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          135887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              135887                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11752028500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11752028500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        261455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            261455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.519734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.519734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86483.832155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86483.832155                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       135887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         135887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10393158500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10393158500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.519734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76483.832155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76483.832155                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50564500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50564500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76962.709285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76962.709285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66962.709285                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66962.709285                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        225947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            225947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5200719500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5200719500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       291422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        291422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.224674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.224674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79430.614738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79430.614738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4545765500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4545765500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.224660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.224660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69431.740771                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69431.740771                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31882.558992                       # Cycle average of tags in use
system.l2.tags.total_refs                     1105337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202021                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.471397                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.456541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.285692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31800.816760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14564                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70943845                       # Number of tag accesses
system.l2.tags.data_accesses                 70943845                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    110870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004939322750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6635                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6635                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202015                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     110870                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202015                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   110870                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     52                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202015                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               110870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.436624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.492457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.610597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6487     97.77%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11      0.17%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          125      1.88%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6635                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.705200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.676408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4367     65.82%     65.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.53%     66.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2063     31.09%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      2.46%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6635                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12928960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7095680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    156.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82418208000                       # Total gap between requests
system.mem_ctrls.avgGap                     263413.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12883584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7093696                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 510177.809488093946                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 156319412.658767491579                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86069403.692314833403                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201358                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       110870                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17086000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6638322000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1955372344250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26006.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32967.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17636622.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12886912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12928960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7095680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7095680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201358                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202015                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       110870                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        110870                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       510178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    156359792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        156869970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       510178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       510178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86093476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86093476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86093476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       510178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    156359792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       242963446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201963                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              110839                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7044                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2868601750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009815000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6655408000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14203.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32953.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139655                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72496                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       100647                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   198.903176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   116.128868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.751503                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        62812     62.41%     62.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16833     16.72%     79.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2448      2.43%     81.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1604      1.59%     83.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8446      8.39%     91.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1741      1.73%     93.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          391      0.39%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          600      0.60%     94.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5772      5.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       100647                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12925632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7093696                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              156.829590                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.069404                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       361348260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       192053565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      719519220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     291751020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6505964400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21495945450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13546788000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43113369915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.104181                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35002193500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2752100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44664030500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       357299880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       189901800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      722496600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286828560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6505964400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21389580600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13636358400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43088430240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.801583                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35235001500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2752100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44431222500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       110870                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57801                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135887                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66128                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20024640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20024640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202015                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202015    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202015                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852505500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087966250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            292096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       586928                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           261455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          261455                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           674                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       291422                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1348                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1657607                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1658955                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     65851840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               65894976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169253                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7095680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           722804                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 722157     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    647      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             722804                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82418324000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1028760000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1011000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829317496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
