/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "Brightway i.MX6ULL Group Controller Board";
	compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_3v3: regulator@3 {
				compatible = "regulator-fixed";
				regulator-name = "3v3";
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
		};
	};
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&i2c1 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	//imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19          0x17059 /* SD1 CD */
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID       0x17059 /* USB OTG1 ID */
				MX6UL_PAD_JTAG_MOD__GPIO1_IO10             0x000130B0
				MX6UL_PAD_JTAG_TCK__GPIO1_IO14             0x000130B0 // 100K Ohm Pull Down
				MX6UL_PAD_JTAG_TDI__GPIO1_IO13             0x000130B0
				MX6UL_PAD_JTAG_TDO__GPIO1_IO12             0x000130B0
				MX6UL_PAD_JTAG_TMS__GPIO1_IO11             0x000130B0
				MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15          0x000130B0
				MX6UL_PAD_NAND_DQS__GPIO4_IO16             0x0001F0B0
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18          0x0001F0B0
				MX6UL_PAD_UART3_CTS_B__GPIO1_IO26          0x0001F0B0  // uart3 rts
				MX6UL_PAD_UART3_RTS_B__GPIO1_IO27          0x0001F0B0

				MX6UL_PAD_CSI_VSYNC__GPIO4_IO19            0x0001F0B0
				MX6UL_PAD_CSI_HSYNC__GPIO4_IO20            0x0001F0B0
				MX6UL_PAD_LCD_CLK__GPIO3_IO00              0x0001F0B0
				MX6UL_PAD_LCD_DATA00__GPIO3_IO05           0x000130B0
				MX6UL_PAD_LCD_DATA01__GPIO3_IO06           0x000130B0
				MX6UL_PAD_LCD_DATA02__GPIO3_IO07           0x000130B0
				MX6UL_PAD_LCD_DATA03__GPIO3_IO08           0x000130B0 // 100K Ohm Pull Down
				MX6UL_PAD_LCD_DATA04__GPIO3_IO09           0x0001F0B0
				MX6UL_PAD_LCD_DATA08__GPIO3_IO13           0x0001F0B0
				MX6UL_PAD_LCD_DATA09__GPIO3_IO14           0x0001F0B0
				MX6UL_PAD_LCD_DATA10__GPIO3_IO15           0x0001F0B0 // 22K Ohm Pull Up

				MX6UL_PAD_LCD_DATA12__GPIO3_IO17           0x000130B0
				MX6UL_PAD_LCD_DATA13__GPIO3_IO18           0x000130B0
				MX6UL_PAD_LCD_DATA14__GPIO3_IO19           0x000130B0

				MX6UL_PAD_LCD_DATA15__GPIO3_IO20           0x000130B0
				MX6UL_PAD_LCD_DATA18__GPIO3_IO23           0x000130B0
				MX6UL_PAD_LCD_DATA19__GPIO3_IO24           0x000130B0
				MX6UL_PAD_LCD_DATA22__GPIO3_IO27           0x000130B0
				MX6UL_PAD_LCD_DATA23__GPIO3_IO28           0x000130B0

				MX6UL_PAD_LCD_HSYNC__GPIO3_IO02            0x0001F0B0

				MX6UL_PAD_NAND_CE1_B__GPIO4_IO14           0x0001F0B0

				MX6UL_PAD_LCD_VSYNC__GPIO3_IO03            0x0001F0B0 // 22K Ohm Pull Up
				MX6UL_PAD_LCD_ENABLE__GPIO3_IO01           0x0001F0B0
				MX6UL_PAD_CSI_DATA02__GPIO4_IO23           0x0001F0B0
				MX6UL_PAD_CSI_DATA03__GPIO4_IO24           0x0001F0B0
				MX6UL_PAD_SD1_CMD__GPIO2_IO16              0x0001F0B0
				MX6UL_PAD_SD1_CLK__GPIO2_IO17              0x0001F0B0
				MX6UL_PAD_SD1_DATA0__GPIO2_IO18            0x0001F0B0
				MX6UL_PAD_SD1_DATA1__GPIO2_IO19            0x0001F0B0
				MX6UL_PAD_SD1_DATA2__GPIO2_IO20            0x0001F0B0
				MX6UL_PAD_SD1_DATA3__GPIO2_IO21            0x0001F0B0

				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00         0x000130B0
				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01         0x000130B0 // 100K Ohm Pull Down
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02         0x000130B0
				MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03         0x000130B0
				MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04         0x000130B0
				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05         0x000130B0
				MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07         0x000130B0
				MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08         0x000130B0
			>;
		};


		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__I2C1_SCL    0x4001b8b0
				MX6UL_PAD_GPIO1_IO03__I2C1_SDA    0x4001b8b0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			>;
		};


		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA00__UART5_DCE_TX	0x1b0b1
				MX6UL_PAD_CSI_DATA01__UART5_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	0x1b0b1
				MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
			>;
		};
	//};
};

&iomuxc_snvs {
	pinctrl-names = "default_snvs";
	pinctrl-0 = <&pinctrl_hog_2>;
	//imx6ul-evk {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x1b0b0
			>;
		};

		pinctrl_leds: ledgrp {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x1b0b0
				MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x1b0b0
			>;
		};

		pinctrl_gpio_key: keygrp {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0
			>;
		};

		pinctrl_dvfs: dvfsgrp {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03      0x79
			>;
		};
	//};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	rts-gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>;
	linux,rs485-enabled-at-boot-time;
	status = "okay";
};

&usbotg1 {
	dr_mode = "peripheral";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,wdog_b;
};

/************************************************************/

&iomuxc {
	//imx6ul-evk {
		pinctrl_enet1_alt: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_enet2_alt: enet2grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
			>;
		};

		/*
			* The same pins GPIO1_IO6 and GPIO_IO7 are shared as the MII
			* bus of ENET1 and ENET2. If both interfaces are enabled, the
			* IOMUX of ENET2 will apply.
			* If only one interface is enabled, the IOMUX of the enabled
			* interface will apply.
			*/
		pinctrl_enet1_mdio: mdioenet1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
			>;
		};

		pinctrl_enet2_mdio: mdioenet2grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
			>;
		};

		pinctrl_enet1_gpio: enet1gpiogrp {
			fsl,pins = <
				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09     0x1b0b0
			>;
		};

		pinctrl_enet2_gpio: enet2gpiogrp {
			fsl,pins = <
				/* PHY reset */
				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x1b0b0
			>;
		};

		pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26  0x10b0
			>;
		};

		pinctrl_ecspi1_1: ecspi1grp-1 {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI 0x10b0
				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO 0x10b0
				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK 0x10b0
			>;
		};

		pinctrl_ecspi2_cs_1: ecspi2_cs_grp-1 {
			fsl,pins = <
				MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29        0x10b0
			>;
		};

		pinctrl_ecspi2_1: ecspi2grp-1 {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK       0x10b0
				MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO       0x10b0
				MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI       0x10b0
			>;
		};

		pinctrl_ecspi3_cs_1: ecspi3_cs_grp-1 {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20        0x10b0
			>;
		};

		pinctrl_ecspi3_1: ecspi3grp-1 {
			fsl,pins = <
				MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI         0x10b0
				MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO         0x10b0
				MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK       0x10b0
			>;
		};

		pinctrl_uart7: uart7grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA16__UART7_DCE_TX	0x1b0b1
				MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart8: uart8grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA20__UART8_DCE_TX	0x1b0b1
				MX6UL_PAD_LCD_DATA21__UART8_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__PWM1_OUT   0x1b0b1
			>;
		};
	//};
};

&iomuxc_snvs {
	pinctrl-names = "default_snvs";
	//imx6ull-board {
	pinctrl-0 = <&init_gpio_pinsSnvs>;
		init_gpio_pinsSnvs: init_gpio_pinsSnvsGrp {        /*!< Function assigned for the core: Cortex-A7[ca7] */
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07        0x0000F0B0
			>;
		};
	//};
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 26 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1 &pinctrl_ecspi1_cs_1>;
	status = "okay";

	spidev@0{
		//compatible = "linux,spidev"; /* no /dev/spidev* */
		compatible = "rohm,dh2228fv"; /* Same as "spidev" but without errors at boot. Search "buggy DT" to understand */
		reg = <0>;
		spi-max-frequency = <57600000>;
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio1 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_1 &pinctrl_ecspi2_cs_1>;
	status = "okay";

	spidev@0{
		//compatible = "linux,spidev"; /* no /dev/spidev* */
		compatible = "rohm,dh2228fv"; /* Same as "spidev" but without errors at boot. Search "buggy DT" to understand */
		reg = <0>;
		spi-max-frequency = <57600000>;
	};
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio1 20 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3_1 &pinctrl_ecspi3_cs_1>;
	status = "okay";

	spidev@0{
		//compatible = "linux,spidev"; /* no /dev/spidev* */
		compatible = "rohm,dh2228fv"; /* Same as "spidev" but without errors at boot. Search "buggy DT" to understand */
		reg = <0>;
		spi-max-frequency = <57600000>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1_alt>, <&pinctrl_enet1_gpio>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <26>;
	phy-reset-post-delay=<20>;
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2_alt>, <&pinctrl_enet2_mdio>, <&pinctrl_enet2_gpio>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio5 6 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <26>;
	phy-reset-post-delay=<20>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

/************************************************************************************/

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand_1>;
	status = "okay";
	nand-on-flash-bbt;
};

&iomuxc {
	//imx6ull-evk-gpmi-rework {
		pinctrl_gpmi_nand_1: gpmi-nand-1 {
			fsl,pins = <
				MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
				MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
				MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
				MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
				MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
				MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
				MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
				MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
				MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
				MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
				MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
				MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
				MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
				MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
				MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
			>;
		};
		pinctrl_adc1: adc1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01        0xb0
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0xb0
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0xb0
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09        0xb0
			>;
		};
	//};
};

&adc1 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_adc1>;
		num-channels = <10>;
		vref-supply = <&reg_3v3>;
		status = "okay";
};
