
BDS6_DCDCS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000764  0800a648  0800a648  0001a648  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800adac  0800adac  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800adac  0800adac  0001adac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800adb4  0800adb4  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800adb4  0800adb4  0001adb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800adb8  0800adb8  0001adb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800adbc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e4  200001f8  0800afb4  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006dc  0800afb4  000206dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef7b  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002322  00000000  00000000  0002f1a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  000314c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b80  00000000  00000000  00032150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023944  00000000  00000000  00032cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e5f1  00000000  00000000  00056614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d84a0  00000000  00000000  00064c05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c1  00000000  00000000  0013d0a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048f8  00000000  00000000  0013d168  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a630 	.word	0x0800a630

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800a630 	.word	0x0800a630

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	0000      	movs	r0, r0
	...

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */


	VPID.Kp = 40; 			/* Proportional --比例参数 */
 8000ff4:	4b7a      	ldr	r3, [pc, #488]	; (80011e0 <main+0x1f0>)
 8000ff6:	4a7b      	ldr	r2, [pc, #492]	; (80011e4 <main+0x1f4>)
 8000ff8:	619a      	str	r2, [r3, #24]
	VPID.Ki = 20;         	/* Integral         --积分参数*/
 8000ffa:	4b79      	ldr	r3, [pc, #484]	; (80011e0 <main+0x1f0>)
 8000ffc:	4a7a      	ldr	r2, [pc, #488]	; (80011e8 <main+0x1f8>)
 8000ffe:	61da      	str	r2, [r3, #28]
	VPID.Kd = 0; 			/* Derivative     --微分参数*/
 8001000:	4b77      	ldr	r3, [pc, #476]	; (80011e0 <main+0x1f0>)
 8001002:	f04f 0200 	mov.w	r2, #0
 8001006:	621a      	str	r2, [r3, #32]

	CPID.Kp = 60; 			/* Proportional --比例参数 */
 8001008:	4b78      	ldr	r3, [pc, #480]	; (80011ec <main+0x1fc>)
 800100a:	4a79      	ldr	r2, [pc, #484]	; (80011f0 <main+0x200>)
 800100c:	619a      	str	r2, [r3, #24]
	CPID.Ki = 0.3;         	/* Integral         --积分参数*/
 800100e:	4b77      	ldr	r3, [pc, #476]	; (80011ec <main+0x1fc>)
 8001010:	4a78      	ldr	r2, [pc, #480]	; (80011f4 <main+0x204>)
 8001012:	61da      	str	r2, [r3, #28]
	CPID.Kd = 0; 			/* Derivative     --微分参数*/
 8001014:	4b75      	ldr	r3, [pc, #468]	; (80011ec <main+0x1fc>)
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	621a      	str	r2, [r3, #32]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101c:	f001 feb4 	bl	8002d88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001020:	f000 f928 	bl	8001274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001024:	f000 fb6e 	bl	8001704 <MX_GPIO_Init>
  MX_DMA_Init();
 8001028:	f000 fb44 	bl	80016b4 <MX_DMA_Init>
  MX_TIM3_Init();
 800102c:	f000 fa30 	bl	8001490 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001030:	f000 f98a 	bl	8001348 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001034:	f000 f9da 	bl	80013ec <MX_ADC2_Init>
  MX_TIM4_Init();
 8001038:	f000 faa0 	bl	800157c <MX_TIM4_Init>
  MX_TIM5_Init();
 800103c:	f000 faec 	bl	8001618 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8001040:	2100      	movs	r1, #0
 8001042:	486d      	ldr	r0, [pc, #436]	; (80011f8 <main+0x208>)
 8001044:	f003 ff18 	bl	8004e78 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8001048:	486c      	ldr	r0, [pc, #432]	; (80011fc <main+0x20c>)
 800104a:	f003 fe4b 	bl	8004ce4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 800104e:	486c      	ldr	r0, [pc, #432]	; (8001200 <main+0x210>)
 8001050:	f003 fe48 	bl	8004ce4 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&Voltage_12, ADCTIMES);
 8001054:	2232      	movs	r2, #50	; 0x32
 8001056:	496b      	ldr	r1, [pc, #428]	; (8001204 <main+0x214>)
 8001058:	486b      	ldr	r0, [pc, #428]	; (8001208 <main+0x218>)
 800105a:	f001 ff6f 	bl	8002f3c <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&Current_12, ADCTIMES);
 800105e:	2232      	movs	r2, #50	; 0x32
 8001060:	496a      	ldr	r1, [pc, #424]	; (800120c <main+0x21c>)
 8001062:	486b      	ldr	r0, [pc, #428]	; (8001210 <main+0x220>)
 8001064:	f001 ff6a 	bl	8002f3c <HAL_ADC_Start_DMA>

  arm_pid_init_f32(&VPID, 1);
 8001068:	2101      	movs	r1, #1
 800106a:	485d      	ldr	r0, [pc, #372]	; (80011e0 <main+0x1f0>)
 800106c:	f004 fe6e 	bl	8005d4c <arm_pid_init_f32>
  arm_pid_init_f32(&CPID, 1);
 8001070:	2101      	movs	r1, #1
 8001072:	485e      	ldr	r0, [pc, #376]	; (80011ec <main+0x1fc>)
 8001074:	f004 fe6a 	bl	8005d4c <arm_pid_init_f32>

  LCD_init();
 8001078:	f001 fda6 	bl	8002bc8 <LCD_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if( (HAL_GetTick()-MainTick)>300)
 800107c:	f001 feea 	bl	8002e54 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	4b64      	ldr	r3, [pc, #400]	; (8001214 <main+0x224>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800108c:	d9f6      	bls.n	800107c <main+0x8c>
	{
			switch (Mode) {
 800108e:	4b62      	ldr	r3, [pc, #392]	; (8001218 <main+0x228>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b03      	cmp	r3, #3
 8001094:	d822      	bhi.n	80010dc <main+0xec>
 8001096:	a201      	add	r2, pc, #4	; (adr r2, 800109c <main+0xac>)
 8001098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800109c:	080010ad 	.word	0x080010ad
 80010a0:	080010b9 	.word	0x080010b9
 80010a4:	080010c5 	.word	0x080010c5
 80010a8:	080010d1 	.word	0x080010d1
				case 0:
					LCD_write_String(0,5,"AUTO MODE  ");
 80010ac:	4a5b      	ldr	r2, [pc, #364]	; (800121c <main+0x22c>)
 80010ae:	2105      	movs	r1, #5
 80010b0:	2000      	movs	r0, #0
 80010b2:	f001 fe49 	bl	8002d48 <LCD_write_String>
					break;
 80010b6:	e012      	b.n	80010de <main+0xee>
				case 1:
					LCD_write_String(0,5,"AUTO VOL   ");
 80010b8:	4a59      	ldr	r2, [pc, #356]	; (8001220 <main+0x230>)
 80010ba:	2105      	movs	r1, #5
 80010bc:	2000      	movs	r0, #0
 80010be:	f001 fe43 	bl	8002d48 <LCD_write_String>
					break;
 80010c2:	e00c      	b.n	80010de <main+0xee>
				case 2:
					LCD_write_String(0,5,"AUTO CUR   ");
 80010c4:	4a57      	ldr	r2, [pc, #348]	; (8001224 <main+0x234>)
 80010c6:	2105      	movs	r1, #5
 80010c8:	2000      	movs	r0, #0
 80010ca:	f001 fe3d 	bl	8002d48 <LCD_write_String>
					break;
 80010ce:	e006      	b.n	80010de <main+0xee>
				case 3:
					LCD_write_String(0,5,"MANUAL MODE ");
 80010d0:	4a55      	ldr	r2, [pc, #340]	; (8001228 <main+0x238>)
 80010d2:	2105      	movs	r1, #5
 80010d4:	2000      	movs	r0, #0
 80010d6:	f001 fe37 	bl	8002d48 <LCD_write_String>
					break;
 80010da:	e000      	b.n	80010de <main+0xee>
				default:
					break;
 80010dc:	bf00      	nop
			}


			sprintf(SETVOLT,"SETVOL:%.1f",VoltageSet);
 80010de:	4b53      	ldr	r3, [pc, #332]	; (800122c <main+0x23c>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	4952      	ldr	r1, [pc, #328]	; (8001230 <main+0x240>)
 80010e6:	4853      	ldr	r0, [pc, #332]	; (8001234 <main+0x244>)
 80010e8:	f005 fcfe 	bl	8006ae8 <siprintf>
			sprintf(SETCURT,"SETCUR:%.2f",CurrentSet);
 80010ec:	4b52      	ldr	r3, [pc, #328]	; (8001238 <main+0x248>)
 80010ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f2:	4952      	ldr	r1, [pc, #328]	; (800123c <main+0x24c>)
 80010f4:	4852      	ldr	r0, [pc, #328]	; (8001240 <main+0x250>)
 80010f6:	f005 fcf7 	bl	8006ae8 <siprintf>
			sprintf(NOWVOLT,"NOWVOL:%.2f",VoltageReal);
 80010fa:	4b52      	ldr	r3, [pc, #328]	; (8001244 <main+0x254>)
 80010fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001100:	4951      	ldr	r1, [pc, #324]	; (8001248 <main+0x258>)
 8001102:	4852      	ldr	r0, [pc, #328]	; (800124c <main+0x25c>)
 8001104:	f005 fcf0 	bl	8006ae8 <siprintf>
			sprintf(NOWCURT,"NOWCUR:%.3f",CurrentReal);
 8001108:	4b51      	ldr	r3, [pc, #324]	; (8001250 <main+0x260>)
 800110a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110e:	4951      	ldr	r1, [pc, #324]	; (8001254 <main+0x264>)
 8001110:	4851      	ldr	r0, [pc, #324]	; (8001258 <main+0x268>)
 8001112:	f005 fce9 	bl	8006ae8 <siprintf>
			sprintf(NOWPWMT,"NOWPWM:%.2f",PWM*100.0/2100.0);
 8001116:	4b51      	ldr	r3, [pc, #324]	; (800125c <main+0x26c>)
 8001118:	f9b3 3000 	ldrsh.w	r3, [r3]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fa01 	bl	8000524 <__aeabi_i2d>
 8001122:	f04f 0200 	mov.w	r2, #0
 8001126:	4b4e      	ldr	r3, [pc, #312]	; (8001260 <main+0x270>)
 8001128:	f7ff fa66 	bl	80005f8 <__aeabi_dmul>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	4610      	mov	r0, r2
 8001132:	4619      	mov	r1, r3
 8001134:	a328      	add	r3, pc, #160	; (adr r3, 80011d8 <main+0x1e8>)
 8001136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113a:	f7ff fb87 	bl	800084c <__aeabi_ddiv>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4948      	ldr	r1, [pc, #288]	; (8001264 <main+0x274>)
 8001144:	4848      	ldr	r0, [pc, #288]	; (8001268 <main+0x278>)
 8001146:	f005 fccf 	bl	8006ae8 <siprintf>
			LCD_write_String(0,0,SETVOLT);
 800114a:	4a3a      	ldr	r2, [pc, #232]	; (8001234 <main+0x244>)
 800114c:	2100      	movs	r1, #0
 800114e:	2000      	movs	r0, #0
 8001150:	f001 fdfa 	bl	8002d48 <LCD_write_String>
			LCD_write_String(0,1,SETCURT);
 8001154:	4a3a      	ldr	r2, [pc, #232]	; (8001240 <main+0x250>)
 8001156:	2101      	movs	r1, #1
 8001158:	2000      	movs	r0, #0
 800115a:	f001 fdf5 	bl	8002d48 <LCD_write_String>
			LCD_write_String(0,2,NOWVOLT);
 800115e:	4a3b      	ldr	r2, [pc, #236]	; (800124c <main+0x25c>)
 8001160:	2102      	movs	r1, #2
 8001162:	2000      	movs	r0, #0
 8001164:	f001 fdf0 	bl	8002d48 <LCD_write_String>
			LCD_write_String(0,3,NOWCURT);
 8001168:	4a3b      	ldr	r2, [pc, #236]	; (8001258 <main+0x268>)
 800116a:	2103      	movs	r1, #3
 800116c:	2000      	movs	r0, #0
 800116e:	f001 fdeb 	bl	8002d48 <LCD_write_String>
			LCD_write_String(0,4,NOWPWMT);
 8001172:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <main+0x278>)
 8001174:	2104      	movs	r1, #4
 8001176:	2000      	movs	r0, #0
 8001178:	f001 fde6 	bl	8002d48 <LCD_write_String>

			HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 800117c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001180:	483a      	ldr	r0, [pc, #232]	; (800126c <main+0x27c>)
 8001182:	f003 f8e0 	bl	8004346 <HAL_GPIO_TogglePin>

			if(SubMode==1&&Mode==0)
 8001186:	4b3a      	ldr	r3, [pc, #232]	; (8001270 <main+0x280>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d110      	bne.n	80011b0 <main+0x1c0>
 800118e:	4b22      	ldr	r3, [pc, #136]	; (8001218 <main+0x228>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d10c      	bne.n	80011b0 <main+0x1c0>
			{
				LED1_ON;
 8001196:	2200      	movs	r2, #0
 8001198:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119c:	4833      	ldr	r0, [pc, #204]	; (800126c <main+0x27c>)
 800119e:	f003 f8b9 	bl	8004314 <HAL_GPIO_WritePin>
				LED2_ON;
 80011a2:	2200      	movs	r2, #0
 80011a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011a8:	4830      	ldr	r0, [pc, #192]	; (800126c <main+0x27c>)
 80011aa:	f003 f8b3 	bl	8004314 <HAL_GPIO_WritePin>
 80011ae:	e00b      	b.n	80011c8 <main+0x1d8>
			}
			else
			{
				LED1_OFF;
 80011b0:	2201      	movs	r2, #1
 80011b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011b6:	482d      	ldr	r0, [pc, #180]	; (800126c <main+0x27c>)
 80011b8:	f003 f8ac 	bl	8004314 <HAL_GPIO_WritePin>
				LED2_OFF;
 80011bc:	2201      	movs	r2, #1
 80011be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c2:	482a      	ldr	r0, [pc, #168]	; (800126c <main+0x27c>)
 80011c4:	f003 f8a6 	bl	8004314 <HAL_GPIO_WritePin>
			}


		  MainTick=HAL_GetTick();
 80011c8:	f001 fe44 	bl	8002e54 <HAL_GetTick>
 80011cc:	4603      	mov	r3, r0
 80011ce:	4a11      	ldr	r2, [pc, #68]	; (8001214 <main+0x224>)
 80011d0:	6013      	str	r3, [r2, #0]
		if( (HAL_GetTick()-MainTick)>300)
 80011d2:	e753      	b.n	800107c <main+0x8c>
 80011d4:	f3af 8000 	nop.w
 80011d8:	00000000 	.word	0x00000000
 80011dc:	40a06800 	.word	0x40a06800
 80011e0:	20000300 	.word	0x20000300
 80011e4:	42200000 	.word	0x42200000
 80011e8:	41a00000 	.word	0x41a00000
 80011ec:	20000548 	.word	0x20000548
 80011f0:	42700000 	.word	0x42700000
 80011f4:	3e99999a 	.word	0x3e99999a
 80011f8:	200003d8 	.word	0x200003d8
 80011fc:	2000023c 	.word	0x2000023c
 8001200:	20000390 	.word	0x20000390
 8001204:	2000046c 	.word	0x2000046c
 8001208:	20000284 	.word	0x20000284
 800120c:	200005d0 	.word	0x200005d0
 8001210:	20000420 	.word	0x20000420
 8001214:	200004d0 	.word	0x200004d0
 8001218:	20000000 	.word	0x20000000
 800121c:	0800a648 	.word	0x0800a648
 8001220:	0800a654 	.word	0x0800a654
 8001224:	0800a660 	.word	0x0800a660
 8001228:	0800a66c 	.word	0x0800a66c
 800122c:	20000008 	.word	0x20000008
 8001230:	0800a67c 	.word	0x0800a67c
 8001234:	20000694 	.word	0x20000694
 8001238:	20000010 	.word	0x20000010
 800123c:	0800a688 	.word	0x0800a688
 8001240:	200002e8 	.word	0x200002e8
 8001244:	20000388 	.word	0x20000388
 8001248:	0800a694 	.word	0x0800a694
 800124c:	20000534 	.word	0x20000534
 8001250:	200002e0 	.word	0x200002e0
 8001254:	0800a6a0 	.word	0x0800a6a0
 8001258:	200002cc 	.word	0x200002cc
 800125c:	20000216 	.word	0x20000216
 8001260:	40590000 	.word	0x40590000
 8001264:	0800a6ac 	.word	0x0800a6ac
 8001268:	20000228 	.word	0x20000228
 800126c:	40021400 	.word	0x40021400
 8001270:	20000214 	.word	0x20000214

08001274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b094      	sub	sp, #80	; 0x50
 8001278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800127a:	f107 0320 	add.w	r3, r7, #32
 800127e:	2230      	movs	r2, #48	; 0x30
 8001280:	2100      	movs	r1, #0
 8001282:	4618      	mov	r0, r3
 8001284:	f004 fda8 	bl	8005dd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001288:	f107 030c 	add.w	r3, r7, #12
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	4b28      	ldr	r3, [pc, #160]	; (8001340 <SystemClock_Config+0xcc>)
 800129e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a0:	4a27      	ldr	r2, [pc, #156]	; (8001340 <SystemClock_Config+0xcc>)
 80012a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a6:	6413      	str	r3, [r2, #64]	; 0x40
 80012a8:	4b25      	ldr	r3, [pc, #148]	; (8001340 <SystemClock_Config+0xcc>)
 80012aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	4b22      	ldr	r3, [pc, #136]	; (8001344 <SystemClock_Config+0xd0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a21      	ldr	r2, [pc, #132]	; (8001344 <SystemClock_Config+0xd0>)
 80012be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <SystemClock_Config+0xd0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012d0:	2301      	movs	r3, #1
 80012d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012da:	2302      	movs	r3, #2
 80012dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012e4:	2308      	movs	r3, #8
 80012e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012e8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012ee:	2302      	movs	r3, #2
 80012f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012f2:	2304      	movs	r3, #4
 80012f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f6:	f107 0320 	add.w	r3, r7, #32
 80012fa:	4618      	mov	r0, r3
 80012fc:	f003 f862 	bl	80043c4 <HAL_RCC_OscConfig>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001306:	f000 fb3b 	bl	8001980 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800130a:	230f      	movs	r3, #15
 800130c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130e:	2302      	movs	r3, #2
 8001310:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001312:	2300      	movs	r3, #0
 8001314:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001316:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800131a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800131c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001320:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001322:	f107 030c 	add.w	r3, r7, #12
 8001326:	2105      	movs	r1, #5
 8001328:	4618      	mov	r0, r3
 800132a:	f003 fac3 	bl	80048b4 <HAL_RCC_ClockConfig>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001334:	f000 fb24 	bl	8001980 <Error_Handler>
  }
}
 8001338:	bf00      	nop
 800133a:	3750      	adds	r7, #80	; 0x50
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40023800 	.word	0x40023800
 8001344:	40007000 	.word	0x40007000

08001348 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800134e:	463b      	mov	r3, r7
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800135a:	4b22      	ldr	r3, [pc, #136]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800135c:	4a22      	ldr	r2, [pc, #136]	; (80013e8 <MX_ADC1_Init+0xa0>)
 800135e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001360:	4b20      	ldr	r3, [pc, #128]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001362:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001366:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001368:	4b1e      	ldr	r3, [pc, #120]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800136e:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001374:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001376:	2201      	movs	r2, #1
 8001378:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800137a:	4b1a      	ldr	r3, [pc, #104]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001384:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001388:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800138a:	4b16      	ldr	r3, [pc, #88]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800138c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001390:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001394:	2200      	movs	r2, #0
 8001396:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001398:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800139a:	2201      	movs	r2, #1
 800139c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013ac:	480d      	ldr	r0, [pc, #52]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013ae:	f001 fd81 	bl	8002eb4 <HAL_ADC_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80013b8:	f000 fae2 	bl	8001980 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013bc:	2300      	movs	r3, #0
 80013be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013c0:	2301      	movs	r3, #1
 80013c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80013c4:	2303      	movs	r3, #3
 80013c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c8:	463b      	mov	r3, r7
 80013ca:	4619      	mov	r1, r3
 80013cc:	4805      	ldr	r0, [pc, #20]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013ce:	f001 fee3 	bl	8003198 <HAL_ADC_ConfigChannel>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80013d8:	f000 fad2 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000420 	.word	0x20000420
 80013e8:	40012000 	.word	0x40012000

080013ec <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013f2:	463b      	mov	r3, r7
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80013fe:	4b22      	ldr	r3, [pc, #136]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001400:	4a22      	ldr	r2, [pc, #136]	; (800148c <MX_ADC2_Init+0xa0>)
 8001402:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001404:	4b20      	ldr	r3, [pc, #128]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001406:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800140a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800140c:	4b1e      	ldr	r3, [pc, #120]	; (8001488 <MX_ADC2_Init+0x9c>)
 800140e:	2200      	movs	r2, #0
 8001410:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001412:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001418:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <MX_ADC2_Init+0x9c>)
 800141a:	2201      	movs	r2, #1
 800141c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800141e:	4b1a      	ldr	r3, [pc, #104]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001420:	2200      	movs	r2, #0
 8001422:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001426:	4b18      	ldr	r3, [pc, #96]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001428:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800142c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800142e:	4b16      	ldr	r3, [pc, #88]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001430:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001434:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001436:	4b14      	ldr	r3, [pc, #80]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001438:	2200      	movs	r2, #0
 800143a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <MX_ADC2_Init+0x9c>)
 800143e:	2201      	movs	r2, #1
 8001440:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001442:	4b11      	ldr	r3, [pc, #68]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001444:	2201      	movs	r2, #1
 8001446:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800144a:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <MX_ADC2_Init+0x9c>)
 800144c:	2201      	movs	r2, #1
 800144e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001450:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001452:	f001 fd2f 	bl	8002eb4 <HAL_ADC_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 800145c:	f000 fa90 	bl	8001980 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001460:	230d      	movs	r3, #13
 8001462:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001464:	2301      	movs	r3, #1
 8001466:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001468:	2303      	movs	r3, #3
 800146a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800146c:	463b      	mov	r3, r7
 800146e:	4619      	mov	r1, r3
 8001470:	4805      	ldr	r0, [pc, #20]	; (8001488 <MX_ADC2_Init+0x9c>)
 8001472:	f001 fe91 	bl	8003198 <HAL_ADC_ConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 800147c:	f000 fa80 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001480:	bf00      	nop
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000284 	.word	0x20000284
 800148c:	40012100 	.word	0x40012100

08001490 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08e      	sub	sp, #56	; 0x38
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001496:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a4:	f107 0320 	add.w	r3, r7, #32
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
 80014bc:	615a      	str	r2, [r3, #20]
 80014be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014c0:	4b2c      	ldr	r3, [pc, #176]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014c2:	4a2d      	ldr	r2, [pc, #180]	; (8001578 <MX_TIM3_Init+0xe8>)
 80014c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 80014c6:	4b2b      	ldr	r3, [pc, #172]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014cc:	4b29      	ldr	r3, [pc, #164]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2100-1;
 80014d2:	4b28      	ldr	r3, [pc, #160]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014d4:	f640 0233 	movw	r2, #2099	; 0x833
 80014d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014da:	4b26      	ldr	r3, [pc, #152]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e0:	4b24      	ldr	r3, [pc, #144]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014e6:	4823      	ldr	r0, [pc, #140]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014e8:	f003 fbac 	bl	8004c44 <HAL_TIM_Base_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80014f2:	f000 fa45 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014fa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001500:	4619      	mov	r1, r3
 8001502:	481c      	ldr	r0, [pc, #112]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001504:	f003 ff8c 	bl	8005420 <HAL_TIM_ConfigClockSource>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800150e:	f000 fa37 	bl	8001980 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001512:	4818      	ldr	r0, [pc, #96]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001514:	f003 fc56 	bl	8004dc4 <HAL_TIM_PWM_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800151e:	f000 fa2f 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001522:	2320      	movs	r3, #32
 8001524:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001526:	2300      	movs	r3, #0
 8001528:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800152a:	f107 0320 	add.w	r3, r7, #32
 800152e:	4619      	mov	r1, r3
 8001530:	4810      	ldr	r0, [pc, #64]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001532:	f004 fb7b 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800153c:	f000 fa20 	bl	8001980 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001540:	2360      	movs	r3, #96	; 0x60
 8001542:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1-1;
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001550:	1d3b      	adds	r3, r7, #4
 8001552:	2200      	movs	r2, #0
 8001554:	4619      	mov	r1, r3
 8001556:	4807      	ldr	r0, [pc, #28]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001558:	f003 fea4 	bl	80052a4 <HAL_TIM_PWM_ConfigChannel>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001562:	f000 fa0d 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001566:	4803      	ldr	r0, [pc, #12]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001568:	f000 fb7c 	bl	8001c64 <HAL_TIM_MspPostInit>

}
 800156c:	bf00      	nop
 800156e:	3738      	adds	r7, #56	; 0x38
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	200003d8 	.word	0x200003d8
 8001578:	40000400 	.word	0x40000400

0800157c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001590:	463b      	mov	r3, r7
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001598:	4b1d      	ldr	r3, [pc, #116]	; (8001610 <MX_TIM4_Init+0x94>)
 800159a:	4a1e      	ldr	r2, [pc, #120]	; (8001614 <MX_TIM4_Init+0x98>)
 800159c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 420-1;
 800159e:	4b1c      	ldr	r3, [pc, #112]	; (8001610 <MX_TIM4_Init+0x94>)
 80015a0:	f240 12a3 	movw	r2, #419	; 0x1a3
 80015a4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	; (8001610 <MX_TIM4_Init+0x94>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80015ac:	4b18      	ldr	r3, [pc, #96]	; (8001610 <MX_TIM4_Init+0x94>)
 80015ae:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015b2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b4:	4b16      	ldr	r3, [pc, #88]	; (8001610 <MX_TIM4_Init+0x94>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ba:	4b15      	ldr	r3, [pc, #84]	; (8001610 <MX_TIM4_Init+0x94>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015c0:	4813      	ldr	r0, [pc, #76]	; (8001610 <MX_TIM4_Init+0x94>)
 80015c2:	f003 fb3f 	bl	8004c44 <HAL_TIM_Base_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80015cc:	f000 f9d8 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015d6:	f107 0308 	add.w	r3, r7, #8
 80015da:	4619      	mov	r1, r3
 80015dc:	480c      	ldr	r0, [pc, #48]	; (8001610 <MX_TIM4_Init+0x94>)
 80015de:	f003 ff1f 	bl	8005420 <HAL_TIM_ConfigClockSource>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80015e8:	f000 f9ca 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ec:	2300      	movs	r3, #0
 80015ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015f4:	463b      	mov	r3, r7
 80015f6:	4619      	mov	r1, r3
 80015f8:	4805      	ldr	r0, [pc, #20]	; (8001610 <MX_TIM4_Init+0x94>)
 80015fa:	f004 fb17 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001604:	f000 f9bc 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001608:	bf00      	nop
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	2000023c 	.word	0x2000023c
 8001614:	40000800 	.word	0x40000800

08001618 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161e:	f107 0308 	add.w	r3, r7, #8
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162c:	463b      	mov	r3, r7
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001634:	4b1d      	ldr	r3, [pc, #116]	; (80016ac <MX_TIM5_Init+0x94>)
 8001636:	4a1e      	ldr	r2, [pc, #120]	; (80016b0 <MX_TIM5_Init+0x98>)
 8001638:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 420-1;
 800163a:	4b1c      	ldr	r3, [pc, #112]	; (80016ac <MX_TIM5_Init+0x94>)
 800163c:	f240 12a3 	movw	r2, #419	; 0x1a3
 8001640:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001642:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <MX_TIM5_Init+0x94>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8001648:	4b18      	ldr	r3, [pc, #96]	; (80016ac <MX_TIM5_Init+0x94>)
 800164a:	f242 720f 	movw	r2, #9999	; 0x270f
 800164e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001650:	4b16      	ldr	r3, [pc, #88]	; (80016ac <MX_TIM5_Init+0x94>)
 8001652:	2200      	movs	r2, #0
 8001654:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001656:	4b15      	ldr	r3, [pc, #84]	; (80016ac <MX_TIM5_Init+0x94>)
 8001658:	2200      	movs	r2, #0
 800165a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800165c:	4813      	ldr	r0, [pc, #76]	; (80016ac <MX_TIM5_Init+0x94>)
 800165e:	f003 faf1 	bl	8004c44 <HAL_TIM_Base_Init>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001668:	f000 f98a 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001670:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001672:	f107 0308 	add.w	r3, r7, #8
 8001676:	4619      	mov	r1, r3
 8001678:	480c      	ldr	r0, [pc, #48]	; (80016ac <MX_TIM5_Init+0x94>)
 800167a:	f003 fed1 	bl	8005420 <HAL_TIM_ConfigClockSource>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001684:	f000 f97c 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001688:	2300      	movs	r3, #0
 800168a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800168c:	2300      	movs	r3, #0
 800168e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001690:	463b      	mov	r3, r7
 8001692:	4619      	mov	r1, r3
 8001694:	4805      	ldr	r0, [pc, #20]	; (80016ac <MX_TIM5_Init+0x94>)
 8001696:	f004 fac9 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80016a0:	f000 f96e 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000390 	.word	0x20000390
 80016b0:	40000c00 	.word	0x40000c00

080016b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	4b10      	ldr	r3, [pc, #64]	; (8001700 <MX_DMA_Init+0x4c>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a0f      	ldr	r2, [pc, #60]	; (8001700 <MX_DMA_Init+0x4c>)
 80016c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <MX_DMA_Init+0x4c>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2100      	movs	r1, #0
 80016da:	2038      	movs	r0, #56	; 0x38
 80016dc:	f002 f8d7 	bl	800388e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016e0:	2038      	movs	r0, #56	; 0x38
 80016e2:	f002 f8f0 	bl	80038c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	203a      	movs	r0, #58	; 0x3a
 80016ec:	f002 f8cf 	bl	800388e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80016f0:	203a      	movs	r0, #58	; 0x3a
 80016f2:	f002 f8e8 	bl	80038c6 <HAL_NVIC_EnableIRQ>

}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40023800 	.word	0x40023800

08001704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08e      	sub	sp, #56	; 0x38
 8001708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
 8001718:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	623b      	str	r3, [r7, #32]
 800171e:	4b90      	ldr	r3, [pc, #576]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	4a8f      	ldr	r2, [pc, #572]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001724:	f043 0304 	orr.w	r3, r3, #4
 8001728:	6313      	str	r3, [r2, #48]	; 0x30
 800172a:	4b8d      	ldr	r3, [pc, #564]	; (8001960 <MX_GPIO_Init+0x25c>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	f003 0304 	and.w	r3, r3, #4
 8001732:	623b      	str	r3, [r7, #32]
 8001734:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	61fb      	str	r3, [r7, #28]
 800173a:	4b89      	ldr	r3, [pc, #548]	; (8001960 <MX_GPIO_Init+0x25c>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a88      	ldr	r2, [pc, #544]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001740:	f043 0320 	orr.w	r3, r3, #32
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b86      	ldr	r3, [pc, #536]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0320 	and.w	r3, r3, #32
 800174e:	61fb      	str	r3, [r7, #28]
 8001750:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	61bb      	str	r3, [r7, #24]
 8001756:	4b82      	ldr	r3, [pc, #520]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a81      	ldr	r2, [pc, #516]	; (8001960 <MX_GPIO_Init+0x25c>)
 800175c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b7f      	ldr	r3, [pc, #508]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800176a:	61bb      	str	r3, [r7, #24]
 800176c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	4b7b      	ldr	r3, [pc, #492]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	4a7a      	ldr	r2, [pc, #488]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6313      	str	r3, [r2, #48]	; 0x30
 800177e:	4b78      	ldr	r3, [pc, #480]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	4b74      	ldr	r3, [pc, #464]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a73      	ldr	r2, [pc, #460]	; (8001960 <MX_GPIO_Init+0x25c>)
 8001794:	f043 0308 	orr.w	r3, r3, #8
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b71      	ldr	r3, [pc, #452]	; (8001960 <MX_GPIO_Init+0x25c>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	4b6d      	ldr	r3, [pc, #436]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a6c      	ldr	r2, [pc, #432]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b6a      	ldr	r3, [pc, #424]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
 80017c6:	4b66      	ldr	r3, [pc, #408]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a65      	ldr	r2, [pc, #404]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017cc:	f043 0302 	orr.w	r3, r3, #2
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b63      	ldr	r3, [pc, #396]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
 80017e2:	4b5f      	ldr	r3, [pc, #380]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	4a5e      	ldr	r2, [pc, #376]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017e8:	f043 0310 	orr.w	r3, r3, #16
 80017ec:	6313      	str	r3, [r2, #48]	; 0x30
 80017ee:	4b5c      	ldr	r3, [pc, #368]	; (8001960 <MX_GPIO_Init+0x25c>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	f003 0310 	and.w	r3, r3, #16
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 80017fa:	2201      	movs	r2, #1
 80017fc:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8001800:	4858      	ldr	r0, [pc, #352]	; (8001964 <MX_GPIO_Init+0x260>)
 8001802:	f002 fd87 	bl	8004314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD5110SDIN_Pin|LCD5110SCE_Pin, GPIO_PIN_RESET);
 8001806:	2200      	movs	r2, #0
 8001808:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800180c:	4856      	ldr	r0, [pc, #344]	; (8001968 <MX_GPIO_Init+0x264>)
 800180e:	f002 fd81 	bl	8004314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LCD5110SCLK_Pin|LCD5110RESET_Pin, GPIO_PIN_RESET);
 8001812:	2200      	movs	r2, #0
 8001814:	210c      	movs	r1, #12
 8001816:	4855      	ldr	r0, [pc, #340]	; (800196c <MX_GPIO_Init+0x268>)
 8001818:	f002 fd7c 	bl	8004314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD5110DC_Pin|LCD5110GND_Pin, GPIO_PIN_RESET);
 800181c:	2200      	movs	r2, #0
 800181e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001822:	4853      	ldr	r0, [pc, #332]	; (8001970 <MX_GPIO_Init+0x26c>)
 8001824:	f002 fd76 	bl	8004314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 8001828:	2200      	movs	r2, #0
 800182a:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800182e:	4851      	ldr	r0, [pc, #324]	; (8001974 <MX_GPIO_Init+0x270>)
 8001830:	f002 fd70 	bl	8004314 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 8001834:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183a:	2301      	movs	r3, #1
 800183c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800183e:	2301      	movs	r3, #1
 8001840:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001842:	2300      	movs	r3, #0
 8001844:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001846:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800184a:	4619      	mov	r1, r3
 800184c:	4845      	ldr	r0, [pc, #276]	; (8001964 <MX_GPIO_Init+0x260>)
 800184e:	f002 fbc5 	bl	8003fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD5110SDIN_Pin LCD5110SCE_Pin */
  GPIO_InitStruct.Pin = LCD5110SDIN_Pin|LCD5110SCE_Pin;
 8001852:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001858:	2301      	movs	r3, #1
 800185a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001860:	2303      	movs	r3, #3
 8001862:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001868:	4619      	mov	r1, r3
 800186a:	483f      	ldr	r0, [pc, #252]	; (8001968 <MX_GPIO_Init+0x264>)
 800186c:	f002 fbb6 	bl	8003fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD5110SCLK_Pin LCD5110RESET_Pin */
  GPIO_InitStruct.Pin = LCD5110SCLK_Pin|LCD5110RESET_Pin;
 8001870:	230c      	movs	r3, #12
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001874:	2301      	movs	r3, #1
 8001876:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187c:	2303      	movs	r3, #3
 800187e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001884:	4619      	mov	r1, r3
 8001886:	4839      	ldr	r0, [pc, #228]	; (800196c <MX_GPIO_Init+0x268>)
 8001888:	f002 fba8 	bl	8003fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD5110DC_Pin */
  GPIO_InitStruct.Pin = LCD5110DC_Pin;
 800188c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	2301      	movs	r3, #1
 8001894:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189a:	2303      	movs	r3, #3
 800189c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD5110DC_GPIO_Port, &GPIO_InitStruct);
 800189e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a2:	4619      	mov	r1, r3
 80018a4:	4832      	ldr	r0, [pc, #200]	; (8001970 <MX_GPIO_Init+0x26c>)
 80018a6:	f002 fb99 	bl	8003fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD5110GND_Pin */
  GPIO_InitStruct.Pin = LCD5110GND_Pin;
 80018aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b0:	2301      	movs	r3, #1
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018b4:	2302      	movs	r3, #2
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b8:	2303      	movs	r3, #3
 80018ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD5110GND_GPIO_Port, &GPIO_InitStruct);
 80018bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c0:	4619      	mov	r1, r3
 80018c2:	482b      	ldr	r0, [pc, #172]	; (8001970 <MX_GPIO_Init+0x26c>)
 80018c4:	f002 fb8a 	bl	8003fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW3_Pin ROW4_Pin */
  GPIO_InitStruct.Pin = ROW3_Pin|ROW4_Pin;
 80018c8:	2330      	movs	r3, #48	; 0x30
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018cc:	4b2a      	ldr	r3, [pc, #168]	; (8001978 <MX_GPIO_Init+0x274>)
 80018ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d8:	4619      	mov	r1, r3
 80018da:	4826      	ldr	r0, [pc, #152]	; (8001974 <MX_GPIO_Init+0x270>)
 80018dc:	f002 fb7e 	bl	8003fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin COL4_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin;
 80018e0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e6:	2301      	movs	r3, #1
 80018e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018ea:	2302      	movs	r3, #2
 80018ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	2300      	movs	r3, #0
 80018f0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f6:	4619      	mov	r1, r3
 80018f8:	481e      	ldr	r0, [pc, #120]	; (8001974 <MX_GPIO_Init+0x270>)
 80018fa:	f002 fb6f 	bl	8003fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW1_Pin ROW2_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin;
 80018fe:	2303      	movs	r3, #3
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001902:	4b1d      	ldr	r3, [pc, #116]	; (8001978 <MX_GPIO_Init+0x274>)
 8001904:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001906:	2301      	movs	r3, #1
 8001908:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800190a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800190e:	4619      	mov	r1, r3
 8001910:	481a      	ldr	r0, [pc, #104]	; (800197c <MX_GPIO_Init+0x278>)
 8001912:	f002 fb63 	bl	8003fdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2100      	movs	r1, #0
 800191a:	2006      	movs	r0, #6
 800191c:	f001 ffb7 	bl	800388e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001920:	2006      	movs	r0, #6
 8001922:	f001 ffd0 	bl	80038c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	2100      	movs	r1, #0
 800192a:	2007      	movs	r0, #7
 800192c:	f001 ffaf 	bl	800388e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001930:	2007      	movs	r0, #7
 8001932:	f001 ffc8 	bl	80038c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	200a      	movs	r0, #10
 800193c:	f001 ffa7 	bl	800388e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001940:	200a      	movs	r0, #10
 8001942:	f001 ffc0 	bl	80038c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	2017      	movs	r0, #23
 800194c:	f001 ff9f 	bl	800388e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001950:	2017      	movs	r0, #23
 8001952:	f001 ffb8 	bl	80038c6 <HAL_NVIC_EnableIRQ>

}
 8001956:	bf00      	nop
 8001958:	3738      	adds	r7, #56	; 0x38
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800
 8001964:	40021400 	.word	0x40021400
 8001968:	40020c00 	.word	0x40020c00
 800196c:	40021800 	.word	0x40021800
 8001970:	40020000 	.word	0x40020000
 8001974:	40020400 	.word	0x40020400
 8001978:	10210000 	.word	0x10210000
 800197c:	40021000 	.word	0x40021000

08001980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001984:	b672      	cpsid	i
}
 8001986:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001988:	e7fe      	b.n	8001988 <Error_Handler+0x8>
	...

0800198c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	607b      	str	r3, [r7, #4]
 8001996:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <HAL_MspInit+0x4c>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	4a0f      	ldr	r2, [pc, #60]	; (80019d8 <HAL_MspInit+0x4c>)
 800199c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a0:	6453      	str	r3, [r2, #68]	; 0x44
 80019a2:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <HAL_MspInit+0x4c>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019aa:	607b      	str	r3, [r7, #4]
 80019ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	603b      	str	r3, [r7, #0]
 80019b2:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <HAL_MspInit+0x4c>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	4a08      	ldr	r2, [pc, #32]	; (80019d8 <HAL_MspInit+0x4c>)
 80019b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019bc:	6413      	str	r3, [r2, #64]	; 0x40
 80019be:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <HAL_MspInit+0x4c>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c6:	603b      	str	r3, [r7, #0]
 80019c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80019ca:	2005      	movs	r0, #5
 80019cc:	f001 ff54 	bl	8003878 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d0:	bf00      	nop
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40023800 	.word	0x40023800

080019dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08c      	sub	sp, #48	; 0x30
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 031c 	add.w	r3, r7, #28
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a5f      	ldr	r2, [pc, #380]	; (8001b78 <HAL_ADC_MspInit+0x19c>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d159      	bne.n	8001ab2 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]
 8001a02:	4b5e      	ldr	r3, [pc, #376]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	4a5d      	ldr	r2, [pc, #372]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001a08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0e:	4b5b      	ldr	r3, [pc, #364]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a16:	61bb      	str	r3, [r7, #24]
 8001a18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	4b57      	ldr	r3, [pc, #348]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	4a56      	ldr	r2, [pc, #344]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2a:	4b54      	ldr	r3, [pc, #336]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a36:	2301      	movs	r3, #1
 8001a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a42:	f107 031c 	add.w	r3, r7, #28
 8001a46:	4619      	mov	r1, r3
 8001a48:	484d      	ldr	r0, [pc, #308]	; (8001b80 <HAL_ADC_MspInit+0x1a4>)
 8001a4a:	f002 fac7 	bl	8003fdc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a4e:	4b4d      	ldr	r3, [pc, #308]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a50:	4a4d      	ldr	r2, [pc, #308]	; (8001b88 <HAL_ADC_MspInit+0x1ac>)
 8001a52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a54:	4b4b      	ldr	r3, [pc, #300]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a5a:	4b4a      	ldr	r3, [pc, #296]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a60:	4b48      	ldr	r3, [pc, #288]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a66:	4b47      	ldr	r3, [pc, #284]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a6c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a6e:	4b45      	ldr	r3, [pc, #276]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a74:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a76:	4b43      	ldr	r3, [pc, #268]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a7c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a7e:	4b41      	ldr	r3, [pc, #260]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a84:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001a86:	4b3f      	ldr	r3, [pc, #252]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a88:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a8c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a8e:	4b3d      	ldr	r3, [pc, #244]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a94:	483b      	ldr	r0, [pc, #236]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001a96:	f001 ff31 	bl	80038fc <HAL_DMA_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001aa0:	f7ff ff6e 	bl	8001980 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a37      	ldr	r2, [pc, #220]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001aa8:	639a      	str	r2, [r3, #56]	; 0x38
 8001aaa:	4a36      	ldr	r2, [pc, #216]	; (8001b84 <HAL_ADC_MspInit+0x1a8>)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001ab0:	e05e      	b.n	8001b70 <HAL_ADC_MspInit+0x194>
  else if(hadc->Instance==ADC2)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a35      	ldr	r2, [pc, #212]	; (8001b8c <HAL_ADC_MspInit+0x1b0>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d159      	bne.n	8001b70 <HAL_ADC_MspInit+0x194>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001abc:	2300      	movs	r3, #0
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	4b2e      	ldr	r3, [pc, #184]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac4:	4a2d      	ldr	r2, [pc, #180]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001ac6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aca:	6453      	str	r3, [r2, #68]	; 0x44
 8001acc:	4b2b      	ldr	r3, [pc, #172]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	4b27      	ldr	r3, [pc, #156]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae0:	4a26      	ldr	r2, [pc, #152]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001ae2:	f043 0304 	orr.w	r3, r3, #4
 8001ae6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae8:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <HAL_ADC_MspInit+0x1a0>)
 8001aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001af4:	2308      	movs	r3, #8
 8001af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001af8:	2303      	movs	r3, #3
 8001afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b00:	f107 031c 	add.w	r3, r7, #28
 8001b04:	4619      	mov	r1, r3
 8001b06:	4822      	ldr	r0, [pc, #136]	; (8001b90 <HAL_ADC_MspInit+0x1b4>)
 8001b08:	f002 fa68 	bl	8003fdc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8001b0c:	4b21      	ldr	r3, [pc, #132]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b0e:	4a22      	ldr	r2, [pc, #136]	; (8001b98 <HAL_ADC_MspInit+0x1bc>)
 8001b10:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8001b12:	4b20      	ldr	r3, [pc, #128]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b18:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b1a:	4b1e      	ldr	r3, [pc, #120]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b20:	4b1c      	ldr	r3, [pc, #112]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001b26:	4b1b      	ldr	r3, [pc, #108]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b2c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b2e:	4b19      	ldr	r3, [pc, #100]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b34:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b36:	4b17      	ldr	r3, [pc, #92]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b3c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001b3e:	4b15      	ldr	r3, [pc, #84]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b44:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8001b46:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b4c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b4e:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001b54:	480f      	ldr	r0, [pc, #60]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b56:	f001 fed1 	bl	80038fc <HAL_DMA_Init>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <HAL_ADC_MspInit+0x188>
      Error_Handler();
 8001b60:	f7ff ff0e 	bl	8001980 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a0b      	ldr	r2, [pc, #44]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b68:	639a      	str	r2, [r3, #56]	; 0x38
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <HAL_ADC_MspInit+0x1b8>)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001b70:	bf00      	nop
 8001b72:	3730      	adds	r7, #48	; 0x30
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	40012000 	.word	0x40012000
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	40020000 	.word	0x40020000
 8001b84:	200004d4 	.word	0x200004d4
 8001b88:	40026410 	.word	0x40026410
 8001b8c:	40012100 	.word	0x40012100
 8001b90:	40020800 	.word	0x40020800
 8001b94:	20000634 	.word	0x20000634
 8001b98:	40026440 	.word	0x40026440

08001b9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a2a      	ldr	r2, [pc, #168]	; (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d116      	bne.n	8001bdc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	4b29      	ldr	r3, [pc, #164]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb6:	4a28      	ldr	r2, [pc, #160]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001bb8:	f043 0302 	orr.w	r3, r3, #2
 8001bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bbe:	4b26      	ldr	r3, [pc, #152]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2101      	movs	r1, #1
 8001bce:	201d      	movs	r0, #29
 8001bd0:	f001 fe5d 	bl	800388e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001bd4:	201d      	movs	r0, #29
 8001bd6:	f001 fe76 	bl	80038c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001bda:	e036      	b.n	8001c4a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a1e      	ldr	r2, [pc, #120]	; (8001c5c <HAL_TIM_Base_MspInit+0xc0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d116      	bne.n	8001c14 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	4b1b      	ldr	r3, [pc, #108]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	4a1a      	ldr	r2, [pc, #104]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf6:	4b18      	ldr	r3, [pc, #96]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 1);
 8001c02:	2201      	movs	r2, #1
 8001c04:	2101      	movs	r1, #1
 8001c06:	201e      	movs	r0, #30
 8001c08:	f001 fe41 	bl	800388e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001c0c:	201e      	movs	r0, #30
 8001c0e:	f001 fe5a 	bl	80038c6 <HAL_NVIC_EnableIRQ>
}
 8001c12:	e01a      	b.n	8001c4a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM5)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a11      	ldr	r2, [pc, #68]	; (8001c60 <HAL_TIM_Base_MspInit+0xc4>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d115      	bne.n	8001c4a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	4b0d      	ldr	r3, [pc, #52]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	4a0c      	ldr	r2, [pc, #48]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001c28:	f043 0308 	orr.w	r3, r3, #8
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 0308 	and.w	r3, r3, #8
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 1);
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	2032      	movs	r0, #50	; 0x32
 8001c40:	f001 fe25 	bl	800388e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001c44:	2032      	movs	r0, #50	; 0x32
 8001c46:	f001 fe3e 	bl	80038c6 <HAL_NVIC_EnableIRQ>
}
 8001c4a:	bf00      	nop
 8001c4c:	3718      	adds	r7, #24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40000400 	.word	0x40000400
 8001c58:	40023800 	.word	0x40023800
 8001c5c:	40000800 	.word	0x40000800
 8001c60:	40000c00 	.word	0x40000c00

08001c64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 030c 	add.w	r3, r7, #12
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a12      	ldr	r2, [pc, #72]	; (8001ccc <HAL_TIM_MspPostInit+0x68>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d11d      	bne.n	8001cc2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	4a10      	ldr	r2, [pc, #64]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6313      	str	r3, [r2, #48]	; 0x30
 8001c96:	4b0e      	ldr	r3, [pc, #56]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ca2:	2340      	movs	r3, #64	; 0x40
 8001ca4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 030c 	add.w	r3, r7, #12
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4805      	ldr	r0, [pc, #20]	; (8001cd4 <HAL_TIM_MspPostInit+0x70>)
 8001cbe:	f002 f98d 	bl	8003fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001cc2:	bf00      	nop
 8001cc4:	3720      	adds	r7, #32
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40000400 	.word	0x40000400
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40020000 	.word	0x40020000

08001cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cdc:	e7fe      	b.n	8001cdc <NMI_Handler+0x4>

08001cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce2:	e7fe      	b.n	8001ce2 <HardFault_Handler+0x4>

08001ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <MemManage_Handler+0x4>

08001cea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cee:	e7fe      	b.n	8001cee <BusFault_Handler+0x4>

08001cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <UsageFault_Handler+0x4>

08001cf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d24:	f001 f882 	bl	8002e2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001d32:	2001      	movs	r0, #1
 8001d34:	f002 fb22 	bl	800437c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  //PE0 ROW1
	if( (HAL_GetTick()-tick)>30)
 8001d38:	f001 f88c 	bl	8002e54 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	4b81      	ldr	r3, [pc, #516]	; (8001f44 <EXTI0_IRQHandler+0x218>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b1e      	cmp	r3, #30
 8001d46:	f240 80ed 	bls.w	8001f24 <EXTI0_IRQHandler+0x1f8>
	{

		for(uint8_t i=6;i<10;i++)
 8001d4a:	2306      	movs	r3, #6
 8001d4c:	71fb      	strb	r3, [r7, #7]
 8001d4e:	e0e3      	b.n	8001f18 <EXTI0_IRQHandler+0x1ec>
		{
				HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_SET);
 8001d50:	2201      	movs	r2, #1
 8001d52:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001d56:	487c      	ldr	r0, [pc, #496]	; (8001f48 <EXTI0_IRQHandler+0x21c>)
 8001d58:	f002 fadc 	bl	8004314 <HAL_GPIO_WritePin>
				PBout(i)=0;
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b7a      	ldr	r3, [pc, #488]	; (8001f4c <EXTI0_IRQHandler+0x220>)
 8001d64:	4413      	add	r3, r2
 8001d66:	461a      	mov	r2, r3
 8001d68:	2300      	movs	r3, #0
 8001d6a:	6013      	str	r3, [r2, #0]
				if(PEin(0)==0)
 8001d6c:	4b78      	ldr	r3, [pc, #480]	; (8001f50 <EXTI0_IRQHandler+0x224>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	f040 80ce 	bne.w	8001f12 <EXTI0_IRQHandler+0x1e6>
				{
					switch(i)
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	3b06      	subs	r3, #6
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	f200 80d1 	bhi.w	8001f22 <EXTI0_IRQHandler+0x1f6>
 8001d80:	a201      	add	r2, pc, #4	; (adr r2, 8001d88 <EXTI0_IRQHandler+0x5c>)
 8001d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d86:	bf00      	nop
 8001d88:	08001d99 	.word	0x08001d99
 8001d8c:	08001df9 	.word	0x08001df9
 8001d90:	08001e59 	.word	0x08001e59
 8001d94:	08001eb5 	.word	0x08001eb5
					{
						case 6:
						{
							while(PEin(0)==0){}
 8001d98:	bf00      	nop
 8001d9a:	4b6d      	ldr	r3, [pc, #436]	; (8001f50 <EXTI0_IRQHandler+0x224>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0fb      	beq.n	8001d9a <EXTI0_IRQHandler+0x6e>
							if((VoltageSet-5.0)<0.0)
 8001da2:	4b6c      	ldr	r3, [pc, #432]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001da4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	4b6a      	ldr	r3, [pc, #424]	; (8001f58 <EXTI0_IRQHandler+0x22c>)
 8001dae:	f7fe fa6b 	bl	8000288 <__aeabi_dsub>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4610      	mov	r0, r2
 8001db8:	4619      	mov	r1, r3
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	f04f 0300 	mov.w	r3, #0
 8001dc2:	f7fe fe8b 	bl	8000adc <__aeabi_dcmplt>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d007      	beq.n	8001ddc <EXTI0_IRQHandler+0xb0>
							{
								VoltageSet=0.0;
 8001dcc:	4961      	ldr	r1, [pc, #388]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	f04f 0300 	mov.w	r3, #0
 8001dd6:	e9c1 2300 	strd	r2, r3, [r1]
							}
							else{
								VoltageSet-=5.0;
							}
							goto END;
 8001dda:	e099      	b.n	8001f10 <EXTI0_IRQHandler+0x1e4>
								VoltageSet-=5.0;
 8001ddc:	4b5d      	ldr	r3, [pc, #372]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001dde:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	4b5c      	ldr	r3, [pc, #368]	; (8001f58 <EXTI0_IRQHandler+0x22c>)
 8001de8:	f7fe fa4e 	bl	8000288 <__aeabi_dsub>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	4958      	ldr	r1, [pc, #352]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001df2:	e9c1 2300 	strd	r2, r3, [r1]
							goto END;
 8001df6:	e08b      	b.n	8001f10 <EXTI0_IRQHandler+0x1e4>

						}
						case 7:
						{
							while(PEin(0)==0){}
 8001df8:	bf00      	nop
 8001dfa:	4b55      	ldr	r3, [pc, #340]	; (8001f50 <EXTI0_IRQHandler+0x224>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d0fb      	beq.n	8001dfa <EXTI0_IRQHandler+0xce>
							if((VoltageSet-1.0)<0.0)
 8001e02:	4b54      	ldr	r3, [pc, #336]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001e04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e08:	f04f 0200 	mov.w	r2, #0
 8001e0c:	4b53      	ldr	r3, [pc, #332]	; (8001f5c <EXTI0_IRQHandler+0x230>)
 8001e0e:	f7fe fa3b 	bl	8000288 <__aeabi_dsub>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4610      	mov	r0, r2
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f04f 0200 	mov.w	r2, #0
 8001e1e:	f04f 0300 	mov.w	r3, #0
 8001e22:	f7fe fe5b 	bl	8000adc <__aeabi_dcmplt>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d007      	beq.n	8001e3c <EXTI0_IRQHandler+0x110>
							{
								VoltageSet=0.0;
 8001e2c:	4949      	ldr	r1, [pc, #292]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001e2e:	f04f 0200 	mov.w	r2, #0
 8001e32:	f04f 0300 	mov.w	r3, #0
 8001e36:	e9c1 2300 	strd	r2, r3, [r1]
							}
							else
							{
								VoltageSet-=1.0;
							}
							goto END;
 8001e3a:	e069      	b.n	8001f10 <EXTI0_IRQHandler+0x1e4>
								VoltageSet-=1.0;
 8001e3c:	4b45      	ldr	r3, [pc, #276]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001e3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	4b45      	ldr	r3, [pc, #276]	; (8001f5c <EXTI0_IRQHandler+0x230>)
 8001e48:	f7fe fa1e 	bl	8000288 <__aeabi_dsub>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4940      	ldr	r1, [pc, #256]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001e52:	e9c1 2300 	strd	r2, r3, [r1]
							goto END;
 8001e56:	e05b      	b.n	8001f10 <EXTI0_IRQHandler+0x1e4>


						}
						case 8:
						{
							while(PEin(0)==0){}
 8001e58:	bf00      	nop
 8001e5a:	4b3d      	ldr	r3, [pc, #244]	; (8001f50 <EXTI0_IRQHandler+0x224>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0fb      	beq.n	8001e5a <EXTI0_IRQHandler+0x12e>
							if((VoltageSet+1.0)>30.0)
 8001e62:	4b3c      	ldr	r3, [pc, #240]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001e64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e68:	f04f 0200 	mov.w	r2, #0
 8001e6c:	4b3b      	ldr	r3, [pc, #236]	; (8001f5c <EXTI0_IRQHandler+0x230>)
 8001e6e:	f7fe fa0d 	bl	800028c <__adddf3>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4610      	mov	r0, r2
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4b38      	ldr	r3, [pc, #224]	; (8001f60 <EXTI0_IRQHandler+0x234>)
 8001e80:	f7fe fe4a 	bl	8000b18 <__aeabi_dcmpgt>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d006      	beq.n	8001e98 <EXTI0_IRQHandler+0x16c>
							{
								VoltageSet=30.0;
 8001e8a:	4932      	ldr	r1, [pc, #200]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	4b33      	ldr	r3, [pc, #204]	; (8001f60 <EXTI0_IRQHandler+0x234>)
 8001e92:	e9c1 2300 	strd	r2, r3, [r1]
							}
							else
							{
								VoltageSet+=1.0;
							}
							goto END;
 8001e96:	e03b      	b.n	8001f10 <EXTI0_IRQHandler+0x1e4>
								VoltageSet+=1.0;
 8001e98:	4b2e      	ldr	r3, [pc, #184]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001e9a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	4b2e      	ldr	r3, [pc, #184]	; (8001f5c <EXTI0_IRQHandler+0x230>)
 8001ea4:	f7fe f9f2 	bl	800028c <__adddf3>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4929      	ldr	r1, [pc, #164]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001eae:	e9c1 2300 	strd	r2, r3, [r1]
							goto END;
 8001eb2:	e02d      	b.n	8001f10 <EXTI0_IRQHandler+0x1e4>
						}
						case 9:
						{
							while(PEin(0)==0){}
 8001eb4:	bf00      	nop
 8001eb6:	4b26      	ldr	r3, [pc, #152]	; (8001f50 <EXTI0_IRQHandler+0x224>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0fb      	beq.n	8001eb6 <EXTI0_IRQHandler+0x18a>
							if((VoltageSet+5.0)>30.0)
 8001ebe:	4b25      	ldr	r3, [pc, #148]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001ec0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	4b23      	ldr	r3, [pc, #140]	; (8001f58 <EXTI0_IRQHandler+0x22c>)
 8001eca:	f7fe f9df 	bl	800028c <__adddf3>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	4b21      	ldr	r3, [pc, #132]	; (8001f60 <EXTI0_IRQHandler+0x234>)
 8001edc:	f7fe fe1c 	bl	8000b18 <__aeabi_dcmpgt>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d006      	beq.n	8001ef4 <EXTI0_IRQHandler+0x1c8>
							{
								VoltageSet=30.0;
 8001ee6:	491b      	ldr	r1, [pc, #108]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	4b1c      	ldr	r3, [pc, #112]	; (8001f60 <EXTI0_IRQHandler+0x234>)
 8001eee:	e9c1 2300 	strd	r2, r3, [r1]
							}
							else
							{
								VoltageSet+=5.0;
							}
							goto END;
 8001ef2:	e00c      	b.n	8001f0e <EXTI0_IRQHandler+0x1e2>
								VoltageSet+=5.0;
 8001ef4:	4b17      	ldr	r3, [pc, #92]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001ef6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001efa:	f04f 0200 	mov.w	r2, #0
 8001efe:	4b16      	ldr	r3, [pc, #88]	; (8001f58 <EXTI0_IRQHandler+0x22c>)
 8001f00:	f7fe f9c4 	bl	800028c <__adddf3>
 8001f04:	4602      	mov	r2, r0
 8001f06:	460b      	mov	r3, r1
 8001f08:	4912      	ldr	r1, [pc, #72]	; (8001f54 <EXTI0_IRQHandler+0x228>)
 8001f0a:	e9c1 2300 	strd	r2, r3, [r1]
							goto END;
 8001f0e:	bf00      	nop
						}
					}
						END:
						break;
 8001f10:	e007      	b.n	8001f22 <EXTI0_IRQHandler+0x1f6>
		for(uint8_t i=6;i<10;i++)
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	3301      	adds	r3, #1
 8001f16:	71fb      	strb	r3, [r7, #7]
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	2b09      	cmp	r3, #9
 8001f1c:	f67f af18 	bls.w	8001d50 <EXTI0_IRQHandler+0x24>
 8001f20:	e000      	b.n	8001f24 <EXTI0_IRQHandler+0x1f8>
						break;
 8001f22:	bf00      	nop
				}
		}
	}
	HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 8001f24:	2200      	movs	r2, #0
 8001f26:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001f2a:	4807      	ldr	r0, [pc, #28]	; (8001f48 <EXTI0_IRQHandler+0x21c>)
 8001f2c:	f002 f9f2 	bl	8004314 <HAL_GPIO_WritePin>
	tick = HAL_GetTick();
 8001f30:	f000 ff90 	bl	8002e54 <HAL_GetTick>
 8001f34:	4603      	mov	r3, r0
 8001f36:	4a03      	ldr	r2, [pc, #12]	; (8001f44 <EXTI0_IRQHandler+0x218>)
 8001f38:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	200006b8 	.word	0x200006b8
 8001f48:	40020400 	.word	0x40020400
 8001f4c:	42408280 	.word	0x42408280
 8001f50:	42420200 	.word	0x42420200
 8001f54:	20000008 	.word	0x20000008
 8001f58:	40140000 	.word	0x40140000
 8001f5c:	3ff00000 	.word	0x3ff00000
 8001f60:	403e0000 	.word	0x403e0000
 8001f64:	00000000 	.word	0x00000000

08001f68 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001f6e:	2002      	movs	r0, #2
 8001f70:	f002 fa04 	bl	800437c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  //PE1 ROW2
	if( (HAL_GetTick()-tick)>30)
 8001f74:	f000 ff6e 	bl	8002e54 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	4b8b      	ldr	r3, [pc, #556]	; (80021a8 <EXTI1_IRQHandler+0x240>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b1e      	cmp	r3, #30
 8001f82:	f240 80fb 	bls.w	800217c <EXTI1_IRQHandler+0x214>
	{


	for(uint8_t i=6;i<10;i++)
 8001f86:	2306      	movs	r3, #6
 8001f88:	71fb      	strb	r3, [r7, #7]
 8001f8a:	e0e6      	b.n	800215a <EXTI1_IRQHandler+0x1f2>
	{
		HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_SET);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001f92:	4886      	ldr	r0, [pc, #536]	; (80021ac <EXTI1_IRQHandler+0x244>)
 8001f94:	f002 f9be 	bl	8004314 <HAL_GPIO_WritePin>
		PBout(i)=0;
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b84      	ldr	r3, [pc, #528]	; (80021b0 <EXTI1_IRQHandler+0x248>)
 8001fa0:	4413      	add	r3, r2
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	6013      	str	r3, [r2, #0]
		if(PEin(1)==0)
 8001fa8:	4b82      	ldr	r3, [pc, #520]	; (80021b4 <EXTI1_IRQHandler+0x24c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f040 80d1 	bne.w	8002154 <EXTI1_IRQHandler+0x1ec>
		{
			switch(i)
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	3b06      	subs	r3, #6
 8001fb6:	2b03      	cmp	r3, #3
 8001fb8:	f200 80d4 	bhi.w	8002164 <EXTI1_IRQHandler+0x1fc>
 8001fbc:	a201      	add	r2, pc, #4	; (adr r2, 8001fc4 <EXTI1_IRQHandler+0x5c>)
 8001fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc2:	bf00      	nop
 8001fc4:	08001fd5 	.word	0x08001fd5
 8001fc8:	08002035 	.word	0x08002035
 8001fcc:	08002095 	.word	0x08002095
 8001fd0:	080020f5 	.word	0x080020f5
			{
				case 6:
				{

					while(PEin(1)==0){}
 8001fd4:	bf00      	nop
 8001fd6:	4b77      	ldr	r3, [pc, #476]	; (80021b4 <EXTI1_IRQHandler+0x24c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0fb      	beq.n	8001fd6 <EXTI1_IRQHandler+0x6e>
					if((CurrentSet-0.5)<0)
 8001fde:	4b76      	ldr	r3, [pc, #472]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 8001fe0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	4b74      	ldr	r3, [pc, #464]	; (80021bc <EXTI1_IRQHandler+0x254>)
 8001fea:	f7fe f94d 	bl	8000288 <__aeabi_dsub>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4610      	mov	r0, r2
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	f7fe fd6d 	bl	8000adc <__aeabi_dcmplt>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d007      	beq.n	8002018 <EXTI1_IRQHandler+0xb0>
					{
						CurrentSet=0;
 8002008:	496b      	ldr	r1, [pc, #428]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	f04f 0300 	mov.w	r3, #0
 8002012:	e9c1 2300 	strd	r2, r3, [r1]
					}
					else
					{
						CurrentSet-=0.2;
					}
					goto END;
 8002016:	e09c      	b.n	8002152 <EXTI1_IRQHandler+0x1ea>
						CurrentSet-=0.2;
 8002018:	4b67      	ldr	r3, [pc, #412]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 800201a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800201e:	a35a      	add	r3, pc, #360	; (adr r3, 8002188 <EXTI1_IRQHandler+0x220>)
 8002020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002024:	f7fe f930 	bl	8000288 <__aeabi_dsub>
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	4962      	ldr	r1, [pc, #392]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 800202e:	e9c1 2300 	strd	r2, r3, [r1]
					goto END;
 8002032:	e08e      	b.n	8002152 <EXTI1_IRQHandler+0x1ea>
				}
				case 7:
				{
					while(PEin(1)==0){}
 8002034:	bf00      	nop
 8002036:	4b5f      	ldr	r3, [pc, #380]	; (80021b4 <EXTI1_IRQHandler+0x24c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d0fb      	beq.n	8002036 <EXTI1_IRQHandler+0xce>
					if((CurrentSet-0.1)<0)
 800203e:	4b5e      	ldr	r3, [pc, #376]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 8002040:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002044:	a352      	add	r3, pc, #328	; (adr r3, 8002190 <EXTI1_IRQHandler+0x228>)
 8002046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204a:	f7fe f91d 	bl	8000288 <__aeabi_dsub>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4610      	mov	r0, r2
 8002054:	4619      	mov	r1, r3
 8002056:	f04f 0200 	mov.w	r2, #0
 800205a:	f04f 0300 	mov.w	r3, #0
 800205e:	f7fe fd3d 	bl	8000adc <__aeabi_dcmplt>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d007      	beq.n	8002078 <EXTI1_IRQHandler+0x110>
					{
						CurrentSet=0;
 8002068:	4953      	ldr	r1, [pc, #332]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 800206a:	f04f 0200 	mov.w	r2, #0
 800206e:	f04f 0300 	mov.w	r3, #0
 8002072:	e9c1 2300 	strd	r2, r3, [r1]
					}
					else
					{
						CurrentSet-=0.05;
					}
					goto END;
 8002076:	e06c      	b.n	8002152 <EXTI1_IRQHandler+0x1ea>
						CurrentSet-=0.05;
 8002078:	4b4f      	ldr	r3, [pc, #316]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 800207a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800207e:	a346      	add	r3, pc, #280	; (adr r3, 8002198 <EXTI1_IRQHandler+0x230>)
 8002080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002084:	f7fe f900 	bl	8000288 <__aeabi_dsub>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	494a      	ldr	r1, [pc, #296]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 800208e:	e9c1 2300 	strd	r2, r3, [r1]
					goto END;
 8002092:	e05e      	b.n	8002152 <EXTI1_IRQHandler+0x1ea>


				}
				case 8:
				{
					while(PEin(1)==0){}
 8002094:	bf00      	nop
 8002096:	4b47      	ldr	r3, [pc, #284]	; (80021b4 <EXTI1_IRQHandler+0x24c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0fb      	beq.n	8002096 <EXTI1_IRQHandler+0x12e>
					if((CurrentSet+0.1)>2)
 800209e:	4b46      	ldr	r3, [pc, #280]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 80020a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020a4:	a33a      	add	r3, pc, #232	; (adr r3, 8002190 <EXTI1_IRQHandler+0x228>)
 80020a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020aa:	f7fe f8ef 	bl	800028c <__adddf3>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4610      	mov	r0, r2
 80020b4:	4619      	mov	r1, r3
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020be:	f7fe fd2b 	bl	8000b18 <__aeabi_dcmpgt>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d007      	beq.n	80020d8 <EXTI1_IRQHandler+0x170>
					{
						CurrentSet=2;
 80020c8:	493b      	ldr	r1, [pc, #236]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020d2:	e9c1 2300 	strd	r2, r3, [r1]
					}
					else
					{
						CurrentSet+=0.05;
					}
					goto END;
 80020d6:	e03c      	b.n	8002152 <EXTI1_IRQHandler+0x1ea>
						CurrentSet+=0.05;
 80020d8:	4b37      	ldr	r3, [pc, #220]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 80020da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020de:	a32e      	add	r3, pc, #184	; (adr r3, 8002198 <EXTI1_IRQHandler+0x230>)
 80020e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e4:	f7fe f8d2 	bl	800028c <__adddf3>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4932      	ldr	r1, [pc, #200]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 80020ee:	e9c1 2300 	strd	r2, r3, [r1]
					goto END;
 80020f2:	e02e      	b.n	8002152 <EXTI1_IRQHandler+0x1ea>


				}
				case 9:
				{
					while(PEin(1)==0){}
 80020f4:	bf00      	nop
 80020f6:	4b2f      	ldr	r3, [pc, #188]	; (80021b4 <EXTI1_IRQHandler+0x24c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0fb      	beq.n	80020f6 <EXTI1_IRQHandler+0x18e>
					if((CurrentSet+0.5)>2.1)
 80020fe:	4b2e      	ldr	r3, [pc, #184]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 8002100:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002104:	f04f 0200 	mov.w	r2, #0
 8002108:	4b2c      	ldr	r3, [pc, #176]	; (80021bc <EXTI1_IRQHandler+0x254>)
 800210a:	f7fe f8bf 	bl	800028c <__adddf3>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	4610      	mov	r0, r2
 8002114:	4619      	mov	r1, r3
 8002116:	a322      	add	r3, pc, #136	; (adr r3, 80021a0 <EXTI1_IRQHandler+0x238>)
 8002118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211c:	f7fe fcfc 	bl	8000b18 <__aeabi_dcmpgt>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d007      	beq.n	8002136 <EXTI1_IRQHandler+0x1ce>
					{
						CurrentSet=2;
 8002126:	4924      	ldr	r1, [pc, #144]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002130:	e9c1 2300 	strd	r2, r3, [r1]
					}
					else
					{
						CurrentSet+=0.2;
					}
					goto END;
 8002134:	e00c      	b.n	8002150 <EXTI1_IRQHandler+0x1e8>
						CurrentSet+=0.2;
 8002136:	4b20      	ldr	r3, [pc, #128]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 8002138:	e9d3 0100 	ldrd	r0, r1, [r3]
 800213c:	a312      	add	r3, pc, #72	; (adr r3, 8002188 <EXTI1_IRQHandler+0x220>)
 800213e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002142:	f7fe f8a3 	bl	800028c <__adddf3>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	491b      	ldr	r1, [pc, #108]	; (80021b8 <EXTI1_IRQHandler+0x250>)
 800214c:	e9c1 2300 	strd	r2, r3, [r1]
					goto END;
 8002150:	bf00      	nop
				}
			}
				END:
				break;
 8002152:	e007      	b.n	8002164 <EXTI1_IRQHandler+0x1fc>
	for(uint8_t i=6;i<10;i++)
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	3301      	adds	r3, #1
 8002158:	71fb      	strb	r3, [r7, #7]
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	2b09      	cmp	r3, #9
 800215e:	f67f af15 	bls.w	8001f8c <EXTI1_IRQHandler+0x24>
 8002162:	e000      	b.n	8002166 <EXTI1_IRQHandler+0x1fe>
				break;
 8002164:	bf00      	nop
		}
	}
	HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 8002166:	2200      	movs	r2, #0
 8002168:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800216c:	480f      	ldr	r0, [pc, #60]	; (80021ac <EXTI1_IRQHandler+0x244>)
 800216e:	f002 f8d1 	bl	8004314 <HAL_GPIO_WritePin>
	tick = HAL_GetTick();
 8002172:	f000 fe6f 	bl	8002e54 <HAL_GetTick>
 8002176:	4603      	mov	r3, r0
 8002178:	4a0b      	ldr	r2, [pc, #44]	; (80021a8 <EXTI1_IRQHandler+0x240>)
 800217a:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END EXTI1_IRQn 1 */
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	f3af 8000 	nop.w
 8002188:	9999999a 	.word	0x9999999a
 800218c:	3fc99999 	.word	0x3fc99999
 8002190:	9999999a 	.word	0x9999999a
 8002194:	3fb99999 	.word	0x3fb99999
 8002198:	9999999a 	.word	0x9999999a
 800219c:	3fa99999 	.word	0x3fa99999
 80021a0:	cccccccd 	.word	0xcccccccd
 80021a4:	4000cccc 	.word	0x4000cccc
 80021a8:	200006b8 	.word	0x200006b8
 80021ac:	40020400 	.word	0x40020400
 80021b0:	42408280 	.word	0x42408280
 80021b4:	42420204 	.word	0x42420204
 80021b8:	20000010 	.word	0x20000010
 80021bc:	3fe00000 	.word	0x3fe00000

080021c0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80021c6:	2010      	movs	r0, #16
 80021c8:	f002 f8d8 	bl	800437c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  //PB4 ROW3
	if( (HAL_GetTick()-tick)>30)
 80021cc:	f000 fe42 	bl	8002e54 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	4b62      	ldr	r3, [pc, #392]	; (800235c <EXTI4_IRQHandler+0x19c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b1e      	cmp	r3, #30
 80021da:	f240 80ba 	bls.w	8002352 <EXTI4_IRQHandler+0x192>
	{
		if(Mode==3){
 80021de:	4b60      	ldr	r3, [pc, #384]	; (8002360 <EXTI4_IRQHandler+0x1a0>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b03      	cmp	r3, #3
 80021e4:	f040 80b5 	bne.w	8002352 <EXTI4_IRQHandler+0x192>

	for(uint8_t i=6;i<10;i++)
 80021e8:	2306      	movs	r3, #6
 80021ea:	71fb      	strb	r3, [r7, #7]
 80021ec:	e0a0      	b.n	8002330 <EXTI4_IRQHandler+0x170>
	{
		HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_SET);
 80021ee:	2201      	movs	r2, #1
 80021f0:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80021f4:	485b      	ldr	r0, [pc, #364]	; (8002364 <EXTI4_IRQHandler+0x1a4>)
 80021f6:	f002 f88d 	bl	8004314 <HAL_GPIO_WritePin>
		PBout(i)=0;
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	461a      	mov	r2, r3
 8002200:	4b59      	ldr	r3, [pc, #356]	; (8002368 <EXTI4_IRQHandler+0x1a8>)
 8002202:	4413      	add	r3, r2
 8002204:	461a      	mov	r2, r3
 8002206:	2300      	movs	r3, #0
 8002208:	6013      	str	r3, [r2, #0]
		if(PBin(4)==0)
 800220a:	4b58      	ldr	r3, [pc, #352]	; (800236c <EXTI4_IRQHandler+0x1ac>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	f040 808b 	bne.w	800232a <EXTI4_IRQHandler+0x16a>
		{
			switch(i)
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	3b06      	subs	r3, #6
 8002218:	2b03      	cmp	r3, #3
 800221a:	f200 808e 	bhi.w	800233a <EXTI4_IRQHandler+0x17a>
 800221e:	a201      	add	r2, pc, #4	; (adr r2, 8002224 <EXTI4_IRQHandler+0x64>)
 8002220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002224:	08002235 	.word	0x08002235
 8002228:	0800226f 	.word	0x0800226f
 800222c:	080022a9 	.word	0x080022a9
 8002230:	080022e9 	.word	0x080022e9
			{
				case 6:
				{
					while(PBin(4)==0){}
 8002234:	bf00      	nop
 8002236:	4b4d      	ldr	r3, [pc, #308]	; (800236c <EXTI4_IRQHandler+0x1ac>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0fb      	beq.n	8002236 <EXTI4_IRQHandler+0x76>
					if((PWM-105)<0)
 800223e:	4b4c      	ldr	r3, [pc, #304]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 8002240:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002244:	2b68      	cmp	r3, #104	; 0x68
 8002246:	dc03      	bgt.n	8002250 <EXTI4_IRQHandler+0x90>
					{
						PWM=0;
 8002248:	4b49      	ldr	r3, [pc, #292]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 800224a:	2200      	movs	r2, #0
 800224c:	801a      	strh	r2, [r3, #0]
					else
					{
						PWM-=105;
						TIM3->CCR1 = PWM;
					}
					goto END;
 800224e:	e06b      	b.n	8002328 <EXTI4_IRQHandler+0x168>
						PWM-=105;
 8002250:	4b47      	ldr	r3, [pc, #284]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 8002252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002256:	b29b      	uxth	r3, r3
 8002258:	3b69      	subs	r3, #105	; 0x69
 800225a:	b29b      	uxth	r3, r3
 800225c:	b21a      	sxth	r2, r3
 800225e:	4b44      	ldr	r3, [pc, #272]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 8002260:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 8002262:	4b43      	ldr	r3, [pc, #268]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 8002264:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002268:	4b42      	ldr	r3, [pc, #264]	; (8002374 <EXTI4_IRQHandler+0x1b4>)
 800226a:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 800226c:	e05c      	b.n	8002328 <EXTI4_IRQHandler+0x168>

				}
				case 7:
				{
					while(PBin(4)==0){}
 800226e:	bf00      	nop
 8002270:	4b3e      	ldr	r3, [pc, #248]	; (800236c <EXTI4_IRQHandler+0x1ac>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0fb      	beq.n	8002270 <EXTI4_IRQHandler+0xb0>
					if((PWM-21)<0)
 8002278:	4b3d      	ldr	r3, [pc, #244]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 800227a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800227e:	2b14      	cmp	r3, #20
 8002280:	dc03      	bgt.n	800228a <EXTI4_IRQHandler+0xca>
					{
						PWM=0;
 8002282:	4b3b      	ldr	r3, [pc, #236]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 8002284:	2200      	movs	r2, #0
 8002286:	801a      	strh	r2, [r3, #0]
					else
					{
						PWM-=21;
						TIM3->CCR1 = PWM;
					}
					goto END;
 8002288:	e04e      	b.n	8002328 <EXTI4_IRQHandler+0x168>
						PWM-=21;
 800228a:	4b39      	ldr	r3, [pc, #228]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 800228c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002290:	b29b      	uxth	r3, r3
 8002292:	3b15      	subs	r3, #21
 8002294:	b29b      	uxth	r3, r3
 8002296:	b21a      	sxth	r2, r3
 8002298:	4b35      	ldr	r3, [pc, #212]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 800229a:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 800229c:	4b34      	ldr	r3, [pc, #208]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 800229e:	f9b3 2000 	ldrsh.w	r2, [r3]
 80022a2:	4b34      	ldr	r3, [pc, #208]	; (8002374 <EXTI4_IRQHandler+0x1b4>)
 80022a4:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 80022a6:	e03f      	b.n	8002328 <EXTI4_IRQHandler+0x168>
				}
				case 8:
				{
					while(PBin(4)==0){}
 80022a8:	bf00      	nop
 80022aa:	4b30      	ldr	r3, [pc, #192]	; (800236c <EXTI4_IRQHandler+0x1ac>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d0fb      	beq.n	80022aa <EXTI4_IRQHandler+0xea>
					if((PWM+21)>1890)
 80022b2:	4b2f      	ldr	r3, [pc, #188]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 80022b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022b8:	f240 724d 	movw	r2, #1869	; 0x74d
 80022bc:	4293      	cmp	r3, r2
 80022be:	dd04      	ble.n	80022ca <EXTI4_IRQHandler+0x10a>
					{
						PWM=1890;
 80022c0:	4b2b      	ldr	r3, [pc, #172]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 80022c2:	f240 7262 	movw	r2, #1890	; 0x762
 80022c6:	801a      	strh	r2, [r3, #0]
					else
					{
						PWM+=21;
						TIM3->CCR1 = PWM;
					}
					goto END;
 80022c8:	e02e      	b.n	8002328 <EXTI4_IRQHandler+0x168>
						PWM+=21;
 80022ca:	4b29      	ldr	r3, [pc, #164]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 80022cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	3315      	adds	r3, #21
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	b21a      	sxth	r2, r3
 80022d8:	4b25      	ldr	r3, [pc, #148]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 80022da:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 80022dc:	4b24      	ldr	r3, [pc, #144]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 80022de:	f9b3 2000 	ldrsh.w	r2, [r3]
 80022e2:	4b24      	ldr	r3, [pc, #144]	; (8002374 <EXTI4_IRQHandler+0x1b4>)
 80022e4:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 80022e6:	e01f      	b.n	8002328 <EXTI4_IRQHandler+0x168>
				}
				case 9:
				{
					while(PBin(4)==0){}
 80022e8:	bf00      	nop
 80022ea:	4b20      	ldr	r3, [pc, #128]	; (800236c <EXTI4_IRQHandler+0x1ac>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0fb      	beq.n	80022ea <EXTI4_IRQHandler+0x12a>
					if((PWM+105)>1890)
 80022f2:	4b1f      	ldr	r3, [pc, #124]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 80022f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022f8:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80022fc:	4293      	cmp	r3, r2
 80022fe:	dd04      	ble.n	800230a <EXTI4_IRQHandler+0x14a>
					{
						PWM=1890;
 8002300:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 8002302:	f240 7262 	movw	r2, #1890	; 0x762
 8002306:	801a      	strh	r2, [r3, #0]
					else
					{
						PWM+=105;
						TIM3->CCR1 = PWM;
					}
					goto END;
 8002308:	e00d      	b.n	8002326 <EXTI4_IRQHandler+0x166>
						PWM+=105;
 800230a:	4b19      	ldr	r3, [pc, #100]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 800230c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002310:	b29b      	uxth	r3, r3
 8002312:	3369      	adds	r3, #105	; 0x69
 8002314:	b29b      	uxth	r3, r3
 8002316:	b21a      	sxth	r2, r3
 8002318:	4b15      	ldr	r3, [pc, #84]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 800231a:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 800231c:	4b14      	ldr	r3, [pc, #80]	; (8002370 <EXTI4_IRQHandler+0x1b0>)
 800231e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002322:	4b14      	ldr	r3, [pc, #80]	; (8002374 <EXTI4_IRQHandler+0x1b4>)
 8002324:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 8002326:	bf00      	nop
				}
			}
				END:
				break;
 8002328:	e007      	b.n	800233a <EXTI4_IRQHandler+0x17a>
	for(uint8_t i=6;i<10;i++)
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	3301      	adds	r3, #1
 800232e:	71fb      	strb	r3, [r7, #7]
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	2b09      	cmp	r3, #9
 8002334:	f67f af5b 	bls.w	80021ee <EXTI4_IRQHandler+0x2e>
 8002338:	e000      	b.n	800233c <EXTI4_IRQHandler+0x17c>
				break;
 800233a:	bf00      	nop
		}
	}
	HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 800233c:	2200      	movs	r2, #0
 800233e:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8002342:	4808      	ldr	r0, [pc, #32]	; (8002364 <EXTI4_IRQHandler+0x1a4>)
 8002344:	f001 ffe6 	bl	8004314 <HAL_GPIO_WritePin>
	tick = HAL_GetTick();
 8002348:	f000 fd84 	bl	8002e54 <HAL_GetTick>
 800234c:	4603      	mov	r3, r0
 800234e:	4a03      	ldr	r2, [pc, #12]	; (800235c <EXTI4_IRQHandler+0x19c>)
 8002350:	6013      	str	r3, [r2, #0]
	}
	}
  /* USER CODE END EXTI4_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	200006b8 	.word	0x200006b8
 8002360:	20000000 	.word	0x20000000
 8002364:	40020400 	.word	0x40020400
 8002368:	42408280 	.word	0x42408280
 800236c:	42408210 	.word	0x42408210
 8002370:	20000216 	.word	0x20000216
 8002374:	40000400 	.word	0x40000400

08002378 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800237e:	2020      	movs	r0, #32
 8002380:	f001 fffc 	bl	800437c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  //PB5 ROW4
	if( (HAL_GetTick()-tick)>30)
 8002384:	f000 fd66 	bl	8002e54 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	4b37      	ldr	r3, [pc, #220]	; (8002468 <EXTI9_5_IRQHandler+0xf0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b1e      	cmp	r3, #30
 8002392:	d964      	bls.n	800245e <EXTI9_5_IRQHandler+0xe6>
	{


	for(uint8_t i=6;i<10;i++)
 8002394:	2306      	movs	r3, #6
 8002396:	71fb      	strb	r3, [r7, #7]
 8002398:	e051      	b.n	800243e <EXTI9_5_IRQHandler+0xc6>
	{
		HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_SET);
 800239a:	2201      	movs	r2, #1
 800239c:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80023a0:	4832      	ldr	r0, [pc, #200]	; (800246c <EXTI9_5_IRQHandler+0xf4>)
 80023a2:	f001 ffb7 	bl	8004314 <HAL_GPIO_WritePin>
		PBout(i)=0;
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	461a      	mov	r2, r3
 80023ac:	4b30      	ldr	r3, [pc, #192]	; (8002470 <EXTI9_5_IRQHandler+0xf8>)
 80023ae:	4413      	add	r3, r2
 80023b0:	461a      	mov	r2, r3
 80023b2:	2300      	movs	r3, #0
 80023b4:	6013      	str	r3, [r2, #0]
		if(PBin(5)==0)
 80023b6:	4b2f      	ldr	r3, [pc, #188]	; (8002474 <EXTI9_5_IRQHandler+0xfc>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d13c      	bne.n	8002438 <EXTI9_5_IRQHandler+0xc0>
		{
			switch(i)
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	3b06      	subs	r3, #6
 80023c2:	2b03      	cmp	r3, #3
 80023c4:	d83f      	bhi.n	8002446 <EXTI9_5_IRQHandler+0xce>
 80023c6:	a201      	add	r2, pc, #4	; (adr r2, 80023cc <EXTI9_5_IRQHandler+0x54>)
 80023c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023cc:	080023dd 	.word	0x080023dd
 80023d0:	080023fb 	.word	0x080023fb
 80023d4:	08002411 	.word	0x08002411
 80023d8:	08002427 	.word	0x08002427
			{
				case 6:
				{

					while(PBin(5)==0){}
 80023dc:	bf00      	nop
 80023de:	4b25      	ldr	r3, [pc, #148]	; (8002474 <EXTI9_5_IRQHandler+0xfc>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0fb      	beq.n	80023de <EXTI9_5_IRQHandler+0x66>
					Mode=0;
 80023e6:	4b24      	ldr	r3, [pc, #144]	; (8002478 <EXTI9_5_IRQHandler+0x100>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
					PWM=0;
 80023ec:	4b23      	ldr	r3, [pc, #140]	; (800247c <EXTI9_5_IRQHandler+0x104>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	801a      	strh	r2, [r3, #0]
					goto END;
 80023f2:	e020      	b.n	8002436 <EXTI9_5_IRQHandler+0xbe>
				}
				case 7:
				{
					while(PBin(5)==0)
					Mode=1;
 80023f4:	4b20      	ldr	r3, [pc, #128]	; (8002478 <EXTI9_5_IRQHandler+0x100>)
 80023f6:	2201      	movs	r2, #1
 80023f8:	701a      	strb	r2, [r3, #0]
					while(PBin(5)==0)
 80023fa:	4b1e      	ldr	r3, [pc, #120]	; (8002474 <EXTI9_5_IRQHandler+0xfc>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d0f8      	beq.n	80023f4 <EXTI9_5_IRQHandler+0x7c>
					PWM=0;
 8002402:	4b1e      	ldr	r3, [pc, #120]	; (800247c <EXTI9_5_IRQHandler+0x104>)
 8002404:	2200      	movs	r2, #0
 8002406:	801a      	strh	r2, [r3, #0]
					goto END;
 8002408:	e015      	b.n	8002436 <EXTI9_5_IRQHandler+0xbe>
				}
				case 8:
				{
					while(PBin(5)==0)
					Mode=2;
 800240a:	4b1b      	ldr	r3, [pc, #108]	; (8002478 <EXTI9_5_IRQHandler+0x100>)
 800240c:	2202      	movs	r2, #2
 800240e:	701a      	strb	r2, [r3, #0]
					while(PBin(5)==0)
 8002410:	4b18      	ldr	r3, [pc, #96]	; (8002474 <EXTI9_5_IRQHandler+0xfc>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d0f8      	beq.n	800240a <EXTI9_5_IRQHandler+0x92>
					PWM=0;
 8002418:	4b18      	ldr	r3, [pc, #96]	; (800247c <EXTI9_5_IRQHandler+0x104>)
 800241a:	2200      	movs	r2, #0
 800241c:	801a      	strh	r2, [r3, #0]
					goto END;
 800241e:	e00a      	b.n	8002436 <EXTI9_5_IRQHandler+0xbe>
				}
				case 9:
				{
					while(PBin(5)==0)
					Mode=3;
 8002420:	4b15      	ldr	r3, [pc, #84]	; (8002478 <EXTI9_5_IRQHandler+0x100>)
 8002422:	2203      	movs	r2, #3
 8002424:	701a      	strb	r2, [r3, #0]
					while(PBin(5)==0)
 8002426:	4b13      	ldr	r3, [pc, #76]	; (8002474 <EXTI9_5_IRQHandler+0xfc>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0f8      	beq.n	8002420 <EXTI9_5_IRQHandler+0xa8>
					PWM=0;
 800242e:	4b13      	ldr	r3, [pc, #76]	; (800247c <EXTI9_5_IRQHandler+0x104>)
 8002430:	2200      	movs	r2, #0
 8002432:	801a      	strh	r2, [r3, #0]
					goto END;
 8002434:	bf00      	nop
				}
			}
				END:
				break;
 8002436:	e006      	b.n	8002446 <EXTI9_5_IRQHandler+0xce>
	for(uint8_t i=6;i<10;i++)
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	3301      	adds	r3, #1
 800243c:	71fb      	strb	r3, [r7, #7]
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	2b09      	cmp	r3, #9
 8002442:	d9aa      	bls.n	800239a <EXTI9_5_IRQHandler+0x22>
 8002444:	e000      	b.n	8002448 <EXTI9_5_IRQHandler+0xd0>
				break;
 8002446:	bf00      	nop
		}
	}
	HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 8002448:	2200      	movs	r2, #0
 800244a:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800244e:	4807      	ldr	r0, [pc, #28]	; (800246c <EXTI9_5_IRQHandler+0xf4>)
 8002450:	f001 ff60 	bl	8004314 <HAL_GPIO_WritePin>
	tick = HAL_GetTick();
 8002454:	f000 fcfe 	bl	8002e54 <HAL_GetTick>
 8002458:	4603      	mov	r3, r0
 800245a:	4a03      	ldr	r2, [pc, #12]	; (8002468 <EXTI9_5_IRQHandler+0xf0>)
 800245c:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200006b8 	.word	0x200006b8
 800246c:	40020400 	.word	0x40020400
 8002470:	42408280 	.word	0x42408280
 8002474:	42408214 	.word	0x42408214
 8002478:	20000000 	.word	0x20000000
 800247c:	20000216 	.word	0x20000216

08002480 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002484:	4802      	ldr	r0, [pc, #8]	; (8002490 <TIM3_IRQHandler+0x10>)
 8002486:	f002 fe05 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	200003d8 	.word	0x200003d8
 8002494:	00000000 	.word	0x00000000

08002498 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800249e:	4884      	ldr	r0, [pc, #528]	; (80026b0 <TIM4_IRQHandler+0x218>)
 80024a0:	f002 fdf8 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  CurrentReal=0;
 80024a4:	4983      	ldr	r1, [pc, #524]	; (80026b4 <TIM4_IRQHandler+0x21c>)
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	f04f 0300 	mov.w	r3, #0
 80024ae:	e9c1 2300 	strd	r2, r3, [r1]

  for(int x=0;x<16;x++)
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	e013      	b.n	80024e0 <TIM4_IRQHandler+0x48>
  {
	  CurrentReal=CurrentReal+Current_12[x];
 80024b8:	4a7f      	ldr	r2, [pc, #508]	; (80026b8 <TIM4_IRQHandler+0x220>)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe f82f 	bl	8000524 <__aeabi_i2d>
 80024c6:	4b7b      	ldr	r3, [pc, #492]	; (80026b4 <TIM4_IRQHandler+0x21c>)
 80024c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024cc:	f7fd fede 	bl	800028c <__adddf3>
 80024d0:	4602      	mov	r2, r0
 80024d2:	460b      	mov	r3, r1
 80024d4:	4977      	ldr	r1, [pc, #476]	; (80026b4 <TIM4_IRQHandler+0x21c>)
 80024d6:	e9c1 2300 	strd	r2, r3, [r1]
  for(int x=0;x<16;x++)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	3301      	adds	r3, #1
 80024de:	60fb      	str	r3, [r7, #12]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2b0f      	cmp	r3, #15
 80024e4:	dde8      	ble.n	80024b8 <TIM4_IRQHandler+0x20>
  }

  CurrentReal/=16*4096/(3.3);
 80024e6:	4b73      	ldr	r3, [pc, #460]	; (80026b4 <TIM4_IRQHandler+0x21c>)
 80024e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024ec:	a36c      	add	r3, pc, #432	; (adr r3, 80026a0 <TIM4_IRQHandler+0x208>)
 80024ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f2:	f7fe f9ab 	bl	800084c <__aeabi_ddiv>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	496e      	ldr	r1, [pc, #440]	; (80026b4 <TIM4_IRQHandler+0x21c>)
 80024fc:	e9c1 2300 	strd	r2, r3, [r1]
  if(Mode==0)
 8002500:	4b6e      	ldr	r3, [pc, #440]	; (80026bc <TIM4_IRQHandler+0x224>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d129      	bne.n	800255c <TIM4_IRQHandler+0xc4>
  {
	  if(VoltageReal>VoltageSet)
 8002508:	4b6d      	ldr	r3, [pc, #436]	; (80026c0 <TIM4_IRQHandler+0x228>)
 800250a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800250e:	4b6d      	ldr	r3, [pc, #436]	; (80026c4 <TIM4_IRQHandler+0x22c>)
 8002510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002514:	f7fe fb00 	bl	8000b18 <__aeabi_dcmpgt>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <TIM4_IRQHandler+0x8e>
	  {
		  SubMode=0;
 800251e:	4b6a      	ldr	r3, [pc, #424]	; (80026c8 <TIM4_IRQHandler+0x230>)
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
 8002524:	e01a      	b.n	800255c <TIM4_IRQHandler+0xc4>
	  }
	  else
	  {
		  if(CurrentReal>(CurrentSet*0.9))
 8002526:	4b69      	ldr	r3, [pc, #420]	; (80026cc <TIM4_IRQHandler+0x234>)
 8002528:	e9d3 0100 	ldrd	r0, r1, [r3]
 800252c:	a35e      	add	r3, pc, #376	; (adr r3, 80026a8 <TIM4_IRQHandler+0x210>)
 800252e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002532:	f7fe f861 	bl	80005f8 <__aeabi_dmul>
 8002536:	4602      	mov	r2, r0
 8002538:	460b      	mov	r3, r1
 800253a:	4610      	mov	r0, r2
 800253c:	4619      	mov	r1, r3
 800253e:	4b5d      	ldr	r3, [pc, #372]	; (80026b4 <TIM4_IRQHandler+0x21c>)
 8002540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002544:	f7fe faca 	bl	8000adc <__aeabi_dcmplt>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d003      	beq.n	8002556 <TIM4_IRQHandler+0xbe>
		  {
			  SubMode=1;
 800254e:	4b5e      	ldr	r3, [pc, #376]	; (80026c8 <TIM4_IRQHandler+0x230>)
 8002550:	2201      	movs	r2, #1
 8002552:	701a      	strb	r2, [r3, #0]
 8002554:	e002      	b.n	800255c <TIM4_IRQHandler+0xc4>
		  }
		  else
		  {
			  SubMode=0;
 8002556:	4b5c      	ldr	r3, [pc, #368]	; (80026c8 <TIM4_IRQHandler+0x230>)
 8002558:	2200      	movs	r2, #0
 800255a:	701a      	strb	r2, [r3, #0]

  }



  if((Mode==0&&SubMode==1)||Mode==2)
 800255c:	4b57      	ldr	r3, [pc, #348]	; (80026bc <TIM4_IRQHandler+0x224>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d103      	bne.n	800256c <TIM4_IRQHandler+0xd4>
 8002564:	4b58      	ldr	r3, [pc, #352]	; (80026c8 <TIM4_IRQHandler+0x230>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d004      	beq.n	8002576 <TIM4_IRQHandler+0xde>
 800256c:	4b53      	ldr	r3, [pc, #332]	; (80026bc <TIM4_IRQHandler+0x224>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b02      	cmp	r3, #2
 8002572:	f040 808e 	bne.w	8002692 <TIM4_IRQHandler+0x1fa>
  {

		  Cpid_error = CurrentSet - CurrentReal;
 8002576:	4b55      	ldr	r3, [pc, #340]	; (80026cc <TIM4_IRQHandler+0x234>)
 8002578:	e9d3 0100 	ldrd	r0, r1, [r3]
 800257c:	4b4d      	ldr	r3, [pc, #308]	; (80026b4 <TIM4_IRQHandler+0x21c>)
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	f7fd fe81 	bl	8000288 <__aeabi_dsub>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	4951      	ldr	r1, [pc, #324]	; (80026d0 <TIM4_IRQHandler+0x238>)
 800258c:	e9c1 2300 	strd	r2, r3, [r1]
		  PWM += arm_pid_f32(&CPID, Cpid_error);
 8002590:	4b4f      	ldr	r3, [pc, #316]	; (80026d0 <TIM4_IRQHandler+0x238>)
 8002592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fb25 	bl	8000be8 <__aeabi_d2f>
 800259e:	4603      	mov	r3, r0
 80025a0:	4a4c      	ldr	r2, [pc, #304]	; (80026d4 <TIM4_IRQHandler+0x23c>)
 80025a2:	60ba      	str	r2, [r7, #8]
 80025a4:	607b      	str	r3, [r7, #4]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	ed93 7a00 	vldr	s14, [r3]
 80025ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80025b0:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	edd3 6a01 	vldr	s13, [r3, #4]
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80025c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80025c4:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	edd3 6a02 	vldr	s13, [r3, #8]
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	edd3 7a04 	vldr	s15, [r3, #16]
 80025d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80025e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025e6:	edc7 7a00 	vstr	s15, [r7]

    //限制增长
    if(out>100)
 80025ea:	edd7 7a00 	vldr	s15, [r7]
 80025ee:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80026d8 <TIM4_IRQHandler+0x240>
 80025f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025fa:	dd02      	ble.n	8002602 <TIM4_IRQHandler+0x16a>
    {
    	out=100;
 80025fc:	4b37      	ldr	r3, [pc, #220]	; (80026dc <TIM4_IRQHandler+0x244>)
 80025fe:	603b      	str	r3, [r7, #0]
 8002600:	e00a      	b.n	8002618 <TIM4_IRQHandler+0x180>
    }
    else if(out<-100)
 8002602:	edd7 7a00 	vldr	s15, [r7]
 8002606:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80026e0 <TIM4_IRQHandler+0x248>
 800260a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800260e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002612:	d501      	bpl.n	8002618 <TIM4_IRQHandler+0x180>
    {
    	out=-100;
 8002614:	4b33      	ldr	r3, [pc, #204]	; (80026e4 <TIM4_IRQHandler+0x24c>)
 8002616:	603b      	str	r3, [r7, #0]
    }

    /* Update state */
    S->state[1] = S->state[0];
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 800262c:	ed97 7a00 	vldr	s14, [r7]
 8002630:	4b2d      	ldr	r3, [pc, #180]	; (80026e8 <TIM4_IRQHandler+0x250>)
 8002632:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002636:	ee07 3a90 	vmov	s15, r3
 800263a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800263e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002642:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002646:	ee17 3a90 	vmov	r3, s15
 800264a:	b21a      	sxth	r2, r3
 800264c:	4b26      	ldr	r3, [pc, #152]	; (80026e8 <TIM4_IRQHandler+0x250>)
 800264e:	801a      	strh	r2, [r3, #0]

		  if(PWM>1890)
 8002650:	4b25      	ldr	r3, [pc, #148]	; (80026e8 <TIM4_IRQHandler+0x250>)
 8002652:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002656:	f240 7262 	movw	r2, #1890	; 0x762
 800265a:	4293      	cmp	r3, r2
 800265c:	dd08      	ble.n	8002670 <TIM4_IRQHandler+0x1d8>
		  {
			  PWM=1890;
 800265e:	4b22      	ldr	r3, [pc, #136]	; (80026e8 <TIM4_IRQHandler+0x250>)
 8002660:	f240 7262 	movw	r2, #1890	; 0x762
 8002664:	801a      	strh	r2, [r3, #0]
			  TIM3->CCR1 = 1890;
 8002666:	4b21      	ldr	r3, [pc, #132]	; (80026ec <TIM4_IRQHandler+0x254>)
 8002668:	f240 7262 	movw	r2, #1890	; 0x762
 800266c:	635a      	str	r2, [r3, #52]	; 0x34
		  }

  }

  /* USER CODE END TIM4_IRQn 1 */
}
 800266e:	e010      	b.n	8002692 <TIM4_IRQHandler+0x1fa>
		  else if(PWM<0)
 8002670:	4b1d      	ldr	r3, [pc, #116]	; (80026e8 <TIM4_IRQHandler+0x250>)
 8002672:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002676:	2b00      	cmp	r3, #0
 8002678:	da06      	bge.n	8002688 <TIM4_IRQHandler+0x1f0>
			  PWM=0;
 800267a:	4b1b      	ldr	r3, [pc, #108]	; (80026e8 <TIM4_IRQHandler+0x250>)
 800267c:	2200      	movs	r2, #0
 800267e:	801a      	strh	r2, [r3, #0]
			  TIM3->CCR1 = 0;
 8002680:	4b1a      	ldr	r3, [pc, #104]	; (80026ec <TIM4_IRQHandler+0x254>)
 8002682:	2200      	movs	r2, #0
 8002684:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002686:	e004      	b.n	8002692 <TIM4_IRQHandler+0x1fa>
			  TIM3->CCR1 = PWM;
 8002688:	4b17      	ldr	r3, [pc, #92]	; (80026e8 <TIM4_IRQHandler+0x250>)
 800268a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800268e:	4b17      	ldr	r3, [pc, #92]	; (80026ec <TIM4_IRQHandler+0x254>)
 8002690:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002692:	bf00      	nop
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	f3af 8000 	nop.w
 80026a0:	364d9365 	.word	0x364d9365
 80026a4:	40d364d9 	.word	0x40d364d9
 80026a8:	cccccccd 	.word	0xcccccccd
 80026ac:	3feccccc 	.word	0x3feccccc
 80026b0:	2000023c 	.word	0x2000023c
 80026b4:	200002e0 	.word	0x200002e0
 80026b8:	200005d0 	.word	0x200005d0
 80026bc:	20000000 	.word	0x20000000
 80026c0:	20000388 	.word	0x20000388
 80026c4:	20000008 	.word	0x20000008
 80026c8:	20000214 	.word	0x20000214
 80026cc:	20000010 	.word	0x20000010
 80026d0:	200006c0 	.word	0x200006c0
 80026d4:	20000548 	.word	0x20000548
 80026d8:	42c80000 	.word	0x42c80000
 80026dc:	42c80000 	.word	0x42c80000
 80026e0:	c2c80000 	.word	0xc2c80000
 80026e4:	c2c80000 	.word	0xc2c80000
 80026e8:	20000216 	.word	0x20000216
 80026ec:	40000400 	.word	0x40000400

080026f0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80026f6:	486e      	ldr	r0, [pc, #440]	; (80028b0 <TIM5_IRQHandler+0x1c0>)
 80026f8:	f002 fccc 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
  VoltageReal=0.0;
 80026fc:	496d      	ldr	r1, [pc, #436]	; (80028b4 <TIM5_IRQHandler+0x1c4>)
 80026fe:	f04f 0200 	mov.w	r2, #0
 8002702:	f04f 0300 	mov.w	r3, #0
 8002706:	e9c1 2300 	strd	r2, r3, [r1]


  for(int x=0;x<ADCTIMES;x++)
 800270a:	2300      	movs	r3, #0
 800270c:	60fb      	str	r3, [r7, #12]
 800270e:	e01c      	b.n	800274a <TIM5_IRQHandler+0x5a>
  {
	  VoltageReal=VoltageReal+Voltage_12[x]/(1.0*ADCTIMES);
 8002710:	4a69      	ldr	r2, [pc, #420]	; (80028b8 <TIM5_IRQHandler+0x1c8>)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002718:	4618      	mov	r0, r3
 800271a:	f7fd ff03 	bl	8000524 <__aeabi_i2d>
 800271e:	f04f 0200 	mov.w	r2, #0
 8002722:	4b66      	ldr	r3, [pc, #408]	; (80028bc <TIM5_IRQHandler+0x1cc>)
 8002724:	f7fe f892 	bl	800084c <__aeabi_ddiv>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4610      	mov	r0, r2
 800272e:	4619      	mov	r1, r3
 8002730:	4b60      	ldr	r3, [pc, #384]	; (80028b4 <TIM5_IRQHandler+0x1c4>)
 8002732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002736:	f7fd fda9 	bl	800028c <__adddf3>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	495d      	ldr	r1, [pc, #372]	; (80028b4 <TIM5_IRQHandler+0x1c4>)
 8002740:	e9c1 2300 	strd	r2, r3, [r1]
  for(int x=0;x<ADCTIMES;x++)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	3301      	adds	r3, #1
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2b31      	cmp	r3, #49	; 0x31
 800274e:	dddf      	ble.n	8002710 <TIM5_IRQHandler+0x20>
  }
VoltageReal/=4096/(10*3.3);
 8002750:	4b58      	ldr	r3, [pc, #352]	; (80028b4 <TIM5_IRQHandler+0x1c4>)
 8002752:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002756:	a354      	add	r3, pc, #336	; (adr r3, 80028a8 <TIM5_IRQHandler+0x1b8>)
 8002758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275c:	f7fe f876 	bl	800084c <__aeabi_ddiv>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	4953      	ldr	r1, [pc, #332]	; (80028b4 <TIM5_IRQHandler+0x1c4>)
 8002766:	e9c1 2300 	strd	r2, r3, [r1]





  if((Mode==0&&SubMode==0)||Mode==1)
 800276a:	4b55      	ldr	r3, [pc, #340]	; (80028c0 <TIM5_IRQHandler+0x1d0>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d103      	bne.n	800277a <TIM5_IRQHandler+0x8a>
 8002772:	4b54      	ldr	r3, [pc, #336]	; (80028c4 <TIM5_IRQHandler+0x1d4>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d004      	beq.n	8002784 <TIM5_IRQHandler+0x94>
 800277a:	4b51      	ldr	r3, [pc, #324]	; (80028c0 <TIM5_IRQHandler+0x1d0>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	2b01      	cmp	r3, #1
 8002780:	f040 808e 	bne.w	80028a0 <TIM5_IRQHandler+0x1b0>
  {

	  Vpid_error = VoltageSet - VoltageReal;
 8002784:	4b50      	ldr	r3, [pc, #320]	; (80028c8 <TIM5_IRQHandler+0x1d8>)
 8002786:	e9d3 0100 	ldrd	r0, r1, [r3]
 800278a:	4b4a      	ldr	r3, [pc, #296]	; (80028b4 <TIM5_IRQHandler+0x1c4>)
 800278c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002790:	f7fd fd7a 	bl	8000288 <__aeabi_dsub>
 8002794:	4602      	mov	r2, r0
 8002796:	460b      	mov	r3, r1
 8002798:	494c      	ldr	r1, [pc, #304]	; (80028cc <TIM5_IRQHandler+0x1dc>)
 800279a:	e9c1 2300 	strd	r2, r3, [r1]
	  PWM += arm_pid_f32(&VPID, Vpid_error);
 800279e:	4b4b      	ldr	r3, [pc, #300]	; (80028cc <TIM5_IRQHandler+0x1dc>)
 80027a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a4:	4610      	mov	r0, r2
 80027a6:	4619      	mov	r1, r3
 80027a8:	f7fe fa1e 	bl	8000be8 <__aeabi_d2f>
 80027ac:	4603      	mov	r3, r0
 80027ae:	4a48      	ldr	r2, [pc, #288]	; (80028d0 <TIM5_IRQHandler+0x1e0>)
 80027b0:	60ba      	str	r2, [r7, #8]
 80027b2:	607b      	str	r3, [r7, #4]
    out = (S->A0 * in) +
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	ed93 7a00 	vldr	s14, [r3]
 80027ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80027be:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	edd3 6a01 	vldr	s13, [r3, #4]
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	edd3 7a03 	vldr	s15, [r3, #12]
 80027ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80027d2:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	edd3 6a02 	vldr	s13, [r3, #8]
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	edd3 7a04 	vldr	s15, [r3, #16]
 80027e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80027f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f4:	edc7 7a00 	vstr	s15, [r7]
    if(out>100)
 80027f8:	edd7 7a00 	vldr	s15, [r7]
 80027fc:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80028d4 <TIM5_IRQHandler+0x1e4>
 8002800:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002808:	dd02      	ble.n	8002810 <TIM5_IRQHandler+0x120>
    	out=100;
 800280a:	4b33      	ldr	r3, [pc, #204]	; (80028d8 <TIM5_IRQHandler+0x1e8>)
 800280c:	603b      	str	r3, [r7, #0]
 800280e:	e00a      	b.n	8002826 <TIM5_IRQHandler+0x136>
    else if(out<-100)
 8002810:	edd7 7a00 	vldr	s15, [r7]
 8002814:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80028dc <TIM5_IRQHandler+0x1ec>
 8002818:	eef4 7ac7 	vcmpe.f32	s15, s14
 800281c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002820:	d501      	bpl.n	8002826 <TIM5_IRQHandler+0x136>
    	out=-100;
 8002822:	4b2f      	ldr	r3, [pc, #188]	; (80028e0 <TIM5_IRQHandler+0x1f0>)
 8002824:	603b      	str	r3, [r7, #0]
    S->state[1] = S->state[0];
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	68da      	ldr	r2, [r3, #12]
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	615a      	str	r2, [r3, #20]
    return (out);
 800283a:	ed97 7a00 	vldr	s14, [r7]
 800283e:	4b29      	ldr	r3, [pc, #164]	; (80028e4 <TIM5_IRQHandler+0x1f4>)
 8002840:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002844:	ee07 3a90 	vmov	s15, r3
 8002848:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800284c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002850:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002854:	ee17 3a90 	vmov	r3, s15
 8002858:	b21a      	sxth	r2, r3
 800285a:	4b22      	ldr	r3, [pc, #136]	; (80028e4 <TIM5_IRQHandler+0x1f4>)
 800285c:	801a      	strh	r2, [r3, #0]


	  if(PWM>1890)
 800285e:	4b21      	ldr	r3, [pc, #132]	; (80028e4 <TIM5_IRQHandler+0x1f4>)
 8002860:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002864:	f240 7262 	movw	r2, #1890	; 0x762
 8002868:	4293      	cmp	r3, r2
 800286a:	dd08      	ble.n	800287e <TIM5_IRQHandler+0x18e>
	  {
		  PWM=1890;
 800286c:	4b1d      	ldr	r3, [pc, #116]	; (80028e4 <TIM5_IRQHandler+0x1f4>)
 800286e:	f240 7262 	movw	r2, #1890	; 0x762
 8002872:	801a      	strh	r2, [r3, #0]
		  TIM3->CCR1 = 1890;
 8002874:	4b1c      	ldr	r3, [pc, #112]	; (80028e8 <TIM5_IRQHandler+0x1f8>)
 8002876:	f240 7262 	movw	r2, #1890	; 0x762
 800287a:	635a      	str	r2, [r3, #52]	; 0x34
	  }
  }


  /* USER CODE END TIM5_IRQn 1 */
}
 800287c:	e010      	b.n	80028a0 <TIM5_IRQHandler+0x1b0>
	  else if(PWM<0)
 800287e:	4b19      	ldr	r3, [pc, #100]	; (80028e4 <TIM5_IRQHandler+0x1f4>)
 8002880:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002884:	2b00      	cmp	r3, #0
 8002886:	da06      	bge.n	8002896 <TIM5_IRQHandler+0x1a6>
		  PWM=0;
 8002888:	4b16      	ldr	r3, [pc, #88]	; (80028e4 <TIM5_IRQHandler+0x1f4>)
 800288a:	2200      	movs	r2, #0
 800288c:	801a      	strh	r2, [r3, #0]
		  TIM3->CCR1 = 0;
 800288e:	4b16      	ldr	r3, [pc, #88]	; (80028e8 <TIM5_IRQHandler+0x1f8>)
 8002890:	2200      	movs	r2, #0
 8002892:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002894:	e004      	b.n	80028a0 <TIM5_IRQHandler+0x1b0>
		  TIM3->CCR1 = PWM;
 8002896:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <TIM5_IRQHandler+0x1f4>)
 8002898:	f9b3 2000 	ldrsh.w	r2, [r3]
 800289c:	4b12      	ldr	r3, [pc, #72]	; (80028e8 <TIM5_IRQHandler+0x1f8>)
 800289e:	635a      	str	r2, [r3, #52]	; 0x34
}
 80028a0:	bf00      	nop
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	f07c1f08 	.word	0xf07c1f08
 80028ac:	405f07c1 	.word	0x405f07c1
 80028b0:	20000390 	.word	0x20000390
 80028b4:	20000388 	.word	0x20000388
 80028b8:	2000046c 	.word	0x2000046c
 80028bc:	40490000 	.word	0x40490000
 80028c0:	20000000 	.word	0x20000000
 80028c4:	20000214 	.word	0x20000214
 80028c8:	20000008 	.word	0x20000008
 80028cc:	200006b0 	.word	0x200006b0
 80028d0:	20000300 	.word	0x20000300
 80028d4:	42c80000 	.word	0x42c80000
 80028d8:	42c80000 	.word	0x42c80000
 80028dc:	c2c80000 	.word	0xc2c80000
 80028e0:	c2c80000 	.word	0xc2c80000
 80028e4:	20000216 	.word	0x20000216
 80028e8:	40000400 	.word	0x40000400

080028ec <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80028f0:	4802      	ldr	r0, [pc, #8]	; (80028fc <DMA2_Stream0_IRQHandler+0x10>)
 80028f2:	f001 f909 	bl	8003b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80028f6:	bf00      	nop
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	200004d4 	.word	0x200004d4

08002900 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002904:	4802      	ldr	r0, [pc, #8]	; (8002910 <DMA2_Stream2_IRQHandler+0x10>)
 8002906:	f001 f8ff 	bl	8003b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	20000634 	.word	0x20000634

08002914 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
	return 1;
 8002918:	2301      	movs	r3, #1
}
 800291a:	4618      	mov	r0, r3
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <_kill>:

int _kill(int pid, int sig)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800292e:	f003 fa29 	bl	8005d84 <__errno>
 8002932:	4603      	mov	r3, r0
 8002934:	2216      	movs	r2, #22
 8002936:	601a      	str	r2, [r3, #0]
	return -1;
 8002938:	f04f 33ff 	mov.w	r3, #4294967295
}
 800293c:	4618      	mov	r0, r3
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <_exit>:

void _exit (int status)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800294c:	f04f 31ff 	mov.w	r1, #4294967295
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7ff ffe7 	bl	8002924 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002956:	e7fe      	b.n	8002956 <_exit+0x12>

08002958 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	e00a      	b.n	8002980 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800296a:	f3af 8000 	nop.w
 800296e:	4601      	mov	r1, r0
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	60ba      	str	r2, [r7, #8]
 8002976:	b2ca      	uxtb	r2, r1
 8002978:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	3301      	adds	r3, #1
 800297e:	617b      	str	r3, [r7, #20]
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	429a      	cmp	r2, r3
 8002986:	dbf0      	blt.n	800296a <_read+0x12>
	}

return len;
 8002988:	687b      	ldr	r3, [r7, #4]
}
 800298a:	4618      	mov	r0, r3
 800298c:	3718      	adds	r7, #24
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	b086      	sub	sp, #24
 8002996:	af00      	add	r7, sp, #0
 8002998:	60f8      	str	r0, [r7, #12]
 800299a:	60b9      	str	r1, [r7, #8]
 800299c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800299e:	2300      	movs	r3, #0
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	e009      	b.n	80029b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	60ba      	str	r2, [r7, #8]
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	3301      	adds	r3, #1
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	429a      	cmp	r2, r3
 80029be:	dbf1      	blt.n	80029a4 <_write+0x12>
	}
	return len;
 80029c0:	687b      	ldr	r3, [r7, #4]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <_close>:

int _close(int file)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b083      	sub	sp, #12
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
	return -1;
 80029d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029e2:	b480      	push	{r7}
 80029e4:	b083      	sub	sp, #12
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
 80029ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029f2:	605a      	str	r2, [r3, #4]
	return 0;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <_isatty>:

int _isatty(int file)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
	return 1;
 8002a0a:	2301      	movs	r3, #1
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
	return 0;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3714      	adds	r7, #20
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
	...

08002a34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a3c:	4a14      	ldr	r2, [pc, #80]	; (8002a90 <_sbrk+0x5c>)
 8002a3e:	4b15      	ldr	r3, [pc, #84]	; (8002a94 <_sbrk+0x60>)
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a48:	4b13      	ldr	r3, [pc, #76]	; (8002a98 <_sbrk+0x64>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d102      	bne.n	8002a56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a50:	4b11      	ldr	r3, [pc, #68]	; (8002a98 <_sbrk+0x64>)
 8002a52:	4a12      	ldr	r2, [pc, #72]	; (8002a9c <_sbrk+0x68>)
 8002a54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a56:	4b10      	ldr	r3, [pc, #64]	; (8002a98 <_sbrk+0x64>)
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d207      	bcs.n	8002a74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a64:	f003 f98e 	bl	8005d84 <__errno>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	220c      	movs	r2, #12
 8002a6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a72:	e009      	b.n	8002a88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a74:	4b08      	ldr	r3, [pc, #32]	; (8002a98 <_sbrk+0x64>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a7a:	4b07      	ldr	r3, [pc, #28]	; (8002a98 <_sbrk+0x64>)
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4413      	add	r3, r2
 8002a82:	4a05      	ldr	r2, [pc, #20]	; (8002a98 <_sbrk+0x64>)
 8002a84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a86:	68fb      	ldr	r3, [r7, #12]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3718      	adds	r7, #24
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	20020000 	.word	0x20020000
 8002a94:	00000400 	.word	0x00000400
 8002a98:	20000218 	.word	0x20000218
 8002a9c:	200006e0 	.word	0x200006e0

08002aa0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002aa4:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <SystemInit+0x20>)
 8002aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aaa:	4a05      	ldr	r2, [pc, #20]	; (8002ac0 <SystemInit+0x20>)
 8002aac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ab0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ab4:	bf00      	nop
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	e000ed00 	.word	0xe000ed00

08002ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ac4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002afc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ac8:	480d      	ldr	r0, [pc, #52]	; (8002b00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002aca:	490e      	ldr	r1, [pc, #56]	; (8002b04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002acc:	4a0e      	ldr	r2, [pc, #56]	; (8002b08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ad0:	e002      	b.n	8002ad8 <LoopCopyDataInit>

08002ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ad6:	3304      	adds	r3, #4

08002ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002adc:	d3f9      	bcc.n	8002ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ade:	4a0b      	ldr	r2, [pc, #44]	; (8002b0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ae0:	4c0b      	ldr	r4, [pc, #44]	; (8002b10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ae4:	e001      	b.n	8002aea <LoopFillZerobss>

08002ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ae8:	3204      	adds	r2, #4

08002aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002aec:	d3fb      	bcc.n	8002ae6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002aee:	f7ff ffd7 	bl	8002aa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002af2:	f003 f94d 	bl	8005d90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002af6:	f7fe fa7b 	bl	8000ff0 <main>
  bx  lr    
 8002afa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002afc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b04:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002b08:	0800adbc 	.word	0x0800adbc
  ldr r2, =_sbss
 8002b0c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002b10:	200006dc 	.word	0x200006dc

08002b14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b14:	e7fe      	b.n	8002b14 <ADC_IRQHandler>
	...

08002b18 <LCD_write_byte>:

};


void LCD_write_byte(unsigned char dt, unsigned char command)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	460a      	mov	r2, r1
 8002b22:	71fb      	strb	r3, [r7, #7]
 8002b24:	4613      	mov	r3, r2
 8002b26:	71bb      	strb	r3, [r7, #6]
	unsigned char i;  	
    sce0; 	
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2108      	movs	r1, #8
 8002b2c:	4823      	ldr	r0, [pc, #140]	; (8002bbc <LCD_write_byte+0xa4>)
 8002b2e:	f001 fbf1 	bl	8004314 <HAL_GPIO_WritePin>
	if(command)
 8002b32:	79bb      	ldrb	r3, [r7, #6]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d006      	beq.n	8002b46 <LCD_write_byte+0x2e>
		dc1;
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b3e:	4820      	ldr	r0, [pc, #128]	; (8002bc0 <LCD_write_byte+0xa8>)
 8002b40:	f001 fbe8 	bl	8004314 <HAL_GPIO_WritePin>
 8002b44:	e005      	b.n	8002b52 <LCD_write_byte+0x3a>
	else
		dc0;		
 8002b46:	2200      	movs	r2, #0
 8002b48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b4c:	481c      	ldr	r0, [pc, #112]	; (8002bc0 <LCD_write_byte+0xa8>)
 8002b4e:	f001 fbe1 	bl	8004314 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002b52:	2300      	movs	r3, #0
 8002b54:	73fb      	strb	r3, [r7, #15]
 8002b56:	e025      	b.n	8002ba4 <LCD_write_byte+0x8c>
	{ 
		if(dt&0x80)
 8002b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	da06      	bge.n	8002b6e <LCD_write_byte+0x56>
			sdin1;
 8002b60:	2201      	movs	r2, #1
 8002b62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b66:	4815      	ldr	r0, [pc, #84]	; (8002bbc <LCD_write_byte+0xa4>)
 8002b68:	f001 fbd4 	bl	8004314 <HAL_GPIO_WritePin>
 8002b6c:	e005      	b.n	8002b7a <LCD_write_byte+0x62>
		else
			sdin0;
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b74:	4811      	ldr	r0, [pc, #68]	; (8002bbc <LCD_write_byte+0xa4>)
 8002b76:	f001 fbcd 	bl	8004314 <HAL_GPIO_WritePin>
		dt=dt<<1;	
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	71fb      	strb	r3, [r7, #7]
		sclk0;
 8002b80:	2200      	movs	r2, #0
 8002b82:	2104      	movs	r1, #4
 8002b84:	480f      	ldr	r0, [pc, #60]	; (8002bc4 <LCD_write_byte+0xac>)
 8002b86:	f001 fbc5 	bl	8004314 <HAL_GPIO_WritePin>
		sclk1;
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	2104      	movs	r1, #4
 8002b8e:	480d      	ldr	r0, [pc, #52]	; (8002bc4 <LCD_write_byte+0xac>)
 8002b90:	f001 fbc0 	bl	8004314 <HAL_GPIO_WritePin>
		sclk0;		
 8002b94:	2200      	movs	r2, #0
 8002b96:	2104      	movs	r1, #4
 8002b98:	480a      	ldr	r0, [pc, #40]	; (8002bc4 <LCD_write_byte+0xac>)
 8002b9a:	f001 fbbb 	bl	8004314 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	73fb      	strb	r3, [r7, #15]
 8002ba4:	7bfb      	ldrb	r3, [r7, #15]
 8002ba6:	2b07      	cmp	r3, #7
 8002ba8:	d9d6      	bls.n	8002b58 <LCD_write_byte+0x40>
	}
	sce1;
 8002baa:	2201      	movs	r2, #1
 8002bac:	2108      	movs	r1, #8
 8002bae:	4803      	ldr	r0, [pc, #12]	; (8002bbc <LCD_write_byte+0xa4>)
 8002bb0:	f001 fbb0 	bl	8004314 <HAL_GPIO_WritePin>
}
 8002bb4:	bf00      	nop
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	40020c00 	.word	0x40020c00
 8002bc0:	40020000 	.word	0x40020000
 8002bc4:	40021800 	.word	0x40021800

08002bc8 <LCD_init>:



void LCD_init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
	//backled1;
	sce0;
 8002bcc:	2200      	movs	r2, #0
 8002bce:	2108      	movs	r1, #8
 8002bd0:	481c      	ldr	r0, [pc, #112]	; (8002c44 <LCD_init+0x7c>)
 8002bd2:	f001 fb9f 	bl	8004314 <HAL_GPIO_WritePin>
	res1;
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	2108      	movs	r1, #8
 8002bda:	481b      	ldr	r0, [pc, #108]	; (8002c48 <LCD_init+0x80>)
 8002bdc:	f001 fb9a 	bl	8004314 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002be0:	2064      	movs	r0, #100	; 0x64
 8002be2:	f000 f943 	bl	8002e6c <HAL_Delay>
	res0;  	
 8002be6:	2200      	movs	r2, #0
 8002be8:	2108      	movs	r1, #8
 8002bea:	4817      	ldr	r0, [pc, #92]	; (8002c48 <LCD_init+0x80>)
 8002bec:	f001 fb92 	bl	8004314 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002bf0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002bf4:	f000 f93a 	bl	8002e6c <HAL_Delay>
	res1;
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	2108      	movs	r1, #8
 8002bfc:	4812      	ldr	r0, [pc, #72]	; (8002c48 <LCD_init+0x80>)
 8002bfe:	f001 fb89 	bl	8004314 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c02:	2064      	movs	r0, #100	; 0x64
 8002c04:	f000 f932 	bl	8002e6c <HAL_Delay>
	LCD_write_byte(0x25,0);//LCD功能设置：芯片活动，水平寻址，使用扩展指令
 8002c08:	2100      	movs	r1, #0
 8002c0a:	2025      	movs	r0, #37	; 0x25
 8002c0c:	f7ff ff84 	bl	8002b18 <LCD_write_byte>
	LCD_write_byte(0xA1,0);//设置VOP值，室温下的编程范围为3.00-10.68
 8002c10:	2100      	movs	r1, #0
 8002c12:	20a1      	movs	r0, #161	; 0xa1
 8002c14:	f7ff ff80 	bl	8002b18 <LCD_write_byte>
	//Vlcd=3.06+(VOP)*0.06,本例VOP为0B0101 0000为十进制的80，Vlcd=7.86V
	LCD_write_byte(0x14,0);//混合偏执率
 8002c18:	2100      	movs	r1, #0
 8002c1a:	2014      	movs	r0, #20
 8002c1c:	f7ff ff7c 	bl	8002b18 <LCD_write_byte>
	LCD_write_byte(0x20,0);//LCD功能设置：芯片活动，水平寻址，使用基本指令
 8002c20:	2100      	movs	r1, #0
 8002c22:	2020      	movs	r0, #32
 8002c24:	f7ff ff78 	bl	8002b18 <LCD_write_byte>
	LCD_write_byte(0x0C,0);//设定显示配置:普通模式
 8002c28:	2100      	movs	r1, #0
 8002c2a:	200c      	movs	r0, #12
 8002c2c:	f7ff ff74 	bl	8002b18 <LCD_write_byte>

	LCD_clear();
 8002c30:	f000 f834 	bl	8002c9c <LCD_clear>
	sce1;
 8002c34:	2201      	movs	r2, #1
 8002c36:	2108      	movs	r1, #8
 8002c38:	4802      	ldr	r0, [pc, #8]	; (8002c44 <LCD_init+0x7c>)
 8002c3a:	f001 fb6b 	bl	8004314 <HAL_GPIO_WritePin>
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40020c00 	.word	0x40020c00
 8002c48:	40021800 	.word	0x40021800

08002c4c <LCD_set_XY>:

void LCD_set_XY(unsigned char X, unsigned char Y)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	460a      	mov	r2, r1
 8002c56:	71fb      	strb	r3, [r7, #7]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	71bb      	strb	r3, [r7, #6]
	sce0;
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2108      	movs	r1, #8
 8002c60:	480d      	ldr	r0, [pc, #52]	; (8002c98 <LCD_set_XY+0x4c>)
 8002c62:	f001 fb57 	bl	8004314 <HAL_GPIO_WritePin>
	LCD_write_byte(0x40 | Y, 0);// column
 8002c66:	79bb      	ldrb	r3, [r7, #6]
 8002c68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2100      	movs	r1, #0
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff51 	bl	8002b18 <LCD_write_byte>
	LCD_write_byte(0x80 | X, 0);// row
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff49 	bl	8002b18 <LCD_write_byte>
	sce1;
 8002c86:	2201      	movs	r2, #1
 8002c88:	2108      	movs	r1, #8
 8002c8a:	4803      	ldr	r0, [pc, #12]	; (8002c98 <LCD_set_XY+0x4c>)
 8002c8c:	f001 fb42 	bl	8004314 <HAL_GPIO_WritePin>
} 
 8002c90:	bf00      	nop
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	40020c00 	.word	0x40020c00

08002c9c <LCD_clear>:

void LCD_clear(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
	sce0;
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	2108      	movs	r1, #8
 8002ca6:	4814      	ldr	r0, [pc, #80]	; (8002cf8 <LCD_clear+0x5c>)
 8002ca8:	f001 fb34 	bl	8004314 <HAL_GPIO_WritePin>
	unsigned char t;
	unsigned char k;
	LCD_set_XY(0,0);
 8002cac:	2100      	movs	r1, #0
 8002cae:	2000      	movs	r0, #0
 8002cb0:	f7ff ffcc 	bl	8002c4c <LCD_set_XY>
	for(t=0;t<6;t++)
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	71fb      	strb	r3, [r7, #7]
 8002cb8:	e012      	b.n	8002ce0 <LCD_clear+0x44>
	{ 
		for(k=0;k<84;k++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	71bb      	strb	r3, [r7, #6]
 8002cbe:	e009      	b.n	8002cd4 <LCD_clear+0x38>
		{ 
			HAL_Delay(1);
 8002cc0:	2001      	movs	r0, #1
 8002cc2:	f000 f8d3 	bl	8002e6c <HAL_Delay>
			LCD_write_byte(0x00,1);	 						
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	2000      	movs	r0, #0
 8002cca:	f7ff ff25 	bl	8002b18 <LCD_write_byte>
		for(k=0;k<84;k++)
 8002cce:	79bb      	ldrb	r3, [r7, #6]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	71bb      	strb	r3, [r7, #6]
 8002cd4:	79bb      	ldrb	r3, [r7, #6]
 8002cd6:	2b53      	cmp	r3, #83	; 0x53
 8002cd8:	d9f2      	bls.n	8002cc0 <LCD_clear+0x24>
	for(t=0;t<6;t++)
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	71fb      	strb	r3, [r7, #7]
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	2b05      	cmp	r3, #5
 8002ce4:	d9e9      	bls.n	8002cba <LCD_clear+0x1e>
		} 
	}
	sce1;
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	2108      	movs	r1, #8
 8002cea:	4803      	ldr	r0, [pc, #12]	; (8002cf8 <LCD_clear+0x5c>)
 8002cec:	f001 fb12 	bl	8004314 <HAL_GPIO_WritePin>
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40020c00 	.word	0x40020c00

08002cfc <LCD_write_char>:

void LCD_write_char(unsigned char c)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	71fb      	strb	r3, [r7, #7]
	unsigned char line;
	c-= 32;
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	3b20      	subs	r3, #32
 8002d0a:	71fb      	strb	r3, [r7, #7]
	for (line=0; line<6; line++)
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	73fb      	strb	r3, [r7, #15]
 8002d10:	e010      	b.n	8002d34 <LCD_write_char+0x38>
	LCD_write_byte(font6x8[c][line], 1);
 8002d12:	79fa      	ldrb	r2, [r7, #7]
 8002d14:	7bf9      	ldrb	r1, [r7, #15]
 8002d16:	480b      	ldr	r0, [pc, #44]	; (8002d44 <LCD_write_char+0x48>)
 8002d18:	4613      	mov	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4413      	add	r3, r2
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	4403      	add	r3, r0
 8002d22:	440b      	add	r3, r1
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2101      	movs	r1, #1
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff fef5 	bl	8002b18 <LCD_write_byte>
	for (line=0; line<6; line++)
 8002d2e:	7bfb      	ldrb	r3, [r7, #15]
 8002d30:	3301      	adds	r3, #1
 8002d32:	73fb      	strb	r3, [r7, #15]
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
 8002d36:	2b05      	cmp	r3, #5
 8002d38:	d9eb      	bls.n	8002d12 <LCD_write_char+0x16>
}
 8002d3a:	bf00      	nop
 8002d3c:	bf00      	nop
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	0800a6c8 	.word	0x0800a6c8

08002d48 <LCD_write_String>:

void LCD_write_String(unsigned char X,unsigned char Y,char *s)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	603a      	str	r2, [r7, #0]
 8002d52:	71fb      	strb	r3, [r7, #7]
 8002d54:	460b      	mov	r3, r1
 8002d56:	71bb      	strb	r3, [r7, #6]
	LCD_set_XY(X,Y);
 8002d58:	79ba      	ldrb	r2, [r7, #6]
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff ff74 	bl	8002c4c <LCD_set_XY>
	while (*s) 
 8002d64:	e007      	b.n	8002d76 <LCD_write_String+0x2e>
	{
		LCD_write_char(*s);
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff ffc6 	bl	8002cfc <LCD_write_char>
		s++;
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	3301      	adds	r3, #1
 8002d74:	603b      	str	r3, [r7, #0]
	while (*s) 
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1f3      	bne.n	8002d66 <LCD_write_String+0x1e>
	}
} 
 8002d7e:	bf00      	nop
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d8c:	4b0e      	ldr	r3, [pc, #56]	; (8002dc8 <HAL_Init+0x40>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a0d      	ldr	r2, [pc, #52]	; (8002dc8 <HAL_Init+0x40>)
 8002d92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d98:	4b0b      	ldr	r3, [pc, #44]	; (8002dc8 <HAL_Init+0x40>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a0a      	ldr	r2, [pc, #40]	; (8002dc8 <HAL_Init+0x40>)
 8002d9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002da2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002da4:	4b08      	ldr	r3, [pc, #32]	; (8002dc8 <HAL_Init+0x40>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a07      	ldr	r2, [pc, #28]	; (8002dc8 <HAL_Init+0x40>)
 8002daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002db0:	2003      	movs	r0, #3
 8002db2:	f000 fd61 	bl	8003878 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002db6:	2000      	movs	r0, #0
 8002db8:	f000 f808 	bl	8002dcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dbc:	f7fe fde6 	bl	800198c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40023c00 	.word	0x40023c00

08002dcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dd4:	4b12      	ldr	r3, [pc, #72]	; (8002e20 <HAL_InitTick+0x54>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4b12      	ldr	r3, [pc, #72]	; (8002e24 <HAL_InitTick+0x58>)
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002de2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 fd79 	bl	80038e2 <HAL_SYSTICK_Config>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e00e      	b.n	8002e18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2b0f      	cmp	r3, #15
 8002dfe:	d80a      	bhi.n	8002e16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e00:	2200      	movs	r2, #0
 8002e02:	6879      	ldr	r1, [r7, #4]
 8002e04:	f04f 30ff 	mov.w	r0, #4294967295
 8002e08:	f000 fd41 	bl	800388e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e0c:	4a06      	ldr	r2, [pc, #24]	; (8002e28 <HAL_InitTick+0x5c>)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
 8002e14:	e000      	b.n	8002e18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	20000018 	.word	0x20000018
 8002e24:	20000020 	.word	0x20000020
 8002e28:	2000001c 	.word	0x2000001c

08002e2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <HAL_IncTick+0x20>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	461a      	mov	r2, r3
 8002e36:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <HAL_IncTick+0x24>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	4a04      	ldr	r2, [pc, #16]	; (8002e50 <HAL_IncTick+0x24>)
 8002e3e:	6013      	str	r3, [r2, #0]
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	20000020 	.word	0x20000020
 8002e50:	200006c8 	.word	0x200006c8

08002e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  return uwTick;
 8002e58:	4b03      	ldr	r3, [pc, #12]	; (8002e68 <HAL_GetTick+0x14>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	200006c8 	.word	0x200006c8

08002e6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e74:	f7ff ffee 	bl	8002e54 <HAL_GetTick>
 8002e78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e84:	d005      	beq.n	8002e92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e86:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <HAL_Delay+0x44>)
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4413      	add	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e92:	bf00      	nop
 8002e94:	f7ff ffde 	bl	8002e54 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d8f7      	bhi.n	8002e94 <HAL_Delay+0x28>
  {
  }
}
 8002ea4:	bf00      	nop
 8002ea6:	bf00      	nop
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	20000020 	.word	0x20000020

08002eb4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e033      	b.n	8002f32 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d109      	bne.n	8002ee6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7fe fd82 	bl	80019dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d118      	bne.n	8002f24 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002efa:	f023 0302 	bic.w	r3, r3, #2
 8002efe:	f043 0202 	orr.w	r2, r3, #2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 fa68 	bl	80033dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	f023 0303 	bic.w	r3, r3, #3
 8002f1a:	f043 0201 	orr.w	r2, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	641a      	str	r2, [r3, #64]	; 0x40
 8002f22:	e001      	b.n	8002f28 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d101      	bne.n	8002f5a <HAL_ADC_Start_DMA+0x1e>
 8002f56:	2302      	movs	r3, #2
 8002f58:	e0e9      	b.n	800312e <HAL_ADC_Start_DMA+0x1f2>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d018      	beq.n	8002fa2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f042 0201 	orr.w	r2, r2, #1
 8002f7e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f80:	4b6d      	ldr	r3, [pc, #436]	; (8003138 <HAL_ADC_Start_DMA+0x1fc>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a6d      	ldr	r2, [pc, #436]	; (800313c <HAL_ADC_Start_DMA+0x200>)
 8002f86:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8a:	0c9a      	lsrs	r2, r3, #18
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002f94:	e002      	b.n	8002f9c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f9      	bne.n	8002f96 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fb0:	d107      	bne.n	8002fc2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fc0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	f040 80a1 	bne.w	8003114 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002fda:	f023 0301 	bic.w	r3, r3, #1
 8002fde:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d007      	beq.n	8003004 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ffc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800300c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003010:	d106      	bne.n	8003020 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003016:	f023 0206 	bic.w	r2, r3, #6
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	645a      	str	r2, [r3, #68]	; 0x44
 800301e:	e002      	b.n	8003026 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800302e:	4b44      	ldr	r3, [pc, #272]	; (8003140 <HAL_ADC_Start_DMA+0x204>)
 8003030:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003036:	4a43      	ldr	r2, [pc, #268]	; (8003144 <HAL_ADC_Start_DMA+0x208>)
 8003038:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800303e:	4a42      	ldr	r2, [pc, #264]	; (8003148 <HAL_ADC_Start_DMA+0x20c>)
 8003040:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003046:	4a41      	ldr	r2, [pc, #260]	; (800314c <HAL_ADC_Start_DMA+0x210>)
 8003048:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003052:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003062:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003072:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	334c      	adds	r3, #76	; 0x4c
 800307e:	4619      	mov	r1, r3
 8003080:	68ba      	ldr	r2, [r7, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f000 fce8 	bl	8003a58 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f003 031f 	and.w	r3, r3, #31
 8003090:	2b00      	cmp	r3, #0
 8003092:	d12a      	bne.n	80030ea <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a2d      	ldr	r2, [pc, #180]	; (8003150 <HAL_ADC_Start_DMA+0x214>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d015      	beq.n	80030ca <HAL_ADC_Start_DMA+0x18e>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a2c      	ldr	r2, [pc, #176]	; (8003154 <HAL_ADC_Start_DMA+0x218>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d105      	bne.n	80030b4 <HAL_ADC_Start_DMA+0x178>
 80030a8:	4b25      	ldr	r3, [pc, #148]	; (8003140 <HAL_ADC_Start_DMA+0x204>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 031f 	and.w	r3, r3, #31
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00a      	beq.n	80030ca <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a27      	ldr	r2, [pc, #156]	; (8003158 <HAL_ADC_Start_DMA+0x21c>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d136      	bne.n	800312c <HAL_ADC_Start_DMA+0x1f0>
 80030be:	4b20      	ldr	r3, [pc, #128]	; (8003140 <HAL_ADC_Start_DMA+0x204>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 0310 	and.w	r3, r3, #16
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d130      	bne.n	800312c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d129      	bne.n	800312c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80030e6:	609a      	str	r2, [r3, #8]
 80030e8:	e020      	b.n	800312c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a18      	ldr	r2, [pc, #96]	; (8003150 <HAL_ADC_Start_DMA+0x214>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d11b      	bne.n	800312c <HAL_ADC_Start_DMA+0x1f0>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d114      	bne.n	800312c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003110:	609a      	str	r2, [r3, #8]
 8003112:	e00b      	b.n	800312c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	f043 0210 	orr.w	r2, r3, #16
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003124:	f043 0201 	orr.w	r2, r3, #1
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000018 	.word	0x20000018
 800313c:	431bde83 	.word	0x431bde83
 8003140:	40012300 	.word	0x40012300
 8003144:	080035d5 	.word	0x080035d5
 8003148:	0800368f 	.word	0x0800368f
 800314c:	080036ab 	.word	0x080036ab
 8003150:	40012000 	.word	0x40012000
 8003154:	40012100 	.word	0x40012100
 8003158:	40012200 	.word	0x40012200

0800315c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d101      	bne.n	80031b4 <HAL_ADC_ConfigChannel+0x1c>
 80031b0:	2302      	movs	r3, #2
 80031b2:	e105      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x228>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b09      	cmp	r3, #9
 80031c2:	d925      	bls.n	8003210 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68d9      	ldr	r1, [r3, #12]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	461a      	mov	r2, r3
 80031d2:	4613      	mov	r3, r2
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	4413      	add	r3, r2
 80031d8:	3b1e      	subs	r3, #30
 80031da:	2207      	movs	r2, #7
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	43da      	mvns	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	400a      	ands	r2, r1
 80031e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68d9      	ldr	r1, [r3, #12]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	4618      	mov	r0, r3
 80031fc:	4603      	mov	r3, r0
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	4403      	add	r3, r0
 8003202:	3b1e      	subs	r3, #30
 8003204:	409a      	lsls	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	60da      	str	r2, [r3, #12]
 800320e:	e022      	b.n	8003256 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	6919      	ldr	r1, [r3, #16]
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	b29b      	uxth	r3, r3
 800321c:	461a      	mov	r2, r3
 800321e:	4613      	mov	r3, r2
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	4413      	add	r3, r2
 8003224:	2207      	movs	r2, #7
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	400a      	ands	r2, r1
 8003232:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6919      	ldr	r1, [r3, #16]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	689a      	ldr	r2, [r3, #8]
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	b29b      	uxth	r3, r3
 8003244:	4618      	mov	r0, r3
 8003246:	4603      	mov	r3, r0
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	4403      	add	r3, r0
 800324c:	409a      	lsls	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	430a      	orrs	r2, r1
 8003254:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	2b06      	cmp	r3, #6
 800325c:	d824      	bhi.n	80032a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685a      	ldr	r2, [r3, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	3b05      	subs	r3, #5
 8003270:	221f      	movs	r2, #31
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	43da      	mvns	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	400a      	ands	r2, r1
 800327e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	b29b      	uxth	r3, r3
 800328c:	4618      	mov	r0, r3
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	4613      	mov	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	3b05      	subs	r3, #5
 800329a:	fa00 f203 	lsl.w	r2, r0, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	430a      	orrs	r2, r1
 80032a4:	635a      	str	r2, [r3, #52]	; 0x34
 80032a6:	e04c      	b.n	8003342 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	2b0c      	cmp	r3, #12
 80032ae:	d824      	bhi.n	80032fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	4413      	add	r3, r2
 80032c0:	3b23      	subs	r3, #35	; 0x23
 80032c2:	221f      	movs	r2, #31
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43da      	mvns	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	400a      	ands	r2, r1
 80032d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	b29b      	uxth	r3, r3
 80032de:	4618      	mov	r0, r3
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	3b23      	subs	r3, #35	; 0x23
 80032ec:	fa00 f203 	lsl.w	r2, r0, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	631a      	str	r2, [r3, #48]	; 0x30
 80032f8:	e023      	b.n	8003342 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	4613      	mov	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4413      	add	r3, r2
 800330a:	3b41      	subs	r3, #65	; 0x41
 800330c:	221f      	movs	r2, #31
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43da      	mvns	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	400a      	ands	r2, r1
 800331a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	b29b      	uxth	r3, r3
 8003328:	4618      	mov	r0, r3
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	4613      	mov	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	3b41      	subs	r3, #65	; 0x41
 8003336:	fa00 f203 	lsl.w	r2, r0, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003342:	4b22      	ldr	r3, [pc, #136]	; (80033cc <HAL_ADC_ConfigChannel+0x234>)
 8003344:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a21      	ldr	r2, [pc, #132]	; (80033d0 <HAL_ADC_ConfigChannel+0x238>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d109      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x1cc>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b12      	cmp	r3, #18
 8003356:	d105      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a19      	ldr	r2, [pc, #100]	; (80033d0 <HAL_ADC_ConfigChannel+0x238>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d123      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x21e>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2b10      	cmp	r3, #16
 8003374:	d003      	beq.n	800337e <HAL_ADC_ConfigChannel+0x1e6>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2b11      	cmp	r3, #17
 800337c:	d11b      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b10      	cmp	r3, #16
 8003390:	d111      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003392:	4b10      	ldr	r3, [pc, #64]	; (80033d4 <HAL_ADC_ConfigChannel+0x23c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a10      	ldr	r2, [pc, #64]	; (80033d8 <HAL_ADC_ConfigChannel+0x240>)
 8003398:	fba2 2303 	umull	r2, r3, r2, r3
 800339c:	0c9a      	lsrs	r2, r3, #18
 800339e:	4613      	mov	r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4413      	add	r3, r2
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80033a8:	e002      	b.n	80033b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	3b01      	subs	r3, #1
 80033ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1f9      	bne.n	80033aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr
 80033cc:	40012300 	.word	0x40012300
 80033d0:	40012000 	.word	0x40012000
 80033d4:	20000018 	.word	0x20000018
 80033d8:	431bde83 	.word	0x431bde83

080033dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033e4:	4b79      	ldr	r3, [pc, #484]	; (80035cc <ADC_Init+0x1f0>)
 80033e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	431a      	orrs	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003410:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6859      	ldr	r1, [r3, #4]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	021a      	lsls	r2, r3, #8
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003434:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6859      	ldr	r1, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	430a      	orrs	r2, r1
 8003446:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003456:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6899      	ldr	r1, [r3, #8]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346e:	4a58      	ldr	r2, [pc, #352]	; (80035d0 <ADC_Init+0x1f4>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d022      	beq.n	80034ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689a      	ldr	r2, [r3, #8]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003482:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6899      	ldr	r1, [r3, #8]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	430a      	orrs	r2, r1
 8003494:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	6899      	ldr	r1, [r3, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	609a      	str	r2, [r3, #8]
 80034b8:	e00f      	b.n	80034da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 0202 	bic.w	r2, r2, #2
 80034e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6899      	ldr	r1, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	7e1b      	ldrb	r3, [r3, #24]
 80034f4:	005a      	lsls	r2, r3, #1
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d01b      	beq.n	8003540 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003516:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003526:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6859      	ldr	r1, [r3, #4]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	3b01      	subs	r3, #1
 8003534:	035a      	lsls	r2, r3, #13
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	e007      	b.n	8003550 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800354e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	3b01      	subs	r3, #1
 800356c:	051a      	lsls	r2, r3, #20
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003584:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6899      	ldr	r1, [r3, #8]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003592:	025a      	lsls	r2, r3, #9
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689a      	ldr	r2, [r3, #8]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6899      	ldr	r1, [r3, #8]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	029a      	lsls	r2, r3, #10
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	609a      	str	r2, [r3, #8]
}
 80035c0:	bf00      	nop
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	40012300 	.word	0x40012300
 80035d0:	0f000001 	.word	0x0f000001

080035d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d13c      	bne.n	8003668 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d12b      	bne.n	8003660 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800360c:	2b00      	cmp	r3, #0
 800360e:	d127      	bne.n	8003660 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003616:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800361a:	2b00      	cmp	r3, #0
 800361c:	d006      	beq.n	800362c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003628:	2b00      	cmp	r3, #0
 800362a:	d119      	bne.n	8003660 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f022 0220 	bic.w	r2, r2, #32
 800363a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d105      	bne.n	8003660 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003658:	f043 0201 	orr.w	r2, r3, #1
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f7ff fd7b 	bl	800315c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003666:	e00e      	b.n	8003686 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366c:	f003 0310 	and.w	r3, r3, #16
 8003670:	2b00      	cmp	r3, #0
 8003672:	d003      	beq.n	800367c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f7ff fd85 	bl	8003184 <HAL_ADC_ErrorCallback>
}
 800367a:	e004      	b.n	8003686 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	4798      	blx	r3
}
 8003686:	bf00      	nop
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b084      	sub	sp, #16
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f7ff fd67 	bl	8003170 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036a2:	bf00      	nop
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80036aa:	b580      	push	{r7, lr}
 80036ac:	b084      	sub	sp, #16
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2240      	movs	r2, #64	; 0x40
 80036bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	f043 0204 	orr.w	r2, r3, #4
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f7ff fd5a 	bl	8003184 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036d0:	bf00      	nop
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036e8:	4b0c      	ldr	r3, [pc, #48]	; (800371c <__NVIC_SetPriorityGrouping+0x44>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036f4:	4013      	ands	r3, r2
 80036f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003700:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003708:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800370a:	4a04      	ldr	r2, [pc, #16]	; (800371c <__NVIC_SetPriorityGrouping+0x44>)
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	60d3      	str	r3, [r2, #12]
}
 8003710:	bf00      	nop
 8003712:	3714      	adds	r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr
 800371c:	e000ed00 	.word	0xe000ed00

08003720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003724:	4b04      	ldr	r3, [pc, #16]	; (8003738 <__NVIC_GetPriorityGrouping+0x18>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	f003 0307 	and.w	r3, r3, #7
}
 800372e:	4618      	mov	r0, r3
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	e000ed00 	.word	0xe000ed00

0800373c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374a:	2b00      	cmp	r3, #0
 800374c:	db0b      	blt.n	8003766 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800374e:	79fb      	ldrb	r3, [r7, #7]
 8003750:	f003 021f 	and.w	r2, r3, #31
 8003754:	4907      	ldr	r1, [pc, #28]	; (8003774 <__NVIC_EnableIRQ+0x38>)
 8003756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800375a:	095b      	lsrs	r3, r3, #5
 800375c:	2001      	movs	r0, #1
 800375e:	fa00 f202 	lsl.w	r2, r0, r2
 8003762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	e000e100 	.word	0xe000e100

08003778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	6039      	str	r1, [r7, #0]
 8003782:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003788:	2b00      	cmp	r3, #0
 800378a:	db0a      	blt.n	80037a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	b2da      	uxtb	r2, r3
 8003790:	490c      	ldr	r1, [pc, #48]	; (80037c4 <__NVIC_SetPriority+0x4c>)
 8003792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003796:	0112      	lsls	r2, r2, #4
 8003798:	b2d2      	uxtb	r2, r2
 800379a:	440b      	add	r3, r1
 800379c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037a0:	e00a      	b.n	80037b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	4908      	ldr	r1, [pc, #32]	; (80037c8 <__NVIC_SetPriority+0x50>)
 80037a8:	79fb      	ldrb	r3, [r7, #7]
 80037aa:	f003 030f 	and.w	r3, r3, #15
 80037ae:	3b04      	subs	r3, #4
 80037b0:	0112      	lsls	r2, r2, #4
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	440b      	add	r3, r1
 80037b6:	761a      	strb	r2, [r3, #24]
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	e000e100 	.word	0xe000e100
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b089      	sub	sp, #36	; 0x24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	f1c3 0307 	rsb	r3, r3, #7
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	bf28      	it	cs
 80037ea:	2304      	movcs	r3, #4
 80037ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	3304      	adds	r3, #4
 80037f2:	2b06      	cmp	r3, #6
 80037f4:	d902      	bls.n	80037fc <NVIC_EncodePriority+0x30>
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	3b03      	subs	r3, #3
 80037fa:	e000      	b.n	80037fe <NVIC_EncodePriority+0x32>
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003800:	f04f 32ff 	mov.w	r2, #4294967295
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	43da      	mvns	r2, r3
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	401a      	ands	r2, r3
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003814:	f04f 31ff 	mov.w	r1, #4294967295
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	fa01 f303 	lsl.w	r3, r1, r3
 800381e:	43d9      	mvns	r1, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003824:	4313      	orrs	r3, r2
         );
}
 8003826:	4618      	mov	r0, r3
 8003828:	3724      	adds	r7, #36	; 0x24
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
	...

08003834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3b01      	subs	r3, #1
 8003840:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003844:	d301      	bcc.n	800384a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003846:	2301      	movs	r3, #1
 8003848:	e00f      	b.n	800386a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800384a:	4a0a      	ldr	r2, [pc, #40]	; (8003874 <SysTick_Config+0x40>)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3b01      	subs	r3, #1
 8003850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003852:	210f      	movs	r1, #15
 8003854:	f04f 30ff 	mov.w	r0, #4294967295
 8003858:	f7ff ff8e 	bl	8003778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800385c:	4b05      	ldr	r3, [pc, #20]	; (8003874 <SysTick_Config+0x40>)
 800385e:	2200      	movs	r2, #0
 8003860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003862:	4b04      	ldr	r3, [pc, #16]	; (8003874 <SysTick_Config+0x40>)
 8003864:	2207      	movs	r2, #7
 8003866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	e000e010 	.word	0xe000e010

08003878 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff ff29 	bl	80036d8 <__NVIC_SetPriorityGrouping>
}
 8003886:	bf00      	nop
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800388e:	b580      	push	{r7, lr}
 8003890:	b086      	sub	sp, #24
 8003892:	af00      	add	r7, sp, #0
 8003894:	4603      	mov	r3, r0
 8003896:	60b9      	str	r1, [r7, #8]
 8003898:	607a      	str	r2, [r7, #4]
 800389a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038a0:	f7ff ff3e 	bl	8003720 <__NVIC_GetPriorityGrouping>
 80038a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	68b9      	ldr	r1, [r7, #8]
 80038aa:	6978      	ldr	r0, [r7, #20]
 80038ac:	f7ff ff8e 	bl	80037cc <NVIC_EncodePriority>
 80038b0:	4602      	mov	r2, r0
 80038b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038b6:	4611      	mov	r1, r2
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff ff5d 	bl	8003778 <__NVIC_SetPriority>
}
 80038be:	bf00      	nop
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b082      	sub	sp, #8
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	4603      	mov	r3, r0
 80038ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff ff31 	bl	800373c <__NVIC_EnableIRQ>
}
 80038da:	bf00      	nop
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b082      	sub	sp, #8
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7ff ffa2 	bl	8003834 <SysTick_Config>
 80038f0:	4603      	mov	r3, r0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003908:	f7ff faa4 	bl	8002e54 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d101      	bne.n	8003918 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e099      	b.n	8003a4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2202      	movs	r2, #2
 8003924:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0201 	bic.w	r2, r2, #1
 8003936:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003938:	e00f      	b.n	800395a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800393a:	f7ff fa8b 	bl	8002e54 <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b05      	cmp	r3, #5
 8003946:	d908      	bls.n	800395a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2220      	movs	r2, #32
 800394c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2203      	movs	r2, #3
 8003952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e078      	b.n	8003a4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1e8      	bne.n	800393a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	4b38      	ldr	r3, [pc, #224]	; (8003a54 <HAL_DMA_Init+0x158>)
 8003974:	4013      	ands	r3, r2
 8003976:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003986:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003992:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800399e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a1b      	ldr	r3, [r3, #32]
 80039a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d107      	bne.n	80039c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039bc:	4313      	orrs	r3, r2
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	f023 0307 	bic.w	r3, r3, #7
 80039da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d117      	bne.n	8003a1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00e      	beq.n	8003a1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 fa6f 	bl	8003ee4 <DMA_CheckFifoParam>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d008      	beq.n	8003a1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2240      	movs	r2, #64	; 0x40
 8003a10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e016      	b.n	8003a4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 fa26 	bl	8003e78 <DMA_CalcBaseAndBitshift>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a34:	223f      	movs	r2, #63	; 0x3f
 8003a36:	409a      	lsls	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	f010803f 	.word	0xf010803f

08003a58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
 8003a64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a66:	2300      	movs	r3, #0
 8003a68:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a6e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d101      	bne.n	8003a7e <HAL_DMA_Start_IT+0x26>
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e040      	b.n	8003b00 <HAL_DMA_Start_IT+0xa8>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d12f      	bne.n	8003af2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2202      	movs	r2, #2
 8003a96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	68b9      	ldr	r1, [r7, #8]
 8003aa6:	68f8      	ldr	r0, [r7, #12]
 8003aa8:	f000 f9b8 	bl	8003e1c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab0:	223f      	movs	r2, #63	; 0x3f
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0216 	orr.w	r2, r2, #22
 8003ac6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d007      	beq.n	8003ae0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f042 0208 	orr.w	r2, r2, #8
 8003ade:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f042 0201 	orr.w	r2, r2, #1
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	e005      	b.n	8003afe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003afa:	2302      	movs	r3, #2
 8003afc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003afe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b14:	4b92      	ldr	r3, [pc, #584]	; (8003d60 <HAL_DMA_IRQHandler+0x258>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a92      	ldr	r2, [pc, #584]	; (8003d64 <HAL_DMA_IRQHandler+0x25c>)
 8003b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1e:	0a9b      	lsrs	r3, r3, #10
 8003b20:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b26:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b32:	2208      	movs	r2, #8
 8003b34:	409a      	lsls	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d01a      	beq.n	8003b74 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d013      	beq.n	8003b74 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 0204 	bic.w	r2, r2, #4
 8003b5a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b60:	2208      	movs	r2, #8
 8003b62:	409a      	lsls	r2, r3
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6c:	f043 0201 	orr.w	r2, r3, #1
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b78:	2201      	movs	r2, #1
 8003b7a:	409a      	lsls	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d012      	beq.n	8003baa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00b      	beq.n	8003baa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b96:	2201      	movs	r2, #1
 8003b98:	409a      	lsls	r2, r3
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba2:	f043 0202 	orr.w	r2, r3, #2
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bae:	2204      	movs	r2, #4
 8003bb0:	409a      	lsls	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d012      	beq.n	8003be0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00b      	beq.n	8003be0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bcc:	2204      	movs	r2, #4
 8003bce:	409a      	lsls	r2, r3
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd8:	f043 0204 	orr.w	r2, r3, #4
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be4:	2210      	movs	r2, #16
 8003be6:	409a      	lsls	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4013      	ands	r3, r2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d043      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0308 	and.w	r3, r3, #8
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d03c      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c02:	2210      	movs	r2, #16
 8003c04:	409a      	lsls	r2, r3
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d018      	beq.n	8003c4a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d108      	bne.n	8003c38 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d024      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	4798      	blx	r3
 8003c36:	e01f      	b.n	8003c78 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d01b      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	4798      	blx	r3
 8003c48:	e016      	b.n	8003c78 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d107      	bne.n	8003c68 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0208 	bic.w	r2, r2, #8
 8003c66:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d003      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	409a      	lsls	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	4013      	ands	r3, r2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 808e 	beq.w	8003da6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0310 	and.w	r3, r3, #16
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	f000 8086 	beq.w	8003da6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	409a      	lsls	r2, r3
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b05      	cmp	r3, #5
 8003cb0:	d136      	bne.n	8003d20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0216 	bic.w	r2, r2, #22
 8003cc0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	695a      	ldr	r2, [r3, #20]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cd0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d103      	bne.n	8003ce2 <HAL_DMA_IRQHandler+0x1da>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d007      	beq.n	8003cf2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0208 	bic.w	r2, r2, #8
 8003cf0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf6:	223f      	movs	r2, #63	; 0x3f
 8003cf8:	409a      	lsls	r2, r3
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d07d      	beq.n	8003e12 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	4798      	blx	r3
        }
        return;
 8003d1e:	e078      	b.n	8003e12 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d01c      	beq.n	8003d68 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d108      	bne.n	8003d4e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d030      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	4798      	blx	r3
 8003d4c:	e02b      	b.n	8003da6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d027      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	4798      	blx	r3
 8003d5e:	e022      	b.n	8003da6 <HAL_DMA_IRQHandler+0x29e>
 8003d60:	20000018 	.word	0x20000018
 8003d64:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10f      	bne.n	8003d96 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 0210 	bic.w	r2, r2, #16
 8003d84:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d032      	beq.n	8003e14 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d022      	beq.n	8003e00 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2205      	movs	r2, #5
 8003dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0201 	bic.w	r2, r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	60bb      	str	r3, [r7, #8]
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d307      	bcc.n	8003dee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1f2      	bne.n	8003dd2 <HAL_DMA_IRQHandler+0x2ca>
 8003dec:	e000      	b.n	8003df0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003dee:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	4798      	blx	r3
 8003e10:	e000      	b.n	8003e14 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003e12:	bf00      	nop
    }
  }
}
 8003e14:	3718      	adds	r7, #24
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop

08003e1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
 8003e28:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e38:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	2b40      	cmp	r3, #64	; 0x40
 8003e48:	d108      	bne.n	8003e5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e5a:	e007      	b.n	8003e6c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68ba      	ldr	r2, [r7, #8]
 8003e62:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	60da      	str	r2, [r3, #12]
}
 8003e6c:	bf00      	nop
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	3b10      	subs	r3, #16
 8003e88:	4a14      	ldr	r2, [pc, #80]	; (8003edc <DMA_CalcBaseAndBitshift+0x64>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	091b      	lsrs	r3, r3, #4
 8003e90:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e92:	4a13      	ldr	r2, [pc, #76]	; (8003ee0 <DMA_CalcBaseAndBitshift+0x68>)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4413      	add	r3, r2
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2b03      	cmp	r3, #3
 8003ea4:	d909      	bls.n	8003eba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003eae:	f023 0303 	bic.w	r3, r3, #3
 8003eb2:	1d1a      	adds	r2, r3, #4
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	659a      	str	r2, [r3, #88]	; 0x58
 8003eb8:	e007      	b.n	8003eca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ec2:	f023 0303 	bic.w	r3, r3, #3
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3714      	adds	r7, #20
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	aaaaaaab 	.word	0xaaaaaaab
 8003ee0:	0800a8f0 	.word	0x0800a8f0

08003ee4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eec:	2300      	movs	r3, #0
 8003eee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d11f      	bne.n	8003f3e <DMA_CheckFifoParam+0x5a>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b03      	cmp	r3, #3
 8003f02:	d856      	bhi.n	8003fb2 <DMA_CheckFifoParam+0xce>
 8003f04:	a201      	add	r2, pc, #4	; (adr r2, 8003f0c <DMA_CheckFifoParam+0x28>)
 8003f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0a:	bf00      	nop
 8003f0c:	08003f1d 	.word	0x08003f1d
 8003f10:	08003f2f 	.word	0x08003f2f
 8003f14:	08003f1d 	.word	0x08003f1d
 8003f18:	08003fb3 	.word	0x08003fb3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d046      	beq.n	8003fb6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f2c:	e043      	b.n	8003fb6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f32:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f36:	d140      	bne.n	8003fba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f3c:	e03d      	b.n	8003fba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f46:	d121      	bne.n	8003f8c <DMA_CheckFifoParam+0xa8>
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	2b03      	cmp	r3, #3
 8003f4c:	d837      	bhi.n	8003fbe <DMA_CheckFifoParam+0xda>
 8003f4e:	a201      	add	r2, pc, #4	; (adr r2, 8003f54 <DMA_CheckFifoParam+0x70>)
 8003f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f54:	08003f65 	.word	0x08003f65
 8003f58:	08003f6b 	.word	0x08003f6b
 8003f5c:	08003f65 	.word	0x08003f65
 8003f60:	08003f7d 	.word	0x08003f7d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	73fb      	strb	r3, [r7, #15]
      break;
 8003f68:	e030      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d025      	beq.n	8003fc2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f7a:	e022      	b.n	8003fc2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f80:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f84:	d11f      	bne.n	8003fc6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f8a:	e01c      	b.n	8003fc6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d903      	bls.n	8003f9a <DMA_CheckFifoParam+0xb6>
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2b03      	cmp	r3, #3
 8003f96:	d003      	beq.n	8003fa0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f98:	e018      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	73fb      	strb	r3, [r7, #15]
      break;
 8003f9e:	e015      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00e      	beq.n	8003fca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb0:	e00b      	b.n	8003fca <DMA_CheckFifoParam+0xe6>
      break;
 8003fb2:	bf00      	nop
 8003fb4:	e00a      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
      break;
 8003fb6:	bf00      	nop
 8003fb8:	e008      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
      break;
 8003fba:	bf00      	nop
 8003fbc:	e006      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
      break;
 8003fbe:	bf00      	nop
 8003fc0:	e004      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
      break;
 8003fc2:	bf00      	nop
 8003fc4:	e002      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
      break;   
 8003fc6:	bf00      	nop
 8003fc8:	e000      	b.n	8003fcc <DMA_CheckFifoParam+0xe8>
      break;
 8003fca:	bf00      	nop
    }
  } 
  
  return status; 
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3714      	adds	r7, #20
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop

08003fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b089      	sub	sp, #36	; 0x24
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	61fb      	str	r3, [r7, #28]
 8003ff6:	e16b      	b.n	80042d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	4013      	ands	r3, r2
 800400a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	429a      	cmp	r2, r3
 8004012:	f040 815a 	bne.w	80042ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f003 0303 	and.w	r3, r3, #3
 800401e:	2b01      	cmp	r3, #1
 8004020:	d005      	beq.n	800402e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800402a:	2b02      	cmp	r3, #2
 800402c:	d130      	bne.n	8004090 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	2203      	movs	r2, #3
 800403a:	fa02 f303 	lsl.w	r3, r2, r3
 800403e:	43db      	mvns	r3, r3
 8004040:	69ba      	ldr	r2, [r7, #24]
 8004042:	4013      	ands	r3, r2
 8004044:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	69ba      	ldr	r2, [r7, #24]
 8004054:	4313      	orrs	r3, r2
 8004056:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004064:	2201      	movs	r2, #1
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	fa02 f303 	lsl.w	r3, r2, r3
 800406c:	43db      	mvns	r3, r3
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	4013      	ands	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	f003 0201 	and.w	r2, r3, #1
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	4313      	orrs	r3, r2
 8004088:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f003 0303 	and.w	r3, r3, #3
 8004098:	2b03      	cmp	r3, #3
 800409a:	d017      	beq.n	80040cc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	2203      	movs	r2, #3
 80040a8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ac:	43db      	mvns	r3, r3
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	4013      	ands	r3, r2
 80040b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	005b      	lsls	r3, r3, #1
 80040bc:	fa02 f303 	lsl.w	r3, r2, r3
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	69ba      	ldr	r2, [r7, #24]
 80040ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f003 0303 	and.w	r3, r3, #3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d123      	bne.n	8004120 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	08da      	lsrs	r2, r3, #3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3208      	adds	r2, #8
 80040e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	f003 0307 	and.w	r3, r3, #7
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	220f      	movs	r2, #15
 80040f0:	fa02 f303 	lsl.w	r3, r2, r3
 80040f4:	43db      	mvns	r3, r3
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	4013      	ands	r3, r2
 80040fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	691a      	ldr	r2, [r3, #16]
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	f003 0307 	and.w	r3, r3, #7
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	fa02 f303 	lsl.w	r3, r2, r3
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	4313      	orrs	r3, r2
 8004110:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	08da      	lsrs	r2, r3, #3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	3208      	adds	r2, #8
 800411a:	69b9      	ldr	r1, [r7, #24]
 800411c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	2203      	movs	r2, #3
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	4013      	ands	r3, r2
 8004136:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f003 0203 	and.w	r2, r3, #3
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	fa02 f303 	lsl.w	r3, r2, r3
 8004148:	69ba      	ldr	r2, [r7, #24]
 800414a:	4313      	orrs	r3, r2
 800414c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 80b4 	beq.w	80042ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004162:	2300      	movs	r3, #0
 8004164:	60fb      	str	r3, [r7, #12]
 8004166:	4b60      	ldr	r3, [pc, #384]	; (80042e8 <HAL_GPIO_Init+0x30c>)
 8004168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416a:	4a5f      	ldr	r2, [pc, #380]	; (80042e8 <HAL_GPIO_Init+0x30c>)
 800416c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004170:	6453      	str	r3, [r2, #68]	; 0x44
 8004172:	4b5d      	ldr	r3, [pc, #372]	; (80042e8 <HAL_GPIO_Init+0x30c>)
 8004174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800417e:	4a5b      	ldr	r2, [pc, #364]	; (80042ec <HAL_GPIO_Init+0x310>)
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	089b      	lsrs	r3, r3, #2
 8004184:	3302      	adds	r3, #2
 8004186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800418a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	f003 0303 	and.w	r3, r3, #3
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	220f      	movs	r2, #15
 8004196:	fa02 f303 	lsl.w	r3, r2, r3
 800419a:	43db      	mvns	r3, r3
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	4013      	ands	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a52      	ldr	r2, [pc, #328]	; (80042f0 <HAL_GPIO_Init+0x314>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d02b      	beq.n	8004202 <HAL_GPIO_Init+0x226>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a51      	ldr	r2, [pc, #324]	; (80042f4 <HAL_GPIO_Init+0x318>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d025      	beq.n	80041fe <HAL_GPIO_Init+0x222>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a50      	ldr	r2, [pc, #320]	; (80042f8 <HAL_GPIO_Init+0x31c>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d01f      	beq.n	80041fa <HAL_GPIO_Init+0x21e>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a4f      	ldr	r2, [pc, #316]	; (80042fc <HAL_GPIO_Init+0x320>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d019      	beq.n	80041f6 <HAL_GPIO_Init+0x21a>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a4e      	ldr	r2, [pc, #312]	; (8004300 <HAL_GPIO_Init+0x324>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d013      	beq.n	80041f2 <HAL_GPIO_Init+0x216>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a4d      	ldr	r2, [pc, #308]	; (8004304 <HAL_GPIO_Init+0x328>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d00d      	beq.n	80041ee <HAL_GPIO_Init+0x212>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a4c      	ldr	r2, [pc, #304]	; (8004308 <HAL_GPIO_Init+0x32c>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d007      	beq.n	80041ea <HAL_GPIO_Init+0x20e>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a4b      	ldr	r2, [pc, #300]	; (800430c <HAL_GPIO_Init+0x330>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d101      	bne.n	80041e6 <HAL_GPIO_Init+0x20a>
 80041e2:	2307      	movs	r3, #7
 80041e4:	e00e      	b.n	8004204 <HAL_GPIO_Init+0x228>
 80041e6:	2308      	movs	r3, #8
 80041e8:	e00c      	b.n	8004204 <HAL_GPIO_Init+0x228>
 80041ea:	2306      	movs	r3, #6
 80041ec:	e00a      	b.n	8004204 <HAL_GPIO_Init+0x228>
 80041ee:	2305      	movs	r3, #5
 80041f0:	e008      	b.n	8004204 <HAL_GPIO_Init+0x228>
 80041f2:	2304      	movs	r3, #4
 80041f4:	e006      	b.n	8004204 <HAL_GPIO_Init+0x228>
 80041f6:	2303      	movs	r3, #3
 80041f8:	e004      	b.n	8004204 <HAL_GPIO_Init+0x228>
 80041fa:	2302      	movs	r3, #2
 80041fc:	e002      	b.n	8004204 <HAL_GPIO_Init+0x228>
 80041fe:	2301      	movs	r3, #1
 8004200:	e000      	b.n	8004204 <HAL_GPIO_Init+0x228>
 8004202:	2300      	movs	r3, #0
 8004204:	69fa      	ldr	r2, [r7, #28]
 8004206:	f002 0203 	and.w	r2, r2, #3
 800420a:	0092      	lsls	r2, r2, #2
 800420c:	4093      	lsls	r3, r2
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	4313      	orrs	r3, r2
 8004212:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004214:	4935      	ldr	r1, [pc, #212]	; (80042ec <HAL_GPIO_Init+0x310>)
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	089b      	lsrs	r3, r3, #2
 800421a:	3302      	adds	r3, #2
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004222:	4b3b      	ldr	r3, [pc, #236]	; (8004310 <HAL_GPIO_Init+0x334>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	43db      	mvns	r3, r3
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	4013      	ands	r3, r2
 8004230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	4313      	orrs	r3, r2
 8004244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004246:	4a32      	ldr	r2, [pc, #200]	; (8004310 <HAL_GPIO_Init+0x334>)
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800424c:	4b30      	ldr	r3, [pc, #192]	; (8004310 <HAL_GPIO_Init+0x334>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	43db      	mvns	r3, r3
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	4013      	ands	r3, r2
 800425a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d003      	beq.n	8004270 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	4313      	orrs	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004270:	4a27      	ldr	r2, [pc, #156]	; (8004310 <HAL_GPIO_Init+0x334>)
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004276:	4b26      	ldr	r3, [pc, #152]	; (8004310 <HAL_GPIO_Init+0x334>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	43db      	mvns	r3, r3
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	4013      	ands	r3, r2
 8004284:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004292:	69ba      	ldr	r2, [r7, #24]
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	4313      	orrs	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800429a:	4a1d      	ldr	r2, [pc, #116]	; (8004310 <HAL_GPIO_Init+0x334>)
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042a0:	4b1b      	ldr	r3, [pc, #108]	; (8004310 <HAL_GPIO_Init+0x334>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	43db      	mvns	r3, r3
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	4013      	ands	r3, r2
 80042ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042c4:	4a12      	ldr	r2, [pc, #72]	; (8004310 <HAL_GPIO_Init+0x334>)
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	3301      	adds	r3, #1
 80042ce:	61fb      	str	r3, [r7, #28]
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	2b0f      	cmp	r3, #15
 80042d4:	f67f ae90 	bls.w	8003ff8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042d8:	bf00      	nop
 80042da:	bf00      	nop
 80042dc:	3724      	adds	r7, #36	; 0x24
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40023800 	.word	0x40023800
 80042ec:	40013800 	.word	0x40013800
 80042f0:	40020000 	.word	0x40020000
 80042f4:	40020400 	.word	0x40020400
 80042f8:	40020800 	.word	0x40020800
 80042fc:	40020c00 	.word	0x40020c00
 8004300:	40021000 	.word	0x40021000
 8004304:	40021400 	.word	0x40021400
 8004308:	40021800 	.word	0x40021800
 800430c:	40021c00 	.word	0x40021c00
 8004310:	40013c00 	.word	0x40013c00

08004314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	460b      	mov	r3, r1
 800431e:	807b      	strh	r3, [r7, #2]
 8004320:	4613      	mov	r3, r2
 8004322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004324:	787b      	ldrb	r3, [r7, #1]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800432a:	887a      	ldrh	r2, [r7, #2]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004330:	e003      	b.n	800433a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004332:	887b      	ldrh	r3, [r7, #2]
 8004334:	041a      	lsls	r2, r3, #16
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	619a      	str	r2, [r3, #24]
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004346:	b480      	push	{r7}
 8004348:	b085      	sub	sp, #20
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	460b      	mov	r3, r1
 8004350:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004358:	887a      	ldrh	r2, [r7, #2]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	4013      	ands	r3, r2
 800435e:	041a      	lsls	r2, r3, #16
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	43d9      	mvns	r1, r3
 8004364:	887b      	ldrh	r3, [r7, #2]
 8004366:	400b      	ands	r3, r1
 8004368:	431a      	orrs	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	619a      	str	r2, [r3, #24]
}
 800436e:	bf00      	nop
 8004370:	3714      	adds	r7, #20
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr
	...

0800437c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004386:	4b08      	ldr	r3, [pc, #32]	; (80043a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004388:	695a      	ldr	r2, [r3, #20]
 800438a:	88fb      	ldrh	r3, [r7, #6]
 800438c:	4013      	ands	r3, r2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d006      	beq.n	80043a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004392:	4a05      	ldr	r2, [pc, #20]	; (80043a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004394:	88fb      	ldrh	r3, [r7, #6]
 8004396:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004398:	88fb      	ldrh	r3, [r7, #6]
 800439a:	4618      	mov	r0, r3
 800439c:	f000 f806 	bl	80043ac <HAL_GPIO_EXTI_Callback>
  }
}
 80043a0:	bf00      	nop
 80043a2:	3708      	adds	r7, #8
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40013c00 	.word	0x40013c00

080043ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	4603      	mov	r3, r0
 80043b4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
	...

080043c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e264      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d075      	beq.n	80044ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043e2:	4ba3      	ldr	r3, [pc, #652]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 030c 	and.w	r3, r3, #12
 80043ea:	2b04      	cmp	r3, #4
 80043ec:	d00c      	beq.n	8004408 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043ee:	4ba0      	ldr	r3, [pc, #640]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043f6:	2b08      	cmp	r3, #8
 80043f8:	d112      	bne.n	8004420 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043fa:	4b9d      	ldr	r3, [pc, #628]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004402:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004406:	d10b      	bne.n	8004420 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004408:	4b99      	ldr	r3, [pc, #612]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d05b      	beq.n	80044cc <HAL_RCC_OscConfig+0x108>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d157      	bne.n	80044cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e23f      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004428:	d106      	bne.n	8004438 <HAL_RCC_OscConfig+0x74>
 800442a:	4b91      	ldr	r3, [pc, #580]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a90      	ldr	r2, [pc, #576]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004434:	6013      	str	r3, [r2, #0]
 8004436:	e01d      	b.n	8004474 <HAL_RCC_OscConfig+0xb0>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004440:	d10c      	bne.n	800445c <HAL_RCC_OscConfig+0x98>
 8004442:	4b8b      	ldr	r3, [pc, #556]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a8a      	ldr	r2, [pc, #552]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800444c:	6013      	str	r3, [r2, #0]
 800444e:	4b88      	ldr	r3, [pc, #544]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a87      	ldr	r2, [pc, #540]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	e00b      	b.n	8004474 <HAL_RCC_OscConfig+0xb0>
 800445c:	4b84      	ldr	r3, [pc, #528]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a83      	ldr	r2, [pc, #524]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004466:	6013      	str	r3, [r2, #0]
 8004468:	4b81      	ldr	r3, [pc, #516]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a80      	ldr	r2, [pc, #512]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 800446e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004472:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d013      	beq.n	80044a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447c:	f7fe fcea 	bl	8002e54 <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004484:	f7fe fce6 	bl	8002e54 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b64      	cmp	r3, #100	; 0x64
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e204      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004496:	4b76      	ldr	r3, [pc, #472]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0f0      	beq.n	8004484 <HAL_RCC_OscConfig+0xc0>
 80044a2:	e014      	b.n	80044ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a4:	f7fe fcd6 	bl	8002e54 <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044ac:	f7fe fcd2 	bl	8002e54 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b64      	cmp	r3, #100	; 0x64
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e1f0      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044be:	4b6c      	ldr	r3, [pc, #432]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1f0      	bne.n	80044ac <HAL_RCC_OscConfig+0xe8>
 80044ca:	e000      	b.n	80044ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d063      	beq.n	80045a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044da:	4b65      	ldr	r3, [pc, #404]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 030c 	and.w	r3, r3, #12
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00b      	beq.n	80044fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044e6:	4b62      	ldr	r3, [pc, #392]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044ee:	2b08      	cmp	r3, #8
 80044f0:	d11c      	bne.n	800452c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044f2:	4b5f      	ldr	r3, [pc, #380]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d116      	bne.n	800452c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044fe:	4b5c      	ldr	r3, [pc, #368]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d005      	beq.n	8004516 <HAL_RCC_OscConfig+0x152>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d001      	beq.n	8004516 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e1c4      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004516:	4b56      	ldr	r3, [pc, #344]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	4952      	ldr	r1, [pc, #328]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004526:	4313      	orrs	r3, r2
 8004528:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452a:	e03a      	b.n	80045a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d020      	beq.n	8004576 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004534:	4b4f      	ldr	r3, [pc, #316]	; (8004674 <HAL_RCC_OscConfig+0x2b0>)
 8004536:	2201      	movs	r2, #1
 8004538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453a:	f7fe fc8b 	bl	8002e54 <HAL_GetTick>
 800453e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004540:	e008      	b.n	8004554 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004542:	f7fe fc87 	bl	8002e54 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b02      	cmp	r3, #2
 800454e:	d901      	bls.n	8004554 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e1a5      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004554:	4b46      	ldr	r3, [pc, #280]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d0f0      	beq.n	8004542 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004560:	4b43      	ldr	r3, [pc, #268]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	4940      	ldr	r1, [pc, #256]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004570:	4313      	orrs	r3, r2
 8004572:	600b      	str	r3, [r1, #0]
 8004574:	e015      	b.n	80045a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004576:	4b3f      	ldr	r3, [pc, #252]	; (8004674 <HAL_RCC_OscConfig+0x2b0>)
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457c:	f7fe fc6a 	bl	8002e54 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004584:	f7fe fc66 	bl	8002e54 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e184      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004596:	4b36      	ldr	r3, [pc, #216]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0308 	and.w	r3, r3, #8
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d030      	beq.n	8004610 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d016      	beq.n	80045e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045b6:	4b30      	ldr	r3, [pc, #192]	; (8004678 <HAL_RCC_OscConfig+0x2b4>)
 80045b8:	2201      	movs	r2, #1
 80045ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045bc:	f7fe fc4a 	bl	8002e54 <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045c4:	f7fe fc46 	bl	8002e54 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e164      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d6:	4b26      	ldr	r3, [pc, #152]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 80045d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0f0      	beq.n	80045c4 <HAL_RCC_OscConfig+0x200>
 80045e2:	e015      	b.n	8004610 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045e4:	4b24      	ldr	r3, [pc, #144]	; (8004678 <HAL_RCC_OscConfig+0x2b4>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ea:	f7fe fc33 	bl	8002e54 <HAL_GetTick>
 80045ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045f2:	f7fe fc2f 	bl	8002e54 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e14d      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004604:	4b1a      	ldr	r3, [pc, #104]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004606:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004608:	f003 0302 	and.w	r3, r3, #2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1f0      	bne.n	80045f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0304 	and.w	r3, r3, #4
 8004618:	2b00      	cmp	r3, #0
 800461a:	f000 80a0 	beq.w	800475e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800461e:	2300      	movs	r3, #0
 8004620:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004622:	4b13      	ldr	r3, [pc, #76]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d10f      	bne.n	800464e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800462e:	2300      	movs	r3, #0
 8004630:	60bb      	str	r3, [r7, #8]
 8004632:	4b0f      	ldr	r3, [pc, #60]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004636:	4a0e      	ldr	r2, [pc, #56]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004638:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800463c:	6413      	str	r3, [r2, #64]	; 0x40
 800463e:	4b0c      	ldr	r3, [pc, #48]	; (8004670 <HAL_RCC_OscConfig+0x2ac>)
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004646:	60bb      	str	r3, [r7, #8]
 8004648:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800464a:	2301      	movs	r3, #1
 800464c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800464e:	4b0b      	ldr	r3, [pc, #44]	; (800467c <HAL_RCC_OscConfig+0x2b8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004656:	2b00      	cmp	r3, #0
 8004658:	d121      	bne.n	800469e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800465a:	4b08      	ldr	r3, [pc, #32]	; (800467c <HAL_RCC_OscConfig+0x2b8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a07      	ldr	r2, [pc, #28]	; (800467c <HAL_RCC_OscConfig+0x2b8>)
 8004660:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004666:	f7fe fbf5 	bl	8002e54 <HAL_GetTick>
 800466a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800466c:	e011      	b.n	8004692 <HAL_RCC_OscConfig+0x2ce>
 800466e:	bf00      	nop
 8004670:	40023800 	.word	0x40023800
 8004674:	42470000 	.word	0x42470000
 8004678:	42470e80 	.word	0x42470e80
 800467c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004680:	f7fe fbe8 	bl	8002e54 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b02      	cmp	r3, #2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e106      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004692:	4b85      	ldr	r3, [pc, #532]	; (80048a8 <HAL_RCC_OscConfig+0x4e4>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0f0      	beq.n	8004680 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d106      	bne.n	80046b4 <HAL_RCC_OscConfig+0x2f0>
 80046a6:	4b81      	ldr	r3, [pc, #516]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046aa:	4a80      	ldr	r2, [pc, #512]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046ac:	f043 0301 	orr.w	r3, r3, #1
 80046b0:	6713      	str	r3, [r2, #112]	; 0x70
 80046b2:	e01c      	b.n	80046ee <HAL_RCC_OscConfig+0x32a>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	2b05      	cmp	r3, #5
 80046ba:	d10c      	bne.n	80046d6 <HAL_RCC_OscConfig+0x312>
 80046bc:	4b7b      	ldr	r3, [pc, #492]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c0:	4a7a      	ldr	r2, [pc, #488]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046c2:	f043 0304 	orr.w	r3, r3, #4
 80046c6:	6713      	str	r3, [r2, #112]	; 0x70
 80046c8:	4b78      	ldr	r3, [pc, #480]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046cc:	4a77      	ldr	r2, [pc, #476]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	6713      	str	r3, [r2, #112]	; 0x70
 80046d4:	e00b      	b.n	80046ee <HAL_RCC_OscConfig+0x32a>
 80046d6:	4b75      	ldr	r3, [pc, #468]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046da:	4a74      	ldr	r2, [pc, #464]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046dc:	f023 0301 	bic.w	r3, r3, #1
 80046e0:	6713      	str	r3, [r2, #112]	; 0x70
 80046e2:	4b72      	ldr	r3, [pc, #456]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e6:	4a71      	ldr	r2, [pc, #452]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80046e8:	f023 0304 	bic.w	r3, r3, #4
 80046ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d015      	beq.n	8004722 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f6:	f7fe fbad 	bl	8002e54 <HAL_GetTick>
 80046fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046fc:	e00a      	b.n	8004714 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046fe:	f7fe fba9 	bl	8002e54 <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	f241 3288 	movw	r2, #5000	; 0x1388
 800470c:	4293      	cmp	r3, r2
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e0c5      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004714:	4b65      	ldr	r3, [pc, #404]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 8004716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0ee      	beq.n	80046fe <HAL_RCC_OscConfig+0x33a>
 8004720:	e014      	b.n	800474c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004722:	f7fe fb97 	bl	8002e54 <HAL_GetTick>
 8004726:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004728:	e00a      	b.n	8004740 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800472a:	f7fe fb93 	bl	8002e54 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	f241 3288 	movw	r2, #5000	; 0x1388
 8004738:	4293      	cmp	r3, r2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e0af      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004740:	4b5a      	ldr	r3, [pc, #360]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 8004742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1ee      	bne.n	800472a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800474c:	7dfb      	ldrb	r3, [r7, #23]
 800474e:	2b01      	cmp	r3, #1
 8004750:	d105      	bne.n	800475e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004752:	4b56      	ldr	r3, [pc, #344]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	4a55      	ldr	r2, [pc, #340]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 8004758:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800475c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 809b 	beq.w	800489e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004768:	4b50      	ldr	r3, [pc, #320]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f003 030c 	and.w	r3, r3, #12
 8004770:	2b08      	cmp	r3, #8
 8004772:	d05c      	beq.n	800482e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	2b02      	cmp	r3, #2
 800477a:	d141      	bne.n	8004800 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800477c:	4b4c      	ldr	r3, [pc, #304]	; (80048b0 <HAL_RCC_OscConfig+0x4ec>)
 800477e:	2200      	movs	r2, #0
 8004780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004782:	f7fe fb67 	bl	8002e54 <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800478a:	f7fe fb63 	bl	8002e54 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b02      	cmp	r3, #2
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e081      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800479c:	4b43      	ldr	r3, [pc, #268]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1f0      	bne.n	800478a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	69da      	ldr	r2, [r3, #28]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a1b      	ldr	r3, [r3, #32]
 80047b0:	431a      	orrs	r2, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b6:	019b      	lsls	r3, r3, #6
 80047b8:	431a      	orrs	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047be:	085b      	lsrs	r3, r3, #1
 80047c0:	3b01      	subs	r3, #1
 80047c2:	041b      	lsls	r3, r3, #16
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ca:	061b      	lsls	r3, r3, #24
 80047cc:	4937      	ldr	r1, [pc, #220]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d2:	4b37      	ldr	r3, [pc, #220]	; (80048b0 <HAL_RCC_OscConfig+0x4ec>)
 80047d4:	2201      	movs	r2, #1
 80047d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d8:	f7fe fb3c 	bl	8002e54 <HAL_GetTick>
 80047dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047de:	e008      	b.n	80047f2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e0:	f7fe fb38 	bl	8002e54 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e056      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f2:	4b2e      	ldr	r3, [pc, #184]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0f0      	beq.n	80047e0 <HAL_RCC_OscConfig+0x41c>
 80047fe:	e04e      	b.n	800489e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004800:	4b2b      	ldr	r3, [pc, #172]	; (80048b0 <HAL_RCC_OscConfig+0x4ec>)
 8004802:	2200      	movs	r2, #0
 8004804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004806:	f7fe fb25 	bl	8002e54 <HAL_GetTick>
 800480a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800480c:	e008      	b.n	8004820 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800480e:	f7fe fb21 	bl	8002e54 <HAL_GetTick>
 8004812:	4602      	mov	r2, r0
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	2b02      	cmp	r3, #2
 800481a:	d901      	bls.n	8004820 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e03f      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004820:	4b22      	ldr	r3, [pc, #136]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d1f0      	bne.n	800480e <HAL_RCC_OscConfig+0x44a>
 800482c:	e037      	b.n	800489e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d101      	bne.n	800483a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e032      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800483a:	4b1c      	ldr	r3, [pc, #112]	; (80048ac <HAL_RCC_OscConfig+0x4e8>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d028      	beq.n	800489a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004852:	429a      	cmp	r2, r3
 8004854:	d121      	bne.n	800489a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004860:	429a      	cmp	r2, r3
 8004862:	d11a      	bne.n	800489a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800486a:	4013      	ands	r3, r2
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004870:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004872:	4293      	cmp	r3, r2
 8004874:	d111      	bne.n	800489a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004880:	085b      	lsrs	r3, r3, #1
 8004882:	3b01      	subs	r3, #1
 8004884:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004886:	429a      	cmp	r2, r3
 8004888:	d107      	bne.n	800489a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004894:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004896:	429a      	cmp	r2, r3
 8004898:	d001      	beq.n	800489e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40007000 	.word	0x40007000
 80048ac:	40023800 	.word	0x40023800
 80048b0:	42470060 	.word	0x42470060

080048b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0cc      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048c8:	4b68      	ldr	r3, [pc, #416]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0307 	and.w	r3, r3, #7
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d90c      	bls.n	80048f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048d6:	4b65      	ldr	r3, [pc, #404]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80048d8:	683a      	ldr	r2, [r7, #0]
 80048da:	b2d2      	uxtb	r2, r2
 80048dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048de:	4b63      	ldr	r3, [pc, #396]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d001      	beq.n	80048f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e0b8      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d020      	beq.n	800493e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d005      	beq.n	8004914 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004908:	4b59      	ldr	r3, [pc, #356]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	4a58      	ldr	r2, [pc, #352]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004912:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0308 	and.w	r3, r3, #8
 800491c:	2b00      	cmp	r3, #0
 800491e:	d005      	beq.n	800492c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004920:	4b53      	ldr	r3, [pc, #332]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	4a52      	ldr	r2, [pc, #328]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004926:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800492a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800492c:	4b50      	ldr	r3, [pc, #320]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	494d      	ldr	r1, [pc, #308]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 800493a:	4313      	orrs	r3, r2
 800493c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d044      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d107      	bne.n	8004962 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004952:	4b47      	ldr	r3, [pc, #284]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d119      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e07f      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	2b02      	cmp	r3, #2
 8004968:	d003      	beq.n	8004972 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800496e:	2b03      	cmp	r3, #3
 8004970:	d107      	bne.n	8004982 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004972:	4b3f      	ldr	r3, [pc, #252]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d109      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e06f      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004982:	4b3b      	ldr	r3, [pc, #236]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e067      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004992:	4b37      	ldr	r3, [pc, #220]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f023 0203 	bic.w	r2, r3, #3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	4934      	ldr	r1, [pc, #208]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049a4:	f7fe fa56 	bl	8002e54 <HAL_GetTick>
 80049a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049aa:	e00a      	b.n	80049c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ac:	f7fe fa52 	bl	8002e54 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e04f      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c2:	4b2b      	ldr	r3, [pc, #172]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f003 020c 	and.w	r2, r3, #12
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d1eb      	bne.n	80049ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049d4:	4b25      	ldr	r3, [pc, #148]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d20c      	bcs.n	80049fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e2:	4b22      	ldr	r3, [pc, #136]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	b2d2      	uxtb	r2, r2
 80049e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ea:	4b20      	ldr	r3, [pc, #128]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d001      	beq.n	80049fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e032      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d008      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a08:	4b19      	ldr	r3, [pc, #100]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	4916      	ldr	r1, [pc, #88]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d009      	beq.n	8004a3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a26:	4b12      	ldr	r3, [pc, #72]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	490e      	ldr	r1, [pc, #56]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a3a:	f000 f821 	bl	8004a80 <HAL_RCC_GetSysClockFreq>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	091b      	lsrs	r3, r3, #4
 8004a46:	f003 030f 	and.w	r3, r3, #15
 8004a4a:	490a      	ldr	r1, [pc, #40]	; (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 8004a4c:	5ccb      	ldrb	r3, [r1, r3]
 8004a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a52:	4a09      	ldr	r2, [pc, #36]	; (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004a54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a56:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <HAL_RCC_ClockConfig+0x1c8>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fe f9b6 	bl	8002dcc <HAL_InitTick>

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	40023c00 	.word	0x40023c00
 8004a70:	40023800 	.word	0x40023800
 8004a74:	0800a6b8 	.word	0x0800a6b8
 8004a78:	20000018 	.word	0x20000018
 8004a7c:	2000001c 	.word	0x2000001c

08004a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a80:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004a84:	b084      	sub	sp, #16
 8004a86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	607b      	str	r3, [r7, #4]
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	60fb      	str	r3, [r7, #12]
 8004a90:	2300      	movs	r3, #0
 8004a92:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a98:	4b67      	ldr	r3, [pc, #412]	; (8004c38 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f003 030c 	and.w	r3, r3, #12
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	d00d      	beq.n	8004ac0 <HAL_RCC_GetSysClockFreq+0x40>
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	f200 80bd 	bhi.w	8004c24 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d002      	beq.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x34>
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d003      	beq.n	8004aba <HAL_RCC_GetSysClockFreq+0x3a>
 8004ab2:	e0b7      	b.n	8004c24 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ab4:	4b61      	ldr	r3, [pc, #388]	; (8004c3c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004ab6:	60bb      	str	r3, [r7, #8]
       break;
 8004ab8:	e0b7      	b.n	8004c2a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004aba:	4b61      	ldr	r3, [pc, #388]	; (8004c40 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004abc:	60bb      	str	r3, [r7, #8]
      break;
 8004abe:	e0b4      	b.n	8004c2a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ac0:	4b5d      	ldr	r3, [pc, #372]	; (8004c38 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ac8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004aca:	4b5b      	ldr	r3, [pc, #364]	; (8004c38 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d04d      	beq.n	8004b72 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ad6:	4b58      	ldr	r3, [pc, #352]	; (8004c38 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	099b      	lsrs	r3, r3, #6
 8004adc:	461a      	mov	r2, r3
 8004ade:	f04f 0300 	mov.w	r3, #0
 8004ae2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004ae6:	f04f 0100 	mov.w	r1, #0
 8004aea:	ea02 0800 	and.w	r8, r2, r0
 8004aee:	ea03 0901 	and.w	r9, r3, r1
 8004af2:	4640      	mov	r0, r8
 8004af4:	4649      	mov	r1, r9
 8004af6:	f04f 0200 	mov.w	r2, #0
 8004afa:	f04f 0300 	mov.w	r3, #0
 8004afe:	014b      	lsls	r3, r1, #5
 8004b00:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b04:	0142      	lsls	r2, r0, #5
 8004b06:	4610      	mov	r0, r2
 8004b08:	4619      	mov	r1, r3
 8004b0a:	ebb0 0008 	subs.w	r0, r0, r8
 8004b0e:	eb61 0109 	sbc.w	r1, r1, r9
 8004b12:	f04f 0200 	mov.w	r2, #0
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	018b      	lsls	r3, r1, #6
 8004b1c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b20:	0182      	lsls	r2, r0, #6
 8004b22:	1a12      	subs	r2, r2, r0
 8004b24:	eb63 0301 	sbc.w	r3, r3, r1
 8004b28:	f04f 0000 	mov.w	r0, #0
 8004b2c:	f04f 0100 	mov.w	r1, #0
 8004b30:	00d9      	lsls	r1, r3, #3
 8004b32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b36:	00d0      	lsls	r0, r2, #3
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	eb12 0208 	adds.w	r2, r2, r8
 8004b40:	eb43 0309 	adc.w	r3, r3, r9
 8004b44:	f04f 0000 	mov.w	r0, #0
 8004b48:	f04f 0100 	mov.w	r1, #0
 8004b4c:	0259      	lsls	r1, r3, #9
 8004b4e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004b52:	0250      	lsls	r0, r2, #9
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4610      	mov	r0, r2
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	461a      	mov	r2, r3
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	f7fc f890 	bl	8000c88 <__aeabi_uldivmod>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	e04a      	b.n	8004c08 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b72:	4b31      	ldr	r3, [pc, #196]	; (8004c38 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	099b      	lsrs	r3, r3, #6
 8004b78:	461a      	mov	r2, r3
 8004b7a:	f04f 0300 	mov.w	r3, #0
 8004b7e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b82:	f04f 0100 	mov.w	r1, #0
 8004b86:	ea02 0400 	and.w	r4, r2, r0
 8004b8a:	ea03 0501 	and.w	r5, r3, r1
 8004b8e:	4620      	mov	r0, r4
 8004b90:	4629      	mov	r1, r5
 8004b92:	f04f 0200 	mov.w	r2, #0
 8004b96:	f04f 0300 	mov.w	r3, #0
 8004b9a:	014b      	lsls	r3, r1, #5
 8004b9c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ba0:	0142      	lsls	r2, r0, #5
 8004ba2:	4610      	mov	r0, r2
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	1b00      	subs	r0, r0, r4
 8004ba8:	eb61 0105 	sbc.w	r1, r1, r5
 8004bac:	f04f 0200 	mov.w	r2, #0
 8004bb0:	f04f 0300 	mov.w	r3, #0
 8004bb4:	018b      	lsls	r3, r1, #6
 8004bb6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004bba:	0182      	lsls	r2, r0, #6
 8004bbc:	1a12      	subs	r2, r2, r0
 8004bbe:	eb63 0301 	sbc.w	r3, r3, r1
 8004bc2:	f04f 0000 	mov.w	r0, #0
 8004bc6:	f04f 0100 	mov.w	r1, #0
 8004bca:	00d9      	lsls	r1, r3, #3
 8004bcc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004bd0:	00d0      	lsls	r0, r2, #3
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	1912      	adds	r2, r2, r4
 8004bd8:	eb45 0303 	adc.w	r3, r5, r3
 8004bdc:	f04f 0000 	mov.w	r0, #0
 8004be0:	f04f 0100 	mov.w	r1, #0
 8004be4:	0299      	lsls	r1, r3, #10
 8004be6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004bea:	0290      	lsls	r0, r2, #10
 8004bec:	4602      	mov	r2, r0
 8004bee:	460b      	mov	r3, r1
 8004bf0:	4610      	mov	r0, r2
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	f04f 0300 	mov.w	r3, #0
 8004bfc:	f7fc f844 	bl	8000c88 <__aeabi_uldivmod>
 8004c00:	4602      	mov	r2, r0
 8004c02:	460b      	mov	r3, r1
 8004c04:	4613      	mov	r3, r2
 8004c06:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c08:	4b0b      	ldr	r3, [pc, #44]	; (8004c38 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	0c1b      	lsrs	r3, r3, #16
 8004c0e:	f003 0303 	and.w	r3, r3, #3
 8004c12:	3301      	adds	r3, #1
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c20:	60bb      	str	r3, [r7, #8]
      break;
 8004c22:	e002      	b.n	8004c2a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c24:	4b05      	ldr	r3, [pc, #20]	; (8004c3c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004c26:	60bb      	str	r3, [r7, #8]
      break;
 8004c28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004c36:	bf00      	nop
 8004c38:	40023800 	.word	0x40023800
 8004c3c:	00f42400 	.word	0x00f42400
 8004c40:	007a1200 	.word	0x007a1200

08004c44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e041      	b.n	8004cda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d106      	bne.n	8004c70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7fc ff96 	bl	8001b9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	3304      	adds	r3, #4
 8004c80:	4619      	mov	r1, r3
 8004c82:	4610      	mov	r0, r2
 8004c84:	f000 fcc2 	bl	800560c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3708      	adds	r7, #8
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
	...

08004ce4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d001      	beq.n	8004cfc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e04e      	b.n	8004d9a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68da      	ldr	r2, [r3, #12]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0201 	orr.w	r2, r2, #1
 8004d12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a23      	ldr	r2, [pc, #140]	; (8004da8 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d022      	beq.n	8004d64 <HAL_TIM_Base_Start_IT+0x80>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d26:	d01d      	beq.n	8004d64 <HAL_TIM_Base_Start_IT+0x80>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a1f      	ldr	r2, [pc, #124]	; (8004dac <HAL_TIM_Base_Start_IT+0xc8>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d018      	beq.n	8004d64 <HAL_TIM_Base_Start_IT+0x80>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a1e      	ldr	r2, [pc, #120]	; (8004db0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d013      	beq.n	8004d64 <HAL_TIM_Base_Start_IT+0x80>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a1c      	ldr	r2, [pc, #112]	; (8004db4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d00e      	beq.n	8004d64 <HAL_TIM_Base_Start_IT+0x80>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a1b      	ldr	r2, [pc, #108]	; (8004db8 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d009      	beq.n	8004d64 <HAL_TIM_Base_Start_IT+0x80>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a19      	ldr	r2, [pc, #100]	; (8004dbc <HAL_TIM_Base_Start_IT+0xd8>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d004      	beq.n	8004d64 <HAL_TIM_Base_Start_IT+0x80>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a18      	ldr	r2, [pc, #96]	; (8004dc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d111      	bne.n	8004d88 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f003 0307 	and.w	r3, r3, #7
 8004d6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b06      	cmp	r3, #6
 8004d74:	d010      	beq.n	8004d98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0201 	orr.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d86:	e007      	b.n	8004d98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0201 	orr.w	r2, r2, #1
 8004d96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3714      	adds	r7, #20
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	40010000 	.word	0x40010000
 8004dac:	40000400 	.word	0x40000400
 8004db0:	40000800 	.word	0x40000800
 8004db4:	40000c00 	.word	0x40000c00
 8004db8:	40010400 	.word	0x40010400
 8004dbc:	40014000 	.word	0x40014000
 8004dc0:	40001800 	.word	0x40001800

08004dc4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e041      	b.n	8004e5a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d106      	bne.n	8004df0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f839 	bl	8004e62 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3304      	adds	r3, #4
 8004e00:	4619      	mov	r1, r3
 8004e02:	4610      	mov	r0, r2
 8004e04:	f000 fc02 	bl	800560c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3708      	adds	r7, #8
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e6a:	bf00      	nop
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
	...

08004e78 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d109      	bne.n	8004e9c <HAL_TIM_PWM_Start_IT+0x24>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	bf14      	ite	ne
 8004e94:	2301      	movne	r3, #1
 8004e96:	2300      	moveq	r3, #0
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	e022      	b.n	8004ee2 <HAL_TIM_PWM_Start_IT+0x6a>
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	2b04      	cmp	r3, #4
 8004ea0:	d109      	bne.n	8004eb6 <HAL_TIM_PWM_Start_IT+0x3e>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	bf14      	ite	ne
 8004eae:	2301      	movne	r3, #1
 8004eb0:	2300      	moveq	r3, #0
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	e015      	b.n	8004ee2 <HAL_TIM_PWM_Start_IT+0x6a>
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b08      	cmp	r3, #8
 8004eba:	d109      	bne.n	8004ed0 <HAL_TIM_PWM_Start_IT+0x58>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	bf14      	ite	ne
 8004ec8:	2301      	movne	r3, #1
 8004eca:	2300      	moveq	r3, #0
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	e008      	b.n	8004ee2 <HAL_TIM_PWM_Start_IT+0x6a>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	bf14      	ite	ne
 8004edc:	2301      	movne	r3, #1
 8004ede:	2300      	moveq	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e0c2      	b.n	8005070 <HAL_TIM_PWM_Start_IT+0x1f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d104      	bne.n	8004efa <HAL_TIM_PWM_Start_IT+0x82>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ef8:	e013      	b.n	8004f22 <HAL_TIM_PWM_Start_IT+0xaa>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d104      	bne.n	8004f0a <HAL_TIM_PWM_Start_IT+0x92>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f08:	e00b      	b.n	8004f22 <HAL_TIM_PWM_Start_IT+0xaa>
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d104      	bne.n	8004f1a <HAL_TIM_PWM_Start_IT+0xa2>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2202      	movs	r2, #2
 8004f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f18:	e003      	b.n	8004f22 <HAL_TIM_PWM_Start_IT+0xaa>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	2b0c      	cmp	r3, #12
 8004f26:	d841      	bhi.n	8004fac <HAL_TIM_PWM_Start_IT+0x134>
 8004f28:	a201      	add	r2, pc, #4	; (adr r2, 8004f30 <HAL_TIM_PWM_Start_IT+0xb8>)
 8004f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2e:	bf00      	nop
 8004f30:	08004f65 	.word	0x08004f65
 8004f34:	08004fad 	.word	0x08004fad
 8004f38:	08004fad 	.word	0x08004fad
 8004f3c:	08004fad 	.word	0x08004fad
 8004f40:	08004f77 	.word	0x08004f77
 8004f44:	08004fad 	.word	0x08004fad
 8004f48:	08004fad 	.word	0x08004fad
 8004f4c:	08004fad 	.word	0x08004fad
 8004f50:	08004f89 	.word	0x08004f89
 8004f54:	08004fad 	.word	0x08004fad
 8004f58:	08004fad 	.word	0x08004fad
 8004f5c:	08004fad 	.word	0x08004fad
 8004f60:	08004f9b 	.word	0x08004f9b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f042 0202 	orr.w	r2, r2, #2
 8004f72:	60da      	str	r2, [r3, #12]
      break;
 8004f74:	e01b      	b.n	8004fae <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68da      	ldr	r2, [r3, #12]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f042 0204 	orr.w	r2, r2, #4
 8004f84:	60da      	str	r2, [r3, #12]
      break;
 8004f86:	e012      	b.n	8004fae <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f042 0208 	orr.w	r2, r2, #8
 8004f96:	60da      	str	r2, [r3, #12]
      break;
 8004f98:	e009      	b.n	8004fae <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68da      	ldr	r2, [r3, #12]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f042 0210 	orr.w	r2, r2, #16
 8004fa8:	60da      	str	r2, [r3, #12]
      break;
 8004faa:	e000      	b.n	8004fae <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 8004fac:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	6839      	ldr	r1, [r7, #0]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 fe12 	bl	8005be0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a2d      	ldr	r2, [pc, #180]	; (8005078 <HAL_TIM_PWM_Start_IT+0x200>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d004      	beq.n	8004fd0 <HAL_TIM_PWM_Start_IT+0x158>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a2c      	ldr	r2, [pc, #176]	; (800507c <HAL_TIM_PWM_Start_IT+0x204>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d101      	bne.n	8004fd4 <HAL_TIM_PWM_Start_IT+0x15c>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e000      	b.n	8004fd6 <HAL_TIM_PWM_Start_IT+0x15e>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d007      	beq.n	8004fea <HAL_TIM_PWM_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fe8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a22      	ldr	r2, [pc, #136]	; (8005078 <HAL_TIM_PWM_Start_IT+0x200>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d022      	beq.n	800503a <HAL_TIM_PWM_Start_IT+0x1c2>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffc:	d01d      	beq.n	800503a <HAL_TIM_PWM_Start_IT+0x1c2>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a1f      	ldr	r2, [pc, #124]	; (8005080 <HAL_TIM_PWM_Start_IT+0x208>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d018      	beq.n	800503a <HAL_TIM_PWM_Start_IT+0x1c2>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a1d      	ldr	r2, [pc, #116]	; (8005084 <HAL_TIM_PWM_Start_IT+0x20c>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d013      	beq.n	800503a <HAL_TIM_PWM_Start_IT+0x1c2>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a1c      	ldr	r2, [pc, #112]	; (8005088 <HAL_TIM_PWM_Start_IT+0x210>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d00e      	beq.n	800503a <HAL_TIM_PWM_Start_IT+0x1c2>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a16      	ldr	r2, [pc, #88]	; (800507c <HAL_TIM_PWM_Start_IT+0x204>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d009      	beq.n	800503a <HAL_TIM_PWM_Start_IT+0x1c2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a18      	ldr	r2, [pc, #96]	; (800508c <HAL_TIM_PWM_Start_IT+0x214>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d004      	beq.n	800503a <HAL_TIM_PWM_Start_IT+0x1c2>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a16      	ldr	r2, [pc, #88]	; (8005090 <HAL_TIM_PWM_Start_IT+0x218>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d111      	bne.n	800505e <HAL_TIM_PWM_Start_IT+0x1e6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f003 0307 	and.w	r3, r3, #7
 8005044:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2b06      	cmp	r3, #6
 800504a:	d010      	beq.n	800506e <HAL_TIM_PWM_Start_IT+0x1f6>
    {
      __HAL_TIM_ENABLE(htim);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505c:	e007      	b.n	800506e <HAL_TIM_PWM_Start_IT+0x1f6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f042 0201 	orr.w	r2, r2, #1
 800506c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3710      	adds	r7, #16
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	40010000 	.word	0x40010000
 800507c:	40010400 	.word	0x40010400
 8005080:	40000400 	.word	0x40000400
 8005084:	40000800 	.word	0x40000800
 8005088:	40000c00 	.word	0x40000c00
 800508c:	40014000 	.word	0x40014000
 8005090:	40001800 	.word	0x40001800

08005094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d122      	bne.n	80050f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d11b      	bne.n	80050f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f06f 0202 	mvn.w	r2, #2
 80050c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fa7a 	bl	80055d0 <HAL_TIM_IC_CaptureCallback>
 80050dc:	e005      	b.n	80050ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 fa6c 	bl	80055bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fa7d 	bl	80055e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	f003 0304 	and.w	r3, r3, #4
 80050fa:	2b04      	cmp	r3, #4
 80050fc:	d122      	bne.n	8005144 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f003 0304 	and.w	r3, r3, #4
 8005108:	2b04      	cmp	r3, #4
 800510a:	d11b      	bne.n	8005144 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f06f 0204 	mvn.w	r2, #4
 8005114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2202      	movs	r2, #2
 800511a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 fa50 	bl	80055d0 <HAL_TIM_IC_CaptureCallback>
 8005130:	e005      	b.n	800513e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 fa42 	bl	80055bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fa53 	bl	80055e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	f003 0308 	and.w	r3, r3, #8
 800514e:	2b08      	cmp	r3, #8
 8005150:	d122      	bne.n	8005198 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	f003 0308 	and.w	r3, r3, #8
 800515c:	2b08      	cmp	r3, #8
 800515e:	d11b      	bne.n	8005198 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0208 	mvn.w	r2, #8
 8005168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2204      	movs	r2, #4
 800516e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	69db      	ldr	r3, [r3, #28]
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fa26 	bl	80055d0 <HAL_TIM_IC_CaptureCallback>
 8005184:	e005      	b.n	8005192 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 fa18 	bl	80055bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 fa29 	bl	80055e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	f003 0310 	and.w	r3, r3, #16
 80051a2:	2b10      	cmp	r3, #16
 80051a4:	d122      	bne.n	80051ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f003 0310 	and.w	r3, r3, #16
 80051b0:	2b10      	cmp	r3, #16
 80051b2:	d11b      	bne.n	80051ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0210 	mvn.w	r2, #16
 80051bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2208      	movs	r2, #8
 80051c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f9fc 	bl	80055d0 <HAL_TIM_IC_CaptureCallback>
 80051d8:	e005      	b.n	80051e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f9ee 	bl	80055bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 f9ff 	bl	80055e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d10e      	bne.n	8005218 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	f003 0301 	and.w	r3, r3, #1
 8005204:	2b01      	cmp	r3, #1
 8005206:	d107      	bne.n	8005218 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f06f 0201 	mvn.w	r2, #1
 8005210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f9c8 	bl	80055a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005222:	2b80      	cmp	r3, #128	; 0x80
 8005224:	d10e      	bne.n	8005244 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005230:	2b80      	cmp	r3, #128	; 0x80
 8005232:	d107      	bne.n	8005244 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800523c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 fd7a 	bl	8005d38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524e:	2b40      	cmp	r3, #64	; 0x40
 8005250:	d10e      	bne.n	8005270 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800525c:	2b40      	cmp	r3, #64	; 0x40
 800525e:	d107      	bne.n	8005270 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f9c4 	bl	80055f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	f003 0320 	and.w	r3, r3, #32
 800527a:	2b20      	cmp	r3, #32
 800527c:	d10e      	bne.n	800529c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	f003 0320 	and.w	r3, r3, #32
 8005288:	2b20      	cmp	r3, #32
 800528a:	d107      	bne.n	800529c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f06f 0220 	mvn.w	r2, #32
 8005294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 fd44 	bl	8005d24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800529c:	bf00      	nop
 800529e:	3708      	adds	r7, #8
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d101      	bne.n	80052be <HAL_TIM_PWM_ConfigChannel+0x1a>
 80052ba:	2302      	movs	r3, #2
 80052bc:	e0ac      	b.n	8005418 <HAL_TIM_PWM_ConfigChannel+0x174>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2b0c      	cmp	r3, #12
 80052ca:	f200 809f 	bhi.w	800540c <HAL_TIM_PWM_ConfigChannel+0x168>
 80052ce:	a201      	add	r2, pc, #4	; (adr r2, 80052d4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80052d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d4:	08005309 	.word	0x08005309
 80052d8:	0800540d 	.word	0x0800540d
 80052dc:	0800540d 	.word	0x0800540d
 80052e0:	0800540d 	.word	0x0800540d
 80052e4:	08005349 	.word	0x08005349
 80052e8:	0800540d 	.word	0x0800540d
 80052ec:	0800540d 	.word	0x0800540d
 80052f0:	0800540d 	.word	0x0800540d
 80052f4:	0800538b 	.word	0x0800538b
 80052f8:	0800540d 	.word	0x0800540d
 80052fc:	0800540d 	.word	0x0800540d
 8005300:	0800540d 	.word	0x0800540d
 8005304:	080053cb 	.word	0x080053cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68b9      	ldr	r1, [r7, #8]
 800530e:	4618      	mov	r0, r3
 8005310:	f000 fa1c 	bl	800574c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699a      	ldr	r2, [r3, #24]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f042 0208 	orr.w	r2, r2, #8
 8005322:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699a      	ldr	r2, [r3, #24]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f022 0204 	bic.w	r2, r2, #4
 8005332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6999      	ldr	r1, [r3, #24]
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	691a      	ldr	r2, [r3, #16]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	619a      	str	r2, [r3, #24]
      break;
 8005346:	e062      	b.n	800540e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68b9      	ldr	r1, [r7, #8]
 800534e:	4618      	mov	r0, r3
 8005350:	f000 fa6c 	bl	800582c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699a      	ldr	r2, [r3, #24]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005362:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	699a      	ldr	r2, [r3, #24]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005372:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6999      	ldr	r1, [r3, #24]
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	021a      	lsls	r2, r3, #8
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	430a      	orrs	r2, r1
 8005386:	619a      	str	r2, [r3, #24]
      break;
 8005388:	e041      	b.n	800540e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68b9      	ldr	r1, [r7, #8]
 8005390:	4618      	mov	r0, r3
 8005392:	f000 fac1 	bl	8005918 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	69da      	ldr	r2, [r3, #28]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f042 0208 	orr.w	r2, r2, #8
 80053a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	69da      	ldr	r2, [r3, #28]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 0204 	bic.w	r2, r2, #4
 80053b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	69d9      	ldr	r1, [r3, #28]
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	691a      	ldr	r2, [r3, #16]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	61da      	str	r2, [r3, #28]
      break;
 80053c8:	e021      	b.n	800540e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68b9      	ldr	r1, [r7, #8]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f000 fb15 	bl	8005a00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	69da      	ldr	r2, [r3, #28]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	69da      	ldr	r2, [r3, #28]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	69d9      	ldr	r1, [r3, #28]
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	021a      	lsls	r2, r3, #8
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	61da      	str	r2, [r3, #28]
      break;
 800540a:	e000      	b.n	800540e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800540c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3710      	adds	r7, #16
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005430:	2b01      	cmp	r3, #1
 8005432:	d101      	bne.n	8005438 <HAL_TIM_ConfigClockSource+0x18>
 8005434:	2302      	movs	r3, #2
 8005436:	e0b3      	b.n	80055a0 <HAL_TIM_ConfigClockSource+0x180>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005456:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800545e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005470:	d03e      	beq.n	80054f0 <HAL_TIM_ConfigClockSource+0xd0>
 8005472:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005476:	f200 8087 	bhi.w	8005588 <HAL_TIM_ConfigClockSource+0x168>
 800547a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800547e:	f000 8085 	beq.w	800558c <HAL_TIM_ConfigClockSource+0x16c>
 8005482:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005486:	d87f      	bhi.n	8005588 <HAL_TIM_ConfigClockSource+0x168>
 8005488:	2b70      	cmp	r3, #112	; 0x70
 800548a:	d01a      	beq.n	80054c2 <HAL_TIM_ConfigClockSource+0xa2>
 800548c:	2b70      	cmp	r3, #112	; 0x70
 800548e:	d87b      	bhi.n	8005588 <HAL_TIM_ConfigClockSource+0x168>
 8005490:	2b60      	cmp	r3, #96	; 0x60
 8005492:	d050      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x116>
 8005494:	2b60      	cmp	r3, #96	; 0x60
 8005496:	d877      	bhi.n	8005588 <HAL_TIM_ConfigClockSource+0x168>
 8005498:	2b50      	cmp	r3, #80	; 0x50
 800549a:	d03c      	beq.n	8005516 <HAL_TIM_ConfigClockSource+0xf6>
 800549c:	2b50      	cmp	r3, #80	; 0x50
 800549e:	d873      	bhi.n	8005588 <HAL_TIM_ConfigClockSource+0x168>
 80054a0:	2b40      	cmp	r3, #64	; 0x40
 80054a2:	d058      	beq.n	8005556 <HAL_TIM_ConfigClockSource+0x136>
 80054a4:	2b40      	cmp	r3, #64	; 0x40
 80054a6:	d86f      	bhi.n	8005588 <HAL_TIM_ConfigClockSource+0x168>
 80054a8:	2b30      	cmp	r3, #48	; 0x30
 80054aa:	d064      	beq.n	8005576 <HAL_TIM_ConfigClockSource+0x156>
 80054ac:	2b30      	cmp	r3, #48	; 0x30
 80054ae:	d86b      	bhi.n	8005588 <HAL_TIM_ConfigClockSource+0x168>
 80054b0:	2b20      	cmp	r3, #32
 80054b2:	d060      	beq.n	8005576 <HAL_TIM_ConfigClockSource+0x156>
 80054b4:	2b20      	cmp	r3, #32
 80054b6:	d867      	bhi.n	8005588 <HAL_TIM_ConfigClockSource+0x168>
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d05c      	beq.n	8005576 <HAL_TIM_ConfigClockSource+0x156>
 80054bc:	2b10      	cmp	r3, #16
 80054be:	d05a      	beq.n	8005576 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80054c0:	e062      	b.n	8005588 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6818      	ldr	r0, [r3, #0]
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	6899      	ldr	r1, [r3, #8]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	f000 fb65 	bl	8005ba0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80054e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	609a      	str	r2, [r3, #8]
      break;
 80054ee:	e04e      	b.n	800558e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6818      	ldr	r0, [r3, #0]
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	6899      	ldr	r1, [r3, #8]
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	f000 fb4e 	bl	8005ba0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	689a      	ldr	r2, [r3, #8]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005512:	609a      	str	r2, [r3, #8]
      break;
 8005514:	e03b      	b.n	800558e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6818      	ldr	r0, [r3, #0]
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	6859      	ldr	r1, [r3, #4]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	461a      	mov	r2, r3
 8005524:	f000 fac2 	bl	8005aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2150      	movs	r1, #80	; 0x50
 800552e:	4618      	mov	r0, r3
 8005530:	f000 fb1b 	bl	8005b6a <TIM_ITRx_SetConfig>
      break;
 8005534:	e02b      	b.n	800558e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6818      	ldr	r0, [r3, #0]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	6859      	ldr	r1, [r3, #4]
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	461a      	mov	r2, r3
 8005544:	f000 fae1 	bl	8005b0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2160      	movs	r1, #96	; 0x60
 800554e:	4618      	mov	r0, r3
 8005550:	f000 fb0b 	bl	8005b6a <TIM_ITRx_SetConfig>
      break;
 8005554:	e01b      	b.n	800558e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6818      	ldr	r0, [r3, #0]
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	6859      	ldr	r1, [r3, #4]
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	461a      	mov	r2, r3
 8005564:	f000 faa2 	bl	8005aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2140      	movs	r1, #64	; 0x40
 800556e:	4618      	mov	r0, r3
 8005570:	f000 fafb 	bl	8005b6a <TIM_ITRx_SetConfig>
      break;
 8005574:	e00b      	b.n	800558e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4619      	mov	r1, r3
 8005580:	4610      	mov	r0, r2
 8005582:	f000 faf2 	bl	8005b6a <TIM_ITRx_SetConfig>
        break;
 8005586:	e002      	b.n	800558e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005588:	bf00      	nop
 800558a:	e000      	b.n	800558e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800558c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3710      	adds	r7, #16
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80055b0:	bf00      	nop
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055c4:	bf00      	nop
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055d8:	bf00      	nop
 80055da:	370c      	adds	r7, #12
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055ec:	bf00      	nop
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b083      	sub	sp, #12
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005600:	bf00      	nop
 8005602:	370c      	adds	r7, #12
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a40      	ldr	r2, [pc, #256]	; (8005720 <TIM_Base_SetConfig+0x114>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d013      	beq.n	800564c <TIM_Base_SetConfig+0x40>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800562a:	d00f      	beq.n	800564c <TIM_Base_SetConfig+0x40>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a3d      	ldr	r2, [pc, #244]	; (8005724 <TIM_Base_SetConfig+0x118>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d00b      	beq.n	800564c <TIM_Base_SetConfig+0x40>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a3c      	ldr	r2, [pc, #240]	; (8005728 <TIM_Base_SetConfig+0x11c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d007      	beq.n	800564c <TIM_Base_SetConfig+0x40>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a3b      	ldr	r2, [pc, #236]	; (800572c <TIM_Base_SetConfig+0x120>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d003      	beq.n	800564c <TIM_Base_SetConfig+0x40>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a3a      	ldr	r2, [pc, #232]	; (8005730 <TIM_Base_SetConfig+0x124>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d108      	bne.n	800565e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005652:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	68fa      	ldr	r2, [r7, #12]
 800565a:	4313      	orrs	r3, r2
 800565c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a2f      	ldr	r2, [pc, #188]	; (8005720 <TIM_Base_SetConfig+0x114>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d02b      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800566c:	d027      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a2c      	ldr	r2, [pc, #176]	; (8005724 <TIM_Base_SetConfig+0x118>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d023      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a2b      	ldr	r2, [pc, #172]	; (8005728 <TIM_Base_SetConfig+0x11c>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d01f      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a2a      	ldr	r2, [pc, #168]	; (800572c <TIM_Base_SetConfig+0x120>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d01b      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a29      	ldr	r2, [pc, #164]	; (8005730 <TIM_Base_SetConfig+0x124>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d017      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a28      	ldr	r2, [pc, #160]	; (8005734 <TIM_Base_SetConfig+0x128>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d013      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a27      	ldr	r2, [pc, #156]	; (8005738 <TIM_Base_SetConfig+0x12c>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d00f      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a26      	ldr	r2, [pc, #152]	; (800573c <TIM_Base_SetConfig+0x130>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00b      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a25      	ldr	r2, [pc, #148]	; (8005740 <TIM_Base_SetConfig+0x134>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d007      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a24      	ldr	r2, [pc, #144]	; (8005744 <TIM_Base_SetConfig+0x138>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d003      	beq.n	80056be <TIM_Base_SetConfig+0xb2>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a23      	ldr	r2, [pc, #140]	; (8005748 <TIM_Base_SetConfig+0x13c>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d108      	bne.n	80056d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	4313      	orrs	r3, r2
 80056dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a0a      	ldr	r2, [pc, #40]	; (8005720 <TIM_Base_SetConfig+0x114>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d003      	beq.n	8005704 <TIM_Base_SetConfig+0xf8>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a0c      	ldr	r2, [pc, #48]	; (8005730 <TIM_Base_SetConfig+0x124>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d103      	bne.n	800570c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	691a      	ldr	r2, [r3, #16]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	615a      	str	r2, [r3, #20]
}
 8005712:	bf00      	nop
 8005714:	3714      	adds	r7, #20
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	40010000 	.word	0x40010000
 8005724:	40000400 	.word	0x40000400
 8005728:	40000800 	.word	0x40000800
 800572c:	40000c00 	.word	0x40000c00
 8005730:	40010400 	.word	0x40010400
 8005734:	40014000 	.word	0x40014000
 8005738:	40014400 	.word	0x40014400
 800573c:	40014800 	.word	0x40014800
 8005740:	40001800 	.word	0x40001800
 8005744:	40001c00 	.word	0x40001c00
 8005748:	40002000 	.word	0x40002000

0800574c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	f023 0201 	bic.w	r2, r3, #1
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a1b      	ldr	r3, [r3, #32]
 8005766:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	699b      	ldr	r3, [r3, #24]
 8005772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800577a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 0303 	bic.w	r3, r3, #3
 8005782:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	4313      	orrs	r3, r2
 800578c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	f023 0302 	bic.w	r3, r3, #2
 8005794:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	4313      	orrs	r3, r2
 800579e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a20      	ldr	r2, [pc, #128]	; (8005824 <TIM_OC1_SetConfig+0xd8>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d003      	beq.n	80057b0 <TIM_OC1_SetConfig+0x64>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a1f      	ldr	r2, [pc, #124]	; (8005828 <TIM_OC1_SetConfig+0xdc>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d10c      	bne.n	80057ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f023 0308 	bic.w	r3, r3, #8
 80057b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f023 0304 	bic.w	r3, r3, #4
 80057c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a15      	ldr	r2, [pc, #84]	; (8005824 <TIM_OC1_SetConfig+0xd8>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d003      	beq.n	80057da <TIM_OC1_SetConfig+0x8e>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a14      	ldr	r2, [pc, #80]	; (8005828 <TIM_OC1_SetConfig+0xdc>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d111      	bne.n	80057fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	621a      	str	r2, [r3, #32]
}
 8005818:	bf00      	nop
 800581a:	371c      	adds	r7, #28
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr
 8005824:	40010000 	.word	0x40010000
 8005828:	40010400 	.word	0x40010400

0800582c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800582c:	b480      	push	{r7}
 800582e:	b087      	sub	sp, #28
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	f023 0210 	bic.w	r2, r3, #16
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800585a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	021b      	lsls	r3, r3, #8
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4313      	orrs	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	f023 0320 	bic.w	r3, r3, #32
 8005876:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	011b      	lsls	r3, r3, #4
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a22      	ldr	r2, [pc, #136]	; (8005910 <TIM_OC2_SetConfig+0xe4>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d003      	beq.n	8005894 <TIM_OC2_SetConfig+0x68>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a21      	ldr	r2, [pc, #132]	; (8005914 <TIM_OC2_SetConfig+0xe8>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d10d      	bne.n	80058b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800589a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	011b      	lsls	r3, r3, #4
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058ae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a17      	ldr	r2, [pc, #92]	; (8005910 <TIM_OC2_SetConfig+0xe4>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d003      	beq.n	80058c0 <TIM_OC2_SetConfig+0x94>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a16      	ldr	r2, [pc, #88]	; (8005914 <TIM_OC2_SetConfig+0xe8>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d113      	bne.n	80058e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	695b      	ldr	r3, [r3, #20]
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	4313      	orrs	r3, r2
 80058da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	621a      	str	r2, [r3, #32]
}
 8005902:	bf00      	nop
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	40010000 	.word	0x40010000
 8005914:	40010400 	.word	0x40010400

08005918 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005918:	b480      	push	{r7}
 800591a:	b087      	sub	sp, #28
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	69db      	ldr	r3, [r3, #28]
 800593e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f023 0303 	bic.w	r3, r3, #3
 800594e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	4313      	orrs	r3, r2
 8005958:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005960:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	021b      	lsls	r3, r3, #8
 8005968:	697a      	ldr	r2, [r7, #20]
 800596a:	4313      	orrs	r3, r2
 800596c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a21      	ldr	r2, [pc, #132]	; (80059f8 <TIM_OC3_SetConfig+0xe0>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d003      	beq.n	800597e <TIM_OC3_SetConfig+0x66>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a20      	ldr	r2, [pc, #128]	; (80059fc <TIM_OC3_SetConfig+0xe4>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d10d      	bne.n	800599a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005984:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	021b      	lsls	r3, r3, #8
 800598c:	697a      	ldr	r2, [r7, #20]
 800598e:	4313      	orrs	r3, r2
 8005990:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005998:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a16      	ldr	r2, [pc, #88]	; (80059f8 <TIM_OC3_SetConfig+0xe0>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d003      	beq.n	80059aa <TIM_OC3_SetConfig+0x92>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a15      	ldr	r2, [pc, #84]	; (80059fc <TIM_OC3_SetConfig+0xe4>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d113      	bne.n	80059d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	011b      	lsls	r3, r3, #4
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	011b      	lsls	r3, r3, #4
 80059cc:	693a      	ldr	r2, [r7, #16]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	685a      	ldr	r2, [r3, #4]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	621a      	str	r2, [r3, #32]
}
 80059ec:	bf00      	nop
 80059ee:	371c      	adds	r7, #28
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr
 80059f8:	40010000 	.word	0x40010000
 80059fc:	40010400 	.word	0x40010400

08005a00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b087      	sub	sp, #28
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	021b      	lsls	r3, r3, #8
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	031b      	lsls	r3, r3, #12
 8005a52:	693a      	ldr	r2, [r7, #16]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a12      	ldr	r2, [pc, #72]	; (8005aa4 <TIM_OC4_SetConfig+0xa4>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d003      	beq.n	8005a68 <TIM_OC4_SetConfig+0x68>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a11      	ldr	r2, [pc, #68]	; (8005aa8 <TIM_OC4_SetConfig+0xa8>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d109      	bne.n	8005a7c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	019b      	lsls	r3, r3, #6
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	697a      	ldr	r2, [r7, #20]
 8005a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	693a      	ldr	r2, [r7, #16]
 8005a94:	621a      	str	r2, [r3, #32]
}
 8005a96:	bf00      	nop
 8005a98:	371c      	adds	r7, #28
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	40010000 	.word	0x40010000
 8005aa8:	40010400 	.word	0x40010400

08005aac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	f023 0201 	bic.w	r2, r3, #1
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ad6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	011b      	lsls	r3, r3, #4
 8005adc:	693a      	ldr	r2, [r7, #16]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f023 030a 	bic.w	r3, r3, #10
 8005ae8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	621a      	str	r2, [r3, #32]
}
 8005afe:	bf00      	nop
 8005b00:	371c      	adds	r7, #28
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b087      	sub	sp, #28
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	f023 0210 	bic.w	r2, r3, #16
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	031b      	lsls	r3, r3, #12
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	621a      	str	r2, [r3, #32]
}
 8005b5e:	bf00      	nop
 8005b60:	371c      	adds	r7, #28
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr

08005b6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b085      	sub	sp, #20
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
 8005b72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b82:	683a      	ldr	r2, [r7, #0]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f043 0307 	orr.w	r3, r3, #7
 8005b8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	609a      	str	r2, [r3, #8]
}
 8005b94:	bf00      	nop
 8005b96:	3714      	adds	r7, #20
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	021a      	lsls	r2, r3, #8
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	609a      	str	r2, [r3, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	371c      	adds	r7, #28
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b087      	sub	sp, #28
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f003 031f 	and.w	r3, r3, #31
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a1a      	ldr	r2, [r3, #32]
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	43db      	mvns	r3, r3
 8005c02:	401a      	ands	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a1a      	ldr	r2, [r3, #32]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	f003 031f 	and.w	r3, r3, #31
 8005c12:	6879      	ldr	r1, [r7, #4]
 8005c14:	fa01 f303 	lsl.w	r3, r1, r3
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	621a      	str	r2, [r3, #32]
}
 8005c1e:	bf00      	nop
 8005c20:	371c      	adds	r7, #28
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
	...

08005c2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d101      	bne.n	8005c44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c40:	2302      	movs	r3, #2
 8005c42:	e05a      	b.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68fa      	ldr	r2, [r7, #12]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a21      	ldr	r2, [pc, #132]	; (8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d022      	beq.n	8005cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c90:	d01d      	beq.n	8005cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a1d      	ldr	r2, [pc, #116]	; (8005d0c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d018      	beq.n	8005cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a1b      	ldr	r2, [pc, #108]	; (8005d10 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d013      	beq.n	8005cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a1a      	ldr	r2, [pc, #104]	; (8005d14 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d00e      	beq.n	8005cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a18      	ldr	r2, [pc, #96]	; (8005d18 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d009      	beq.n	8005cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a17      	ldr	r2, [pc, #92]	; (8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d004      	beq.n	8005cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a15      	ldr	r2, [pc, #84]	; (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d10c      	bne.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3714      	adds	r7, #20
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	40010000 	.word	0x40010000
 8005d0c:	40000400 	.word	0x40000400
 8005d10:	40000800 	.word	0x40000800
 8005d14:	40000c00 	.word	0x40000c00
 8005d18:	40010400 	.word	0x40010400
 8005d1c:	40014000 	.word	0x40014000
 8005d20:	40001800 	.word	0x40001800

08005d24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <arm_pid_init_f32>:
 8005d4c:	edd0 6a08 	vldr	s13, [r0, #32]
 8005d50:	edd0 7a06 	vldr	s15, [r0, #24]
 8005d54:	ed90 7a07 	vldr	s14, [r0, #28]
 8005d58:	edc0 6a02 	vstr	s13, [r0, #8]
 8005d5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d60:	ee36 6aa6 	vadd.f32	s12, s13, s13
 8005d64:	eef1 7a67 	vneg.f32	s15, s15
 8005d68:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005d6c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005d70:	ed80 7a00 	vstr	s14, [r0]
 8005d74:	edc0 7a01 	vstr	s15, [r0, #4]
 8005d78:	b119      	cbz	r1, 8005d82 <arm_pid_init_f32+0x36>
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	60c3      	str	r3, [r0, #12]
 8005d7e:	6103      	str	r3, [r0, #16]
 8005d80:	6143      	str	r3, [r0, #20]
 8005d82:	4770      	bx	lr

08005d84 <__errno>:
 8005d84:	4b01      	ldr	r3, [pc, #4]	; (8005d8c <__errno+0x8>)
 8005d86:	6818      	ldr	r0, [r3, #0]
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	20000024 	.word	0x20000024

08005d90 <__libc_init_array>:
 8005d90:	b570      	push	{r4, r5, r6, lr}
 8005d92:	4d0d      	ldr	r5, [pc, #52]	; (8005dc8 <__libc_init_array+0x38>)
 8005d94:	4c0d      	ldr	r4, [pc, #52]	; (8005dcc <__libc_init_array+0x3c>)
 8005d96:	1b64      	subs	r4, r4, r5
 8005d98:	10a4      	asrs	r4, r4, #2
 8005d9a:	2600      	movs	r6, #0
 8005d9c:	42a6      	cmp	r6, r4
 8005d9e:	d109      	bne.n	8005db4 <__libc_init_array+0x24>
 8005da0:	4d0b      	ldr	r5, [pc, #44]	; (8005dd0 <__libc_init_array+0x40>)
 8005da2:	4c0c      	ldr	r4, [pc, #48]	; (8005dd4 <__libc_init_array+0x44>)
 8005da4:	f004 fc44 	bl	800a630 <_init>
 8005da8:	1b64      	subs	r4, r4, r5
 8005daa:	10a4      	asrs	r4, r4, #2
 8005dac:	2600      	movs	r6, #0
 8005dae:	42a6      	cmp	r6, r4
 8005db0:	d105      	bne.n	8005dbe <__libc_init_array+0x2e>
 8005db2:	bd70      	pop	{r4, r5, r6, pc}
 8005db4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005db8:	4798      	blx	r3
 8005dba:	3601      	adds	r6, #1
 8005dbc:	e7ee      	b.n	8005d9c <__libc_init_array+0xc>
 8005dbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dc2:	4798      	blx	r3
 8005dc4:	3601      	adds	r6, #1
 8005dc6:	e7f2      	b.n	8005dae <__libc_init_array+0x1e>
 8005dc8:	0800adb4 	.word	0x0800adb4
 8005dcc:	0800adb4 	.word	0x0800adb4
 8005dd0:	0800adb4 	.word	0x0800adb4
 8005dd4:	0800adb8 	.word	0x0800adb8

08005dd8 <memset>:
 8005dd8:	4402      	add	r2, r0
 8005dda:	4603      	mov	r3, r0
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d100      	bne.n	8005de2 <memset+0xa>
 8005de0:	4770      	bx	lr
 8005de2:	f803 1b01 	strb.w	r1, [r3], #1
 8005de6:	e7f9      	b.n	8005ddc <memset+0x4>

08005de8 <__cvt>:
 8005de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dec:	ec55 4b10 	vmov	r4, r5, d0
 8005df0:	2d00      	cmp	r5, #0
 8005df2:	460e      	mov	r6, r1
 8005df4:	4619      	mov	r1, r3
 8005df6:	462b      	mov	r3, r5
 8005df8:	bfbb      	ittet	lt
 8005dfa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005dfe:	461d      	movlt	r5, r3
 8005e00:	2300      	movge	r3, #0
 8005e02:	232d      	movlt	r3, #45	; 0x2d
 8005e04:	700b      	strb	r3, [r1, #0]
 8005e06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005e0c:	4691      	mov	r9, r2
 8005e0e:	f023 0820 	bic.w	r8, r3, #32
 8005e12:	bfbc      	itt	lt
 8005e14:	4622      	movlt	r2, r4
 8005e16:	4614      	movlt	r4, r2
 8005e18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e1c:	d005      	beq.n	8005e2a <__cvt+0x42>
 8005e1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e22:	d100      	bne.n	8005e26 <__cvt+0x3e>
 8005e24:	3601      	adds	r6, #1
 8005e26:	2102      	movs	r1, #2
 8005e28:	e000      	b.n	8005e2c <__cvt+0x44>
 8005e2a:	2103      	movs	r1, #3
 8005e2c:	ab03      	add	r3, sp, #12
 8005e2e:	9301      	str	r3, [sp, #4]
 8005e30:	ab02      	add	r3, sp, #8
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	ec45 4b10 	vmov	d0, r4, r5
 8005e38:	4653      	mov	r3, sl
 8005e3a:	4632      	mov	r2, r6
 8005e3c:	f001 fdb4 	bl	80079a8 <_dtoa_r>
 8005e40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e44:	4607      	mov	r7, r0
 8005e46:	d102      	bne.n	8005e4e <__cvt+0x66>
 8005e48:	f019 0f01 	tst.w	r9, #1
 8005e4c:	d022      	beq.n	8005e94 <__cvt+0xac>
 8005e4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e52:	eb07 0906 	add.w	r9, r7, r6
 8005e56:	d110      	bne.n	8005e7a <__cvt+0x92>
 8005e58:	783b      	ldrb	r3, [r7, #0]
 8005e5a:	2b30      	cmp	r3, #48	; 0x30
 8005e5c:	d10a      	bne.n	8005e74 <__cvt+0x8c>
 8005e5e:	2200      	movs	r2, #0
 8005e60:	2300      	movs	r3, #0
 8005e62:	4620      	mov	r0, r4
 8005e64:	4629      	mov	r1, r5
 8005e66:	f7fa fe2f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e6a:	b918      	cbnz	r0, 8005e74 <__cvt+0x8c>
 8005e6c:	f1c6 0601 	rsb	r6, r6, #1
 8005e70:	f8ca 6000 	str.w	r6, [sl]
 8005e74:	f8da 3000 	ldr.w	r3, [sl]
 8005e78:	4499      	add	r9, r3
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	4620      	mov	r0, r4
 8005e80:	4629      	mov	r1, r5
 8005e82:	f7fa fe21 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e86:	b108      	cbz	r0, 8005e8c <__cvt+0xa4>
 8005e88:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e8c:	2230      	movs	r2, #48	; 0x30
 8005e8e:	9b03      	ldr	r3, [sp, #12]
 8005e90:	454b      	cmp	r3, r9
 8005e92:	d307      	bcc.n	8005ea4 <__cvt+0xbc>
 8005e94:	9b03      	ldr	r3, [sp, #12]
 8005e96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e98:	1bdb      	subs	r3, r3, r7
 8005e9a:	4638      	mov	r0, r7
 8005e9c:	6013      	str	r3, [r2, #0]
 8005e9e:	b004      	add	sp, #16
 8005ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ea4:	1c59      	adds	r1, r3, #1
 8005ea6:	9103      	str	r1, [sp, #12]
 8005ea8:	701a      	strb	r2, [r3, #0]
 8005eaa:	e7f0      	b.n	8005e8e <__cvt+0xa6>

08005eac <__exponent>:
 8005eac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2900      	cmp	r1, #0
 8005eb2:	bfb8      	it	lt
 8005eb4:	4249      	neglt	r1, r1
 8005eb6:	f803 2b02 	strb.w	r2, [r3], #2
 8005eba:	bfb4      	ite	lt
 8005ebc:	222d      	movlt	r2, #45	; 0x2d
 8005ebe:	222b      	movge	r2, #43	; 0x2b
 8005ec0:	2909      	cmp	r1, #9
 8005ec2:	7042      	strb	r2, [r0, #1]
 8005ec4:	dd2a      	ble.n	8005f1c <__exponent+0x70>
 8005ec6:	f10d 0407 	add.w	r4, sp, #7
 8005eca:	46a4      	mov	ip, r4
 8005ecc:	270a      	movs	r7, #10
 8005ece:	46a6      	mov	lr, r4
 8005ed0:	460a      	mov	r2, r1
 8005ed2:	fb91 f6f7 	sdiv	r6, r1, r7
 8005ed6:	fb07 1516 	mls	r5, r7, r6, r1
 8005eda:	3530      	adds	r5, #48	; 0x30
 8005edc:	2a63      	cmp	r2, #99	; 0x63
 8005ede:	f104 34ff 	add.w	r4, r4, #4294967295
 8005ee2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005ee6:	4631      	mov	r1, r6
 8005ee8:	dcf1      	bgt.n	8005ece <__exponent+0x22>
 8005eea:	3130      	adds	r1, #48	; 0x30
 8005eec:	f1ae 0502 	sub.w	r5, lr, #2
 8005ef0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005ef4:	1c44      	adds	r4, r0, #1
 8005ef6:	4629      	mov	r1, r5
 8005ef8:	4561      	cmp	r1, ip
 8005efa:	d30a      	bcc.n	8005f12 <__exponent+0x66>
 8005efc:	f10d 0209 	add.w	r2, sp, #9
 8005f00:	eba2 020e 	sub.w	r2, r2, lr
 8005f04:	4565      	cmp	r5, ip
 8005f06:	bf88      	it	hi
 8005f08:	2200      	movhi	r2, #0
 8005f0a:	4413      	add	r3, r2
 8005f0c:	1a18      	subs	r0, r3, r0
 8005f0e:	b003      	add	sp, #12
 8005f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f16:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005f1a:	e7ed      	b.n	8005ef8 <__exponent+0x4c>
 8005f1c:	2330      	movs	r3, #48	; 0x30
 8005f1e:	3130      	adds	r1, #48	; 0x30
 8005f20:	7083      	strb	r3, [r0, #2]
 8005f22:	70c1      	strb	r1, [r0, #3]
 8005f24:	1d03      	adds	r3, r0, #4
 8005f26:	e7f1      	b.n	8005f0c <__exponent+0x60>

08005f28 <_printf_float>:
 8005f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f2c:	ed2d 8b02 	vpush	{d8}
 8005f30:	b08d      	sub	sp, #52	; 0x34
 8005f32:	460c      	mov	r4, r1
 8005f34:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005f38:	4616      	mov	r6, r2
 8005f3a:	461f      	mov	r7, r3
 8005f3c:	4605      	mov	r5, r0
 8005f3e:	f002 fe8f 	bl	8008c60 <_localeconv_r>
 8005f42:	f8d0 a000 	ldr.w	sl, [r0]
 8005f46:	4650      	mov	r0, sl
 8005f48:	f7fa f942 	bl	80001d0 <strlen>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	9305      	str	r3, [sp, #20]
 8005f54:	f8d8 3000 	ldr.w	r3, [r8]
 8005f58:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005f5c:	3307      	adds	r3, #7
 8005f5e:	f023 0307 	bic.w	r3, r3, #7
 8005f62:	f103 0208 	add.w	r2, r3, #8
 8005f66:	f8c8 2000 	str.w	r2, [r8]
 8005f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f72:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005f76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f7a:	9307      	str	r3, [sp, #28]
 8005f7c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f80:	ee08 0a10 	vmov	s16, r0
 8005f84:	4b9f      	ldr	r3, [pc, #636]	; (8006204 <_printf_float+0x2dc>)
 8005f86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f8e:	f7fa fdcd 	bl	8000b2c <__aeabi_dcmpun>
 8005f92:	bb88      	cbnz	r0, 8005ff8 <_printf_float+0xd0>
 8005f94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f98:	4b9a      	ldr	r3, [pc, #616]	; (8006204 <_printf_float+0x2dc>)
 8005f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f9e:	f7fa fda7 	bl	8000af0 <__aeabi_dcmple>
 8005fa2:	bb48      	cbnz	r0, 8005ff8 <_printf_float+0xd0>
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	4640      	mov	r0, r8
 8005faa:	4649      	mov	r1, r9
 8005fac:	f7fa fd96 	bl	8000adc <__aeabi_dcmplt>
 8005fb0:	b110      	cbz	r0, 8005fb8 <_printf_float+0x90>
 8005fb2:	232d      	movs	r3, #45	; 0x2d
 8005fb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fb8:	4b93      	ldr	r3, [pc, #588]	; (8006208 <_printf_float+0x2e0>)
 8005fba:	4894      	ldr	r0, [pc, #592]	; (800620c <_printf_float+0x2e4>)
 8005fbc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005fc0:	bf94      	ite	ls
 8005fc2:	4698      	movls	r8, r3
 8005fc4:	4680      	movhi	r8, r0
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	9b05      	ldr	r3, [sp, #20]
 8005fcc:	f023 0204 	bic.w	r2, r3, #4
 8005fd0:	6022      	str	r2, [r4, #0]
 8005fd2:	f04f 0900 	mov.w	r9, #0
 8005fd6:	9700      	str	r7, [sp, #0]
 8005fd8:	4633      	mov	r3, r6
 8005fda:	aa0b      	add	r2, sp, #44	; 0x2c
 8005fdc:	4621      	mov	r1, r4
 8005fde:	4628      	mov	r0, r5
 8005fe0:	f000 f9d8 	bl	8006394 <_printf_common>
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	f040 8090 	bne.w	800610a <_printf_float+0x1e2>
 8005fea:	f04f 30ff 	mov.w	r0, #4294967295
 8005fee:	b00d      	add	sp, #52	; 0x34
 8005ff0:	ecbd 8b02 	vpop	{d8}
 8005ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	4649      	mov	r1, r9
 8006000:	f7fa fd94 	bl	8000b2c <__aeabi_dcmpun>
 8006004:	b140      	cbz	r0, 8006018 <_printf_float+0xf0>
 8006006:	464b      	mov	r3, r9
 8006008:	2b00      	cmp	r3, #0
 800600a:	bfbc      	itt	lt
 800600c:	232d      	movlt	r3, #45	; 0x2d
 800600e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006012:	487f      	ldr	r0, [pc, #508]	; (8006210 <_printf_float+0x2e8>)
 8006014:	4b7f      	ldr	r3, [pc, #508]	; (8006214 <_printf_float+0x2ec>)
 8006016:	e7d1      	b.n	8005fbc <_printf_float+0x94>
 8006018:	6863      	ldr	r3, [r4, #4]
 800601a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800601e:	9206      	str	r2, [sp, #24]
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	d13f      	bne.n	80060a4 <_printf_float+0x17c>
 8006024:	2306      	movs	r3, #6
 8006026:	6063      	str	r3, [r4, #4]
 8006028:	9b05      	ldr	r3, [sp, #20]
 800602a:	6861      	ldr	r1, [r4, #4]
 800602c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006030:	2300      	movs	r3, #0
 8006032:	9303      	str	r3, [sp, #12]
 8006034:	ab0a      	add	r3, sp, #40	; 0x28
 8006036:	e9cd b301 	strd	fp, r3, [sp, #4]
 800603a:	ab09      	add	r3, sp, #36	; 0x24
 800603c:	ec49 8b10 	vmov	d0, r8, r9
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	6022      	str	r2, [r4, #0]
 8006044:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006048:	4628      	mov	r0, r5
 800604a:	f7ff fecd 	bl	8005de8 <__cvt>
 800604e:	9b06      	ldr	r3, [sp, #24]
 8006050:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006052:	2b47      	cmp	r3, #71	; 0x47
 8006054:	4680      	mov	r8, r0
 8006056:	d108      	bne.n	800606a <_printf_float+0x142>
 8006058:	1cc8      	adds	r0, r1, #3
 800605a:	db02      	blt.n	8006062 <_printf_float+0x13a>
 800605c:	6863      	ldr	r3, [r4, #4]
 800605e:	4299      	cmp	r1, r3
 8006060:	dd41      	ble.n	80060e6 <_printf_float+0x1be>
 8006062:	f1ab 0b02 	sub.w	fp, fp, #2
 8006066:	fa5f fb8b 	uxtb.w	fp, fp
 800606a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800606e:	d820      	bhi.n	80060b2 <_printf_float+0x18a>
 8006070:	3901      	subs	r1, #1
 8006072:	465a      	mov	r2, fp
 8006074:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006078:	9109      	str	r1, [sp, #36]	; 0x24
 800607a:	f7ff ff17 	bl	8005eac <__exponent>
 800607e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006080:	1813      	adds	r3, r2, r0
 8006082:	2a01      	cmp	r2, #1
 8006084:	4681      	mov	r9, r0
 8006086:	6123      	str	r3, [r4, #16]
 8006088:	dc02      	bgt.n	8006090 <_printf_float+0x168>
 800608a:	6822      	ldr	r2, [r4, #0]
 800608c:	07d2      	lsls	r2, r2, #31
 800608e:	d501      	bpl.n	8006094 <_printf_float+0x16c>
 8006090:	3301      	adds	r3, #1
 8006092:	6123      	str	r3, [r4, #16]
 8006094:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006098:	2b00      	cmp	r3, #0
 800609a:	d09c      	beq.n	8005fd6 <_printf_float+0xae>
 800609c:	232d      	movs	r3, #45	; 0x2d
 800609e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060a2:	e798      	b.n	8005fd6 <_printf_float+0xae>
 80060a4:	9a06      	ldr	r2, [sp, #24]
 80060a6:	2a47      	cmp	r2, #71	; 0x47
 80060a8:	d1be      	bne.n	8006028 <_printf_float+0x100>
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1bc      	bne.n	8006028 <_printf_float+0x100>
 80060ae:	2301      	movs	r3, #1
 80060b0:	e7b9      	b.n	8006026 <_printf_float+0xfe>
 80060b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80060b6:	d118      	bne.n	80060ea <_printf_float+0x1c2>
 80060b8:	2900      	cmp	r1, #0
 80060ba:	6863      	ldr	r3, [r4, #4]
 80060bc:	dd0b      	ble.n	80060d6 <_printf_float+0x1ae>
 80060be:	6121      	str	r1, [r4, #16]
 80060c0:	b913      	cbnz	r3, 80060c8 <_printf_float+0x1a0>
 80060c2:	6822      	ldr	r2, [r4, #0]
 80060c4:	07d0      	lsls	r0, r2, #31
 80060c6:	d502      	bpl.n	80060ce <_printf_float+0x1a6>
 80060c8:	3301      	adds	r3, #1
 80060ca:	440b      	add	r3, r1
 80060cc:	6123      	str	r3, [r4, #16]
 80060ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80060d0:	f04f 0900 	mov.w	r9, #0
 80060d4:	e7de      	b.n	8006094 <_printf_float+0x16c>
 80060d6:	b913      	cbnz	r3, 80060de <_printf_float+0x1b6>
 80060d8:	6822      	ldr	r2, [r4, #0]
 80060da:	07d2      	lsls	r2, r2, #31
 80060dc:	d501      	bpl.n	80060e2 <_printf_float+0x1ba>
 80060de:	3302      	adds	r3, #2
 80060e0:	e7f4      	b.n	80060cc <_printf_float+0x1a4>
 80060e2:	2301      	movs	r3, #1
 80060e4:	e7f2      	b.n	80060cc <_printf_float+0x1a4>
 80060e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80060ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ec:	4299      	cmp	r1, r3
 80060ee:	db05      	blt.n	80060fc <_printf_float+0x1d4>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	6121      	str	r1, [r4, #16]
 80060f4:	07d8      	lsls	r0, r3, #31
 80060f6:	d5ea      	bpl.n	80060ce <_printf_float+0x1a6>
 80060f8:	1c4b      	adds	r3, r1, #1
 80060fa:	e7e7      	b.n	80060cc <_printf_float+0x1a4>
 80060fc:	2900      	cmp	r1, #0
 80060fe:	bfd4      	ite	le
 8006100:	f1c1 0202 	rsble	r2, r1, #2
 8006104:	2201      	movgt	r2, #1
 8006106:	4413      	add	r3, r2
 8006108:	e7e0      	b.n	80060cc <_printf_float+0x1a4>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	055a      	lsls	r2, r3, #21
 800610e:	d407      	bmi.n	8006120 <_printf_float+0x1f8>
 8006110:	6923      	ldr	r3, [r4, #16]
 8006112:	4642      	mov	r2, r8
 8006114:	4631      	mov	r1, r6
 8006116:	4628      	mov	r0, r5
 8006118:	47b8      	blx	r7
 800611a:	3001      	adds	r0, #1
 800611c:	d12c      	bne.n	8006178 <_printf_float+0x250>
 800611e:	e764      	b.n	8005fea <_printf_float+0xc2>
 8006120:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006124:	f240 80e0 	bls.w	80062e8 <_printf_float+0x3c0>
 8006128:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800612c:	2200      	movs	r2, #0
 800612e:	2300      	movs	r3, #0
 8006130:	f7fa fcca 	bl	8000ac8 <__aeabi_dcmpeq>
 8006134:	2800      	cmp	r0, #0
 8006136:	d034      	beq.n	80061a2 <_printf_float+0x27a>
 8006138:	4a37      	ldr	r2, [pc, #220]	; (8006218 <_printf_float+0x2f0>)
 800613a:	2301      	movs	r3, #1
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	47b8      	blx	r7
 8006142:	3001      	adds	r0, #1
 8006144:	f43f af51 	beq.w	8005fea <_printf_float+0xc2>
 8006148:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800614c:	429a      	cmp	r2, r3
 800614e:	db02      	blt.n	8006156 <_printf_float+0x22e>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	07d8      	lsls	r0, r3, #31
 8006154:	d510      	bpl.n	8006178 <_printf_float+0x250>
 8006156:	ee18 3a10 	vmov	r3, s16
 800615a:	4652      	mov	r2, sl
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	f43f af41 	beq.w	8005fea <_printf_float+0xc2>
 8006168:	f04f 0800 	mov.w	r8, #0
 800616c:	f104 091a 	add.w	r9, r4, #26
 8006170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006172:	3b01      	subs	r3, #1
 8006174:	4543      	cmp	r3, r8
 8006176:	dc09      	bgt.n	800618c <_printf_float+0x264>
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	079b      	lsls	r3, r3, #30
 800617c:	f100 8105 	bmi.w	800638a <_printf_float+0x462>
 8006180:	68e0      	ldr	r0, [r4, #12]
 8006182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006184:	4298      	cmp	r0, r3
 8006186:	bfb8      	it	lt
 8006188:	4618      	movlt	r0, r3
 800618a:	e730      	b.n	8005fee <_printf_float+0xc6>
 800618c:	2301      	movs	r3, #1
 800618e:	464a      	mov	r2, r9
 8006190:	4631      	mov	r1, r6
 8006192:	4628      	mov	r0, r5
 8006194:	47b8      	blx	r7
 8006196:	3001      	adds	r0, #1
 8006198:	f43f af27 	beq.w	8005fea <_printf_float+0xc2>
 800619c:	f108 0801 	add.w	r8, r8, #1
 80061a0:	e7e6      	b.n	8006170 <_printf_float+0x248>
 80061a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	dc39      	bgt.n	800621c <_printf_float+0x2f4>
 80061a8:	4a1b      	ldr	r2, [pc, #108]	; (8006218 <_printf_float+0x2f0>)
 80061aa:	2301      	movs	r3, #1
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f af19 	beq.w	8005fea <_printf_float+0xc2>
 80061b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061bc:	4313      	orrs	r3, r2
 80061be:	d102      	bne.n	80061c6 <_printf_float+0x29e>
 80061c0:	6823      	ldr	r3, [r4, #0]
 80061c2:	07d9      	lsls	r1, r3, #31
 80061c4:	d5d8      	bpl.n	8006178 <_printf_float+0x250>
 80061c6:	ee18 3a10 	vmov	r3, s16
 80061ca:	4652      	mov	r2, sl
 80061cc:	4631      	mov	r1, r6
 80061ce:	4628      	mov	r0, r5
 80061d0:	47b8      	blx	r7
 80061d2:	3001      	adds	r0, #1
 80061d4:	f43f af09 	beq.w	8005fea <_printf_float+0xc2>
 80061d8:	f04f 0900 	mov.w	r9, #0
 80061dc:	f104 0a1a 	add.w	sl, r4, #26
 80061e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e2:	425b      	negs	r3, r3
 80061e4:	454b      	cmp	r3, r9
 80061e6:	dc01      	bgt.n	80061ec <_printf_float+0x2c4>
 80061e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ea:	e792      	b.n	8006112 <_printf_float+0x1ea>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4652      	mov	r2, sl
 80061f0:	4631      	mov	r1, r6
 80061f2:	4628      	mov	r0, r5
 80061f4:	47b8      	blx	r7
 80061f6:	3001      	adds	r0, #1
 80061f8:	f43f aef7 	beq.w	8005fea <_printf_float+0xc2>
 80061fc:	f109 0901 	add.w	r9, r9, #1
 8006200:	e7ee      	b.n	80061e0 <_printf_float+0x2b8>
 8006202:	bf00      	nop
 8006204:	7fefffff 	.word	0x7fefffff
 8006208:	0800a8fc 	.word	0x0800a8fc
 800620c:	0800a900 	.word	0x0800a900
 8006210:	0800a908 	.word	0x0800a908
 8006214:	0800a904 	.word	0x0800a904
 8006218:	0800a90c 	.word	0x0800a90c
 800621c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800621e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006220:	429a      	cmp	r2, r3
 8006222:	bfa8      	it	ge
 8006224:	461a      	movge	r2, r3
 8006226:	2a00      	cmp	r2, #0
 8006228:	4691      	mov	r9, r2
 800622a:	dc37      	bgt.n	800629c <_printf_float+0x374>
 800622c:	f04f 0b00 	mov.w	fp, #0
 8006230:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006234:	f104 021a 	add.w	r2, r4, #26
 8006238:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800623a:	9305      	str	r3, [sp, #20]
 800623c:	eba3 0309 	sub.w	r3, r3, r9
 8006240:	455b      	cmp	r3, fp
 8006242:	dc33      	bgt.n	80062ac <_printf_float+0x384>
 8006244:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006248:	429a      	cmp	r2, r3
 800624a:	db3b      	blt.n	80062c4 <_printf_float+0x39c>
 800624c:	6823      	ldr	r3, [r4, #0]
 800624e:	07da      	lsls	r2, r3, #31
 8006250:	d438      	bmi.n	80062c4 <_printf_float+0x39c>
 8006252:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006254:	9b05      	ldr	r3, [sp, #20]
 8006256:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	eba2 0901 	sub.w	r9, r2, r1
 800625e:	4599      	cmp	r9, r3
 8006260:	bfa8      	it	ge
 8006262:	4699      	movge	r9, r3
 8006264:	f1b9 0f00 	cmp.w	r9, #0
 8006268:	dc35      	bgt.n	80062d6 <_printf_float+0x3ae>
 800626a:	f04f 0800 	mov.w	r8, #0
 800626e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006272:	f104 0a1a 	add.w	sl, r4, #26
 8006276:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800627a:	1a9b      	subs	r3, r3, r2
 800627c:	eba3 0309 	sub.w	r3, r3, r9
 8006280:	4543      	cmp	r3, r8
 8006282:	f77f af79 	ble.w	8006178 <_printf_float+0x250>
 8006286:	2301      	movs	r3, #1
 8006288:	4652      	mov	r2, sl
 800628a:	4631      	mov	r1, r6
 800628c:	4628      	mov	r0, r5
 800628e:	47b8      	blx	r7
 8006290:	3001      	adds	r0, #1
 8006292:	f43f aeaa 	beq.w	8005fea <_printf_float+0xc2>
 8006296:	f108 0801 	add.w	r8, r8, #1
 800629a:	e7ec      	b.n	8006276 <_printf_float+0x34e>
 800629c:	4613      	mov	r3, r2
 800629e:	4631      	mov	r1, r6
 80062a0:	4642      	mov	r2, r8
 80062a2:	4628      	mov	r0, r5
 80062a4:	47b8      	blx	r7
 80062a6:	3001      	adds	r0, #1
 80062a8:	d1c0      	bne.n	800622c <_printf_float+0x304>
 80062aa:	e69e      	b.n	8005fea <_printf_float+0xc2>
 80062ac:	2301      	movs	r3, #1
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	9205      	str	r2, [sp, #20]
 80062b4:	47b8      	blx	r7
 80062b6:	3001      	adds	r0, #1
 80062b8:	f43f ae97 	beq.w	8005fea <_printf_float+0xc2>
 80062bc:	9a05      	ldr	r2, [sp, #20]
 80062be:	f10b 0b01 	add.w	fp, fp, #1
 80062c2:	e7b9      	b.n	8006238 <_printf_float+0x310>
 80062c4:	ee18 3a10 	vmov	r3, s16
 80062c8:	4652      	mov	r2, sl
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	47b8      	blx	r7
 80062d0:	3001      	adds	r0, #1
 80062d2:	d1be      	bne.n	8006252 <_printf_float+0x32a>
 80062d4:	e689      	b.n	8005fea <_printf_float+0xc2>
 80062d6:	9a05      	ldr	r2, [sp, #20]
 80062d8:	464b      	mov	r3, r9
 80062da:	4442      	add	r2, r8
 80062dc:	4631      	mov	r1, r6
 80062de:	4628      	mov	r0, r5
 80062e0:	47b8      	blx	r7
 80062e2:	3001      	adds	r0, #1
 80062e4:	d1c1      	bne.n	800626a <_printf_float+0x342>
 80062e6:	e680      	b.n	8005fea <_printf_float+0xc2>
 80062e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ea:	2a01      	cmp	r2, #1
 80062ec:	dc01      	bgt.n	80062f2 <_printf_float+0x3ca>
 80062ee:	07db      	lsls	r3, r3, #31
 80062f0:	d538      	bpl.n	8006364 <_printf_float+0x43c>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4642      	mov	r2, r8
 80062f6:	4631      	mov	r1, r6
 80062f8:	4628      	mov	r0, r5
 80062fa:	47b8      	blx	r7
 80062fc:	3001      	adds	r0, #1
 80062fe:	f43f ae74 	beq.w	8005fea <_printf_float+0xc2>
 8006302:	ee18 3a10 	vmov	r3, s16
 8006306:	4652      	mov	r2, sl
 8006308:	4631      	mov	r1, r6
 800630a:	4628      	mov	r0, r5
 800630c:	47b8      	blx	r7
 800630e:	3001      	adds	r0, #1
 8006310:	f43f ae6b 	beq.w	8005fea <_printf_float+0xc2>
 8006314:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006318:	2200      	movs	r2, #0
 800631a:	2300      	movs	r3, #0
 800631c:	f7fa fbd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006320:	b9d8      	cbnz	r0, 800635a <_printf_float+0x432>
 8006322:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006324:	f108 0201 	add.w	r2, r8, #1
 8006328:	3b01      	subs	r3, #1
 800632a:	4631      	mov	r1, r6
 800632c:	4628      	mov	r0, r5
 800632e:	47b8      	blx	r7
 8006330:	3001      	adds	r0, #1
 8006332:	d10e      	bne.n	8006352 <_printf_float+0x42a>
 8006334:	e659      	b.n	8005fea <_printf_float+0xc2>
 8006336:	2301      	movs	r3, #1
 8006338:	4652      	mov	r2, sl
 800633a:	4631      	mov	r1, r6
 800633c:	4628      	mov	r0, r5
 800633e:	47b8      	blx	r7
 8006340:	3001      	adds	r0, #1
 8006342:	f43f ae52 	beq.w	8005fea <_printf_float+0xc2>
 8006346:	f108 0801 	add.w	r8, r8, #1
 800634a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800634c:	3b01      	subs	r3, #1
 800634e:	4543      	cmp	r3, r8
 8006350:	dcf1      	bgt.n	8006336 <_printf_float+0x40e>
 8006352:	464b      	mov	r3, r9
 8006354:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006358:	e6dc      	b.n	8006114 <_printf_float+0x1ec>
 800635a:	f04f 0800 	mov.w	r8, #0
 800635e:	f104 0a1a 	add.w	sl, r4, #26
 8006362:	e7f2      	b.n	800634a <_printf_float+0x422>
 8006364:	2301      	movs	r3, #1
 8006366:	4642      	mov	r2, r8
 8006368:	e7df      	b.n	800632a <_printf_float+0x402>
 800636a:	2301      	movs	r3, #1
 800636c:	464a      	mov	r2, r9
 800636e:	4631      	mov	r1, r6
 8006370:	4628      	mov	r0, r5
 8006372:	47b8      	blx	r7
 8006374:	3001      	adds	r0, #1
 8006376:	f43f ae38 	beq.w	8005fea <_printf_float+0xc2>
 800637a:	f108 0801 	add.w	r8, r8, #1
 800637e:	68e3      	ldr	r3, [r4, #12]
 8006380:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006382:	1a5b      	subs	r3, r3, r1
 8006384:	4543      	cmp	r3, r8
 8006386:	dcf0      	bgt.n	800636a <_printf_float+0x442>
 8006388:	e6fa      	b.n	8006180 <_printf_float+0x258>
 800638a:	f04f 0800 	mov.w	r8, #0
 800638e:	f104 0919 	add.w	r9, r4, #25
 8006392:	e7f4      	b.n	800637e <_printf_float+0x456>

08006394 <_printf_common>:
 8006394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006398:	4616      	mov	r6, r2
 800639a:	4699      	mov	r9, r3
 800639c:	688a      	ldr	r2, [r1, #8]
 800639e:	690b      	ldr	r3, [r1, #16]
 80063a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063a4:	4293      	cmp	r3, r2
 80063a6:	bfb8      	it	lt
 80063a8:	4613      	movlt	r3, r2
 80063aa:	6033      	str	r3, [r6, #0]
 80063ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063b0:	4607      	mov	r7, r0
 80063b2:	460c      	mov	r4, r1
 80063b4:	b10a      	cbz	r2, 80063ba <_printf_common+0x26>
 80063b6:	3301      	adds	r3, #1
 80063b8:	6033      	str	r3, [r6, #0]
 80063ba:	6823      	ldr	r3, [r4, #0]
 80063bc:	0699      	lsls	r1, r3, #26
 80063be:	bf42      	ittt	mi
 80063c0:	6833      	ldrmi	r3, [r6, #0]
 80063c2:	3302      	addmi	r3, #2
 80063c4:	6033      	strmi	r3, [r6, #0]
 80063c6:	6825      	ldr	r5, [r4, #0]
 80063c8:	f015 0506 	ands.w	r5, r5, #6
 80063cc:	d106      	bne.n	80063dc <_printf_common+0x48>
 80063ce:	f104 0a19 	add.w	sl, r4, #25
 80063d2:	68e3      	ldr	r3, [r4, #12]
 80063d4:	6832      	ldr	r2, [r6, #0]
 80063d6:	1a9b      	subs	r3, r3, r2
 80063d8:	42ab      	cmp	r3, r5
 80063da:	dc26      	bgt.n	800642a <_printf_common+0x96>
 80063dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063e0:	1e13      	subs	r3, r2, #0
 80063e2:	6822      	ldr	r2, [r4, #0]
 80063e4:	bf18      	it	ne
 80063e6:	2301      	movne	r3, #1
 80063e8:	0692      	lsls	r2, r2, #26
 80063ea:	d42b      	bmi.n	8006444 <_printf_common+0xb0>
 80063ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063f0:	4649      	mov	r1, r9
 80063f2:	4638      	mov	r0, r7
 80063f4:	47c0      	blx	r8
 80063f6:	3001      	adds	r0, #1
 80063f8:	d01e      	beq.n	8006438 <_printf_common+0xa4>
 80063fa:	6823      	ldr	r3, [r4, #0]
 80063fc:	68e5      	ldr	r5, [r4, #12]
 80063fe:	6832      	ldr	r2, [r6, #0]
 8006400:	f003 0306 	and.w	r3, r3, #6
 8006404:	2b04      	cmp	r3, #4
 8006406:	bf08      	it	eq
 8006408:	1aad      	subeq	r5, r5, r2
 800640a:	68a3      	ldr	r3, [r4, #8]
 800640c:	6922      	ldr	r2, [r4, #16]
 800640e:	bf0c      	ite	eq
 8006410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006414:	2500      	movne	r5, #0
 8006416:	4293      	cmp	r3, r2
 8006418:	bfc4      	itt	gt
 800641a:	1a9b      	subgt	r3, r3, r2
 800641c:	18ed      	addgt	r5, r5, r3
 800641e:	2600      	movs	r6, #0
 8006420:	341a      	adds	r4, #26
 8006422:	42b5      	cmp	r5, r6
 8006424:	d11a      	bne.n	800645c <_printf_common+0xc8>
 8006426:	2000      	movs	r0, #0
 8006428:	e008      	b.n	800643c <_printf_common+0xa8>
 800642a:	2301      	movs	r3, #1
 800642c:	4652      	mov	r2, sl
 800642e:	4649      	mov	r1, r9
 8006430:	4638      	mov	r0, r7
 8006432:	47c0      	blx	r8
 8006434:	3001      	adds	r0, #1
 8006436:	d103      	bne.n	8006440 <_printf_common+0xac>
 8006438:	f04f 30ff 	mov.w	r0, #4294967295
 800643c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006440:	3501      	adds	r5, #1
 8006442:	e7c6      	b.n	80063d2 <_printf_common+0x3e>
 8006444:	18e1      	adds	r1, r4, r3
 8006446:	1c5a      	adds	r2, r3, #1
 8006448:	2030      	movs	r0, #48	; 0x30
 800644a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800644e:	4422      	add	r2, r4
 8006450:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006454:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006458:	3302      	adds	r3, #2
 800645a:	e7c7      	b.n	80063ec <_printf_common+0x58>
 800645c:	2301      	movs	r3, #1
 800645e:	4622      	mov	r2, r4
 8006460:	4649      	mov	r1, r9
 8006462:	4638      	mov	r0, r7
 8006464:	47c0      	blx	r8
 8006466:	3001      	adds	r0, #1
 8006468:	d0e6      	beq.n	8006438 <_printf_common+0xa4>
 800646a:	3601      	adds	r6, #1
 800646c:	e7d9      	b.n	8006422 <_printf_common+0x8e>
	...

08006470 <_printf_i>:
 8006470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006474:	460c      	mov	r4, r1
 8006476:	4691      	mov	r9, r2
 8006478:	7e27      	ldrb	r7, [r4, #24]
 800647a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800647c:	2f78      	cmp	r7, #120	; 0x78
 800647e:	4680      	mov	r8, r0
 8006480:	469a      	mov	sl, r3
 8006482:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006486:	d807      	bhi.n	8006498 <_printf_i+0x28>
 8006488:	2f62      	cmp	r7, #98	; 0x62
 800648a:	d80a      	bhi.n	80064a2 <_printf_i+0x32>
 800648c:	2f00      	cmp	r7, #0
 800648e:	f000 80d8 	beq.w	8006642 <_printf_i+0x1d2>
 8006492:	2f58      	cmp	r7, #88	; 0x58
 8006494:	f000 80a3 	beq.w	80065de <_printf_i+0x16e>
 8006498:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800649c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064a0:	e03a      	b.n	8006518 <_printf_i+0xa8>
 80064a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064a6:	2b15      	cmp	r3, #21
 80064a8:	d8f6      	bhi.n	8006498 <_printf_i+0x28>
 80064aa:	a001      	add	r0, pc, #4	; (adr r0, 80064b0 <_printf_i+0x40>)
 80064ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80064b0:	08006509 	.word	0x08006509
 80064b4:	0800651d 	.word	0x0800651d
 80064b8:	08006499 	.word	0x08006499
 80064bc:	08006499 	.word	0x08006499
 80064c0:	08006499 	.word	0x08006499
 80064c4:	08006499 	.word	0x08006499
 80064c8:	0800651d 	.word	0x0800651d
 80064cc:	08006499 	.word	0x08006499
 80064d0:	08006499 	.word	0x08006499
 80064d4:	08006499 	.word	0x08006499
 80064d8:	08006499 	.word	0x08006499
 80064dc:	08006629 	.word	0x08006629
 80064e0:	0800654d 	.word	0x0800654d
 80064e4:	0800660b 	.word	0x0800660b
 80064e8:	08006499 	.word	0x08006499
 80064ec:	08006499 	.word	0x08006499
 80064f0:	0800664b 	.word	0x0800664b
 80064f4:	08006499 	.word	0x08006499
 80064f8:	0800654d 	.word	0x0800654d
 80064fc:	08006499 	.word	0x08006499
 8006500:	08006499 	.word	0x08006499
 8006504:	08006613 	.word	0x08006613
 8006508:	680b      	ldr	r3, [r1, #0]
 800650a:	1d1a      	adds	r2, r3, #4
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	600a      	str	r2, [r1, #0]
 8006510:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006514:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006518:	2301      	movs	r3, #1
 800651a:	e0a3      	b.n	8006664 <_printf_i+0x1f4>
 800651c:	6825      	ldr	r5, [r4, #0]
 800651e:	6808      	ldr	r0, [r1, #0]
 8006520:	062e      	lsls	r6, r5, #24
 8006522:	f100 0304 	add.w	r3, r0, #4
 8006526:	d50a      	bpl.n	800653e <_printf_i+0xce>
 8006528:	6805      	ldr	r5, [r0, #0]
 800652a:	600b      	str	r3, [r1, #0]
 800652c:	2d00      	cmp	r5, #0
 800652e:	da03      	bge.n	8006538 <_printf_i+0xc8>
 8006530:	232d      	movs	r3, #45	; 0x2d
 8006532:	426d      	negs	r5, r5
 8006534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006538:	485e      	ldr	r0, [pc, #376]	; (80066b4 <_printf_i+0x244>)
 800653a:	230a      	movs	r3, #10
 800653c:	e019      	b.n	8006572 <_printf_i+0x102>
 800653e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006542:	6805      	ldr	r5, [r0, #0]
 8006544:	600b      	str	r3, [r1, #0]
 8006546:	bf18      	it	ne
 8006548:	b22d      	sxthne	r5, r5
 800654a:	e7ef      	b.n	800652c <_printf_i+0xbc>
 800654c:	680b      	ldr	r3, [r1, #0]
 800654e:	6825      	ldr	r5, [r4, #0]
 8006550:	1d18      	adds	r0, r3, #4
 8006552:	6008      	str	r0, [r1, #0]
 8006554:	0628      	lsls	r0, r5, #24
 8006556:	d501      	bpl.n	800655c <_printf_i+0xec>
 8006558:	681d      	ldr	r5, [r3, #0]
 800655a:	e002      	b.n	8006562 <_printf_i+0xf2>
 800655c:	0669      	lsls	r1, r5, #25
 800655e:	d5fb      	bpl.n	8006558 <_printf_i+0xe8>
 8006560:	881d      	ldrh	r5, [r3, #0]
 8006562:	4854      	ldr	r0, [pc, #336]	; (80066b4 <_printf_i+0x244>)
 8006564:	2f6f      	cmp	r7, #111	; 0x6f
 8006566:	bf0c      	ite	eq
 8006568:	2308      	moveq	r3, #8
 800656a:	230a      	movne	r3, #10
 800656c:	2100      	movs	r1, #0
 800656e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006572:	6866      	ldr	r6, [r4, #4]
 8006574:	60a6      	str	r6, [r4, #8]
 8006576:	2e00      	cmp	r6, #0
 8006578:	bfa2      	ittt	ge
 800657a:	6821      	ldrge	r1, [r4, #0]
 800657c:	f021 0104 	bicge.w	r1, r1, #4
 8006580:	6021      	strge	r1, [r4, #0]
 8006582:	b90d      	cbnz	r5, 8006588 <_printf_i+0x118>
 8006584:	2e00      	cmp	r6, #0
 8006586:	d04d      	beq.n	8006624 <_printf_i+0x1b4>
 8006588:	4616      	mov	r6, r2
 800658a:	fbb5 f1f3 	udiv	r1, r5, r3
 800658e:	fb03 5711 	mls	r7, r3, r1, r5
 8006592:	5dc7      	ldrb	r7, [r0, r7]
 8006594:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006598:	462f      	mov	r7, r5
 800659a:	42bb      	cmp	r3, r7
 800659c:	460d      	mov	r5, r1
 800659e:	d9f4      	bls.n	800658a <_printf_i+0x11a>
 80065a0:	2b08      	cmp	r3, #8
 80065a2:	d10b      	bne.n	80065bc <_printf_i+0x14c>
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	07df      	lsls	r7, r3, #31
 80065a8:	d508      	bpl.n	80065bc <_printf_i+0x14c>
 80065aa:	6923      	ldr	r3, [r4, #16]
 80065ac:	6861      	ldr	r1, [r4, #4]
 80065ae:	4299      	cmp	r1, r3
 80065b0:	bfde      	ittt	le
 80065b2:	2330      	movle	r3, #48	; 0x30
 80065b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80065bc:	1b92      	subs	r2, r2, r6
 80065be:	6122      	str	r2, [r4, #16]
 80065c0:	f8cd a000 	str.w	sl, [sp]
 80065c4:	464b      	mov	r3, r9
 80065c6:	aa03      	add	r2, sp, #12
 80065c8:	4621      	mov	r1, r4
 80065ca:	4640      	mov	r0, r8
 80065cc:	f7ff fee2 	bl	8006394 <_printf_common>
 80065d0:	3001      	adds	r0, #1
 80065d2:	d14c      	bne.n	800666e <_printf_i+0x1fe>
 80065d4:	f04f 30ff 	mov.w	r0, #4294967295
 80065d8:	b004      	add	sp, #16
 80065da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065de:	4835      	ldr	r0, [pc, #212]	; (80066b4 <_printf_i+0x244>)
 80065e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	680e      	ldr	r6, [r1, #0]
 80065e8:	061f      	lsls	r7, r3, #24
 80065ea:	f856 5b04 	ldr.w	r5, [r6], #4
 80065ee:	600e      	str	r6, [r1, #0]
 80065f0:	d514      	bpl.n	800661c <_printf_i+0x1ac>
 80065f2:	07d9      	lsls	r1, r3, #31
 80065f4:	bf44      	itt	mi
 80065f6:	f043 0320 	orrmi.w	r3, r3, #32
 80065fa:	6023      	strmi	r3, [r4, #0]
 80065fc:	b91d      	cbnz	r5, 8006606 <_printf_i+0x196>
 80065fe:	6823      	ldr	r3, [r4, #0]
 8006600:	f023 0320 	bic.w	r3, r3, #32
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	2310      	movs	r3, #16
 8006608:	e7b0      	b.n	800656c <_printf_i+0xfc>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	f043 0320 	orr.w	r3, r3, #32
 8006610:	6023      	str	r3, [r4, #0]
 8006612:	2378      	movs	r3, #120	; 0x78
 8006614:	4828      	ldr	r0, [pc, #160]	; (80066b8 <_printf_i+0x248>)
 8006616:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800661a:	e7e3      	b.n	80065e4 <_printf_i+0x174>
 800661c:	065e      	lsls	r6, r3, #25
 800661e:	bf48      	it	mi
 8006620:	b2ad      	uxthmi	r5, r5
 8006622:	e7e6      	b.n	80065f2 <_printf_i+0x182>
 8006624:	4616      	mov	r6, r2
 8006626:	e7bb      	b.n	80065a0 <_printf_i+0x130>
 8006628:	680b      	ldr	r3, [r1, #0]
 800662a:	6826      	ldr	r6, [r4, #0]
 800662c:	6960      	ldr	r0, [r4, #20]
 800662e:	1d1d      	adds	r5, r3, #4
 8006630:	600d      	str	r5, [r1, #0]
 8006632:	0635      	lsls	r5, r6, #24
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	d501      	bpl.n	800663c <_printf_i+0x1cc>
 8006638:	6018      	str	r0, [r3, #0]
 800663a:	e002      	b.n	8006642 <_printf_i+0x1d2>
 800663c:	0671      	lsls	r1, r6, #25
 800663e:	d5fb      	bpl.n	8006638 <_printf_i+0x1c8>
 8006640:	8018      	strh	r0, [r3, #0]
 8006642:	2300      	movs	r3, #0
 8006644:	6123      	str	r3, [r4, #16]
 8006646:	4616      	mov	r6, r2
 8006648:	e7ba      	b.n	80065c0 <_printf_i+0x150>
 800664a:	680b      	ldr	r3, [r1, #0]
 800664c:	1d1a      	adds	r2, r3, #4
 800664e:	600a      	str	r2, [r1, #0]
 8006650:	681e      	ldr	r6, [r3, #0]
 8006652:	6862      	ldr	r2, [r4, #4]
 8006654:	2100      	movs	r1, #0
 8006656:	4630      	mov	r0, r6
 8006658:	f7f9 fdc2 	bl	80001e0 <memchr>
 800665c:	b108      	cbz	r0, 8006662 <_printf_i+0x1f2>
 800665e:	1b80      	subs	r0, r0, r6
 8006660:	6060      	str	r0, [r4, #4]
 8006662:	6863      	ldr	r3, [r4, #4]
 8006664:	6123      	str	r3, [r4, #16]
 8006666:	2300      	movs	r3, #0
 8006668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800666c:	e7a8      	b.n	80065c0 <_printf_i+0x150>
 800666e:	6923      	ldr	r3, [r4, #16]
 8006670:	4632      	mov	r2, r6
 8006672:	4649      	mov	r1, r9
 8006674:	4640      	mov	r0, r8
 8006676:	47d0      	blx	sl
 8006678:	3001      	adds	r0, #1
 800667a:	d0ab      	beq.n	80065d4 <_printf_i+0x164>
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	079b      	lsls	r3, r3, #30
 8006680:	d413      	bmi.n	80066aa <_printf_i+0x23a>
 8006682:	68e0      	ldr	r0, [r4, #12]
 8006684:	9b03      	ldr	r3, [sp, #12]
 8006686:	4298      	cmp	r0, r3
 8006688:	bfb8      	it	lt
 800668a:	4618      	movlt	r0, r3
 800668c:	e7a4      	b.n	80065d8 <_printf_i+0x168>
 800668e:	2301      	movs	r3, #1
 8006690:	4632      	mov	r2, r6
 8006692:	4649      	mov	r1, r9
 8006694:	4640      	mov	r0, r8
 8006696:	47d0      	blx	sl
 8006698:	3001      	adds	r0, #1
 800669a:	d09b      	beq.n	80065d4 <_printf_i+0x164>
 800669c:	3501      	adds	r5, #1
 800669e:	68e3      	ldr	r3, [r4, #12]
 80066a0:	9903      	ldr	r1, [sp, #12]
 80066a2:	1a5b      	subs	r3, r3, r1
 80066a4:	42ab      	cmp	r3, r5
 80066a6:	dcf2      	bgt.n	800668e <_printf_i+0x21e>
 80066a8:	e7eb      	b.n	8006682 <_printf_i+0x212>
 80066aa:	2500      	movs	r5, #0
 80066ac:	f104 0619 	add.w	r6, r4, #25
 80066b0:	e7f5      	b.n	800669e <_printf_i+0x22e>
 80066b2:	bf00      	nop
 80066b4:	0800a90e 	.word	0x0800a90e
 80066b8:	0800a91f 	.word	0x0800a91f

080066bc <_scanf_float>:
 80066bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c0:	b087      	sub	sp, #28
 80066c2:	4617      	mov	r7, r2
 80066c4:	9303      	str	r3, [sp, #12]
 80066c6:	688b      	ldr	r3, [r1, #8]
 80066c8:	1e5a      	subs	r2, r3, #1
 80066ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80066ce:	bf83      	ittte	hi
 80066d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80066d4:	195b      	addhi	r3, r3, r5
 80066d6:	9302      	strhi	r3, [sp, #8]
 80066d8:	2300      	movls	r3, #0
 80066da:	bf86      	itte	hi
 80066dc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80066e0:	608b      	strhi	r3, [r1, #8]
 80066e2:	9302      	strls	r3, [sp, #8]
 80066e4:	680b      	ldr	r3, [r1, #0]
 80066e6:	468b      	mov	fp, r1
 80066e8:	2500      	movs	r5, #0
 80066ea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80066ee:	f84b 3b1c 	str.w	r3, [fp], #28
 80066f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80066f6:	4680      	mov	r8, r0
 80066f8:	460c      	mov	r4, r1
 80066fa:	465e      	mov	r6, fp
 80066fc:	46aa      	mov	sl, r5
 80066fe:	46a9      	mov	r9, r5
 8006700:	9501      	str	r5, [sp, #4]
 8006702:	68a2      	ldr	r2, [r4, #8]
 8006704:	b152      	cbz	r2, 800671c <_scanf_float+0x60>
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	781b      	ldrb	r3, [r3, #0]
 800670a:	2b4e      	cmp	r3, #78	; 0x4e
 800670c:	d864      	bhi.n	80067d8 <_scanf_float+0x11c>
 800670e:	2b40      	cmp	r3, #64	; 0x40
 8006710:	d83c      	bhi.n	800678c <_scanf_float+0xd0>
 8006712:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006716:	b2c8      	uxtb	r0, r1
 8006718:	280e      	cmp	r0, #14
 800671a:	d93a      	bls.n	8006792 <_scanf_float+0xd6>
 800671c:	f1b9 0f00 	cmp.w	r9, #0
 8006720:	d003      	beq.n	800672a <_scanf_float+0x6e>
 8006722:	6823      	ldr	r3, [r4, #0]
 8006724:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006728:	6023      	str	r3, [r4, #0]
 800672a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800672e:	f1ba 0f01 	cmp.w	sl, #1
 8006732:	f200 8113 	bhi.w	800695c <_scanf_float+0x2a0>
 8006736:	455e      	cmp	r6, fp
 8006738:	f200 8105 	bhi.w	8006946 <_scanf_float+0x28a>
 800673c:	2501      	movs	r5, #1
 800673e:	4628      	mov	r0, r5
 8006740:	b007      	add	sp, #28
 8006742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006746:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800674a:	2a0d      	cmp	r2, #13
 800674c:	d8e6      	bhi.n	800671c <_scanf_float+0x60>
 800674e:	a101      	add	r1, pc, #4	; (adr r1, 8006754 <_scanf_float+0x98>)
 8006750:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006754:	08006893 	.word	0x08006893
 8006758:	0800671d 	.word	0x0800671d
 800675c:	0800671d 	.word	0x0800671d
 8006760:	0800671d 	.word	0x0800671d
 8006764:	080068f3 	.word	0x080068f3
 8006768:	080068cb 	.word	0x080068cb
 800676c:	0800671d 	.word	0x0800671d
 8006770:	0800671d 	.word	0x0800671d
 8006774:	080068a1 	.word	0x080068a1
 8006778:	0800671d 	.word	0x0800671d
 800677c:	0800671d 	.word	0x0800671d
 8006780:	0800671d 	.word	0x0800671d
 8006784:	0800671d 	.word	0x0800671d
 8006788:	08006859 	.word	0x08006859
 800678c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006790:	e7db      	b.n	800674a <_scanf_float+0x8e>
 8006792:	290e      	cmp	r1, #14
 8006794:	d8c2      	bhi.n	800671c <_scanf_float+0x60>
 8006796:	a001      	add	r0, pc, #4	; (adr r0, 800679c <_scanf_float+0xe0>)
 8006798:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800679c:	0800684b 	.word	0x0800684b
 80067a0:	0800671d 	.word	0x0800671d
 80067a4:	0800684b 	.word	0x0800684b
 80067a8:	080068df 	.word	0x080068df
 80067ac:	0800671d 	.word	0x0800671d
 80067b0:	080067f9 	.word	0x080067f9
 80067b4:	08006835 	.word	0x08006835
 80067b8:	08006835 	.word	0x08006835
 80067bc:	08006835 	.word	0x08006835
 80067c0:	08006835 	.word	0x08006835
 80067c4:	08006835 	.word	0x08006835
 80067c8:	08006835 	.word	0x08006835
 80067cc:	08006835 	.word	0x08006835
 80067d0:	08006835 	.word	0x08006835
 80067d4:	08006835 	.word	0x08006835
 80067d8:	2b6e      	cmp	r3, #110	; 0x6e
 80067da:	d809      	bhi.n	80067f0 <_scanf_float+0x134>
 80067dc:	2b60      	cmp	r3, #96	; 0x60
 80067de:	d8b2      	bhi.n	8006746 <_scanf_float+0x8a>
 80067e0:	2b54      	cmp	r3, #84	; 0x54
 80067e2:	d077      	beq.n	80068d4 <_scanf_float+0x218>
 80067e4:	2b59      	cmp	r3, #89	; 0x59
 80067e6:	d199      	bne.n	800671c <_scanf_float+0x60>
 80067e8:	2d07      	cmp	r5, #7
 80067ea:	d197      	bne.n	800671c <_scanf_float+0x60>
 80067ec:	2508      	movs	r5, #8
 80067ee:	e029      	b.n	8006844 <_scanf_float+0x188>
 80067f0:	2b74      	cmp	r3, #116	; 0x74
 80067f2:	d06f      	beq.n	80068d4 <_scanf_float+0x218>
 80067f4:	2b79      	cmp	r3, #121	; 0x79
 80067f6:	e7f6      	b.n	80067e6 <_scanf_float+0x12a>
 80067f8:	6821      	ldr	r1, [r4, #0]
 80067fa:	05c8      	lsls	r0, r1, #23
 80067fc:	d51a      	bpl.n	8006834 <_scanf_float+0x178>
 80067fe:	9b02      	ldr	r3, [sp, #8]
 8006800:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006804:	6021      	str	r1, [r4, #0]
 8006806:	f109 0901 	add.w	r9, r9, #1
 800680a:	b11b      	cbz	r3, 8006814 <_scanf_float+0x158>
 800680c:	3b01      	subs	r3, #1
 800680e:	3201      	adds	r2, #1
 8006810:	9302      	str	r3, [sp, #8]
 8006812:	60a2      	str	r2, [r4, #8]
 8006814:	68a3      	ldr	r3, [r4, #8]
 8006816:	3b01      	subs	r3, #1
 8006818:	60a3      	str	r3, [r4, #8]
 800681a:	6923      	ldr	r3, [r4, #16]
 800681c:	3301      	adds	r3, #1
 800681e:	6123      	str	r3, [r4, #16]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	3b01      	subs	r3, #1
 8006824:	2b00      	cmp	r3, #0
 8006826:	607b      	str	r3, [r7, #4]
 8006828:	f340 8084 	ble.w	8006934 <_scanf_float+0x278>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	3301      	adds	r3, #1
 8006830:	603b      	str	r3, [r7, #0]
 8006832:	e766      	b.n	8006702 <_scanf_float+0x46>
 8006834:	eb1a 0f05 	cmn.w	sl, r5
 8006838:	f47f af70 	bne.w	800671c <_scanf_float+0x60>
 800683c:	6822      	ldr	r2, [r4, #0]
 800683e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006842:	6022      	str	r2, [r4, #0]
 8006844:	f806 3b01 	strb.w	r3, [r6], #1
 8006848:	e7e4      	b.n	8006814 <_scanf_float+0x158>
 800684a:	6822      	ldr	r2, [r4, #0]
 800684c:	0610      	lsls	r0, r2, #24
 800684e:	f57f af65 	bpl.w	800671c <_scanf_float+0x60>
 8006852:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006856:	e7f4      	b.n	8006842 <_scanf_float+0x186>
 8006858:	f1ba 0f00 	cmp.w	sl, #0
 800685c:	d10e      	bne.n	800687c <_scanf_float+0x1c0>
 800685e:	f1b9 0f00 	cmp.w	r9, #0
 8006862:	d10e      	bne.n	8006882 <_scanf_float+0x1c6>
 8006864:	6822      	ldr	r2, [r4, #0]
 8006866:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800686a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800686e:	d108      	bne.n	8006882 <_scanf_float+0x1c6>
 8006870:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006874:	6022      	str	r2, [r4, #0]
 8006876:	f04f 0a01 	mov.w	sl, #1
 800687a:	e7e3      	b.n	8006844 <_scanf_float+0x188>
 800687c:	f1ba 0f02 	cmp.w	sl, #2
 8006880:	d055      	beq.n	800692e <_scanf_float+0x272>
 8006882:	2d01      	cmp	r5, #1
 8006884:	d002      	beq.n	800688c <_scanf_float+0x1d0>
 8006886:	2d04      	cmp	r5, #4
 8006888:	f47f af48 	bne.w	800671c <_scanf_float+0x60>
 800688c:	3501      	adds	r5, #1
 800688e:	b2ed      	uxtb	r5, r5
 8006890:	e7d8      	b.n	8006844 <_scanf_float+0x188>
 8006892:	f1ba 0f01 	cmp.w	sl, #1
 8006896:	f47f af41 	bne.w	800671c <_scanf_float+0x60>
 800689a:	f04f 0a02 	mov.w	sl, #2
 800689e:	e7d1      	b.n	8006844 <_scanf_float+0x188>
 80068a0:	b97d      	cbnz	r5, 80068c2 <_scanf_float+0x206>
 80068a2:	f1b9 0f00 	cmp.w	r9, #0
 80068a6:	f47f af3c 	bne.w	8006722 <_scanf_float+0x66>
 80068aa:	6822      	ldr	r2, [r4, #0]
 80068ac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80068b0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80068b4:	f47f af39 	bne.w	800672a <_scanf_float+0x6e>
 80068b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068bc:	6022      	str	r2, [r4, #0]
 80068be:	2501      	movs	r5, #1
 80068c0:	e7c0      	b.n	8006844 <_scanf_float+0x188>
 80068c2:	2d03      	cmp	r5, #3
 80068c4:	d0e2      	beq.n	800688c <_scanf_float+0x1d0>
 80068c6:	2d05      	cmp	r5, #5
 80068c8:	e7de      	b.n	8006888 <_scanf_float+0x1cc>
 80068ca:	2d02      	cmp	r5, #2
 80068cc:	f47f af26 	bne.w	800671c <_scanf_float+0x60>
 80068d0:	2503      	movs	r5, #3
 80068d2:	e7b7      	b.n	8006844 <_scanf_float+0x188>
 80068d4:	2d06      	cmp	r5, #6
 80068d6:	f47f af21 	bne.w	800671c <_scanf_float+0x60>
 80068da:	2507      	movs	r5, #7
 80068dc:	e7b2      	b.n	8006844 <_scanf_float+0x188>
 80068de:	6822      	ldr	r2, [r4, #0]
 80068e0:	0591      	lsls	r1, r2, #22
 80068e2:	f57f af1b 	bpl.w	800671c <_scanf_float+0x60>
 80068e6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80068ea:	6022      	str	r2, [r4, #0]
 80068ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80068f0:	e7a8      	b.n	8006844 <_scanf_float+0x188>
 80068f2:	6822      	ldr	r2, [r4, #0]
 80068f4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80068f8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80068fc:	d006      	beq.n	800690c <_scanf_float+0x250>
 80068fe:	0550      	lsls	r0, r2, #21
 8006900:	f57f af0c 	bpl.w	800671c <_scanf_float+0x60>
 8006904:	f1b9 0f00 	cmp.w	r9, #0
 8006908:	f43f af0f 	beq.w	800672a <_scanf_float+0x6e>
 800690c:	0591      	lsls	r1, r2, #22
 800690e:	bf58      	it	pl
 8006910:	9901      	ldrpl	r1, [sp, #4]
 8006912:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006916:	bf58      	it	pl
 8006918:	eba9 0101 	subpl.w	r1, r9, r1
 800691c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006920:	bf58      	it	pl
 8006922:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006926:	6022      	str	r2, [r4, #0]
 8006928:	f04f 0900 	mov.w	r9, #0
 800692c:	e78a      	b.n	8006844 <_scanf_float+0x188>
 800692e:	f04f 0a03 	mov.w	sl, #3
 8006932:	e787      	b.n	8006844 <_scanf_float+0x188>
 8006934:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006938:	4639      	mov	r1, r7
 800693a:	4640      	mov	r0, r8
 800693c:	4798      	blx	r3
 800693e:	2800      	cmp	r0, #0
 8006940:	f43f aedf 	beq.w	8006702 <_scanf_float+0x46>
 8006944:	e6ea      	b.n	800671c <_scanf_float+0x60>
 8006946:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800694a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800694e:	463a      	mov	r2, r7
 8006950:	4640      	mov	r0, r8
 8006952:	4798      	blx	r3
 8006954:	6923      	ldr	r3, [r4, #16]
 8006956:	3b01      	subs	r3, #1
 8006958:	6123      	str	r3, [r4, #16]
 800695a:	e6ec      	b.n	8006736 <_scanf_float+0x7a>
 800695c:	1e6b      	subs	r3, r5, #1
 800695e:	2b06      	cmp	r3, #6
 8006960:	d825      	bhi.n	80069ae <_scanf_float+0x2f2>
 8006962:	2d02      	cmp	r5, #2
 8006964:	d836      	bhi.n	80069d4 <_scanf_float+0x318>
 8006966:	455e      	cmp	r6, fp
 8006968:	f67f aee8 	bls.w	800673c <_scanf_float+0x80>
 800696c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006970:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006974:	463a      	mov	r2, r7
 8006976:	4640      	mov	r0, r8
 8006978:	4798      	blx	r3
 800697a:	6923      	ldr	r3, [r4, #16]
 800697c:	3b01      	subs	r3, #1
 800697e:	6123      	str	r3, [r4, #16]
 8006980:	e7f1      	b.n	8006966 <_scanf_float+0x2aa>
 8006982:	9802      	ldr	r0, [sp, #8]
 8006984:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006988:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800698c:	9002      	str	r0, [sp, #8]
 800698e:	463a      	mov	r2, r7
 8006990:	4640      	mov	r0, r8
 8006992:	4798      	blx	r3
 8006994:	6923      	ldr	r3, [r4, #16]
 8006996:	3b01      	subs	r3, #1
 8006998:	6123      	str	r3, [r4, #16]
 800699a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800699e:	fa5f fa8a 	uxtb.w	sl, sl
 80069a2:	f1ba 0f02 	cmp.w	sl, #2
 80069a6:	d1ec      	bne.n	8006982 <_scanf_float+0x2c6>
 80069a8:	3d03      	subs	r5, #3
 80069aa:	b2ed      	uxtb	r5, r5
 80069ac:	1b76      	subs	r6, r6, r5
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	05da      	lsls	r2, r3, #23
 80069b2:	d52f      	bpl.n	8006a14 <_scanf_float+0x358>
 80069b4:	055b      	lsls	r3, r3, #21
 80069b6:	d510      	bpl.n	80069da <_scanf_float+0x31e>
 80069b8:	455e      	cmp	r6, fp
 80069ba:	f67f aebf 	bls.w	800673c <_scanf_float+0x80>
 80069be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069c6:	463a      	mov	r2, r7
 80069c8:	4640      	mov	r0, r8
 80069ca:	4798      	blx	r3
 80069cc:	6923      	ldr	r3, [r4, #16]
 80069ce:	3b01      	subs	r3, #1
 80069d0:	6123      	str	r3, [r4, #16]
 80069d2:	e7f1      	b.n	80069b8 <_scanf_float+0x2fc>
 80069d4:	46aa      	mov	sl, r5
 80069d6:	9602      	str	r6, [sp, #8]
 80069d8:	e7df      	b.n	800699a <_scanf_float+0x2de>
 80069da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80069de:	6923      	ldr	r3, [r4, #16]
 80069e0:	2965      	cmp	r1, #101	; 0x65
 80069e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80069e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80069ea:	6123      	str	r3, [r4, #16]
 80069ec:	d00c      	beq.n	8006a08 <_scanf_float+0x34c>
 80069ee:	2945      	cmp	r1, #69	; 0x45
 80069f0:	d00a      	beq.n	8006a08 <_scanf_float+0x34c>
 80069f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069f6:	463a      	mov	r2, r7
 80069f8:	4640      	mov	r0, r8
 80069fa:	4798      	blx	r3
 80069fc:	6923      	ldr	r3, [r4, #16]
 80069fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006a02:	3b01      	subs	r3, #1
 8006a04:	1eb5      	subs	r5, r6, #2
 8006a06:	6123      	str	r3, [r4, #16]
 8006a08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a0c:	463a      	mov	r2, r7
 8006a0e:	4640      	mov	r0, r8
 8006a10:	4798      	blx	r3
 8006a12:	462e      	mov	r6, r5
 8006a14:	6825      	ldr	r5, [r4, #0]
 8006a16:	f015 0510 	ands.w	r5, r5, #16
 8006a1a:	d158      	bne.n	8006ace <_scanf_float+0x412>
 8006a1c:	7035      	strb	r5, [r6, #0]
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a28:	d11c      	bne.n	8006a64 <_scanf_float+0x3a8>
 8006a2a:	9b01      	ldr	r3, [sp, #4]
 8006a2c:	454b      	cmp	r3, r9
 8006a2e:	eba3 0209 	sub.w	r2, r3, r9
 8006a32:	d124      	bne.n	8006a7e <_scanf_float+0x3c2>
 8006a34:	2200      	movs	r2, #0
 8006a36:	4659      	mov	r1, fp
 8006a38:	4640      	mov	r0, r8
 8006a3a:	f000 fe9b 	bl	8007774 <_strtod_r>
 8006a3e:	9b03      	ldr	r3, [sp, #12]
 8006a40:	6821      	ldr	r1, [r4, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f011 0f02 	tst.w	r1, #2
 8006a48:	ec57 6b10 	vmov	r6, r7, d0
 8006a4c:	f103 0204 	add.w	r2, r3, #4
 8006a50:	d020      	beq.n	8006a94 <_scanf_float+0x3d8>
 8006a52:	9903      	ldr	r1, [sp, #12]
 8006a54:	600a      	str	r2, [r1, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	e9c3 6700 	strd	r6, r7, [r3]
 8006a5c:	68e3      	ldr	r3, [r4, #12]
 8006a5e:	3301      	adds	r3, #1
 8006a60:	60e3      	str	r3, [r4, #12]
 8006a62:	e66c      	b.n	800673e <_scanf_float+0x82>
 8006a64:	9b04      	ldr	r3, [sp, #16]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d0e4      	beq.n	8006a34 <_scanf_float+0x378>
 8006a6a:	9905      	ldr	r1, [sp, #20]
 8006a6c:	230a      	movs	r3, #10
 8006a6e:	462a      	mov	r2, r5
 8006a70:	3101      	adds	r1, #1
 8006a72:	4640      	mov	r0, r8
 8006a74:	f000 ff08 	bl	8007888 <_strtol_r>
 8006a78:	9b04      	ldr	r3, [sp, #16]
 8006a7a:	9e05      	ldr	r6, [sp, #20]
 8006a7c:	1ac2      	subs	r2, r0, r3
 8006a7e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006a82:	429e      	cmp	r6, r3
 8006a84:	bf28      	it	cs
 8006a86:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006a8a:	4912      	ldr	r1, [pc, #72]	; (8006ad4 <_scanf_float+0x418>)
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	f000 f82b 	bl	8006ae8 <siprintf>
 8006a92:	e7cf      	b.n	8006a34 <_scanf_float+0x378>
 8006a94:	f011 0f04 	tst.w	r1, #4
 8006a98:	9903      	ldr	r1, [sp, #12]
 8006a9a:	600a      	str	r2, [r1, #0]
 8006a9c:	d1db      	bne.n	8006a56 <_scanf_float+0x39a>
 8006a9e:	f8d3 8000 	ldr.w	r8, [r3]
 8006aa2:	ee10 2a10 	vmov	r2, s0
 8006aa6:	ee10 0a10 	vmov	r0, s0
 8006aaa:	463b      	mov	r3, r7
 8006aac:	4639      	mov	r1, r7
 8006aae:	f7fa f83d 	bl	8000b2c <__aeabi_dcmpun>
 8006ab2:	b128      	cbz	r0, 8006ac0 <_scanf_float+0x404>
 8006ab4:	4808      	ldr	r0, [pc, #32]	; (8006ad8 <_scanf_float+0x41c>)
 8006ab6:	f000 f811 	bl	8006adc <nanf>
 8006aba:	ed88 0a00 	vstr	s0, [r8]
 8006abe:	e7cd      	b.n	8006a5c <_scanf_float+0x3a0>
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	4639      	mov	r1, r7
 8006ac4:	f7fa f890 	bl	8000be8 <__aeabi_d2f>
 8006ac8:	f8c8 0000 	str.w	r0, [r8]
 8006acc:	e7c6      	b.n	8006a5c <_scanf_float+0x3a0>
 8006ace:	2500      	movs	r5, #0
 8006ad0:	e635      	b.n	800673e <_scanf_float+0x82>
 8006ad2:	bf00      	nop
 8006ad4:	0800a930 	.word	0x0800a930
 8006ad8:	0800ad48 	.word	0x0800ad48

08006adc <nanf>:
 8006adc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006ae4 <nanf+0x8>
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	7fc00000 	.word	0x7fc00000

08006ae8 <siprintf>:
 8006ae8:	b40e      	push	{r1, r2, r3}
 8006aea:	b500      	push	{lr}
 8006aec:	b09c      	sub	sp, #112	; 0x70
 8006aee:	ab1d      	add	r3, sp, #116	; 0x74
 8006af0:	9002      	str	r0, [sp, #8]
 8006af2:	9006      	str	r0, [sp, #24]
 8006af4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006af8:	4809      	ldr	r0, [pc, #36]	; (8006b20 <siprintf+0x38>)
 8006afa:	9107      	str	r1, [sp, #28]
 8006afc:	9104      	str	r1, [sp, #16]
 8006afe:	4909      	ldr	r1, [pc, #36]	; (8006b24 <siprintf+0x3c>)
 8006b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b04:	9105      	str	r1, [sp, #20]
 8006b06:	6800      	ldr	r0, [r0, #0]
 8006b08:	9301      	str	r3, [sp, #4]
 8006b0a:	a902      	add	r1, sp, #8
 8006b0c:	f002 fea4 	bl	8009858 <_svfiprintf_r>
 8006b10:	9b02      	ldr	r3, [sp, #8]
 8006b12:	2200      	movs	r2, #0
 8006b14:	701a      	strb	r2, [r3, #0]
 8006b16:	b01c      	add	sp, #112	; 0x70
 8006b18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b1c:	b003      	add	sp, #12
 8006b1e:	4770      	bx	lr
 8006b20:	20000024 	.word	0x20000024
 8006b24:	ffff0208 	.word	0xffff0208

08006b28 <sulp>:
 8006b28:	b570      	push	{r4, r5, r6, lr}
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	460d      	mov	r5, r1
 8006b2e:	ec45 4b10 	vmov	d0, r4, r5
 8006b32:	4616      	mov	r6, r2
 8006b34:	f002 fc2c 	bl	8009390 <__ulp>
 8006b38:	ec51 0b10 	vmov	r0, r1, d0
 8006b3c:	b17e      	cbz	r6, 8006b5e <sulp+0x36>
 8006b3e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006b42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	dd09      	ble.n	8006b5e <sulp+0x36>
 8006b4a:	051b      	lsls	r3, r3, #20
 8006b4c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006b50:	2400      	movs	r4, #0
 8006b52:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006b56:	4622      	mov	r2, r4
 8006b58:	462b      	mov	r3, r5
 8006b5a:	f7f9 fd4d 	bl	80005f8 <__aeabi_dmul>
 8006b5e:	bd70      	pop	{r4, r5, r6, pc}

08006b60 <_strtod_l>:
 8006b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b64:	b0a3      	sub	sp, #140	; 0x8c
 8006b66:	461f      	mov	r7, r3
 8006b68:	2300      	movs	r3, #0
 8006b6a:	931e      	str	r3, [sp, #120]	; 0x78
 8006b6c:	4ba4      	ldr	r3, [pc, #656]	; (8006e00 <_strtod_l+0x2a0>)
 8006b6e:	9219      	str	r2, [sp, #100]	; 0x64
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	9307      	str	r3, [sp, #28]
 8006b74:	4604      	mov	r4, r0
 8006b76:	4618      	mov	r0, r3
 8006b78:	4688      	mov	r8, r1
 8006b7a:	f7f9 fb29 	bl	80001d0 <strlen>
 8006b7e:	f04f 0a00 	mov.w	sl, #0
 8006b82:	4605      	mov	r5, r0
 8006b84:	f04f 0b00 	mov.w	fp, #0
 8006b88:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006b8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b8e:	781a      	ldrb	r2, [r3, #0]
 8006b90:	2a2b      	cmp	r2, #43	; 0x2b
 8006b92:	d04c      	beq.n	8006c2e <_strtod_l+0xce>
 8006b94:	d839      	bhi.n	8006c0a <_strtod_l+0xaa>
 8006b96:	2a0d      	cmp	r2, #13
 8006b98:	d832      	bhi.n	8006c00 <_strtod_l+0xa0>
 8006b9a:	2a08      	cmp	r2, #8
 8006b9c:	d832      	bhi.n	8006c04 <_strtod_l+0xa4>
 8006b9e:	2a00      	cmp	r2, #0
 8006ba0:	d03c      	beq.n	8006c1c <_strtod_l+0xbc>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	930e      	str	r3, [sp, #56]	; 0x38
 8006ba6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006ba8:	7833      	ldrb	r3, [r6, #0]
 8006baa:	2b30      	cmp	r3, #48	; 0x30
 8006bac:	f040 80b4 	bne.w	8006d18 <_strtod_l+0x1b8>
 8006bb0:	7873      	ldrb	r3, [r6, #1]
 8006bb2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006bb6:	2b58      	cmp	r3, #88	; 0x58
 8006bb8:	d16c      	bne.n	8006c94 <_strtod_l+0x134>
 8006bba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bbc:	9301      	str	r3, [sp, #4]
 8006bbe:	ab1e      	add	r3, sp, #120	; 0x78
 8006bc0:	9702      	str	r7, [sp, #8]
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	4a8f      	ldr	r2, [pc, #572]	; (8006e04 <_strtod_l+0x2a4>)
 8006bc6:	ab1f      	add	r3, sp, #124	; 0x7c
 8006bc8:	a91d      	add	r1, sp, #116	; 0x74
 8006bca:	4620      	mov	r0, r4
 8006bcc:	f001 fd40 	bl	8008650 <__gethex>
 8006bd0:	f010 0707 	ands.w	r7, r0, #7
 8006bd4:	4605      	mov	r5, r0
 8006bd6:	d005      	beq.n	8006be4 <_strtod_l+0x84>
 8006bd8:	2f06      	cmp	r7, #6
 8006bda:	d12a      	bne.n	8006c32 <_strtod_l+0xd2>
 8006bdc:	3601      	adds	r6, #1
 8006bde:	2300      	movs	r3, #0
 8006be0:	961d      	str	r6, [sp, #116]	; 0x74
 8006be2:	930e      	str	r3, [sp, #56]	; 0x38
 8006be4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f040 8596 	bne.w	8007718 <_strtod_l+0xbb8>
 8006bec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bee:	b1db      	cbz	r3, 8006c28 <_strtod_l+0xc8>
 8006bf0:	4652      	mov	r2, sl
 8006bf2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006bf6:	ec43 2b10 	vmov	d0, r2, r3
 8006bfa:	b023      	add	sp, #140	; 0x8c
 8006bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c00:	2a20      	cmp	r2, #32
 8006c02:	d1ce      	bne.n	8006ba2 <_strtod_l+0x42>
 8006c04:	3301      	adds	r3, #1
 8006c06:	931d      	str	r3, [sp, #116]	; 0x74
 8006c08:	e7c0      	b.n	8006b8c <_strtod_l+0x2c>
 8006c0a:	2a2d      	cmp	r2, #45	; 0x2d
 8006c0c:	d1c9      	bne.n	8006ba2 <_strtod_l+0x42>
 8006c0e:	2201      	movs	r2, #1
 8006c10:	920e      	str	r2, [sp, #56]	; 0x38
 8006c12:	1c5a      	adds	r2, r3, #1
 8006c14:	921d      	str	r2, [sp, #116]	; 0x74
 8006c16:	785b      	ldrb	r3, [r3, #1]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1c4      	bne.n	8006ba6 <_strtod_l+0x46>
 8006c1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c1e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f040 8576 	bne.w	8007714 <_strtod_l+0xbb4>
 8006c28:	4652      	mov	r2, sl
 8006c2a:	465b      	mov	r3, fp
 8006c2c:	e7e3      	b.n	8006bf6 <_strtod_l+0x96>
 8006c2e:	2200      	movs	r2, #0
 8006c30:	e7ee      	b.n	8006c10 <_strtod_l+0xb0>
 8006c32:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006c34:	b13a      	cbz	r2, 8006c46 <_strtod_l+0xe6>
 8006c36:	2135      	movs	r1, #53	; 0x35
 8006c38:	a820      	add	r0, sp, #128	; 0x80
 8006c3a:	f002 fcb4 	bl	80095a6 <__copybits>
 8006c3e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006c40:	4620      	mov	r0, r4
 8006c42:	f002 f879 	bl	8008d38 <_Bfree>
 8006c46:	3f01      	subs	r7, #1
 8006c48:	2f05      	cmp	r7, #5
 8006c4a:	d807      	bhi.n	8006c5c <_strtod_l+0xfc>
 8006c4c:	e8df f007 	tbb	[pc, r7]
 8006c50:	1d180b0e 	.word	0x1d180b0e
 8006c54:	030e      	.short	0x030e
 8006c56:	f04f 0b00 	mov.w	fp, #0
 8006c5a:	46da      	mov	sl, fp
 8006c5c:	0728      	lsls	r0, r5, #28
 8006c5e:	d5c1      	bpl.n	8006be4 <_strtod_l+0x84>
 8006c60:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006c64:	e7be      	b.n	8006be4 <_strtod_l+0x84>
 8006c66:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006c6a:	e7f7      	b.n	8006c5c <_strtod_l+0xfc>
 8006c6c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006c70:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006c72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006c76:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006c7a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006c7e:	e7ed      	b.n	8006c5c <_strtod_l+0xfc>
 8006c80:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006e08 <_strtod_l+0x2a8>
 8006c84:	f04f 0a00 	mov.w	sl, #0
 8006c88:	e7e8      	b.n	8006c5c <_strtod_l+0xfc>
 8006c8a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006c8e:	f04f 3aff 	mov.w	sl, #4294967295
 8006c92:	e7e3      	b.n	8006c5c <_strtod_l+0xfc>
 8006c94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c96:	1c5a      	adds	r2, r3, #1
 8006c98:	921d      	str	r2, [sp, #116]	; 0x74
 8006c9a:	785b      	ldrb	r3, [r3, #1]
 8006c9c:	2b30      	cmp	r3, #48	; 0x30
 8006c9e:	d0f9      	beq.n	8006c94 <_strtod_l+0x134>
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d09f      	beq.n	8006be4 <_strtod_l+0x84>
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	f04f 0900 	mov.w	r9, #0
 8006caa:	9304      	str	r3, [sp, #16]
 8006cac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cae:	930a      	str	r3, [sp, #40]	; 0x28
 8006cb0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006cb4:	464f      	mov	r7, r9
 8006cb6:	220a      	movs	r2, #10
 8006cb8:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006cba:	7806      	ldrb	r6, [r0, #0]
 8006cbc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006cc0:	b2d9      	uxtb	r1, r3
 8006cc2:	2909      	cmp	r1, #9
 8006cc4:	d92a      	bls.n	8006d1c <_strtod_l+0x1bc>
 8006cc6:	9907      	ldr	r1, [sp, #28]
 8006cc8:	462a      	mov	r2, r5
 8006cca:	f002 fedd 	bl	8009a88 <strncmp>
 8006cce:	b398      	cbz	r0, 8006d38 <_strtod_l+0x1d8>
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	4633      	mov	r3, r6
 8006cd4:	463d      	mov	r5, r7
 8006cd6:	9007      	str	r0, [sp, #28]
 8006cd8:	4602      	mov	r2, r0
 8006cda:	2b65      	cmp	r3, #101	; 0x65
 8006cdc:	d001      	beq.n	8006ce2 <_strtod_l+0x182>
 8006cde:	2b45      	cmp	r3, #69	; 0x45
 8006ce0:	d118      	bne.n	8006d14 <_strtod_l+0x1b4>
 8006ce2:	b91d      	cbnz	r5, 8006cec <_strtod_l+0x18c>
 8006ce4:	9b04      	ldr	r3, [sp, #16]
 8006ce6:	4303      	orrs	r3, r0
 8006ce8:	d098      	beq.n	8006c1c <_strtod_l+0xbc>
 8006cea:	2500      	movs	r5, #0
 8006cec:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006cf0:	f108 0301 	add.w	r3, r8, #1
 8006cf4:	931d      	str	r3, [sp, #116]	; 0x74
 8006cf6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006cfa:	2b2b      	cmp	r3, #43	; 0x2b
 8006cfc:	d075      	beq.n	8006dea <_strtod_l+0x28a>
 8006cfe:	2b2d      	cmp	r3, #45	; 0x2d
 8006d00:	d07b      	beq.n	8006dfa <_strtod_l+0x29a>
 8006d02:	f04f 0c00 	mov.w	ip, #0
 8006d06:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006d0a:	2909      	cmp	r1, #9
 8006d0c:	f240 8082 	bls.w	8006e14 <_strtod_l+0x2b4>
 8006d10:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006d14:	2600      	movs	r6, #0
 8006d16:	e09d      	b.n	8006e54 <_strtod_l+0x2f4>
 8006d18:	2300      	movs	r3, #0
 8006d1a:	e7c4      	b.n	8006ca6 <_strtod_l+0x146>
 8006d1c:	2f08      	cmp	r7, #8
 8006d1e:	bfd8      	it	le
 8006d20:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006d22:	f100 0001 	add.w	r0, r0, #1
 8006d26:	bfda      	itte	le
 8006d28:	fb02 3301 	mlale	r3, r2, r1, r3
 8006d2c:	9309      	strle	r3, [sp, #36]	; 0x24
 8006d2e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006d32:	3701      	adds	r7, #1
 8006d34:	901d      	str	r0, [sp, #116]	; 0x74
 8006d36:	e7bf      	b.n	8006cb8 <_strtod_l+0x158>
 8006d38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d3a:	195a      	adds	r2, r3, r5
 8006d3c:	921d      	str	r2, [sp, #116]	; 0x74
 8006d3e:	5d5b      	ldrb	r3, [r3, r5]
 8006d40:	2f00      	cmp	r7, #0
 8006d42:	d037      	beq.n	8006db4 <_strtod_l+0x254>
 8006d44:	9007      	str	r0, [sp, #28]
 8006d46:	463d      	mov	r5, r7
 8006d48:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006d4c:	2a09      	cmp	r2, #9
 8006d4e:	d912      	bls.n	8006d76 <_strtod_l+0x216>
 8006d50:	2201      	movs	r2, #1
 8006d52:	e7c2      	b.n	8006cda <_strtod_l+0x17a>
 8006d54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d56:	1c5a      	adds	r2, r3, #1
 8006d58:	921d      	str	r2, [sp, #116]	; 0x74
 8006d5a:	785b      	ldrb	r3, [r3, #1]
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	2b30      	cmp	r3, #48	; 0x30
 8006d60:	d0f8      	beq.n	8006d54 <_strtod_l+0x1f4>
 8006d62:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006d66:	2a08      	cmp	r2, #8
 8006d68:	f200 84db 	bhi.w	8007722 <_strtod_l+0xbc2>
 8006d6c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006d6e:	9007      	str	r0, [sp, #28]
 8006d70:	2000      	movs	r0, #0
 8006d72:	920a      	str	r2, [sp, #40]	; 0x28
 8006d74:	4605      	mov	r5, r0
 8006d76:	3b30      	subs	r3, #48	; 0x30
 8006d78:	f100 0201 	add.w	r2, r0, #1
 8006d7c:	d014      	beq.n	8006da8 <_strtod_l+0x248>
 8006d7e:	9907      	ldr	r1, [sp, #28]
 8006d80:	4411      	add	r1, r2
 8006d82:	9107      	str	r1, [sp, #28]
 8006d84:	462a      	mov	r2, r5
 8006d86:	eb00 0e05 	add.w	lr, r0, r5
 8006d8a:	210a      	movs	r1, #10
 8006d8c:	4572      	cmp	r2, lr
 8006d8e:	d113      	bne.n	8006db8 <_strtod_l+0x258>
 8006d90:	182a      	adds	r2, r5, r0
 8006d92:	2a08      	cmp	r2, #8
 8006d94:	f105 0501 	add.w	r5, r5, #1
 8006d98:	4405      	add	r5, r0
 8006d9a:	dc1c      	bgt.n	8006dd6 <_strtod_l+0x276>
 8006d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d9e:	220a      	movs	r2, #10
 8006da0:	fb02 3301 	mla	r3, r2, r1, r3
 8006da4:	9309      	str	r3, [sp, #36]	; 0x24
 8006da6:	2200      	movs	r2, #0
 8006da8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006daa:	1c59      	adds	r1, r3, #1
 8006dac:	911d      	str	r1, [sp, #116]	; 0x74
 8006dae:	785b      	ldrb	r3, [r3, #1]
 8006db0:	4610      	mov	r0, r2
 8006db2:	e7c9      	b.n	8006d48 <_strtod_l+0x1e8>
 8006db4:	4638      	mov	r0, r7
 8006db6:	e7d2      	b.n	8006d5e <_strtod_l+0x1fe>
 8006db8:	2a08      	cmp	r2, #8
 8006dba:	dc04      	bgt.n	8006dc6 <_strtod_l+0x266>
 8006dbc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006dbe:	434e      	muls	r6, r1
 8006dc0:	9609      	str	r6, [sp, #36]	; 0x24
 8006dc2:	3201      	adds	r2, #1
 8006dc4:	e7e2      	b.n	8006d8c <_strtod_l+0x22c>
 8006dc6:	f102 0c01 	add.w	ip, r2, #1
 8006dca:	f1bc 0f10 	cmp.w	ip, #16
 8006dce:	bfd8      	it	le
 8006dd0:	fb01 f909 	mulle.w	r9, r1, r9
 8006dd4:	e7f5      	b.n	8006dc2 <_strtod_l+0x262>
 8006dd6:	2d10      	cmp	r5, #16
 8006dd8:	bfdc      	itt	le
 8006dda:	220a      	movle	r2, #10
 8006ddc:	fb02 3909 	mlale	r9, r2, r9, r3
 8006de0:	e7e1      	b.n	8006da6 <_strtod_l+0x246>
 8006de2:	2300      	movs	r3, #0
 8006de4:	9307      	str	r3, [sp, #28]
 8006de6:	2201      	movs	r2, #1
 8006de8:	e77c      	b.n	8006ce4 <_strtod_l+0x184>
 8006dea:	f04f 0c00 	mov.w	ip, #0
 8006dee:	f108 0302 	add.w	r3, r8, #2
 8006df2:	931d      	str	r3, [sp, #116]	; 0x74
 8006df4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006df8:	e785      	b.n	8006d06 <_strtod_l+0x1a6>
 8006dfa:	f04f 0c01 	mov.w	ip, #1
 8006dfe:	e7f6      	b.n	8006dee <_strtod_l+0x28e>
 8006e00:	0800ab88 	.word	0x0800ab88
 8006e04:	0800a938 	.word	0x0800a938
 8006e08:	7ff00000 	.word	0x7ff00000
 8006e0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e0e:	1c59      	adds	r1, r3, #1
 8006e10:	911d      	str	r1, [sp, #116]	; 0x74
 8006e12:	785b      	ldrb	r3, [r3, #1]
 8006e14:	2b30      	cmp	r3, #48	; 0x30
 8006e16:	d0f9      	beq.n	8006e0c <_strtod_l+0x2ac>
 8006e18:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006e1c:	2908      	cmp	r1, #8
 8006e1e:	f63f af79 	bhi.w	8006d14 <_strtod_l+0x1b4>
 8006e22:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006e26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e28:	9308      	str	r3, [sp, #32]
 8006e2a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e2c:	1c59      	adds	r1, r3, #1
 8006e2e:	911d      	str	r1, [sp, #116]	; 0x74
 8006e30:	785b      	ldrb	r3, [r3, #1]
 8006e32:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006e36:	2e09      	cmp	r6, #9
 8006e38:	d937      	bls.n	8006eaa <_strtod_l+0x34a>
 8006e3a:	9e08      	ldr	r6, [sp, #32]
 8006e3c:	1b89      	subs	r1, r1, r6
 8006e3e:	2908      	cmp	r1, #8
 8006e40:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006e44:	dc02      	bgt.n	8006e4c <_strtod_l+0x2ec>
 8006e46:	4576      	cmp	r6, lr
 8006e48:	bfa8      	it	ge
 8006e4a:	4676      	movge	r6, lr
 8006e4c:	f1bc 0f00 	cmp.w	ip, #0
 8006e50:	d000      	beq.n	8006e54 <_strtod_l+0x2f4>
 8006e52:	4276      	negs	r6, r6
 8006e54:	2d00      	cmp	r5, #0
 8006e56:	d14f      	bne.n	8006ef8 <_strtod_l+0x398>
 8006e58:	9904      	ldr	r1, [sp, #16]
 8006e5a:	4301      	orrs	r1, r0
 8006e5c:	f47f aec2 	bne.w	8006be4 <_strtod_l+0x84>
 8006e60:	2a00      	cmp	r2, #0
 8006e62:	f47f aedb 	bne.w	8006c1c <_strtod_l+0xbc>
 8006e66:	2b69      	cmp	r3, #105	; 0x69
 8006e68:	d027      	beq.n	8006eba <_strtod_l+0x35a>
 8006e6a:	dc24      	bgt.n	8006eb6 <_strtod_l+0x356>
 8006e6c:	2b49      	cmp	r3, #73	; 0x49
 8006e6e:	d024      	beq.n	8006eba <_strtod_l+0x35a>
 8006e70:	2b4e      	cmp	r3, #78	; 0x4e
 8006e72:	f47f aed3 	bne.w	8006c1c <_strtod_l+0xbc>
 8006e76:	499e      	ldr	r1, [pc, #632]	; (80070f0 <_strtod_l+0x590>)
 8006e78:	a81d      	add	r0, sp, #116	; 0x74
 8006e7a:	f001 fe41 	bl	8008b00 <__match>
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	f43f aecc 	beq.w	8006c1c <_strtod_l+0xbc>
 8006e84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	2b28      	cmp	r3, #40	; 0x28
 8006e8a:	d12d      	bne.n	8006ee8 <_strtod_l+0x388>
 8006e8c:	4999      	ldr	r1, [pc, #612]	; (80070f4 <_strtod_l+0x594>)
 8006e8e:	aa20      	add	r2, sp, #128	; 0x80
 8006e90:	a81d      	add	r0, sp, #116	; 0x74
 8006e92:	f001 fe49 	bl	8008b28 <__hexnan>
 8006e96:	2805      	cmp	r0, #5
 8006e98:	d126      	bne.n	8006ee8 <_strtod_l+0x388>
 8006e9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e9c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006ea0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006ea4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006ea8:	e69c      	b.n	8006be4 <_strtod_l+0x84>
 8006eaa:	210a      	movs	r1, #10
 8006eac:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006eb0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006eb4:	e7b9      	b.n	8006e2a <_strtod_l+0x2ca>
 8006eb6:	2b6e      	cmp	r3, #110	; 0x6e
 8006eb8:	e7db      	b.n	8006e72 <_strtod_l+0x312>
 8006eba:	498f      	ldr	r1, [pc, #572]	; (80070f8 <_strtod_l+0x598>)
 8006ebc:	a81d      	add	r0, sp, #116	; 0x74
 8006ebe:	f001 fe1f 	bl	8008b00 <__match>
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	f43f aeaa 	beq.w	8006c1c <_strtod_l+0xbc>
 8006ec8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006eca:	498c      	ldr	r1, [pc, #560]	; (80070fc <_strtod_l+0x59c>)
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	a81d      	add	r0, sp, #116	; 0x74
 8006ed0:	931d      	str	r3, [sp, #116]	; 0x74
 8006ed2:	f001 fe15 	bl	8008b00 <__match>
 8006ed6:	b910      	cbnz	r0, 8006ede <_strtod_l+0x37e>
 8006ed8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006eda:	3301      	adds	r3, #1
 8006edc:	931d      	str	r3, [sp, #116]	; 0x74
 8006ede:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800710c <_strtod_l+0x5ac>
 8006ee2:	f04f 0a00 	mov.w	sl, #0
 8006ee6:	e67d      	b.n	8006be4 <_strtod_l+0x84>
 8006ee8:	4885      	ldr	r0, [pc, #532]	; (8007100 <_strtod_l+0x5a0>)
 8006eea:	f002 fdb5 	bl	8009a58 <nan>
 8006eee:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006ef2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006ef6:	e675      	b.n	8006be4 <_strtod_l+0x84>
 8006ef8:	9b07      	ldr	r3, [sp, #28]
 8006efa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006efc:	1af3      	subs	r3, r6, r3
 8006efe:	2f00      	cmp	r7, #0
 8006f00:	bf08      	it	eq
 8006f02:	462f      	moveq	r7, r5
 8006f04:	2d10      	cmp	r5, #16
 8006f06:	9308      	str	r3, [sp, #32]
 8006f08:	46a8      	mov	r8, r5
 8006f0a:	bfa8      	it	ge
 8006f0c:	f04f 0810 	movge.w	r8, #16
 8006f10:	f7f9 faf8 	bl	8000504 <__aeabi_ui2d>
 8006f14:	2d09      	cmp	r5, #9
 8006f16:	4682      	mov	sl, r0
 8006f18:	468b      	mov	fp, r1
 8006f1a:	dd13      	ble.n	8006f44 <_strtod_l+0x3e4>
 8006f1c:	4b79      	ldr	r3, [pc, #484]	; (8007104 <_strtod_l+0x5a4>)
 8006f1e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006f22:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006f26:	f7f9 fb67 	bl	80005f8 <__aeabi_dmul>
 8006f2a:	4682      	mov	sl, r0
 8006f2c:	4648      	mov	r0, r9
 8006f2e:	468b      	mov	fp, r1
 8006f30:	f7f9 fae8 	bl	8000504 <__aeabi_ui2d>
 8006f34:	4602      	mov	r2, r0
 8006f36:	460b      	mov	r3, r1
 8006f38:	4650      	mov	r0, sl
 8006f3a:	4659      	mov	r1, fp
 8006f3c:	f7f9 f9a6 	bl	800028c <__adddf3>
 8006f40:	4682      	mov	sl, r0
 8006f42:	468b      	mov	fp, r1
 8006f44:	2d0f      	cmp	r5, #15
 8006f46:	dc38      	bgt.n	8006fba <_strtod_l+0x45a>
 8006f48:	9b08      	ldr	r3, [sp, #32]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	f43f ae4a 	beq.w	8006be4 <_strtod_l+0x84>
 8006f50:	dd24      	ble.n	8006f9c <_strtod_l+0x43c>
 8006f52:	2b16      	cmp	r3, #22
 8006f54:	dc0b      	bgt.n	8006f6e <_strtod_l+0x40e>
 8006f56:	4d6b      	ldr	r5, [pc, #428]	; (8007104 <_strtod_l+0x5a4>)
 8006f58:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8006f5c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006f60:	4652      	mov	r2, sl
 8006f62:	465b      	mov	r3, fp
 8006f64:	f7f9 fb48 	bl	80005f8 <__aeabi_dmul>
 8006f68:	4682      	mov	sl, r0
 8006f6a:	468b      	mov	fp, r1
 8006f6c:	e63a      	b.n	8006be4 <_strtod_l+0x84>
 8006f6e:	9a08      	ldr	r2, [sp, #32]
 8006f70:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006f74:	4293      	cmp	r3, r2
 8006f76:	db20      	blt.n	8006fba <_strtod_l+0x45a>
 8006f78:	4c62      	ldr	r4, [pc, #392]	; (8007104 <_strtod_l+0x5a4>)
 8006f7a:	f1c5 050f 	rsb	r5, r5, #15
 8006f7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006f82:	4652      	mov	r2, sl
 8006f84:	465b      	mov	r3, fp
 8006f86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f8a:	f7f9 fb35 	bl	80005f8 <__aeabi_dmul>
 8006f8e:	9b08      	ldr	r3, [sp, #32]
 8006f90:	1b5d      	subs	r5, r3, r5
 8006f92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006f96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006f9a:	e7e3      	b.n	8006f64 <_strtod_l+0x404>
 8006f9c:	9b08      	ldr	r3, [sp, #32]
 8006f9e:	3316      	adds	r3, #22
 8006fa0:	db0b      	blt.n	8006fba <_strtod_l+0x45a>
 8006fa2:	9b07      	ldr	r3, [sp, #28]
 8006fa4:	4a57      	ldr	r2, [pc, #348]	; (8007104 <_strtod_l+0x5a4>)
 8006fa6:	1b9e      	subs	r6, r3, r6
 8006fa8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006fac:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006fb0:	4650      	mov	r0, sl
 8006fb2:	4659      	mov	r1, fp
 8006fb4:	f7f9 fc4a 	bl	800084c <__aeabi_ddiv>
 8006fb8:	e7d6      	b.n	8006f68 <_strtod_l+0x408>
 8006fba:	9b08      	ldr	r3, [sp, #32]
 8006fbc:	eba5 0808 	sub.w	r8, r5, r8
 8006fc0:	4498      	add	r8, r3
 8006fc2:	f1b8 0f00 	cmp.w	r8, #0
 8006fc6:	dd71      	ble.n	80070ac <_strtod_l+0x54c>
 8006fc8:	f018 030f 	ands.w	r3, r8, #15
 8006fcc:	d00a      	beq.n	8006fe4 <_strtod_l+0x484>
 8006fce:	494d      	ldr	r1, [pc, #308]	; (8007104 <_strtod_l+0x5a4>)
 8006fd0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006fd4:	4652      	mov	r2, sl
 8006fd6:	465b      	mov	r3, fp
 8006fd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fdc:	f7f9 fb0c 	bl	80005f8 <__aeabi_dmul>
 8006fe0:	4682      	mov	sl, r0
 8006fe2:	468b      	mov	fp, r1
 8006fe4:	f038 080f 	bics.w	r8, r8, #15
 8006fe8:	d04d      	beq.n	8007086 <_strtod_l+0x526>
 8006fea:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006fee:	dd22      	ble.n	8007036 <_strtod_l+0x4d6>
 8006ff0:	2500      	movs	r5, #0
 8006ff2:	462e      	mov	r6, r5
 8006ff4:	9509      	str	r5, [sp, #36]	; 0x24
 8006ff6:	9507      	str	r5, [sp, #28]
 8006ff8:	2322      	movs	r3, #34	; 0x22
 8006ffa:	f8df b110 	ldr.w	fp, [pc, #272]	; 800710c <_strtod_l+0x5ac>
 8006ffe:	6023      	str	r3, [r4, #0]
 8007000:	f04f 0a00 	mov.w	sl, #0
 8007004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007006:	2b00      	cmp	r3, #0
 8007008:	f43f adec 	beq.w	8006be4 <_strtod_l+0x84>
 800700c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800700e:	4620      	mov	r0, r4
 8007010:	f001 fe92 	bl	8008d38 <_Bfree>
 8007014:	9907      	ldr	r1, [sp, #28]
 8007016:	4620      	mov	r0, r4
 8007018:	f001 fe8e 	bl	8008d38 <_Bfree>
 800701c:	4631      	mov	r1, r6
 800701e:	4620      	mov	r0, r4
 8007020:	f001 fe8a 	bl	8008d38 <_Bfree>
 8007024:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007026:	4620      	mov	r0, r4
 8007028:	f001 fe86 	bl	8008d38 <_Bfree>
 800702c:	4629      	mov	r1, r5
 800702e:	4620      	mov	r0, r4
 8007030:	f001 fe82 	bl	8008d38 <_Bfree>
 8007034:	e5d6      	b.n	8006be4 <_strtod_l+0x84>
 8007036:	2300      	movs	r3, #0
 8007038:	ea4f 1828 	mov.w	r8, r8, asr #4
 800703c:	4650      	mov	r0, sl
 800703e:	4659      	mov	r1, fp
 8007040:	4699      	mov	r9, r3
 8007042:	f1b8 0f01 	cmp.w	r8, #1
 8007046:	dc21      	bgt.n	800708c <_strtod_l+0x52c>
 8007048:	b10b      	cbz	r3, 800704e <_strtod_l+0x4ee>
 800704a:	4682      	mov	sl, r0
 800704c:	468b      	mov	fp, r1
 800704e:	4b2e      	ldr	r3, [pc, #184]	; (8007108 <_strtod_l+0x5a8>)
 8007050:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007054:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007058:	4652      	mov	r2, sl
 800705a:	465b      	mov	r3, fp
 800705c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007060:	f7f9 faca 	bl	80005f8 <__aeabi_dmul>
 8007064:	4b29      	ldr	r3, [pc, #164]	; (800710c <_strtod_l+0x5ac>)
 8007066:	460a      	mov	r2, r1
 8007068:	400b      	ands	r3, r1
 800706a:	4929      	ldr	r1, [pc, #164]	; (8007110 <_strtod_l+0x5b0>)
 800706c:	428b      	cmp	r3, r1
 800706e:	4682      	mov	sl, r0
 8007070:	d8be      	bhi.n	8006ff0 <_strtod_l+0x490>
 8007072:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007076:	428b      	cmp	r3, r1
 8007078:	bf86      	itte	hi
 800707a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007114 <_strtod_l+0x5b4>
 800707e:	f04f 3aff 	movhi.w	sl, #4294967295
 8007082:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007086:	2300      	movs	r3, #0
 8007088:	9304      	str	r3, [sp, #16]
 800708a:	e081      	b.n	8007190 <_strtod_l+0x630>
 800708c:	f018 0f01 	tst.w	r8, #1
 8007090:	d007      	beq.n	80070a2 <_strtod_l+0x542>
 8007092:	4b1d      	ldr	r3, [pc, #116]	; (8007108 <_strtod_l+0x5a8>)
 8007094:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709c:	f7f9 faac 	bl	80005f8 <__aeabi_dmul>
 80070a0:	2301      	movs	r3, #1
 80070a2:	f109 0901 	add.w	r9, r9, #1
 80070a6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80070aa:	e7ca      	b.n	8007042 <_strtod_l+0x4e2>
 80070ac:	d0eb      	beq.n	8007086 <_strtod_l+0x526>
 80070ae:	f1c8 0800 	rsb	r8, r8, #0
 80070b2:	f018 020f 	ands.w	r2, r8, #15
 80070b6:	d00a      	beq.n	80070ce <_strtod_l+0x56e>
 80070b8:	4b12      	ldr	r3, [pc, #72]	; (8007104 <_strtod_l+0x5a4>)
 80070ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070be:	4650      	mov	r0, sl
 80070c0:	4659      	mov	r1, fp
 80070c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c6:	f7f9 fbc1 	bl	800084c <__aeabi_ddiv>
 80070ca:	4682      	mov	sl, r0
 80070cc:	468b      	mov	fp, r1
 80070ce:	ea5f 1828 	movs.w	r8, r8, asr #4
 80070d2:	d0d8      	beq.n	8007086 <_strtod_l+0x526>
 80070d4:	f1b8 0f1f 	cmp.w	r8, #31
 80070d8:	dd1e      	ble.n	8007118 <_strtod_l+0x5b8>
 80070da:	2500      	movs	r5, #0
 80070dc:	462e      	mov	r6, r5
 80070de:	9509      	str	r5, [sp, #36]	; 0x24
 80070e0:	9507      	str	r5, [sp, #28]
 80070e2:	2322      	movs	r3, #34	; 0x22
 80070e4:	f04f 0a00 	mov.w	sl, #0
 80070e8:	f04f 0b00 	mov.w	fp, #0
 80070ec:	6023      	str	r3, [r4, #0]
 80070ee:	e789      	b.n	8007004 <_strtod_l+0x4a4>
 80070f0:	0800a909 	.word	0x0800a909
 80070f4:	0800a94c 	.word	0x0800a94c
 80070f8:	0800a901 	.word	0x0800a901
 80070fc:	0800aa8c 	.word	0x0800aa8c
 8007100:	0800ad48 	.word	0x0800ad48
 8007104:	0800ac28 	.word	0x0800ac28
 8007108:	0800ac00 	.word	0x0800ac00
 800710c:	7ff00000 	.word	0x7ff00000
 8007110:	7ca00000 	.word	0x7ca00000
 8007114:	7fefffff 	.word	0x7fefffff
 8007118:	f018 0310 	ands.w	r3, r8, #16
 800711c:	bf18      	it	ne
 800711e:	236a      	movne	r3, #106	; 0x6a
 8007120:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80074d8 <_strtod_l+0x978>
 8007124:	9304      	str	r3, [sp, #16]
 8007126:	4650      	mov	r0, sl
 8007128:	4659      	mov	r1, fp
 800712a:	2300      	movs	r3, #0
 800712c:	f018 0f01 	tst.w	r8, #1
 8007130:	d004      	beq.n	800713c <_strtod_l+0x5dc>
 8007132:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007136:	f7f9 fa5f 	bl	80005f8 <__aeabi_dmul>
 800713a:	2301      	movs	r3, #1
 800713c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007140:	f109 0908 	add.w	r9, r9, #8
 8007144:	d1f2      	bne.n	800712c <_strtod_l+0x5cc>
 8007146:	b10b      	cbz	r3, 800714c <_strtod_l+0x5ec>
 8007148:	4682      	mov	sl, r0
 800714a:	468b      	mov	fp, r1
 800714c:	9b04      	ldr	r3, [sp, #16]
 800714e:	b1bb      	cbz	r3, 8007180 <_strtod_l+0x620>
 8007150:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007154:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007158:	2b00      	cmp	r3, #0
 800715a:	4659      	mov	r1, fp
 800715c:	dd10      	ble.n	8007180 <_strtod_l+0x620>
 800715e:	2b1f      	cmp	r3, #31
 8007160:	f340 8128 	ble.w	80073b4 <_strtod_l+0x854>
 8007164:	2b34      	cmp	r3, #52	; 0x34
 8007166:	bfde      	ittt	le
 8007168:	3b20      	suble	r3, #32
 800716a:	f04f 32ff 	movle.w	r2, #4294967295
 800716e:	fa02 f303 	lslle.w	r3, r2, r3
 8007172:	f04f 0a00 	mov.w	sl, #0
 8007176:	bfcc      	ite	gt
 8007178:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800717c:	ea03 0b01 	andle.w	fp, r3, r1
 8007180:	2200      	movs	r2, #0
 8007182:	2300      	movs	r3, #0
 8007184:	4650      	mov	r0, sl
 8007186:	4659      	mov	r1, fp
 8007188:	f7f9 fc9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800718c:	2800      	cmp	r0, #0
 800718e:	d1a4      	bne.n	80070da <_strtod_l+0x57a>
 8007190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007196:	462b      	mov	r3, r5
 8007198:	463a      	mov	r2, r7
 800719a:	4620      	mov	r0, r4
 800719c:	f001 fe38 	bl	8008e10 <__s2b>
 80071a0:	9009      	str	r0, [sp, #36]	; 0x24
 80071a2:	2800      	cmp	r0, #0
 80071a4:	f43f af24 	beq.w	8006ff0 <_strtod_l+0x490>
 80071a8:	9b07      	ldr	r3, [sp, #28]
 80071aa:	1b9e      	subs	r6, r3, r6
 80071ac:	9b08      	ldr	r3, [sp, #32]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	bfb4      	ite	lt
 80071b2:	4633      	movlt	r3, r6
 80071b4:	2300      	movge	r3, #0
 80071b6:	9310      	str	r3, [sp, #64]	; 0x40
 80071b8:	9b08      	ldr	r3, [sp, #32]
 80071ba:	2500      	movs	r5, #0
 80071bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80071c0:	9318      	str	r3, [sp, #96]	; 0x60
 80071c2:	462e      	mov	r6, r5
 80071c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071c6:	4620      	mov	r0, r4
 80071c8:	6859      	ldr	r1, [r3, #4]
 80071ca:	f001 fd75 	bl	8008cb8 <_Balloc>
 80071ce:	9007      	str	r0, [sp, #28]
 80071d0:	2800      	cmp	r0, #0
 80071d2:	f43f af11 	beq.w	8006ff8 <_strtod_l+0x498>
 80071d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071d8:	691a      	ldr	r2, [r3, #16]
 80071da:	3202      	adds	r2, #2
 80071dc:	f103 010c 	add.w	r1, r3, #12
 80071e0:	0092      	lsls	r2, r2, #2
 80071e2:	300c      	adds	r0, #12
 80071e4:	f001 fd5a 	bl	8008c9c <memcpy>
 80071e8:	ec4b ab10 	vmov	d0, sl, fp
 80071ec:	aa20      	add	r2, sp, #128	; 0x80
 80071ee:	a91f      	add	r1, sp, #124	; 0x7c
 80071f0:	4620      	mov	r0, r4
 80071f2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80071f6:	f002 f947 	bl	8009488 <__d2b>
 80071fa:	901e      	str	r0, [sp, #120]	; 0x78
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f43f aefb 	beq.w	8006ff8 <_strtod_l+0x498>
 8007202:	2101      	movs	r1, #1
 8007204:	4620      	mov	r0, r4
 8007206:	f001 fe9d 	bl	8008f44 <__i2b>
 800720a:	4606      	mov	r6, r0
 800720c:	2800      	cmp	r0, #0
 800720e:	f43f aef3 	beq.w	8006ff8 <_strtod_l+0x498>
 8007212:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007214:	9904      	ldr	r1, [sp, #16]
 8007216:	2b00      	cmp	r3, #0
 8007218:	bfab      	itete	ge
 800721a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800721c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800721e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007220:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007224:	bfac      	ite	ge
 8007226:	eb03 0902 	addge.w	r9, r3, r2
 800722a:	1ad7      	sublt	r7, r2, r3
 800722c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800722e:	eba3 0801 	sub.w	r8, r3, r1
 8007232:	4490      	add	r8, r2
 8007234:	4ba3      	ldr	r3, [pc, #652]	; (80074c4 <_strtod_l+0x964>)
 8007236:	f108 38ff 	add.w	r8, r8, #4294967295
 800723a:	4598      	cmp	r8, r3
 800723c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007240:	f280 80cc 	bge.w	80073dc <_strtod_l+0x87c>
 8007244:	eba3 0308 	sub.w	r3, r3, r8
 8007248:	2b1f      	cmp	r3, #31
 800724a:	eba2 0203 	sub.w	r2, r2, r3
 800724e:	f04f 0101 	mov.w	r1, #1
 8007252:	f300 80b6 	bgt.w	80073c2 <_strtod_l+0x862>
 8007256:	fa01 f303 	lsl.w	r3, r1, r3
 800725a:	9311      	str	r3, [sp, #68]	; 0x44
 800725c:	2300      	movs	r3, #0
 800725e:	930c      	str	r3, [sp, #48]	; 0x30
 8007260:	eb09 0802 	add.w	r8, r9, r2
 8007264:	9b04      	ldr	r3, [sp, #16]
 8007266:	45c1      	cmp	r9, r8
 8007268:	4417      	add	r7, r2
 800726a:	441f      	add	r7, r3
 800726c:	464b      	mov	r3, r9
 800726e:	bfa8      	it	ge
 8007270:	4643      	movge	r3, r8
 8007272:	42bb      	cmp	r3, r7
 8007274:	bfa8      	it	ge
 8007276:	463b      	movge	r3, r7
 8007278:	2b00      	cmp	r3, #0
 800727a:	bfc2      	ittt	gt
 800727c:	eba8 0803 	subgt.w	r8, r8, r3
 8007280:	1aff      	subgt	r7, r7, r3
 8007282:	eba9 0903 	subgt.w	r9, r9, r3
 8007286:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007288:	2b00      	cmp	r3, #0
 800728a:	dd17      	ble.n	80072bc <_strtod_l+0x75c>
 800728c:	4631      	mov	r1, r6
 800728e:	461a      	mov	r2, r3
 8007290:	4620      	mov	r0, r4
 8007292:	f001 ff13 	bl	80090bc <__pow5mult>
 8007296:	4606      	mov	r6, r0
 8007298:	2800      	cmp	r0, #0
 800729a:	f43f aead 	beq.w	8006ff8 <_strtod_l+0x498>
 800729e:	4601      	mov	r1, r0
 80072a0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80072a2:	4620      	mov	r0, r4
 80072a4:	f001 fe64 	bl	8008f70 <__multiply>
 80072a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80072aa:	2800      	cmp	r0, #0
 80072ac:	f43f aea4 	beq.w	8006ff8 <_strtod_l+0x498>
 80072b0:	991e      	ldr	r1, [sp, #120]	; 0x78
 80072b2:	4620      	mov	r0, r4
 80072b4:	f001 fd40 	bl	8008d38 <_Bfree>
 80072b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072ba:	931e      	str	r3, [sp, #120]	; 0x78
 80072bc:	f1b8 0f00 	cmp.w	r8, #0
 80072c0:	f300 8091 	bgt.w	80073e6 <_strtod_l+0x886>
 80072c4:	9b08      	ldr	r3, [sp, #32]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	dd08      	ble.n	80072dc <_strtod_l+0x77c>
 80072ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80072cc:	9907      	ldr	r1, [sp, #28]
 80072ce:	4620      	mov	r0, r4
 80072d0:	f001 fef4 	bl	80090bc <__pow5mult>
 80072d4:	9007      	str	r0, [sp, #28]
 80072d6:	2800      	cmp	r0, #0
 80072d8:	f43f ae8e 	beq.w	8006ff8 <_strtod_l+0x498>
 80072dc:	2f00      	cmp	r7, #0
 80072de:	dd08      	ble.n	80072f2 <_strtod_l+0x792>
 80072e0:	9907      	ldr	r1, [sp, #28]
 80072e2:	463a      	mov	r2, r7
 80072e4:	4620      	mov	r0, r4
 80072e6:	f001 ff43 	bl	8009170 <__lshift>
 80072ea:	9007      	str	r0, [sp, #28]
 80072ec:	2800      	cmp	r0, #0
 80072ee:	f43f ae83 	beq.w	8006ff8 <_strtod_l+0x498>
 80072f2:	f1b9 0f00 	cmp.w	r9, #0
 80072f6:	dd08      	ble.n	800730a <_strtod_l+0x7aa>
 80072f8:	4631      	mov	r1, r6
 80072fa:	464a      	mov	r2, r9
 80072fc:	4620      	mov	r0, r4
 80072fe:	f001 ff37 	bl	8009170 <__lshift>
 8007302:	4606      	mov	r6, r0
 8007304:	2800      	cmp	r0, #0
 8007306:	f43f ae77 	beq.w	8006ff8 <_strtod_l+0x498>
 800730a:	9a07      	ldr	r2, [sp, #28]
 800730c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800730e:	4620      	mov	r0, r4
 8007310:	f001 ffb6 	bl	8009280 <__mdiff>
 8007314:	4605      	mov	r5, r0
 8007316:	2800      	cmp	r0, #0
 8007318:	f43f ae6e 	beq.w	8006ff8 <_strtod_l+0x498>
 800731c:	68c3      	ldr	r3, [r0, #12]
 800731e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007320:	2300      	movs	r3, #0
 8007322:	60c3      	str	r3, [r0, #12]
 8007324:	4631      	mov	r1, r6
 8007326:	f001 ff8f 	bl	8009248 <__mcmp>
 800732a:	2800      	cmp	r0, #0
 800732c:	da65      	bge.n	80073fa <_strtod_l+0x89a>
 800732e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007330:	ea53 030a 	orrs.w	r3, r3, sl
 8007334:	f040 8087 	bne.w	8007446 <_strtod_l+0x8e6>
 8007338:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800733c:	2b00      	cmp	r3, #0
 800733e:	f040 8082 	bne.w	8007446 <_strtod_l+0x8e6>
 8007342:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007346:	0d1b      	lsrs	r3, r3, #20
 8007348:	051b      	lsls	r3, r3, #20
 800734a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800734e:	d97a      	bls.n	8007446 <_strtod_l+0x8e6>
 8007350:	696b      	ldr	r3, [r5, #20]
 8007352:	b913      	cbnz	r3, 800735a <_strtod_l+0x7fa>
 8007354:	692b      	ldr	r3, [r5, #16]
 8007356:	2b01      	cmp	r3, #1
 8007358:	dd75      	ble.n	8007446 <_strtod_l+0x8e6>
 800735a:	4629      	mov	r1, r5
 800735c:	2201      	movs	r2, #1
 800735e:	4620      	mov	r0, r4
 8007360:	f001 ff06 	bl	8009170 <__lshift>
 8007364:	4631      	mov	r1, r6
 8007366:	4605      	mov	r5, r0
 8007368:	f001 ff6e 	bl	8009248 <__mcmp>
 800736c:	2800      	cmp	r0, #0
 800736e:	dd6a      	ble.n	8007446 <_strtod_l+0x8e6>
 8007370:	9904      	ldr	r1, [sp, #16]
 8007372:	4a55      	ldr	r2, [pc, #340]	; (80074c8 <_strtod_l+0x968>)
 8007374:	465b      	mov	r3, fp
 8007376:	2900      	cmp	r1, #0
 8007378:	f000 8085 	beq.w	8007486 <_strtod_l+0x926>
 800737c:	ea02 010b 	and.w	r1, r2, fp
 8007380:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007384:	dc7f      	bgt.n	8007486 <_strtod_l+0x926>
 8007386:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800738a:	f77f aeaa 	ble.w	80070e2 <_strtod_l+0x582>
 800738e:	4a4f      	ldr	r2, [pc, #316]	; (80074cc <_strtod_l+0x96c>)
 8007390:	2300      	movs	r3, #0
 8007392:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007396:	4650      	mov	r0, sl
 8007398:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800739c:	4659      	mov	r1, fp
 800739e:	f7f9 f92b 	bl	80005f8 <__aeabi_dmul>
 80073a2:	460b      	mov	r3, r1
 80073a4:	4303      	orrs	r3, r0
 80073a6:	bf08      	it	eq
 80073a8:	2322      	moveq	r3, #34	; 0x22
 80073aa:	4682      	mov	sl, r0
 80073ac:	468b      	mov	fp, r1
 80073ae:	bf08      	it	eq
 80073b0:	6023      	streq	r3, [r4, #0]
 80073b2:	e62b      	b.n	800700c <_strtod_l+0x4ac>
 80073b4:	f04f 32ff 	mov.w	r2, #4294967295
 80073b8:	fa02 f303 	lsl.w	r3, r2, r3
 80073bc:	ea03 0a0a 	and.w	sl, r3, sl
 80073c0:	e6de      	b.n	8007180 <_strtod_l+0x620>
 80073c2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80073c6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80073ca:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80073ce:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80073d2:	fa01 f308 	lsl.w	r3, r1, r8
 80073d6:	930c      	str	r3, [sp, #48]	; 0x30
 80073d8:	9111      	str	r1, [sp, #68]	; 0x44
 80073da:	e741      	b.n	8007260 <_strtod_l+0x700>
 80073dc:	2300      	movs	r3, #0
 80073de:	930c      	str	r3, [sp, #48]	; 0x30
 80073e0:	2301      	movs	r3, #1
 80073e2:	9311      	str	r3, [sp, #68]	; 0x44
 80073e4:	e73c      	b.n	8007260 <_strtod_l+0x700>
 80073e6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80073e8:	4642      	mov	r2, r8
 80073ea:	4620      	mov	r0, r4
 80073ec:	f001 fec0 	bl	8009170 <__lshift>
 80073f0:	901e      	str	r0, [sp, #120]	; 0x78
 80073f2:	2800      	cmp	r0, #0
 80073f4:	f47f af66 	bne.w	80072c4 <_strtod_l+0x764>
 80073f8:	e5fe      	b.n	8006ff8 <_strtod_l+0x498>
 80073fa:	465f      	mov	r7, fp
 80073fc:	d16e      	bne.n	80074dc <_strtod_l+0x97c>
 80073fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007400:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007404:	b342      	cbz	r2, 8007458 <_strtod_l+0x8f8>
 8007406:	4a32      	ldr	r2, [pc, #200]	; (80074d0 <_strtod_l+0x970>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d128      	bne.n	800745e <_strtod_l+0x8fe>
 800740c:	9b04      	ldr	r3, [sp, #16]
 800740e:	4650      	mov	r0, sl
 8007410:	b1eb      	cbz	r3, 800744e <_strtod_l+0x8ee>
 8007412:	4a2d      	ldr	r2, [pc, #180]	; (80074c8 <_strtod_l+0x968>)
 8007414:	403a      	ands	r2, r7
 8007416:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800741a:	f04f 31ff 	mov.w	r1, #4294967295
 800741e:	d819      	bhi.n	8007454 <_strtod_l+0x8f4>
 8007420:	0d12      	lsrs	r2, r2, #20
 8007422:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007426:	fa01 f303 	lsl.w	r3, r1, r3
 800742a:	4298      	cmp	r0, r3
 800742c:	d117      	bne.n	800745e <_strtod_l+0x8fe>
 800742e:	4b29      	ldr	r3, [pc, #164]	; (80074d4 <_strtod_l+0x974>)
 8007430:	429f      	cmp	r7, r3
 8007432:	d102      	bne.n	800743a <_strtod_l+0x8da>
 8007434:	3001      	adds	r0, #1
 8007436:	f43f addf 	beq.w	8006ff8 <_strtod_l+0x498>
 800743a:	4b23      	ldr	r3, [pc, #140]	; (80074c8 <_strtod_l+0x968>)
 800743c:	403b      	ands	r3, r7
 800743e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007442:	f04f 0a00 	mov.w	sl, #0
 8007446:	9b04      	ldr	r3, [sp, #16]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1a0      	bne.n	800738e <_strtod_l+0x82e>
 800744c:	e5de      	b.n	800700c <_strtod_l+0x4ac>
 800744e:	f04f 33ff 	mov.w	r3, #4294967295
 8007452:	e7ea      	b.n	800742a <_strtod_l+0x8ca>
 8007454:	460b      	mov	r3, r1
 8007456:	e7e8      	b.n	800742a <_strtod_l+0x8ca>
 8007458:	ea53 030a 	orrs.w	r3, r3, sl
 800745c:	d088      	beq.n	8007370 <_strtod_l+0x810>
 800745e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007460:	b1db      	cbz	r3, 800749a <_strtod_l+0x93a>
 8007462:	423b      	tst	r3, r7
 8007464:	d0ef      	beq.n	8007446 <_strtod_l+0x8e6>
 8007466:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007468:	9a04      	ldr	r2, [sp, #16]
 800746a:	4650      	mov	r0, sl
 800746c:	4659      	mov	r1, fp
 800746e:	b1c3      	cbz	r3, 80074a2 <_strtod_l+0x942>
 8007470:	f7ff fb5a 	bl	8006b28 <sulp>
 8007474:	4602      	mov	r2, r0
 8007476:	460b      	mov	r3, r1
 8007478:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800747c:	f7f8 ff06 	bl	800028c <__adddf3>
 8007480:	4682      	mov	sl, r0
 8007482:	468b      	mov	fp, r1
 8007484:	e7df      	b.n	8007446 <_strtod_l+0x8e6>
 8007486:	4013      	ands	r3, r2
 8007488:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800748c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007490:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007494:	f04f 3aff 	mov.w	sl, #4294967295
 8007498:	e7d5      	b.n	8007446 <_strtod_l+0x8e6>
 800749a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800749c:	ea13 0f0a 	tst.w	r3, sl
 80074a0:	e7e0      	b.n	8007464 <_strtod_l+0x904>
 80074a2:	f7ff fb41 	bl	8006b28 <sulp>
 80074a6:	4602      	mov	r2, r0
 80074a8:	460b      	mov	r3, r1
 80074aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80074ae:	f7f8 feeb 	bl	8000288 <__aeabi_dsub>
 80074b2:	2200      	movs	r2, #0
 80074b4:	2300      	movs	r3, #0
 80074b6:	4682      	mov	sl, r0
 80074b8:	468b      	mov	fp, r1
 80074ba:	f7f9 fb05 	bl	8000ac8 <__aeabi_dcmpeq>
 80074be:	2800      	cmp	r0, #0
 80074c0:	d0c1      	beq.n	8007446 <_strtod_l+0x8e6>
 80074c2:	e60e      	b.n	80070e2 <_strtod_l+0x582>
 80074c4:	fffffc02 	.word	0xfffffc02
 80074c8:	7ff00000 	.word	0x7ff00000
 80074cc:	39500000 	.word	0x39500000
 80074d0:	000fffff 	.word	0x000fffff
 80074d4:	7fefffff 	.word	0x7fefffff
 80074d8:	0800a960 	.word	0x0800a960
 80074dc:	4631      	mov	r1, r6
 80074de:	4628      	mov	r0, r5
 80074e0:	f002 f82e 	bl	8009540 <__ratio>
 80074e4:	ec59 8b10 	vmov	r8, r9, d0
 80074e8:	ee10 0a10 	vmov	r0, s0
 80074ec:	2200      	movs	r2, #0
 80074ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80074f2:	4649      	mov	r1, r9
 80074f4:	f7f9 fafc 	bl	8000af0 <__aeabi_dcmple>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	d07c      	beq.n	80075f6 <_strtod_l+0xa96>
 80074fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d04c      	beq.n	800759c <_strtod_l+0xa3c>
 8007502:	4b95      	ldr	r3, [pc, #596]	; (8007758 <_strtod_l+0xbf8>)
 8007504:	2200      	movs	r2, #0
 8007506:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800750a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007758 <_strtod_l+0xbf8>
 800750e:	f04f 0800 	mov.w	r8, #0
 8007512:	4b92      	ldr	r3, [pc, #584]	; (800775c <_strtod_l+0xbfc>)
 8007514:	403b      	ands	r3, r7
 8007516:	9311      	str	r3, [sp, #68]	; 0x44
 8007518:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800751a:	4b91      	ldr	r3, [pc, #580]	; (8007760 <_strtod_l+0xc00>)
 800751c:	429a      	cmp	r2, r3
 800751e:	f040 80b2 	bne.w	8007686 <_strtod_l+0xb26>
 8007522:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007526:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800752a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800752e:	ec4b ab10 	vmov	d0, sl, fp
 8007532:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007536:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800753a:	f001 ff29 	bl	8009390 <__ulp>
 800753e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007542:	ec53 2b10 	vmov	r2, r3, d0
 8007546:	f7f9 f857 	bl	80005f8 <__aeabi_dmul>
 800754a:	4652      	mov	r2, sl
 800754c:	465b      	mov	r3, fp
 800754e:	f7f8 fe9d 	bl	800028c <__adddf3>
 8007552:	460b      	mov	r3, r1
 8007554:	4981      	ldr	r1, [pc, #516]	; (800775c <_strtod_l+0xbfc>)
 8007556:	4a83      	ldr	r2, [pc, #524]	; (8007764 <_strtod_l+0xc04>)
 8007558:	4019      	ands	r1, r3
 800755a:	4291      	cmp	r1, r2
 800755c:	4682      	mov	sl, r0
 800755e:	d95e      	bls.n	800761e <_strtod_l+0xabe>
 8007560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007562:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007566:	4293      	cmp	r3, r2
 8007568:	d103      	bne.n	8007572 <_strtod_l+0xa12>
 800756a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800756c:	3301      	adds	r3, #1
 800756e:	f43f ad43 	beq.w	8006ff8 <_strtod_l+0x498>
 8007572:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007770 <_strtod_l+0xc10>
 8007576:	f04f 3aff 	mov.w	sl, #4294967295
 800757a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800757c:	4620      	mov	r0, r4
 800757e:	f001 fbdb 	bl	8008d38 <_Bfree>
 8007582:	9907      	ldr	r1, [sp, #28]
 8007584:	4620      	mov	r0, r4
 8007586:	f001 fbd7 	bl	8008d38 <_Bfree>
 800758a:	4631      	mov	r1, r6
 800758c:	4620      	mov	r0, r4
 800758e:	f001 fbd3 	bl	8008d38 <_Bfree>
 8007592:	4629      	mov	r1, r5
 8007594:	4620      	mov	r0, r4
 8007596:	f001 fbcf 	bl	8008d38 <_Bfree>
 800759a:	e613      	b.n	80071c4 <_strtod_l+0x664>
 800759c:	f1ba 0f00 	cmp.w	sl, #0
 80075a0:	d11b      	bne.n	80075da <_strtod_l+0xa7a>
 80075a2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075a6:	b9f3      	cbnz	r3, 80075e6 <_strtod_l+0xa86>
 80075a8:	4b6b      	ldr	r3, [pc, #428]	; (8007758 <_strtod_l+0xbf8>)
 80075aa:	2200      	movs	r2, #0
 80075ac:	4640      	mov	r0, r8
 80075ae:	4649      	mov	r1, r9
 80075b0:	f7f9 fa94 	bl	8000adc <__aeabi_dcmplt>
 80075b4:	b9d0      	cbnz	r0, 80075ec <_strtod_l+0xa8c>
 80075b6:	4640      	mov	r0, r8
 80075b8:	4649      	mov	r1, r9
 80075ba:	4b6b      	ldr	r3, [pc, #428]	; (8007768 <_strtod_l+0xc08>)
 80075bc:	2200      	movs	r2, #0
 80075be:	f7f9 f81b 	bl	80005f8 <__aeabi_dmul>
 80075c2:	4680      	mov	r8, r0
 80075c4:	4689      	mov	r9, r1
 80075c6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80075ca:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80075ce:	931b      	str	r3, [sp, #108]	; 0x6c
 80075d0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80075d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80075d8:	e79b      	b.n	8007512 <_strtod_l+0x9b2>
 80075da:	f1ba 0f01 	cmp.w	sl, #1
 80075de:	d102      	bne.n	80075e6 <_strtod_l+0xa86>
 80075e0:	2f00      	cmp	r7, #0
 80075e2:	f43f ad7e 	beq.w	80070e2 <_strtod_l+0x582>
 80075e6:	4b61      	ldr	r3, [pc, #388]	; (800776c <_strtod_l+0xc0c>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	e78c      	b.n	8007506 <_strtod_l+0x9a6>
 80075ec:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007768 <_strtod_l+0xc08>
 80075f0:	f04f 0800 	mov.w	r8, #0
 80075f4:	e7e7      	b.n	80075c6 <_strtod_l+0xa66>
 80075f6:	4b5c      	ldr	r3, [pc, #368]	; (8007768 <_strtod_l+0xc08>)
 80075f8:	4640      	mov	r0, r8
 80075fa:	4649      	mov	r1, r9
 80075fc:	2200      	movs	r2, #0
 80075fe:	f7f8 fffb 	bl	80005f8 <__aeabi_dmul>
 8007602:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007604:	4680      	mov	r8, r0
 8007606:	4689      	mov	r9, r1
 8007608:	b933      	cbnz	r3, 8007618 <_strtod_l+0xab8>
 800760a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800760e:	9012      	str	r0, [sp, #72]	; 0x48
 8007610:	9313      	str	r3, [sp, #76]	; 0x4c
 8007612:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007616:	e7dd      	b.n	80075d4 <_strtod_l+0xa74>
 8007618:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800761c:	e7f9      	b.n	8007612 <_strtod_l+0xab2>
 800761e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007622:	9b04      	ldr	r3, [sp, #16]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1a8      	bne.n	800757a <_strtod_l+0xa1a>
 8007628:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800762c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800762e:	0d1b      	lsrs	r3, r3, #20
 8007630:	051b      	lsls	r3, r3, #20
 8007632:	429a      	cmp	r2, r3
 8007634:	d1a1      	bne.n	800757a <_strtod_l+0xa1a>
 8007636:	4640      	mov	r0, r8
 8007638:	4649      	mov	r1, r9
 800763a:	f7f9 fb3d 	bl	8000cb8 <__aeabi_d2lz>
 800763e:	f7f8 ffad 	bl	800059c <__aeabi_l2d>
 8007642:	4602      	mov	r2, r0
 8007644:	460b      	mov	r3, r1
 8007646:	4640      	mov	r0, r8
 8007648:	4649      	mov	r1, r9
 800764a:	f7f8 fe1d 	bl	8000288 <__aeabi_dsub>
 800764e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007650:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007654:	ea43 030a 	orr.w	r3, r3, sl
 8007658:	4313      	orrs	r3, r2
 800765a:	4680      	mov	r8, r0
 800765c:	4689      	mov	r9, r1
 800765e:	d053      	beq.n	8007708 <_strtod_l+0xba8>
 8007660:	a335      	add	r3, pc, #212	; (adr r3, 8007738 <_strtod_l+0xbd8>)
 8007662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007666:	f7f9 fa39 	bl	8000adc <__aeabi_dcmplt>
 800766a:	2800      	cmp	r0, #0
 800766c:	f47f acce 	bne.w	800700c <_strtod_l+0x4ac>
 8007670:	a333      	add	r3, pc, #204	; (adr r3, 8007740 <_strtod_l+0xbe0>)
 8007672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007676:	4640      	mov	r0, r8
 8007678:	4649      	mov	r1, r9
 800767a:	f7f9 fa4d 	bl	8000b18 <__aeabi_dcmpgt>
 800767e:	2800      	cmp	r0, #0
 8007680:	f43f af7b 	beq.w	800757a <_strtod_l+0xa1a>
 8007684:	e4c2      	b.n	800700c <_strtod_l+0x4ac>
 8007686:	9b04      	ldr	r3, [sp, #16]
 8007688:	b333      	cbz	r3, 80076d8 <_strtod_l+0xb78>
 800768a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800768c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007690:	d822      	bhi.n	80076d8 <_strtod_l+0xb78>
 8007692:	a32d      	add	r3, pc, #180	; (adr r3, 8007748 <_strtod_l+0xbe8>)
 8007694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007698:	4640      	mov	r0, r8
 800769a:	4649      	mov	r1, r9
 800769c:	f7f9 fa28 	bl	8000af0 <__aeabi_dcmple>
 80076a0:	b1a0      	cbz	r0, 80076cc <_strtod_l+0xb6c>
 80076a2:	4649      	mov	r1, r9
 80076a4:	4640      	mov	r0, r8
 80076a6:	f7f9 fa7f 	bl	8000ba8 <__aeabi_d2uiz>
 80076aa:	2801      	cmp	r0, #1
 80076ac:	bf38      	it	cc
 80076ae:	2001      	movcc	r0, #1
 80076b0:	f7f8 ff28 	bl	8000504 <__aeabi_ui2d>
 80076b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076b6:	4680      	mov	r8, r0
 80076b8:	4689      	mov	r9, r1
 80076ba:	bb13      	cbnz	r3, 8007702 <_strtod_l+0xba2>
 80076bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076c0:	9014      	str	r0, [sp, #80]	; 0x50
 80076c2:	9315      	str	r3, [sp, #84]	; 0x54
 80076c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80076c8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80076cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80076d0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80076d4:	1a9b      	subs	r3, r3, r2
 80076d6:	930d      	str	r3, [sp, #52]	; 0x34
 80076d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076dc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80076e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80076e4:	f001 fe54 	bl	8009390 <__ulp>
 80076e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076ec:	ec53 2b10 	vmov	r2, r3, d0
 80076f0:	f7f8 ff82 	bl	80005f8 <__aeabi_dmul>
 80076f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80076f8:	f7f8 fdc8 	bl	800028c <__adddf3>
 80076fc:	4682      	mov	sl, r0
 80076fe:	468b      	mov	fp, r1
 8007700:	e78f      	b.n	8007622 <_strtod_l+0xac2>
 8007702:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007706:	e7dd      	b.n	80076c4 <_strtod_l+0xb64>
 8007708:	a311      	add	r3, pc, #68	; (adr r3, 8007750 <_strtod_l+0xbf0>)
 800770a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770e:	f7f9 f9e5 	bl	8000adc <__aeabi_dcmplt>
 8007712:	e7b4      	b.n	800767e <_strtod_l+0xb1e>
 8007714:	2300      	movs	r3, #0
 8007716:	930e      	str	r3, [sp, #56]	; 0x38
 8007718:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800771a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800771c:	6013      	str	r3, [r2, #0]
 800771e:	f7ff ba65 	b.w	8006bec <_strtod_l+0x8c>
 8007722:	2b65      	cmp	r3, #101	; 0x65
 8007724:	f43f ab5d 	beq.w	8006de2 <_strtod_l+0x282>
 8007728:	2b45      	cmp	r3, #69	; 0x45
 800772a:	f43f ab5a 	beq.w	8006de2 <_strtod_l+0x282>
 800772e:	2201      	movs	r2, #1
 8007730:	f7ff bb92 	b.w	8006e58 <_strtod_l+0x2f8>
 8007734:	f3af 8000 	nop.w
 8007738:	94a03595 	.word	0x94a03595
 800773c:	3fdfffff 	.word	0x3fdfffff
 8007740:	35afe535 	.word	0x35afe535
 8007744:	3fe00000 	.word	0x3fe00000
 8007748:	ffc00000 	.word	0xffc00000
 800774c:	41dfffff 	.word	0x41dfffff
 8007750:	94a03595 	.word	0x94a03595
 8007754:	3fcfffff 	.word	0x3fcfffff
 8007758:	3ff00000 	.word	0x3ff00000
 800775c:	7ff00000 	.word	0x7ff00000
 8007760:	7fe00000 	.word	0x7fe00000
 8007764:	7c9fffff 	.word	0x7c9fffff
 8007768:	3fe00000 	.word	0x3fe00000
 800776c:	bff00000 	.word	0xbff00000
 8007770:	7fefffff 	.word	0x7fefffff

08007774 <_strtod_r>:
 8007774:	4b01      	ldr	r3, [pc, #4]	; (800777c <_strtod_r+0x8>)
 8007776:	f7ff b9f3 	b.w	8006b60 <_strtod_l>
 800777a:	bf00      	nop
 800777c:	2000008c 	.word	0x2000008c

08007780 <_strtol_l.isra.0>:
 8007780:	2b01      	cmp	r3, #1
 8007782:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007786:	d001      	beq.n	800778c <_strtol_l.isra.0+0xc>
 8007788:	2b24      	cmp	r3, #36	; 0x24
 800778a:	d906      	bls.n	800779a <_strtol_l.isra.0+0x1a>
 800778c:	f7fe fafa 	bl	8005d84 <__errno>
 8007790:	2316      	movs	r3, #22
 8007792:	6003      	str	r3, [r0, #0]
 8007794:	2000      	movs	r0, #0
 8007796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800779a:	4f3a      	ldr	r7, [pc, #232]	; (8007884 <_strtol_l.isra.0+0x104>)
 800779c:	468e      	mov	lr, r1
 800779e:	4676      	mov	r6, lr
 80077a0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80077a4:	5de5      	ldrb	r5, [r4, r7]
 80077a6:	f015 0508 	ands.w	r5, r5, #8
 80077aa:	d1f8      	bne.n	800779e <_strtol_l.isra.0+0x1e>
 80077ac:	2c2d      	cmp	r4, #45	; 0x2d
 80077ae:	d134      	bne.n	800781a <_strtol_l.isra.0+0x9a>
 80077b0:	f89e 4000 	ldrb.w	r4, [lr]
 80077b4:	f04f 0801 	mov.w	r8, #1
 80077b8:	f106 0e02 	add.w	lr, r6, #2
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d05c      	beq.n	800787a <_strtol_l.isra.0+0xfa>
 80077c0:	2b10      	cmp	r3, #16
 80077c2:	d10c      	bne.n	80077de <_strtol_l.isra.0+0x5e>
 80077c4:	2c30      	cmp	r4, #48	; 0x30
 80077c6:	d10a      	bne.n	80077de <_strtol_l.isra.0+0x5e>
 80077c8:	f89e 4000 	ldrb.w	r4, [lr]
 80077cc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80077d0:	2c58      	cmp	r4, #88	; 0x58
 80077d2:	d14d      	bne.n	8007870 <_strtol_l.isra.0+0xf0>
 80077d4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80077d8:	2310      	movs	r3, #16
 80077da:	f10e 0e02 	add.w	lr, lr, #2
 80077de:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80077e2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80077e6:	2600      	movs	r6, #0
 80077e8:	fbbc f9f3 	udiv	r9, ip, r3
 80077ec:	4635      	mov	r5, r6
 80077ee:	fb03 ca19 	mls	sl, r3, r9, ip
 80077f2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80077f6:	2f09      	cmp	r7, #9
 80077f8:	d818      	bhi.n	800782c <_strtol_l.isra.0+0xac>
 80077fa:	463c      	mov	r4, r7
 80077fc:	42a3      	cmp	r3, r4
 80077fe:	dd24      	ble.n	800784a <_strtol_l.isra.0+0xca>
 8007800:	2e00      	cmp	r6, #0
 8007802:	db1f      	blt.n	8007844 <_strtol_l.isra.0+0xc4>
 8007804:	45a9      	cmp	r9, r5
 8007806:	d31d      	bcc.n	8007844 <_strtol_l.isra.0+0xc4>
 8007808:	d101      	bne.n	800780e <_strtol_l.isra.0+0x8e>
 800780a:	45a2      	cmp	sl, r4
 800780c:	db1a      	blt.n	8007844 <_strtol_l.isra.0+0xc4>
 800780e:	fb05 4503 	mla	r5, r5, r3, r4
 8007812:	2601      	movs	r6, #1
 8007814:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007818:	e7eb      	b.n	80077f2 <_strtol_l.isra.0+0x72>
 800781a:	2c2b      	cmp	r4, #43	; 0x2b
 800781c:	bf08      	it	eq
 800781e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007822:	46a8      	mov	r8, r5
 8007824:	bf08      	it	eq
 8007826:	f106 0e02 	addeq.w	lr, r6, #2
 800782a:	e7c7      	b.n	80077bc <_strtol_l.isra.0+0x3c>
 800782c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007830:	2f19      	cmp	r7, #25
 8007832:	d801      	bhi.n	8007838 <_strtol_l.isra.0+0xb8>
 8007834:	3c37      	subs	r4, #55	; 0x37
 8007836:	e7e1      	b.n	80077fc <_strtol_l.isra.0+0x7c>
 8007838:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800783c:	2f19      	cmp	r7, #25
 800783e:	d804      	bhi.n	800784a <_strtol_l.isra.0+0xca>
 8007840:	3c57      	subs	r4, #87	; 0x57
 8007842:	e7db      	b.n	80077fc <_strtol_l.isra.0+0x7c>
 8007844:	f04f 36ff 	mov.w	r6, #4294967295
 8007848:	e7e4      	b.n	8007814 <_strtol_l.isra.0+0x94>
 800784a:	2e00      	cmp	r6, #0
 800784c:	da05      	bge.n	800785a <_strtol_l.isra.0+0xda>
 800784e:	2322      	movs	r3, #34	; 0x22
 8007850:	6003      	str	r3, [r0, #0]
 8007852:	4665      	mov	r5, ip
 8007854:	b942      	cbnz	r2, 8007868 <_strtol_l.isra.0+0xe8>
 8007856:	4628      	mov	r0, r5
 8007858:	e79d      	b.n	8007796 <_strtol_l.isra.0+0x16>
 800785a:	f1b8 0f00 	cmp.w	r8, #0
 800785e:	d000      	beq.n	8007862 <_strtol_l.isra.0+0xe2>
 8007860:	426d      	negs	r5, r5
 8007862:	2a00      	cmp	r2, #0
 8007864:	d0f7      	beq.n	8007856 <_strtol_l.isra.0+0xd6>
 8007866:	b10e      	cbz	r6, 800786c <_strtol_l.isra.0+0xec>
 8007868:	f10e 31ff 	add.w	r1, lr, #4294967295
 800786c:	6011      	str	r1, [r2, #0]
 800786e:	e7f2      	b.n	8007856 <_strtol_l.isra.0+0xd6>
 8007870:	2430      	movs	r4, #48	; 0x30
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1b3      	bne.n	80077de <_strtol_l.isra.0+0x5e>
 8007876:	2308      	movs	r3, #8
 8007878:	e7b1      	b.n	80077de <_strtol_l.isra.0+0x5e>
 800787a:	2c30      	cmp	r4, #48	; 0x30
 800787c:	d0a4      	beq.n	80077c8 <_strtol_l.isra.0+0x48>
 800787e:	230a      	movs	r3, #10
 8007880:	e7ad      	b.n	80077de <_strtol_l.isra.0+0x5e>
 8007882:	bf00      	nop
 8007884:	0800a989 	.word	0x0800a989

08007888 <_strtol_r>:
 8007888:	f7ff bf7a 	b.w	8007780 <_strtol_l.isra.0>

0800788c <quorem>:
 800788c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007890:	6903      	ldr	r3, [r0, #16]
 8007892:	690c      	ldr	r4, [r1, #16]
 8007894:	42a3      	cmp	r3, r4
 8007896:	4607      	mov	r7, r0
 8007898:	f2c0 8081 	blt.w	800799e <quorem+0x112>
 800789c:	3c01      	subs	r4, #1
 800789e:	f101 0814 	add.w	r8, r1, #20
 80078a2:	f100 0514 	add.w	r5, r0, #20
 80078a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078aa:	9301      	str	r3, [sp, #4]
 80078ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80078b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078b4:	3301      	adds	r3, #1
 80078b6:	429a      	cmp	r2, r3
 80078b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80078bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80078c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80078c4:	d331      	bcc.n	800792a <quorem+0x9e>
 80078c6:	f04f 0e00 	mov.w	lr, #0
 80078ca:	4640      	mov	r0, r8
 80078cc:	46ac      	mov	ip, r5
 80078ce:	46f2      	mov	sl, lr
 80078d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80078d4:	b293      	uxth	r3, r2
 80078d6:	fb06 e303 	mla	r3, r6, r3, lr
 80078da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80078de:	b29b      	uxth	r3, r3
 80078e0:	ebaa 0303 	sub.w	r3, sl, r3
 80078e4:	0c12      	lsrs	r2, r2, #16
 80078e6:	f8dc a000 	ldr.w	sl, [ip]
 80078ea:	fb06 e202 	mla	r2, r6, r2, lr
 80078ee:	fa13 f38a 	uxtah	r3, r3, sl
 80078f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80078f6:	fa1f fa82 	uxth.w	sl, r2
 80078fa:	f8dc 2000 	ldr.w	r2, [ip]
 80078fe:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007902:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007906:	b29b      	uxth	r3, r3
 8007908:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800790c:	4581      	cmp	r9, r0
 800790e:	f84c 3b04 	str.w	r3, [ip], #4
 8007912:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007916:	d2db      	bcs.n	80078d0 <quorem+0x44>
 8007918:	f855 300b 	ldr.w	r3, [r5, fp]
 800791c:	b92b      	cbnz	r3, 800792a <quorem+0x9e>
 800791e:	9b01      	ldr	r3, [sp, #4]
 8007920:	3b04      	subs	r3, #4
 8007922:	429d      	cmp	r5, r3
 8007924:	461a      	mov	r2, r3
 8007926:	d32e      	bcc.n	8007986 <quorem+0xfa>
 8007928:	613c      	str	r4, [r7, #16]
 800792a:	4638      	mov	r0, r7
 800792c:	f001 fc8c 	bl	8009248 <__mcmp>
 8007930:	2800      	cmp	r0, #0
 8007932:	db24      	blt.n	800797e <quorem+0xf2>
 8007934:	3601      	adds	r6, #1
 8007936:	4628      	mov	r0, r5
 8007938:	f04f 0c00 	mov.w	ip, #0
 800793c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007940:	f8d0 e000 	ldr.w	lr, [r0]
 8007944:	b293      	uxth	r3, r2
 8007946:	ebac 0303 	sub.w	r3, ip, r3
 800794a:	0c12      	lsrs	r2, r2, #16
 800794c:	fa13 f38e 	uxtah	r3, r3, lr
 8007950:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007954:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007958:	b29b      	uxth	r3, r3
 800795a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800795e:	45c1      	cmp	r9, r8
 8007960:	f840 3b04 	str.w	r3, [r0], #4
 8007964:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007968:	d2e8      	bcs.n	800793c <quorem+0xb0>
 800796a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800796e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007972:	b922      	cbnz	r2, 800797e <quorem+0xf2>
 8007974:	3b04      	subs	r3, #4
 8007976:	429d      	cmp	r5, r3
 8007978:	461a      	mov	r2, r3
 800797a:	d30a      	bcc.n	8007992 <quorem+0x106>
 800797c:	613c      	str	r4, [r7, #16]
 800797e:	4630      	mov	r0, r6
 8007980:	b003      	add	sp, #12
 8007982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007986:	6812      	ldr	r2, [r2, #0]
 8007988:	3b04      	subs	r3, #4
 800798a:	2a00      	cmp	r2, #0
 800798c:	d1cc      	bne.n	8007928 <quorem+0x9c>
 800798e:	3c01      	subs	r4, #1
 8007990:	e7c7      	b.n	8007922 <quorem+0x96>
 8007992:	6812      	ldr	r2, [r2, #0]
 8007994:	3b04      	subs	r3, #4
 8007996:	2a00      	cmp	r2, #0
 8007998:	d1f0      	bne.n	800797c <quorem+0xf0>
 800799a:	3c01      	subs	r4, #1
 800799c:	e7eb      	b.n	8007976 <quorem+0xea>
 800799e:	2000      	movs	r0, #0
 80079a0:	e7ee      	b.n	8007980 <quorem+0xf4>
 80079a2:	0000      	movs	r0, r0
 80079a4:	0000      	movs	r0, r0
	...

080079a8 <_dtoa_r>:
 80079a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ac:	ed2d 8b02 	vpush	{d8}
 80079b0:	ec57 6b10 	vmov	r6, r7, d0
 80079b4:	b095      	sub	sp, #84	; 0x54
 80079b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80079b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80079bc:	9105      	str	r1, [sp, #20]
 80079be:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80079c2:	4604      	mov	r4, r0
 80079c4:	9209      	str	r2, [sp, #36]	; 0x24
 80079c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80079c8:	b975      	cbnz	r5, 80079e8 <_dtoa_r+0x40>
 80079ca:	2010      	movs	r0, #16
 80079cc:	f001 f94c 	bl	8008c68 <malloc>
 80079d0:	4602      	mov	r2, r0
 80079d2:	6260      	str	r0, [r4, #36]	; 0x24
 80079d4:	b920      	cbnz	r0, 80079e0 <_dtoa_r+0x38>
 80079d6:	4bb2      	ldr	r3, [pc, #712]	; (8007ca0 <_dtoa_r+0x2f8>)
 80079d8:	21ea      	movs	r1, #234	; 0xea
 80079da:	48b2      	ldr	r0, [pc, #712]	; (8007ca4 <_dtoa_r+0x2fc>)
 80079dc:	f002 f874 	bl	8009ac8 <__assert_func>
 80079e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80079e4:	6005      	str	r5, [r0, #0]
 80079e6:	60c5      	str	r5, [r0, #12]
 80079e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079ea:	6819      	ldr	r1, [r3, #0]
 80079ec:	b151      	cbz	r1, 8007a04 <_dtoa_r+0x5c>
 80079ee:	685a      	ldr	r2, [r3, #4]
 80079f0:	604a      	str	r2, [r1, #4]
 80079f2:	2301      	movs	r3, #1
 80079f4:	4093      	lsls	r3, r2
 80079f6:	608b      	str	r3, [r1, #8]
 80079f8:	4620      	mov	r0, r4
 80079fa:	f001 f99d 	bl	8008d38 <_Bfree>
 80079fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a00:	2200      	movs	r2, #0
 8007a02:	601a      	str	r2, [r3, #0]
 8007a04:	1e3b      	subs	r3, r7, #0
 8007a06:	bfb9      	ittee	lt
 8007a08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007a0c:	9303      	strlt	r3, [sp, #12]
 8007a0e:	2300      	movge	r3, #0
 8007a10:	f8c8 3000 	strge.w	r3, [r8]
 8007a14:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007a18:	4ba3      	ldr	r3, [pc, #652]	; (8007ca8 <_dtoa_r+0x300>)
 8007a1a:	bfbc      	itt	lt
 8007a1c:	2201      	movlt	r2, #1
 8007a1e:	f8c8 2000 	strlt.w	r2, [r8]
 8007a22:	ea33 0309 	bics.w	r3, r3, r9
 8007a26:	d11b      	bne.n	8007a60 <_dtoa_r+0xb8>
 8007a28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007a2e:	6013      	str	r3, [r2, #0]
 8007a30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a34:	4333      	orrs	r3, r6
 8007a36:	f000 857a 	beq.w	800852e <_dtoa_r+0xb86>
 8007a3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a3c:	b963      	cbnz	r3, 8007a58 <_dtoa_r+0xb0>
 8007a3e:	4b9b      	ldr	r3, [pc, #620]	; (8007cac <_dtoa_r+0x304>)
 8007a40:	e024      	b.n	8007a8c <_dtoa_r+0xe4>
 8007a42:	4b9b      	ldr	r3, [pc, #620]	; (8007cb0 <_dtoa_r+0x308>)
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	3308      	adds	r3, #8
 8007a48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007a4a:	6013      	str	r3, [r2, #0]
 8007a4c:	9800      	ldr	r0, [sp, #0]
 8007a4e:	b015      	add	sp, #84	; 0x54
 8007a50:	ecbd 8b02 	vpop	{d8}
 8007a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a58:	4b94      	ldr	r3, [pc, #592]	; (8007cac <_dtoa_r+0x304>)
 8007a5a:	9300      	str	r3, [sp, #0]
 8007a5c:	3303      	adds	r3, #3
 8007a5e:	e7f3      	b.n	8007a48 <_dtoa_r+0xa0>
 8007a60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a64:	2200      	movs	r2, #0
 8007a66:	ec51 0b17 	vmov	r0, r1, d7
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007a70:	f7f9 f82a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a74:	4680      	mov	r8, r0
 8007a76:	b158      	cbz	r0, 8007a90 <_dtoa_r+0xe8>
 8007a78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	6013      	str	r3, [r2, #0]
 8007a7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 8551 	beq.w	8008528 <_dtoa_r+0xb80>
 8007a86:	488b      	ldr	r0, [pc, #556]	; (8007cb4 <_dtoa_r+0x30c>)
 8007a88:	6018      	str	r0, [r3, #0]
 8007a8a:	1e43      	subs	r3, r0, #1
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	e7dd      	b.n	8007a4c <_dtoa_r+0xa4>
 8007a90:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007a94:	aa12      	add	r2, sp, #72	; 0x48
 8007a96:	a913      	add	r1, sp, #76	; 0x4c
 8007a98:	4620      	mov	r0, r4
 8007a9a:	f001 fcf5 	bl	8009488 <__d2b>
 8007a9e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007aa2:	4683      	mov	fp, r0
 8007aa4:	2d00      	cmp	r5, #0
 8007aa6:	d07c      	beq.n	8007ba2 <_dtoa_r+0x1fa>
 8007aa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aaa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007aae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ab2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007ab6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007aba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007abe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007ac2:	4b7d      	ldr	r3, [pc, #500]	; (8007cb8 <_dtoa_r+0x310>)
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	4630      	mov	r0, r6
 8007ac8:	4639      	mov	r1, r7
 8007aca:	f7f8 fbdd 	bl	8000288 <__aeabi_dsub>
 8007ace:	a36e      	add	r3, pc, #440	; (adr r3, 8007c88 <_dtoa_r+0x2e0>)
 8007ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad4:	f7f8 fd90 	bl	80005f8 <__aeabi_dmul>
 8007ad8:	a36d      	add	r3, pc, #436	; (adr r3, 8007c90 <_dtoa_r+0x2e8>)
 8007ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ade:	f7f8 fbd5 	bl	800028c <__adddf3>
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	460f      	mov	r7, r1
 8007ae8:	f7f8 fd1c 	bl	8000524 <__aeabi_i2d>
 8007aec:	a36a      	add	r3, pc, #424	; (adr r3, 8007c98 <_dtoa_r+0x2f0>)
 8007aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af2:	f7f8 fd81 	bl	80005f8 <__aeabi_dmul>
 8007af6:	4602      	mov	r2, r0
 8007af8:	460b      	mov	r3, r1
 8007afa:	4630      	mov	r0, r6
 8007afc:	4639      	mov	r1, r7
 8007afe:	f7f8 fbc5 	bl	800028c <__adddf3>
 8007b02:	4606      	mov	r6, r0
 8007b04:	460f      	mov	r7, r1
 8007b06:	f7f9 f827 	bl	8000b58 <__aeabi_d2iz>
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	4682      	mov	sl, r0
 8007b0e:	2300      	movs	r3, #0
 8007b10:	4630      	mov	r0, r6
 8007b12:	4639      	mov	r1, r7
 8007b14:	f7f8 ffe2 	bl	8000adc <__aeabi_dcmplt>
 8007b18:	b148      	cbz	r0, 8007b2e <_dtoa_r+0x186>
 8007b1a:	4650      	mov	r0, sl
 8007b1c:	f7f8 fd02 	bl	8000524 <__aeabi_i2d>
 8007b20:	4632      	mov	r2, r6
 8007b22:	463b      	mov	r3, r7
 8007b24:	f7f8 ffd0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b28:	b908      	cbnz	r0, 8007b2e <_dtoa_r+0x186>
 8007b2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b2e:	f1ba 0f16 	cmp.w	sl, #22
 8007b32:	d854      	bhi.n	8007bde <_dtoa_r+0x236>
 8007b34:	4b61      	ldr	r3, [pc, #388]	; (8007cbc <_dtoa_r+0x314>)
 8007b36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007b42:	f7f8 ffcb 	bl	8000adc <__aeabi_dcmplt>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	d04b      	beq.n	8007be2 <_dtoa_r+0x23a>
 8007b4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b4e:	2300      	movs	r3, #0
 8007b50:	930e      	str	r3, [sp, #56]	; 0x38
 8007b52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b54:	1b5d      	subs	r5, r3, r5
 8007b56:	1e6b      	subs	r3, r5, #1
 8007b58:	9304      	str	r3, [sp, #16]
 8007b5a:	bf43      	ittte	mi
 8007b5c:	2300      	movmi	r3, #0
 8007b5e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007b62:	9304      	strmi	r3, [sp, #16]
 8007b64:	f04f 0800 	movpl.w	r8, #0
 8007b68:	f1ba 0f00 	cmp.w	sl, #0
 8007b6c:	db3b      	blt.n	8007be6 <_dtoa_r+0x23e>
 8007b6e:	9b04      	ldr	r3, [sp, #16]
 8007b70:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007b74:	4453      	add	r3, sl
 8007b76:	9304      	str	r3, [sp, #16]
 8007b78:	2300      	movs	r3, #0
 8007b7a:	9306      	str	r3, [sp, #24]
 8007b7c:	9b05      	ldr	r3, [sp, #20]
 8007b7e:	2b09      	cmp	r3, #9
 8007b80:	d869      	bhi.n	8007c56 <_dtoa_r+0x2ae>
 8007b82:	2b05      	cmp	r3, #5
 8007b84:	bfc4      	itt	gt
 8007b86:	3b04      	subgt	r3, #4
 8007b88:	9305      	strgt	r3, [sp, #20]
 8007b8a:	9b05      	ldr	r3, [sp, #20]
 8007b8c:	f1a3 0302 	sub.w	r3, r3, #2
 8007b90:	bfcc      	ite	gt
 8007b92:	2500      	movgt	r5, #0
 8007b94:	2501      	movle	r5, #1
 8007b96:	2b03      	cmp	r3, #3
 8007b98:	d869      	bhi.n	8007c6e <_dtoa_r+0x2c6>
 8007b9a:	e8df f003 	tbb	[pc, r3]
 8007b9e:	4e2c      	.short	0x4e2c
 8007ba0:	5a4c      	.short	0x5a4c
 8007ba2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007ba6:	441d      	add	r5, r3
 8007ba8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007bac:	2b20      	cmp	r3, #32
 8007bae:	bfc1      	itttt	gt
 8007bb0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007bb4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007bb8:	fa09 f303 	lslgt.w	r3, r9, r3
 8007bbc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007bc0:	bfda      	itte	le
 8007bc2:	f1c3 0320 	rsble	r3, r3, #32
 8007bc6:	fa06 f003 	lslle.w	r0, r6, r3
 8007bca:	4318      	orrgt	r0, r3
 8007bcc:	f7f8 fc9a 	bl	8000504 <__aeabi_ui2d>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	4606      	mov	r6, r0
 8007bd4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007bd8:	3d01      	subs	r5, #1
 8007bda:	9310      	str	r3, [sp, #64]	; 0x40
 8007bdc:	e771      	b.n	8007ac2 <_dtoa_r+0x11a>
 8007bde:	2301      	movs	r3, #1
 8007be0:	e7b6      	b.n	8007b50 <_dtoa_r+0x1a8>
 8007be2:	900e      	str	r0, [sp, #56]	; 0x38
 8007be4:	e7b5      	b.n	8007b52 <_dtoa_r+0x1aa>
 8007be6:	f1ca 0300 	rsb	r3, sl, #0
 8007bea:	9306      	str	r3, [sp, #24]
 8007bec:	2300      	movs	r3, #0
 8007bee:	eba8 080a 	sub.w	r8, r8, sl
 8007bf2:	930d      	str	r3, [sp, #52]	; 0x34
 8007bf4:	e7c2      	b.n	8007b7c <_dtoa_r+0x1d4>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	9308      	str	r3, [sp, #32]
 8007bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	dc39      	bgt.n	8007c74 <_dtoa_r+0x2cc>
 8007c00:	f04f 0901 	mov.w	r9, #1
 8007c04:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c08:	464b      	mov	r3, r9
 8007c0a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007c0e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007c10:	2200      	movs	r2, #0
 8007c12:	6042      	str	r2, [r0, #4]
 8007c14:	2204      	movs	r2, #4
 8007c16:	f102 0614 	add.w	r6, r2, #20
 8007c1a:	429e      	cmp	r6, r3
 8007c1c:	6841      	ldr	r1, [r0, #4]
 8007c1e:	d92f      	bls.n	8007c80 <_dtoa_r+0x2d8>
 8007c20:	4620      	mov	r0, r4
 8007c22:	f001 f849 	bl	8008cb8 <_Balloc>
 8007c26:	9000      	str	r0, [sp, #0]
 8007c28:	2800      	cmp	r0, #0
 8007c2a:	d14b      	bne.n	8007cc4 <_dtoa_r+0x31c>
 8007c2c:	4b24      	ldr	r3, [pc, #144]	; (8007cc0 <_dtoa_r+0x318>)
 8007c2e:	4602      	mov	r2, r0
 8007c30:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007c34:	e6d1      	b.n	80079da <_dtoa_r+0x32>
 8007c36:	2301      	movs	r3, #1
 8007c38:	e7de      	b.n	8007bf8 <_dtoa_r+0x250>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	9308      	str	r3, [sp, #32]
 8007c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c40:	eb0a 0903 	add.w	r9, sl, r3
 8007c44:	f109 0301 	add.w	r3, r9, #1
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	9301      	str	r3, [sp, #4]
 8007c4c:	bfb8      	it	lt
 8007c4e:	2301      	movlt	r3, #1
 8007c50:	e7dd      	b.n	8007c0e <_dtoa_r+0x266>
 8007c52:	2301      	movs	r3, #1
 8007c54:	e7f2      	b.n	8007c3c <_dtoa_r+0x294>
 8007c56:	2501      	movs	r5, #1
 8007c58:	2300      	movs	r3, #0
 8007c5a:	9305      	str	r3, [sp, #20]
 8007c5c:	9508      	str	r5, [sp, #32]
 8007c5e:	f04f 39ff 	mov.w	r9, #4294967295
 8007c62:	2200      	movs	r2, #0
 8007c64:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c68:	2312      	movs	r3, #18
 8007c6a:	9209      	str	r2, [sp, #36]	; 0x24
 8007c6c:	e7cf      	b.n	8007c0e <_dtoa_r+0x266>
 8007c6e:	2301      	movs	r3, #1
 8007c70:	9308      	str	r3, [sp, #32]
 8007c72:	e7f4      	b.n	8007c5e <_dtoa_r+0x2b6>
 8007c74:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007c78:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c7c:	464b      	mov	r3, r9
 8007c7e:	e7c6      	b.n	8007c0e <_dtoa_r+0x266>
 8007c80:	3101      	adds	r1, #1
 8007c82:	6041      	str	r1, [r0, #4]
 8007c84:	0052      	lsls	r2, r2, #1
 8007c86:	e7c6      	b.n	8007c16 <_dtoa_r+0x26e>
 8007c88:	636f4361 	.word	0x636f4361
 8007c8c:	3fd287a7 	.word	0x3fd287a7
 8007c90:	8b60c8b3 	.word	0x8b60c8b3
 8007c94:	3fc68a28 	.word	0x3fc68a28
 8007c98:	509f79fb 	.word	0x509f79fb
 8007c9c:	3fd34413 	.word	0x3fd34413
 8007ca0:	0800aa96 	.word	0x0800aa96
 8007ca4:	0800aaad 	.word	0x0800aaad
 8007ca8:	7ff00000 	.word	0x7ff00000
 8007cac:	0800aa92 	.word	0x0800aa92
 8007cb0:	0800aa89 	.word	0x0800aa89
 8007cb4:	0800a90d 	.word	0x0800a90d
 8007cb8:	3ff80000 	.word	0x3ff80000
 8007cbc:	0800ac28 	.word	0x0800ac28
 8007cc0:	0800ab0c 	.word	0x0800ab0c
 8007cc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cc6:	9a00      	ldr	r2, [sp, #0]
 8007cc8:	601a      	str	r2, [r3, #0]
 8007cca:	9b01      	ldr	r3, [sp, #4]
 8007ccc:	2b0e      	cmp	r3, #14
 8007cce:	f200 80ad 	bhi.w	8007e2c <_dtoa_r+0x484>
 8007cd2:	2d00      	cmp	r5, #0
 8007cd4:	f000 80aa 	beq.w	8007e2c <_dtoa_r+0x484>
 8007cd8:	f1ba 0f00 	cmp.w	sl, #0
 8007cdc:	dd36      	ble.n	8007d4c <_dtoa_r+0x3a4>
 8007cde:	4ac3      	ldr	r2, [pc, #780]	; (8007fec <_dtoa_r+0x644>)
 8007ce0:	f00a 030f 	and.w	r3, sl, #15
 8007ce4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007ce8:	ed93 7b00 	vldr	d7, [r3]
 8007cec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007cf0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007cf4:	eeb0 8a47 	vmov.f32	s16, s14
 8007cf8:	eef0 8a67 	vmov.f32	s17, s15
 8007cfc:	d016      	beq.n	8007d2c <_dtoa_r+0x384>
 8007cfe:	4bbc      	ldr	r3, [pc, #752]	; (8007ff0 <_dtoa_r+0x648>)
 8007d00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007d08:	f7f8 fda0 	bl	800084c <__aeabi_ddiv>
 8007d0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d10:	f007 070f 	and.w	r7, r7, #15
 8007d14:	2503      	movs	r5, #3
 8007d16:	4eb6      	ldr	r6, [pc, #728]	; (8007ff0 <_dtoa_r+0x648>)
 8007d18:	b957      	cbnz	r7, 8007d30 <_dtoa_r+0x388>
 8007d1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d1e:	ec53 2b18 	vmov	r2, r3, d8
 8007d22:	f7f8 fd93 	bl	800084c <__aeabi_ddiv>
 8007d26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d2a:	e029      	b.n	8007d80 <_dtoa_r+0x3d8>
 8007d2c:	2502      	movs	r5, #2
 8007d2e:	e7f2      	b.n	8007d16 <_dtoa_r+0x36e>
 8007d30:	07f9      	lsls	r1, r7, #31
 8007d32:	d508      	bpl.n	8007d46 <_dtoa_r+0x39e>
 8007d34:	ec51 0b18 	vmov	r0, r1, d8
 8007d38:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d3c:	f7f8 fc5c 	bl	80005f8 <__aeabi_dmul>
 8007d40:	ec41 0b18 	vmov	d8, r0, r1
 8007d44:	3501      	adds	r5, #1
 8007d46:	107f      	asrs	r7, r7, #1
 8007d48:	3608      	adds	r6, #8
 8007d4a:	e7e5      	b.n	8007d18 <_dtoa_r+0x370>
 8007d4c:	f000 80a6 	beq.w	8007e9c <_dtoa_r+0x4f4>
 8007d50:	f1ca 0600 	rsb	r6, sl, #0
 8007d54:	4ba5      	ldr	r3, [pc, #660]	; (8007fec <_dtoa_r+0x644>)
 8007d56:	4fa6      	ldr	r7, [pc, #664]	; (8007ff0 <_dtoa_r+0x648>)
 8007d58:	f006 020f 	and.w	r2, r6, #15
 8007d5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d64:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d68:	f7f8 fc46 	bl	80005f8 <__aeabi_dmul>
 8007d6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d70:	1136      	asrs	r6, r6, #4
 8007d72:	2300      	movs	r3, #0
 8007d74:	2502      	movs	r5, #2
 8007d76:	2e00      	cmp	r6, #0
 8007d78:	f040 8085 	bne.w	8007e86 <_dtoa_r+0x4de>
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d1d2      	bne.n	8007d26 <_dtoa_r+0x37e>
 8007d80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	f000 808c 	beq.w	8007ea0 <_dtoa_r+0x4f8>
 8007d88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007d8c:	4b99      	ldr	r3, [pc, #612]	; (8007ff4 <_dtoa_r+0x64c>)
 8007d8e:	2200      	movs	r2, #0
 8007d90:	4630      	mov	r0, r6
 8007d92:	4639      	mov	r1, r7
 8007d94:	f7f8 fea2 	bl	8000adc <__aeabi_dcmplt>
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	f000 8081 	beq.w	8007ea0 <_dtoa_r+0x4f8>
 8007d9e:	9b01      	ldr	r3, [sp, #4]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d07d      	beq.n	8007ea0 <_dtoa_r+0x4f8>
 8007da4:	f1b9 0f00 	cmp.w	r9, #0
 8007da8:	dd3c      	ble.n	8007e24 <_dtoa_r+0x47c>
 8007daa:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007dae:	9307      	str	r3, [sp, #28]
 8007db0:	2200      	movs	r2, #0
 8007db2:	4b91      	ldr	r3, [pc, #580]	; (8007ff8 <_dtoa_r+0x650>)
 8007db4:	4630      	mov	r0, r6
 8007db6:	4639      	mov	r1, r7
 8007db8:	f7f8 fc1e 	bl	80005f8 <__aeabi_dmul>
 8007dbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007dc0:	3501      	adds	r5, #1
 8007dc2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007dc6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007dca:	4628      	mov	r0, r5
 8007dcc:	f7f8 fbaa 	bl	8000524 <__aeabi_i2d>
 8007dd0:	4632      	mov	r2, r6
 8007dd2:	463b      	mov	r3, r7
 8007dd4:	f7f8 fc10 	bl	80005f8 <__aeabi_dmul>
 8007dd8:	4b88      	ldr	r3, [pc, #544]	; (8007ffc <_dtoa_r+0x654>)
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f7f8 fa56 	bl	800028c <__adddf3>
 8007de0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007de8:	9303      	str	r3, [sp, #12]
 8007dea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d15c      	bne.n	8007eaa <_dtoa_r+0x502>
 8007df0:	4b83      	ldr	r3, [pc, #524]	; (8008000 <_dtoa_r+0x658>)
 8007df2:	2200      	movs	r2, #0
 8007df4:	4630      	mov	r0, r6
 8007df6:	4639      	mov	r1, r7
 8007df8:	f7f8 fa46 	bl	8000288 <__aeabi_dsub>
 8007dfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e00:	4606      	mov	r6, r0
 8007e02:	460f      	mov	r7, r1
 8007e04:	f7f8 fe88 	bl	8000b18 <__aeabi_dcmpgt>
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	f040 8296 	bne.w	800833a <_dtoa_r+0x992>
 8007e0e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007e12:	4630      	mov	r0, r6
 8007e14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e18:	4639      	mov	r1, r7
 8007e1a:	f7f8 fe5f 	bl	8000adc <__aeabi_dcmplt>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	f040 8288 	bne.w	8008334 <_dtoa_r+0x98c>
 8007e24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	f2c0 8158 	blt.w	80080e4 <_dtoa_r+0x73c>
 8007e34:	f1ba 0f0e 	cmp.w	sl, #14
 8007e38:	f300 8154 	bgt.w	80080e4 <_dtoa_r+0x73c>
 8007e3c:	4b6b      	ldr	r3, [pc, #428]	; (8007fec <_dtoa_r+0x644>)
 8007e3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007e42:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f280 80e3 	bge.w	8008014 <_dtoa_r+0x66c>
 8007e4e:	9b01      	ldr	r3, [sp, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f300 80df 	bgt.w	8008014 <_dtoa_r+0x66c>
 8007e56:	f040 826d 	bne.w	8008334 <_dtoa_r+0x98c>
 8007e5a:	4b69      	ldr	r3, [pc, #420]	; (8008000 <_dtoa_r+0x658>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	4640      	mov	r0, r8
 8007e60:	4649      	mov	r1, r9
 8007e62:	f7f8 fbc9 	bl	80005f8 <__aeabi_dmul>
 8007e66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e6a:	f7f8 fe4b 	bl	8000b04 <__aeabi_dcmpge>
 8007e6e:	9e01      	ldr	r6, [sp, #4]
 8007e70:	4637      	mov	r7, r6
 8007e72:	2800      	cmp	r0, #0
 8007e74:	f040 8243 	bne.w	80082fe <_dtoa_r+0x956>
 8007e78:	9d00      	ldr	r5, [sp, #0]
 8007e7a:	2331      	movs	r3, #49	; 0x31
 8007e7c:	f805 3b01 	strb.w	r3, [r5], #1
 8007e80:	f10a 0a01 	add.w	sl, sl, #1
 8007e84:	e23f      	b.n	8008306 <_dtoa_r+0x95e>
 8007e86:	07f2      	lsls	r2, r6, #31
 8007e88:	d505      	bpl.n	8007e96 <_dtoa_r+0x4ee>
 8007e8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e8e:	f7f8 fbb3 	bl	80005f8 <__aeabi_dmul>
 8007e92:	3501      	adds	r5, #1
 8007e94:	2301      	movs	r3, #1
 8007e96:	1076      	asrs	r6, r6, #1
 8007e98:	3708      	adds	r7, #8
 8007e9a:	e76c      	b.n	8007d76 <_dtoa_r+0x3ce>
 8007e9c:	2502      	movs	r5, #2
 8007e9e:	e76f      	b.n	8007d80 <_dtoa_r+0x3d8>
 8007ea0:	9b01      	ldr	r3, [sp, #4]
 8007ea2:	f8cd a01c 	str.w	sl, [sp, #28]
 8007ea6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ea8:	e78d      	b.n	8007dc6 <_dtoa_r+0x41e>
 8007eaa:	9900      	ldr	r1, [sp, #0]
 8007eac:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007eae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007eb0:	4b4e      	ldr	r3, [pc, #312]	; (8007fec <_dtoa_r+0x644>)
 8007eb2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007eb6:	4401      	add	r1, r0
 8007eb8:	9102      	str	r1, [sp, #8]
 8007eba:	9908      	ldr	r1, [sp, #32]
 8007ebc:	eeb0 8a47 	vmov.f32	s16, s14
 8007ec0:	eef0 8a67 	vmov.f32	s17, s15
 8007ec4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ec8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ecc:	2900      	cmp	r1, #0
 8007ece:	d045      	beq.n	8007f5c <_dtoa_r+0x5b4>
 8007ed0:	494c      	ldr	r1, [pc, #304]	; (8008004 <_dtoa_r+0x65c>)
 8007ed2:	2000      	movs	r0, #0
 8007ed4:	f7f8 fcba 	bl	800084c <__aeabi_ddiv>
 8007ed8:	ec53 2b18 	vmov	r2, r3, d8
 8007edc:	f7f8 f9d4 	bl	8000288 <__aeabi_dsub>
 8007ee0:	9d00      	ldr	r5, [sp, #0]
 8007ee2:	ec41 0b18 	vmov	d8, r0, r1
 8007ee6:	4639      	mov	r1, r7
 8007ee8:	4630      	mov	r0, r6
 8007eea:	f7f8 fe35 	bl	8000b58 <__aeabi_d2iz>
 8007eee:	900c      	str	r0, [sp, #48]	; 0x30
 8007ef0:	f7f8 fb18 	bl	8000524 <__aeabi_i2d>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	4630      	mov	r0, r6
 8007efa:	4639      	mov	r1, r7
 8007efc:	f7f8 f9c4 	bl	8000288 <__aeabi_dsub>
 8007f00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f02:	3330      	adds	r3, #48	; 0x30
 8007f04:	f805 3b01 	strb.w	r3, [r5], #1
 8007f08:	ec53 2b18 	vmov	r2, r3, d8
 8007f0c:	4606      	mov	r6, r0
 8007f0e:	460f      	mov	r7, r1
 8007f10:	f7f8 fde4 	bl	8000adc <__aeabi_dcmplt>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	d165      	bne.n	8007fe4 <_dtoa_r+0x63c>
 8007f18:	4632      	mov	r2, r6
 8007f1a:	463b      	mov	r3, r7
 8007f1c:	4935      	ldr	r1, [pc, #212]	; (8007ff4 <_dtoa_r+0x64c>)
 8007f1e:	2000      	movs	r0, #0
 8007f20:	f7f8 f9b2 	bl	8000288 <__aeabi_dsub>
 8007f24:	ec53 2b18 	vmov	r2, r3, d8
 8007f28:	f7f8 fdd8 	bl	8000adc <__aeabi_dcmplt>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	f040 80b9 	bne.w	80080a4 <_dtoa_r+0x6fc>
 8007f32:	9b02      	ldr	r3, [sp, #8]
 8007f34:	429d      	cmp	r5, r3
 8007f36:	f43f af75 	beq.w	8007e24 <_dtoa_r+0x47c>
 8007f3a:	4b2f      	ldr	r3, [pc, #188]	; (8007ff8 <_dtoa_r+0x650>)
 8007f3c:	ec51 0b18 	vmov	r0, r1, d8
 8007f40:	2200      	movs	r2, #0
 8007f42:	f7f8 fb59 	bl	80005f8 <__aeabi_dmul>
 8007f46:	4b2c      	ldr	r3, [pc, #176]	; (8007ff8 <_dtoa_r+0x650>)
 8007f48:	ec41 0b18 	vmov	d8, r0, r1
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	4630      	mov	r0, r6
 8007f50:	4639      	mov	r1, r7
 8007f52:	f7f8 fb51 	bl	80005f8 <__aeabi_dmul>
 8007f56:	4606      	mov	r6, r0
 8007f58:	460f      	mov	r7, r1
 8007f5a:	e7c4      	b.n	8007ee6 <_dtoa_r+0x53e>
 8007f5c:	ec51 0b17 	vmov	r0, r1, d7
 8007f60:	f7f8 fb4a 	bl	80005f8 <__aeabi_dmul>
 8007f64:	9b02      	ldr	r3, [sp, #8]
 8007f66:	9d00      	ldr	r5, [sp, #0]
 8007f68:	930c      	str	r3, [sp, #48]	; 0x30
 8007f6a:	ec41 0b18 	vmov	d8, r0, r1
 8007f6e:	4639      	mov	r1, r7
 8007f70:	4630      	mov	r0, r6
 8007f72:	f7f8 fdf1 	bl	8000b58 <__aeabi_d2iz>
 8007f76:	9011      	str	r0, [sp, #68]	; 0x44
 8007f78:	f7f8 fad4 	bl	8000524 <__aeabi_i2d>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	460b      	mov	r3, r1
 8007f80:	4630      	mov	r0, r6
 8007f82:	4639      	mov	r1, r7
 8007f84:	f7f8 f980 	bl	8000288 <__aeabi_dsub>
 8007f88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f8a:	3330      	adds	r3, #48	; 0x30
 8007f8c:	f805 3b01 	strb.w	r3, [r5], #1
 8007f90:	9b02      	ldr	r3, [sp, #8]
 8007f92:	429d      	cmp	r5, r3
 8007f94:	4606      	mov	r6, r0
 8007f96:	460f      	mov	r7, r1
 8007f98:	f04f 0200 	mov.w	r2, #0
 8007f9c:	d134      	bne.n	8008008 <_dtoa_r+0x660>
 8007f9e:	4b19      	ldr	r3, [pc, #100]	; (8008004 <_dtoa_r+0x65c>)
 8007fa0:	ec51 0b18 	vmov	r0, r1, d8
 8007fa4:	f7f8 f972 	bl	800028c <__adddf3>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	4630      	mov	r0, r6
 8007fae:	4639      	mov	r1, r7
 8007fb0:	f7f8 fdb2 	bl	8000b18 <__aeabi_dcmpgt>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	d175      	bne.n	80080a4 <_dtoa_r+0x6fc>
 8007fb8:	ec53 2b18 	vmov	r2, r3, d8
 8007fbc:	4911      	ldr	r1, [pc, #68]	; (8008004 <_dtoa_r+0x65c>)
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	f7f8 f962 	bl	8000288 <__aeabi_dsub>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	4630      	mov	r0, r6
 8007fca:	4639      	mov	r1, r7
 8007fcc:	f7f8 fd86 	bl	8000adc <__aeabi_dcmplt>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	f43f af27 	beq.w	8007e24 <_dtoa_r+0x47c>
 8007fd6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007fd8:	1e6b      	subs	r3, r5, #1
 8007fda:	930c      	str	r3, [sp, #48]	; 0x30
 8007fdc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007fe0:	2b30      	cmp	r3, #48	; 0x30
 8007fe2:	d0f8      	beq.n	8007fd6 <_dtoa_r+0x62e>
 8007fe4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007fe8:	e04a      	b.n	8008080 <_dtoa_r+0x6d8>
 8007fea:	bf00      	nop
 8007fec:	0800ac28 	.word	0x0800ac28
 8007ff0:	0800ac00 	.word	0x0800ac00
 8007ff4:	3ff00000 	.word	0x3ff00000
 8007ff8:	40240000 	.word	0x40240000
 8007ffc:	401c0000 	.word	0x401c0000
 8008000:	40140000 	.word	0x40140000
 8008004:	3fe00000 	.word	0x3fe00000
 8008008:	4baf      	ldr	r3, [pc, #700]	; (80082c8 <_dtoa_r+0x920>)
 800800a:	f7f8 faf5 	bl	80005f8 <__aeabi_dmul>
 800800e:	4606      	mov	r6, r0
 8008010:	460f      	mov	r7, r1
 8008012:	e7ac      	b.n	8007f6e <_dtoa_r+0x5c6>
 8008014:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008018:	9d00      	ldr	r5, [sp, #0]
 800801a:	4642      	mov	r2, r8
 800801c:	464b      	mov	r3, r9
 800801e:	4630      	mov	r0, r6
 8008020:	4639      	mov	r1, r7
 8008022:	f7f8 fc13 	bl	800084c <__aeabi_ddiv>
 8008026:	f7f8 fd97 	bl	8000b58 <__aeabi_d2iz>
 800802a:	9002      	str	r0, [sp, #8]
 800802c:	f7f8 fa7a 	bl	8000524 <__aeabi_i2d>
 8008030:	4642      	mov	r2, r8
 8008032:	464b      	mov	r3, r9
 8008034:	f7f8 fae0 	bl	80005f8 <__aeabi_dmul>
 8008038:	4602      	mov	r2, r0
 800803a:	460b      	mov	r3, r1
 800803c:	4630      	mov	r0, r6
 800803e:	4639      	mov	r1, r7
 8008040:	f7f8 f922 	bl	8000288 <__aeabi_dsub>
 8008044:	9e02      	ldr	r6, [sp, #8]
 8008046:	9f01      	ldr	r7, [sp, #4]
 8008048:	3630      	adds	r6, #48	; 0x30
 800804a:	f805 6b01 	strb.w	r6, [r5], #1
 800804e:	9e00      	ldr	r6, [sp, #0]
 8008050:	1bae      	subs	r6, r5, r6
 8008052:	42b7      	cmp	r7, r6
 8008054:	4602      	mov	r2, r0
 8008056:	460b      	mov	r3, r1
 8008058:	d137      	bne.n	80080ca <_dtoa_r+0x722>
 800805a:	f7f8 f917 	bl	800028c <__adddf3>
 800805e:	4642      	mov	r2, r8
 8008060:	464b      	mov	r3, r9
 8008062:	4606      	mov	r6, r0
 8008064:	460f      	mov	r7, r1
 8008066:	f7f8 fd57 	bl	8000b18 <__aeabi_dcmpgt>
 800806a:	b9c8      	cbnz	r0, 80080a0 <_dtoa_r+0x6f8>
 800806c:	4642      	mov	r2, r8
 800806e:	464b      	mov	r3, r9
 8008070:	4630      	mov	r0, r6
 8008072:	4639      	mov	r1, r7
 8008074:	f7f8 fd28 	bl	8000ac8 <__aeabi_dcmpeq>
 8008078:	b110      	cbz	r0, 8008080 <_dtoa_r+0x6d8>
 800807a:	9b02      	ldr	r3, [sp, #8]
 800807c:	07d9      	lsls	r1, r3, #31
 800807e:	d40f      	bmi.n	80080a0 <_dtoa_r+0x6f8>
 8008080:	4620      	mov	r0, r4
 8008082:	4659      	mov	r1, fp
 8008084:	f000 fe58 	bl	8008d38 <_Bfree>
 8008088:	2300      	movs	r3, #0
 800808a:	702b      	strb	r3, [r5, #0]
 800808c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800808e:	f10a 0001 	add.w	r0, sl, #1
 8008092:	6018      	str	r0, [r3, #0]
 8008094:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008096:	2b00      	cmp	r3, #0
 8008098:	f43f acd8 	beq.w	8007a4c <_dtoa_r+0xa4>
 800809c:	601d      	str	r5, [r3, #0]
 800809e:	e4d5      	b.n	8007a4c <_dtoa_r+0xa4>
 80080a0:	f8cd a01c 	str.w	sl, [sp, #28]
 80080a4:	462b      	mov	r3, r5
 80080a6:	461d      	mov	r5, r3
 80080a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080ac:	2a39      	cmp	r2, #57	; 0x39
 80080ae:	d108      	bne.n	80080c2 <_dtoa_r+0x71a>
 80080b0:	9a00      	ldr	r2, [sp, #0]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d1f7      	bne.n	80080a6 <_dtoa_r+0x6fe>
 80080b6:	9a07      	ldr	r2, [sp, #28]
 80080b8:	9900      	ldr	r1, [sp, #0]
 80080ba:	3201      	adds	r2, #1
 80080bc:	9207      	str	r2, [sp, #28]
 80080be:	2230      	movs	r2, #48	; 0x30
 80080c0:	700a      	strb	r2, [r1, #0]
 80080c2:	781a      	ldrb	r2, [r3, #0]
 80080c4:	3201      	adds	r2, #1
 80080c6:	701a      	strb	r2, [r3, #0]
 80080c8:	e78c      	b.n	8007fe4 <_dtoa_r+0x63c>
 80080ca:	4b7f      	ldr	r3, [pc, #508]	; (80082c8 <_dtoa_r+0x920>)
 80080cc:	2200      	movs	r2, #0
 80080ce:	f7f8 fa93 	bl	80005f8 <__aeabi_dmul>
 80080d2:	2200      	movs	r2, #0
 80080d4:	2300      	movs	r3, #0
 80080d6:	4606      	mov	r6, r0
 80080d8:	460f      	mov	r7, r1
 80080da:	f7f8 fcf5 	bl	8000ac8 <__aeabi_dcmpeq>
 80080de:	2800      	cmp	r0, #0
 80080e0:	d09b      	beq.n	800801a <_dtoa_r+0x672>
 80080e2:	e7cd      	b.n	8008080 <_dtoa_r+0x6d8>
 80080e4:	9a08      	ldr	r2, [sp, #32]
 80080e6:	2a00      	cmp	r2, #0
 80080e8:	f000 80c4 	beq.w	8008274 <_dtoa_r+0x8cc>
 80080ec:	9a05      	ldr	r2, [sp, #20]
 80080ee:	2a01      	cmp	r2, #1
 80080f0:	f300 80a8 	bgt.w	8008244 <_dtoa_r+0x89c>
 80080f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80080f6:	2a00      	cmp	r2, #0
 80080f8:	f000 80a0 	beq.w	800823c <_dtoa_r+0x894>
 80080fc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008100:	9e06      	ldr	r6, [sp, #24]
 8008102:	4645      	mov	r5, r8
 8008104:	9a04      	ldr	r2, [sp, #16]
 8008106:	2101      	movs	r1, #1
 8008108:	441a      	add	r2, r3
 800810a:	4620      	mov	r0, r4
 800810c:	4498      	add	r8, r3
 800810e:	9204      	str	r2, [sp, #16]
 8008110:	f000 ff18 	bl	8008f44 <__i2b>
 8008114:	4607      	mov	r7, r0
 8008116:	2d00      	cmp	r5, #0
 8008118:	dd0b      	ble.n	8008132 <_dtoa_r+0x78a>
 800811a:	9b04      	ldr	r3, [sp, #16]
 800811c:	2b00      	cmp	r3, #0
 800811e:	dd08      	ble.n	8008132 <_dtoa_r+0x78a>
 8008120:	42ab      	cmp	r3, r5
 8008122:	9a04      	ldr	r2, [sp, #16]
 8008124:	bfa8      	it	ge
 8008126:	462b      	movge	r3, r5
 8008128:	eba8 0803 	sub.w	r8, r8, r3
 800812c:	1aed      	subs	r5, r5, r3
 800812e:	1ad3      	subs	r3, r2, r3
 8008130:	9304      	str	r3, [sp, #16]
 8008132:	9b06      	ldr	r3, [sp, #24]
 8008134:	b1fb      	cbz	r3, 8008176 <_dtoa_r+0x7ce>
 8008136:	9b08      	ldr	r3, [sp, #32]
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 809f 	beq.w	800827c <_dtoa_r+0x8d4>
 800813e:	2e00      	cmp	r6, #0
 8008140:	dd11      	ble.n	8008166 <_dtoa_r+0x7be>
 8008142:	4639      	mov	r1, r7
 8008144:	4632      	mov	r2, r6
 8008146:	4620      	mov	r0, r4
 8008148:	f000 ffb8 	bl	80090bc <__pow5mult>
 800814c:	465a      	mov	r2, fp
 800814e:	4601      	mov	r1, r0
 8008150:	4607      	mov	r7, r0
 8008152:	4620      	mov	r0, r4
 8008154:	f000 ff0c 	bl	8008f70 <__multiply>
 8008158:	4659      	mov	r1, fp
 800815a:	9007      	str	r0, [sp, #28]
 800815c:	4620      	mov	r0, r4
 800815e:	f000 fdeb 	bl	8008d38 <_Bfree>
 8008162:	9b07      	ldr	r3, [sp, #28]
 8008164:	469b      	mov	fp, r3
 8008166:	9b06      	ldr	r3, [sp, #24]
 8008168:	1b9a      	subs	r2, r3, r6
 800816a:	d004      	beq.n	8008176 <_dtoa_r+0x7ce>
 800816c:	4659      	mov	r1, fp
 800816e:	4620      	mov	r0, r4
 8008170:	f000 ffa4 	bl	80090bc <__pow5mult>
 8008174:	4683      	mov	fp, r0
 8008176:	2101      	movs	r1, #1
 8008178:	4620      	mov	r0, r4
 800817a:	f000 fee3 	bl	8008f44 <__i2b>
 800817e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008180:	2b00      	cmp	r3, #0
 8008182:	4606      	mov	r6, r0
 8008184:	dd7c      	ble.n	8008280 <_dtoa_r+0x8d8>
 8008186:	461a      	mov	r2, r3
 8008188:	4601      	mov	r1, r0
 800818a:	4620      	mov	r0, r4
 800818c:	f000 ff96 	bl	80090bc <__pow5mult>
 8008190:	9b05      	ldr	r3, [sp, #20]
 8008192:	2b01      	cmp	r3, #1
 8008194:	4606      	mov	r6, r0
 8008196:	dd76      	ble.n	8008286 <_dtoa_r+0x8de>
 8008198:	2300      	movs	r3, #0
 800819a:	9306      	str	r3, [sp, #24]
 800819c:	6933      	ldr	r3, [r6, #16]
 800819e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80081a2:	6918      	ldr	r0, [r3, #16]
 80081a4:	f000 fe7e 	bl	8008ea4 <__hi0bits>
 80081a8:	f1c0 0020 	rsb	r0, r0, #32
 80081ac:	9b04      	ldr	r3, [sp, #16]
 80081ae:	4418      	add	r0, r3
 80081b0:	f010 001f 	ands.w	r0, r0, #31
 80081b4:	f000 8086 	beq.w	80082c4 <_dtoa_r+0x91c>
 80081b8:	f1c0 0320 	rsb	r3, r0, #32
 80081bc:	2b04      	cmp	r3, #4
 80081be:	dd7f      	ble.n	80082c0 <_dtoa_r+0x918>
 80081c0:	f1c0 001c 	rsb	r0, r0, #28
 80081c4:	9b04      	ldr	r3, [sp, #16]
 80081c6:	4403      	add	r3, r0
 80081c8:	4480      	add	r8, r0
 80081ca:	4405      	add	r5, r0
 80081cc:	9304      	str	r3, [sp, #16]
 80081ce:	f1b8 0f00 	cmp.w	r8, #0
 80081d2:	dd05      	ble.n	80081e0 <_dtoa_r+0x838>
 80081d4:	4659      	mov	r1, fp
 80081d6:	4642      	mov	r2, r8
 80081d8:	4620      	mov	r0, r4
 80081da:	f000 ffc9 	bl	8009170 <__lshift>
 80081de:	4683      	mov	fp, r0
 80081e0:	9b04      	ldr	r3, [sp, #16]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	dd05      	ble.n	80081f2 <_dtoa_r+0x84a>
 80081e6:	4631      	mov	r1, r6
 80081e8:	461a      	mov	r2, r3
 80081ea:	4620      	mov	r0, r4
 80081ec:	f000 ffc0 	bl	8009170 <__lshift>
 80081f0:	4606      	mov	r6, r0
 80081f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d069      	beq.n	80082cc <_dtoa_r+0x924>
 80081f8:	4631      	mov	r1, r6
 80081fa:	4658      	mov	r0, fp
 80081fc:	f001 f824 	bl	8009248 <__mcmp>
 8008200:	2800      	cmp	r0, #0
 8008202:	da63      	bge.n	80082cc <_dtoa_r+0x924>
 8008204:	2300      	movs	r3, #0
 8008206:	4659      	mov	r1, fp
 8008208:	220a      	movs	r2, #10
 800820a:	4620      	mov	r0, r4
 800820c:	f000 fdb6 	bl	8008d7c <__multadd>
 8008210:	9b08      	ldr	r3, [sp, #32]
 8008212:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008216:	4683      	mov	fp, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	f000 818f 	beq.w	800853c <_dtoa_r+0xb94>
 800821e:	4639      	mov	r1, r7
 8008220:	2300      	movs	r3, #0
 8008222:	220a      	movs	r2, #10
 8008224:	4620      	mov	r0, r4
 8008226:	f000 fda9 	bl	8008d7c <__multadd>
 800822a:	f1b9 0f00 	cmp.w	r9, #0
 800822e:	4607      	mov	r7, r0
 8008230:	f300 808e 	bgt.w	8008350 <_dtoa_r+0x9a8>
 8008234:	9b05      	ldr	r3, [sp, #20]
 8008236:	2b02      	cmp	r3, #2
 8008238:	dc50      	bgt.n	80082dc <_dtoa_r+0x934>
 800823a:	e089      	b.n	8008350 <_dtoa_r+0x9a8>
 800823c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800823e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008242:	e75d      	b.n	8008100 <_dtoa_r+0x758>
 8008244:	9b01      	ldr	r3, [sp, #4]
 8008246:	1e5e      	subs	r6, r3, #1
 8008248:	9b06      	ldr	r3, [sp, #24]
 800824a:	42b3      	cmp	r3, r6
 800824c:	bfbf      	itttt	lt
 800824e:	9b06      	ldrlt	r3, [sp, #24]
 8008250:	9606      	strlt	r6, [sp, #24]
 8008252:	1af2      	sublt	r2, r6, r3
 8008254:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008256:	bfb6      	itet	lt
 8008258:	189b      	addlt	r3, r3, r2
 800825a:	1b9e      	subge	r6, r3, r6
 800825c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800825e:	9b01      	ldr	r3, [sp, #4]
 8008260:	bfb8      	it	lt
 8008262:	2600      	movlt	r6, #0
 8008264:	2b00      	cmp	r3, #0
 8008266:	bfb5      	itete	lt
 8008268:	eba8 0503 	sublt.w	r5, r8, r3
 800826c:	9b01      	ldrge	r3, [sp, #4]
 800826e:	2300      	movlt	r3, #0
 8008270:	4645      	movge	r5, r8
 8008272:	e747      	b.n	8008104 <_dtoa_r+0x75c>
 8008274:	9e06      	ldr	r6, [sp, #24]
 8008276:	9f08      	ldr	r7, [sp, #32]
 8008278:	4645      	mov	r5, r8
 800827a:	e74c      	b.n	8008116 <_dtoa_r+0x76e>
 800827c:	9a06      	ldr	r2, [sp, #24]
 800827e:	e775      	b.n	800816c <_dtoa_r+0x7c4>
 8008280:	9b05      	ldr	r3, [sp, #20]
 8008282:	2b01      	cmp	r3, #1
 8008284:	dc18      	bgt.n	80082b8 <_dtoa_r+0x910>
 8008286:	9b02      	ldr	r3, [sp, #8]
 8008288:	b9b3      	cbnz	r3, 80082b8 <_dtoa_r+0x910>
 800828a:	9b03      	ldr	r3, [sp, #12]
 800828c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008290:	b9a3      	cbnz	r3, 80082bc <_dtoa_r+0x914>
 8008292:	9b03      	ldr	r3, [sp, #12]
 8008294:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008298:	0d1b      	lsrs	r3, r3, #20
 800829a:	051b      	lsls	r3, r3, #20
 800829c:	b12b      	cbz	r3, 80082aa <_dtoa_r+0x902>
 800829e:	9b04      	ldr	r3, [sp, #16]
 80082a0:	3301      	adds	r3, #1
 80082a2:	9304      	str	r3, [sp, #16]
 80082a4:	f108 0801 	add.w	r8, r8, #1
 80082a8:	2301      	movs	r3, #1
 80082aa:	9306      	str	r3, [sp, #24]
 80082ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f47f af74 	bne.w	800819c <_dtoa_r+0x7f4>
 80082b4:	2001      	movs	r0, #1
 80082b6:	e779      	b.n	80081ac <_dtoa_r+0x804>
 80082b8:	2300      	movs	r3, #0
 80082ba:	e7f6      	b.n	80082aa <_dtoa_r+0x902>
 80082bc:	9b02      	ldr	r3, [sp, #8]
 80082be:	e7f4      	b.n	80082aa <_dtoa_r+0x902>
 80082c0:	d085      	beq.n	80081ce <_dtoa_r+0x826>
 80082c2:	4618      	mov	r0, r3
 80082c4:	301c      	adds	r0, #28
 80082c6:	e77d      	b.n	80081c4 <_dtoa_r+0x81c>
 80082c8:	40240000 	.word	0x40240000
 80082cc:	9b01      	ldr	r3, [sp, #4]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	dc38      	bgt.n	8008344 <_dtoa_r+0x99c>
 80082d2:	9b05      	ldr	r3, [sp, #20]
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	dd35      	ble.n	8008344 <_dtoa_r+0x99c>
 80082d8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80082dc:	f1b9 0f00 	cmp.w	r9, #0
 80082e0:	d10d      	bne.n	80082fe <_dtoa_r+0x956>
 80082e2:	4631      	mov	r1, r6
 80082e4:	464b      	mov	r3, r9
 80082e6:	2205      	movs	r2, #5
 80082e8:	4620      	mov	r0, r4
 80082ea:	f000 fd47 	bl	8008d7c <__multadd>
 80082ee:	4601      	mov	r1, r0
 80082f0:	4606      	mov	r6, r0
 80082f2:	4658      	mov	r0, fp
 80082f4:	f000 ffa8 	bl	8009248 <__mcmp>
 80082f8:	2800      	cmp	r0, #0
 80082fa:	f73f adbd 	bgt.w	8007e78 <_dtoa_r+0x4d0>
 80082fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008300:	9d00      	ldr	r5, [sp, #0]
 8008302:	ea6f 0a03 	mvn.w	sl, r3
 8008306:	f04f 0800 	mov.w	r8, #0
 800830a:	4631      	mov	r1, r6
 800830c:	4620      	mov	r0, r4
 800830e:	f000 fd13 	bl	8008d38 <_Bfree>
 8008312:	2f00      	cmp	r7, #0
 8008314:	f43f aeb4 	beq.w	8008080 <_dtoa_r+0x6d8>
 8008318:	f1b8 0f00 	cmp.w	r8, #0
 800831c:	d005      	beq.n	800832a <_dtoa_r+0x982>
 800831e:	45b8      	cmp	r8, r7
 8008320:	d003      	beq.n	800832a <_dtoa_r+0x982>
 8008322:	4641      	mov	r1, r8
 8008324:	4620      	mov	r0, r4
 8008326:	f000 fd07 	bl	8008d38 <_Bfree>
 800832a:	4639      	mov	r1, r7
 800832c:	4620      	mov	r0, r4
 800832e:	f000 fd03 	bl	8008d38 <_Bfree>
 8008332:	e6a5      	b.n	8008080 <_dtoa_r+0x6d8>
 8008334:	2600      	movs	r6, #0
 8008336:	4637      	mov	r7, r6
 8008338:	e7e1      	b.n	80082fe <_dtoa_r+0x956>
 800833a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800833c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008340:	4637      	mov	r7, r6
 8008342:	e599      	b.n	8007e78 <_dtoa_r+0x4d0>
 8008344:	9b08      	ldr	r3, [sp, #32]
 8008346:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800834a:	2b00      	cmp	r3, #0
 800834c:	f000 80fd 	beq.w	800854a <_dtoa_r+0xba2>
 8008350:	2d00      	cmp	r5, #0
 8008352:	dd05      	ble.n	8008360 <_dtoa_r+0x9b8>
 8008354:	4639      	mov	r1, r7
 8008356:	462a      	mov	r2, r5
 8008358:	4620      	mov	r0, r4
 800835a:	f000 ff09 	bl	8009170 <__lshift>
 800835e:	4607      	mov	r7, r0
 8008360:	9b06      	ldr	r3, [sp, #24]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d05c      	beq.n	8008420 <_dtoa_r+0xa78>
 8008366:	6879      	ldr	r1, [r7, #4]
 8008368:	4620      	mov	r0, r4
 800836a:	f000 fca5 	bl	8008cb8 <_Balloc>
 800836e:	4605      	mov	r5, r0
 8008370:	b928      	cbnz	r0, 800837e <_dtoa_r+0x9d6>
 8008372:	4b80      	ldr	r3, [pc, #512]	; (8008574 <_dtoa_r+0xbcc>)
 8008374:	4602      	mov	r2, r0
 8008376:	f240 21ea 	movw	r1, #746	; 0x2ea
 800837a:	f7ff bb2e 	b.w	80079da <_dtoa_r+0x32>
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	3202      	adds	r2, #2
 8008382:	0092      	lsls	r2, r2, #2
 8008384:	f107 010c 	add.w	r1, r7, #12
 8008388:	300c      	adds	r0, #12
 800838a:	f000 fc87 	bl	8008c9c <memcpy>
 800838e:	2201      	movs	r2, #1
 8008390:	4629      	mov	r1, r5
 8008392:	4620      	mov	r0, r4
 8008394:	f000 feec 	bl	8009170 <__lshift>
 8008398:	9b00      	ldr	r3, [sp, #0]
 800839a:	3301      	adds	r3, #1
 800839c:	9301      	str	r3, [sp, #4]
 800839e:	9b00      	ldr	r3, [sp, #0]
 80083a0:	444b      	add	r3, r9
 80083a2:	9307      	str	r3, [sp, #28]
 80083a4:	9b02      	ldr	r3, [sp, #8]
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	46b8      	mov	r8, r7
 80083ac:	9306      	str	r3, [sp, #24]
 80083ae:	4607      	mov	r7, r0
 80083b0:	9b01      	ldr	r3, [sp, #4]
 80083b2:	4631      	mov	r1, r6
 80083b4:	3b01      	subs	r3, #1
 80083b6:	4658      	mov	r0, fp
 80083b8:	9302      	str	r3, [sp, #8]
 80083ba:	f7ff fa67 	bl	800788c <quorem>
 80083be:	4603      	mov	r3, r0
 80083c0:	3330      	adds	r3, #48	; 0x30
 80083c2:	9004      	str	r0, [sp, #16]
 80083c4:	4641      	mov	r1, r8
 80083c6:	4658      	mov	r0, fp
 80083c8:	9308      	str	r3, [sp, #32]
 80083ca:	f000 ff3d 	bl	8009248 <__mcmp>
 80083ce:	463a      	mov	r2, r7
 80083d0:	4681      	mov	r9, r0
 80083d2:	4631      	mov	r1, r6
 80083d4:	4620      	mov	r0, r4
 80083d6:	f000 ff53 	bl	8009280 <__mdiff>
 80083da:	68c2      	ldr	r2, [r0, #12]
 80083dc:	9b08      	ldr	r3, [sp, #32]
 80083de:	4605      	mov	r5, r0
 80083e0:	bb02      	cbnz	r2, 8008424 <_dtoa_r+0xa7c>
 80083e2:	4601      	mov	r1, r0
 80083e4:	4658      	mov	r0, fp
 80083e6:	f000 ff2f 	bl	8009248 <__mcmp>
 80083ea:	9b08      	ldr	r3, [sp, #32]
 80083ec:	4602      	mov	r2, r0
 80083ee:	4629      	mov	r1, r5
 80083f0:	4620      	mov	r0, r4
 80083f2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80083f6:	f000 fc9f 	bl	8008d38 <_Bfree>
 80083fa:	9b05      	ldr	r3, [sp, #20]
 80083fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083fe:	9d01      	ldr	r5, [sp, #4]
 8008400:	ea43 0102 	orr.w	r1, r3, r2
 8008404:	9b06      	ldr	r3, [sp, #24]
 8008406:	430b      	orrs	r3, r1
 8008408:	9b08      	ldr	r3, [sp, #32]
 800840a:	d10d      	bne.n	8008428 <_dtoa_r+0xa80>
 800840c:	2b39      	cmp	r3, #57	; 0x39
 800840e:	d029      	beq.n	8008464 <_dtoa_r+0xabc>
 8008410:	f1b9 0f00 	cmp.w	r9, #0
 8008414:	dd01      	ble.n	800841a <_dtoa_r+0xa72>
 8008416:	9b04      	ldr	r3, [sp, #16]
 8008418:	3331      	adds	r3, #49	; 0x31
 800841a:	9a02      	ldr	r2, [sp, #8]
 800841c:	7013      	strb	r3, [r2, #0]
 800841e:	e774      	b.n	800830a <_dtoa_r+0x962>
 8008420:	4638      	mov	r0, r7
 8008422:	e7b9      	b.n	8008398 <_dtoa_r+0x9f0>
 8008424:	2201      	movs	r2, #1
 8008426:	e7e2      	b.n	80083ee <_dtoa_r+0xa46>
 8008428:	f1b9 0f00 	cmp.w	r9, #0
 800842c:	db06      	blt.n	800843c <_dtoa_r+0xa94>
 800842e:	9905      	ldr	r1, [sp, #20]
 8008430:	ea41 0909 	orr.w	r9, r1, r9
 8008434:	9906      	ldr	r1, [sp, #24]
 8008436:	ea59 0101 	orrs.w	r1, r9, r1
 800843a:	d120      	bne.n	800847e <_dtoa_r+0xad6>
 800843c:	2a00      	cmp	r2, #0
 800843e:	ddec      	ble.n	800841a <_dtoa_r+0xa72>
 8008440:	4659      	mov	r1, fp
 8008442:	2201      	movs	r2, #1
 8008444:	4620      	mov	r0, r4
 8008446:	9301      	str	r3, [sp, #4]
 8008448:	f000 fe92 	bl	8009170 <__lshift>
 800844c:	4631      	mov	r1, r6
 800844e:	4683      	mov	fp, r0
 8008450:	f000 fefa 	bl	8009248 <__mcmp>
 8008454:	2800      	cmp	r0, #0
 8008456:	9b01      	ldr	r3, [sp, #4]
 8008458:	dc02      	bgt.n	8008460 <_dtoa_r+0xab8>
 800845a:	d1de      	bne.n	800841a <_dtoa_r+0xa72>
 800845c:	07da      	lsls	r2, r3, #31
 800845e:	d5dc      	bpl.n	800841a <_dtoa_r+0xa72>
 8008460:	2b39      	cmp	r3, #57	; 0x39
 8008462:	d1d8      	bne.n	8008416 <_dtoa_r+0xa6e>
 8008464:	9a02      	ldr	r2, [sp, #8]
 8008466:	2339      	movs	r3, #57	; 0x39
 8008468:	7013      	strb	r3, [r2, #0]
 800846a:	462b      	mov	r3, r5
 800846c:	461d      	mov	r5, r3
 800846e:	3b01      	subs	r3, #1
 8008470:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008474:	2a39      	cmp	r2, #57	; 0x39
 8008476:	d050      	beq.n	800851a <_dtoa_r+0xb72>
 8008478:	3201      	adds	r2, #1
 800847a:	701a      	strb	r2, [r3, #0]
 800847c:	e745      	b.n	800830a <_dtoa_r+0x962>
 800847e:	2a00      	cmp	r2, #0
 8008480:	dd03      	ble.n	800848a <_dtoa_r+0xae2>
 8008482:	2b39      	cmp	r3, #57	; 0x39
 8008484:	d0ee      	beq.n	8008464 <_dtoa_r+0xabc>
 8008486:	3301      	adds	r3, #1
 8008488:	e7c7      	b.n	800841a <_dtoa_r+0xa72>
 800848a:	9a01      	ldr	r2, [sp, #4]
 800848c:	9907      	ldr	r1, [sp, #28]
 800848e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008492:	428a      	cmp	r2, r1
 8008494:	d02a      	beq.n	80084ec <_dtoa_r+0xb44>
 8008496:	4659      	mov	r1, fp
 8008498:	2300      	movs	r3, #0
 800849a:	220a      	movs	r2, #10
 800849c:	4620      	mov	r0, r4
 800849e:	f000 fc6d 	bl	8008d7c <__multadd>
 80084a2:	45b8      	cmp	r8, r7
 80084a4:	4683      	mov	fp, r0
 80084a6:	f04f 0300 	mov.w	r3, #0
 80084aa:	f04f 020a 	mov.w	r2, #10
 80084ae:	4641      	mov	r1, r8
 80084b0:	4620      	mov	r0, r4
 80084b2:	d107      	bne.n	80084c4 <_dtoa_r+0xb1c>
 80084b4:	f000 fc62 	bl	8008d7c <__multadd>
 80084b8:	4680      	mov	r8, r0
 80084ba:	4607      	mov	r7, r0
 80084bc:	9b01      	ldr	r3, [sp, #4]
 80084be:	3301      	adds	r3, #1
 80084c0:	9301      	str	r3, [sp, #4]
 80084c2:	e775      	b.n	80083b0 <_dtoa_r+0xa08>
 80084c4:	f000 fc5a 	bl	8008d7c <__multadd>
 80084c8:	4639      	mov	r1, r7
 80084ca:	4680      	mov	r8, r0
 80084cc:	2300      	movs	r3, #0
 80084ce:	220a      	movs	r2, #10
 80084d0:	4620      	mov	r0, r4
 80084d2:	f000 fc53 	bl	8008d7c <__multadd>
 80084d6:	4607      	mov	r7, r0
 80084d8:	e7f0      	b.n	80084bc <_dtoa_r+0xb14>
 80084da:	f1b9 0f00 	cmp.w	r9, #0
 80084de:	9a00      	ldr	r2, [sp, #0]
 80084e0:	bfcc      	ite	gt
 80084e2:	464d      	movgt	r5, r9
 80084e4:	2501      	movle	r5, #1
 80084e6:	4415      	add	r5, r2
 80084e8:	f04f 0800 	mov.w	r8, #0
 80084ec:	4659      	mov	r1, fp
 80084ee:	2201      	movs	r2, #1
 80084f0:	4620      	mov	r0, r4
 80084f2:	9301      	str	r3, [sp, #4]
 80084f4:	f000 fe3c 	bl	8009170 <__lshift>
 80084f8:	4631      	mov	r1, r6
 80084fa:	4683      	mov	fp, r0
 80084fc:	f000 fea4 	bl	8009248 <__mcmp>
 8008500:	2800      	cmp	r0, #0
 8008502:	dcb2      	bgt.n	800846a <_dtoa_r+0xac2>
 8008504:	d102      	bne.n	800850c <_dtoa_r+0xb64>
 8008506:	9b01      	ldr	r3, [sp, #4]
 8008508:	07db      	lsls	r3, r3, #31
 800850a:	d4ae      	bmi.n	800846a <_dtoa_r+0xac2>
 800850c:	462b      	mov	r3, r5
 800850e:	461d      	mov	r5, r3
 8008510:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008514:	2a30      	cmp	r2, #48	; 0x30
 8008516:	d0fa      	beq.n	800850e <_dtoa_r+0xb66>
 8008518:	e6f7      	b.n	800830a <_dtoa_r+0x962>
 800851a:	9a00      	ldr	r2, [sp, #0]
 800851c:	429a      	cmp	r2, r3
 800851e:	d1a5      	bne.n	800846c <_dtoa_r+0xac4>
 8008520:	f10a 0a01 	add.w	sl, sl, #1
 8008524:	2331      	movs	r3, #49	; 0x31
 8008526:	e779      	b.n	800841c <_dtoa_r+0xa74>
 8008528:	4b13      	ldr	r3, [pc, #76]	; (8008578 <_dtoa_r+0xbd0>)
 800852a:	f7ff baaf 	b.w	8007a8c <_dtoa_r+0xe4>
 800852e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008530:	2b00      	cmp	r3, #0
 8008532:	f47f aa86 	bne.w	8007a42 <_dtoa_r+0x9a>
 8008536:	4b11      	ldr	r3, [pc, #68]	; (800857c <_dtoa_r+0xbd4>)
 8008538:	f7ff baa8 	b.w	8007a8c <_dtoa_r+0xe4>
 800853c:	f1b9 0f00 	cmp.w	r9, #0
 8008540:	dc03      	bgt.n	800854a <_dtoa_r+0xba2>
 8008542:	9b05      	ldr	r3, [sp, #20]
 8008544:	2b02      	cmp	r3, #2
 8008546:	f73f aec9 	bgt.w	80082dc <_dtoa_r+0x934>
 800854a:	9d00      	ldr	r5, [sp, #0]
 800854c:	4631      	mov	r1, r6
 800854e:	4658      	mov	r0, fp
 8008550:	f7ff f99c 	bl	800788c <quorem>
 8008554:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008558:	f805 3b01 	strb.w	r3, [r5], #1
 800855c:	9a00      	ldr	r2, [sp, #0]
 800855e:	1aaa      	subs	r2, r5, r2
 8008560:	4591      	cmp	r9, r2
 8008562:	ddba      	ble.n	80084da <_dtoa_r+0xb32>
 8008564:	4659      	mov	r1, fp
 8008566:	2300      	movs	r3, #0
 8008568:	220a      	movs	r2, #10
 800856a:	4620      	mov	r0, r4
 800856c:	f000 fc06 	bl	8008d7c <__multadd>
 8008570:	4683      	mov	fp, r0
 8008572:	e7eb      	b.n	800854c <_dtoa_r+0xba4>
 8008574:	0800ab0c 	.word	0x0800ab0c
 8008578:	0800a90c 	.word	0x0800a90c
 800857c:	0800aa89 	.word	0x0800aa89

08008580 <rshift>:
 8008580:	6903      	ldr	r3, [r0, #16]
 8008582:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008586:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800858a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800858e:	f100 0414 	add.w	r4, r0, #20
 8008592:	dd45      	ble.n	8008620 <rshift+0xa0>
 8008594:	f011 011f 	ands.w	r1, r1, #31
 8008598:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800859c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80085a0:	d10c      	bne.n	80085bc <rshift+0x3c>
 80085a2:	f100 0710 	add.w	r7, r0, #16
 80085a6:	4629      	mov	r1, r5
 80085a8:	42b1      	cmp	r1, r6
 80085aa:	d334      	bcc.n	8008616 <rshift+0x96>
 80085ac:	1a9b      	subs	r3, r3, r2
 80085ae:	009b      	lsls	r3, r3, #2
 80085b0:	1eea      	subs	r2, r5, #3
 80085b2:	4296      	cmp	r6, r2
 80085b4:	bf38      	it	cc
 80085b6:	2300      	movcc	r3, #0
 80085b8:	4423      	add	r3, r4
 80085ba:	e015      	b.n	80085e8 <rshift+0x68>
 80085bc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80085c0:	f1c1 0820 	rsb	r8, r1, #32
 80085c4:	40cf      	lsrs	r7, r1
 80085c6:	f105 0e04 	add.w	lr, r5, #4
 80085ca:	46a1      	mov	r9, r4
 80085cc:	4576      	cmp	r6, lr
 80085ce:	46f4      	mov	ip, lr
 80085d0:	d815      	bhi.n	80085fe <rshift+0x7e>
 80085d2:	1a9b      	subs	r3, r3, r2
 80085d4:	009a      	lsls	r2, r3, #2
 80085d6:	3a04      	subs	r2, #4
 80085d8:	3501      	adds	r5, #1
 80085da:	42ae      	cmp	r6, r5
 80085dc:	bf38      	it	cc
 80085de:	2200      	movcc	r2, #0
 80085e0:	18a3      	adds	r3, r4, r2
 80085e2:	50a7      	str	r7, [r4, r2]
 80085e4:	b107      	cbz	r7, 80085e8 <rshift+0x68>
 80085e6:	3304      	adds	r3, #4
 80085e8:	1b1a      	subs	r2, r3, r4
 80085ea:	42a3      	cmp	r3, r4
 80085ec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80085f0:	bf08      	it	eq
 80085f2:	2300      	moveq	r3, #0
 80085f4:	6102      	str	r2, [r0, #16]
 80085f6:	bf08      	it	eq
 80085f8:	6143      	streq	r3, [r0, #20]
 80085fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085fe:	f8dc c000 	ldr.w	ip, [ip]
 8008602:	fa0c fc08 	lsl.w	ip, ip, r8
 8008606:	ea4c 0707 	orr.w	r7, ip, r7
 800860a:	f849 7b04 	str.w	r7, [r9], #4
 800860e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008612:	40cf      	lsrs	r7, r1
 8008614:	e7da      	b.n	80085cc <rshift+0x4c>
 8008616:	f851 cb04 	ldr.w	ip, [r1], #4
 800861a:	f847 cf04 	str.w	ip, [r7, #4]!
 800861e:	e7c3      	b.n	80085a8 <rshift+0x28>
 8008620:	4623      	mov	r3, r4
 8008622:	e7e1      	b.n	80085e8 <rshift+0x68>

08008624 <__hexdig_fun>:
 8008624:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008628:	2b09      	cmp	r3, #9
 800862a:	d802      	bhi.n	8008632 <__hexdig_fun+0xe>
 800862c:	3820      	subs	r0, #32
 800862e:	b2c0      	uxtb	r0, r0
 8008630:	4770      	bx	lr
 8008632:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008636:	2b05      	cmp	r3, #5
 8008638:	d801      	bhi.n	800863e <__hexdig_fun+0x1a>
 800863a:	3847      	subs	r0, #71	; 0x47
 800863c:	e7f7      	b.n	800862e <__hexdig_fun+0xa>
 800863e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008642:	2b05      	cmp	r3, #5
 8008644:	d801      	bhi.n	800864a <__hexdig_fun+0x26>
 8008646:	3827      	subs	r0, #39	; 0x27
 8008648:	e7f1      	b.n	800862e <__hexdig_fun+0xa>
 800864a:	2000      	movs	r0, #0
 800864c:	4770      	bx	lr
	...

08008650 <__gethex>:
 8008650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008654:	ed2d 8b02 	vpush	{d8}
 8008658:	b089      	sub	sp, #36	; 0x24
 800865a:	ee08 0a10 	vmov	s16, r0
 800865e:	9304      	str	r3, [sp, #16]
 8008660:	4bbc      	ldr	r3, [pc, #752]	; (8008954 <__gethex+0x304>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	9301      	str	r3, [sp, #4]
 8008666:	4618      	mov	r0, r3
 8008668:	468b      	mov	fp, r1
 800866a:	4690      	mov	r8, r2
 800866c:	f7f7 fdb0 	bl	80001d0 <strlen>
 8008670:	9b01      	ldr	r3, [sp, #4]
 8008672:	f8db 2000 	ldr.w	r2, [fp]
 8008676:	4403      	add	r3, r0
 8008678:	4682      	mov	sl, r0
 800867a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800867e:	9305      	str	r3, [sp, #20]
 8008680:	1c93      	adds	r3, r2, #2
 8008682:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008686:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800868a:	32fe      	adds	r2, #254	; 0xfe
 800868c:	18d1      	adds	r1, r2, r3
 800868e:	461f      	mov	r7, r3
 8008690:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008694:	9100      	str	r1, [sp, #0]
 8008696:	2830      	cmp	r0, #48	; 0x30
 8008698:	d0f8      	beq.n	800868c <__gethex+0x3c>
 800869a:	f7ff ffc3 	bl	8008624 <__hexdig_fun>
 800869e:	4604      	mov	r4, r0
 80086a0:	2800      	cmp	r0, #0
 80086a2:	d13a      	bne.n	800871a <__gethex+0xca>
 80086a4:	9901      	ldr	r1, [sp, #4]
 80086a6:	4652      	mov	r2, sl
 80086a8:	4638      	mov	r0, r7
 80086aa:	f001 f9ed 	bl	8009a88 <strncmp>
 80086ae:	4605      	mov	r5, r0
 80086b0:	2800      	cmp	r0, #0
 80086b2:	d168      	bne.n	8008786 <__gethex+0x136>
 80086b4:	f817 000a 	ldrb.w	r0, [r7, sl]
 80086b8:	eb07 060a 	add.w	r6, r7, sl
 80086bc:	f7ff ffb2 	bl	8008624 <__hexdig_fun>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	d062      	beq.n	800878a <__gethex+0x13a>
 80086c4:	4633      	mov	r3, r6
 80086c6:	7818      	ldrb	r0, [r3, #0]
 80086c8:	2830      	cmp	r0, #48	; 0x30
 80086ca:	461f      	mov	r7, r3
 80086cc:	f103 0301 	add.w	r3, r3, #1
 80086d0:	d0f9      	beq.n	80086c6 <__gethex+0x76>
 80086d2:	f7ff ffa7 	bl	8008624 <__hexdig_fun>
 80086d6:	2301      	movs	r3, #1
 80086d8:	fab0 f480 	clz	r4, r0
 80086dc:	0964      	lsrs	r4, r4, #5
 80086de:	4635      	mov	r5, r6
 80086e0:	9300      	str	r3, [sp, #0]
 80086e2:	463a      	mov	r2, r7
 80086e4:	4616      	mov	r6, r2
 80086e6:	3201      	adds	r2, #1
 80086e8:	7830      	ldrb	r0, [r6, #0]
 80086ea:	f7ff ff9b 	bl	8008624 <__hexdig_fun>
 80086ee:	2800      	cmp	r0, #0
 80086f0:	d1f8      	bne.n	80086e4 <__gethex+0x94>
 80086f2:	9901      	ldr	r1, [sp, #4]
 80086f4:	4652      	mov	r2, sl
 80086f6:	4630      	mov	r0, r6
 80086f8:	f001 f9c6 	bl	8009a88 <strncmp>
 80086fc:	b980      	cbnz	r0, 8008720 <__gethex+0xd0>
 80086fe:	b94d      	cbnz	r5, 8008714 <__gethex+0xc4>
 8008700:	eb06 050a 	add.w	r5, r6, sl
 8008704:	462a      	mov	r2, r5
 8008706:	4616      	mov	r6, r2
 8008708:	3201      	adds	r2, #1
 800870a:	7830      	ldrb	r0, [r6, #0]
 800870c:	f7ff ff8a 	bl	8008624 <__hexdig_fun>
 8008710:	2800      	cmp	r0, #0
 8008712:	d1f8      	bne.n	8008706 <__gethex+0xb6>
 8008714:	1bad      	subs	r5, r5, r6
 8008716:	00ad      	lsls	r5, r5, #2
 8008718:	e004      	b.n	8008724 <__gethex+0xd4>
 800871a:	2400      	movs	r4, #0
 800871c:	4625      	mov	r5, r4
 800871e:	e7e0      	b.n	80086e2 <__gethex+0x92>
 8008720:	2d00      	cmp	r5, #0
 8008722:	d1f7      	bne.n	8008714 <__gethex+0xc4>
 8008724:	7833      	ldrb	r3, [r6, #0]
 8008726:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800872a:	2b50      	cmp	r3, #80	; 0x50
 800872c:	d13b      	bne.n	80087a6 <__gethex+0x156>
 800872e:	7873      	ldrb	r3, [r6, #1]
 8008730:	2b2b      	cmp	r3, #43	; 0x2b
 8008732:	d02c      	beq.n	800878e <__gethex+0x13e>
 8008734:	2b2d      	cmp	r3, #45	; 0x2d
 8008736:	d02e      	beq.n	8008796 <__gethex+0x146>
 8008738:	1c71      	adds	r1, r6, #1
 800873a:	f04f 0900 	mov.w	r9, #0
 800873e:	7808      	ldrb	r0, [r1, #0]
 8008740:	f7ff ff70 	bl	8008624 <__hexdig_fun>
 8008744:	1e43      	subs	r3, r0, #1
 8008746:	b2db      	uxtb	r3, r3
 8008748:	2b18      	cmp	r3, #24
 800874a:	d82c      	bhi.n	80087a6 <__gethex+0x156>
 800874c:	f1a0 0210 	sub.w	r2, r0, #16
 8008750:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008754:	f7ff ff66 	bl	8008624 <__hexdig_fun>
 8008758:	1e43      	subs	r3, r0, #1
 800875a:	b2db      	uxtb	r3, r3
 800875c:	2b18      	cmp	r3, #24
 800875e:	d91d      	bls.n	800879c <__gethex+0x14c>
 8008760:	f1b9 0f00 	cmp.w	r9, #0
 8008764:	d000      	beq.n	8008768 <__gethex+0x118>
 8008766:	4252      	negs	r2, r2
 8008768:	4415      	add	r5, r2
 800876a:	f8cb 1000 	str.w	r1, [fp]
 800876e:	b1e4      	cbz	r4, 80087aa <__gethex+0x15a>
 8008770:	9b00      	ldr	r3, [sp, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	bf14      	ite	ne
 8008776:	2700      	movne	r7, #0
 8008778:	2706      	moveq	r7, #6
 800877a:	4638      	mov	r0, r7
 800877c:	b009      	add	sp, #36	; 0x24
 800877e:	ecbd 8b02 	vpop	{d8}
 8008782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008786:	463e      	mov	r6, r7
 8008788:	4625      	mov	r5, r4
 800878a:	2401      	movs	r4, #1
 800878c:	e7ca      	b.n	8008724 <__gethex+0xd4>
 800878e:	f04f 0900 	mov.w	r9, #0
 8008792:	1cb1      	adds	r1, r6, #2
 8008794:	e7d3      	b.n	800873e <__gethex+0xee>
 8008796:	f04f 0901 	mov.w	r9, #1
 800879a:	e7fa      	b.n	8008792 <__gethex+0x142>
 800879c:	230a      	movs	r3, #10
 800879e:	fb03 0202 	mla	r2, r3, r2, r0
 80087a2:	3a10      	subs	r2, #16
 80087a4:	e7d4      	b.n	8008750 <__gethex+0x100>
 80087a6:	4631      	mov	r1, r6
 80087a8:	e7df      	b.n	800876a <__gethex+0x11a>
 80087aa:	1bf3      	subs	r3, r6, r7
 80087ac:	3b01      	subs	r3, #1
 80087ae:	4621      	mov	r1, r4
 80087b0:	2b07      	cmp	r3, #7
 80087b2:	dc0b      	bgt.n	80087cc <__gethex+0x17c>
 80087b4:	ee18 0a10 	vmov	r0, s16
 80087b8:	f000 fa7e 	bl	8008cb8 <_Balloc>
 80087bc:	4604      	mov	r4, r0
 80087be:	b940      	cbnz	r0, 80087d2 <__gethex+0x182>
 80087c0:	4b65      	ldr	r3, [pc, #404]	; (8008958 <__gethex+0x308>)
 80087c2:	4602      	mov	r2, r0
 80087c4:	21de      	movs	r1, #222	; 0xde
 80087c6:	4865      	ldr	r0, [pc, #404]	; (800895c <__gethex+0x30c>)
 80087c8:	f001 f97e 	bl	8009ac8 <__assert_func>
 80087cc:	3101      	adds	r1, #1
 80087ce:	105b      	asrs	r3, r3, #1
 80087d0:	e7ee      	b.n	80087b0 <__gethex+0x160>
 80087d2:	f100 0914 	add.w	r9, r0, #20
 80087d6:	f04f 0b00 	mov.w	fp, #0
 80087da:	f1ca 0301 	rsb	r3, sl, #1
 80087de:	f8cd 9008 	str.w	r9, [sp, #8]
 80087e2:	f8cd b000 	str.w	fp, [sp]
 80087e6:	9306      	str	r3, [sp, #24]
 80087e8:	42b7      	cmp	r7, r6
 80087ea:	d340      	bcc.n	800886e <__gethex+0x21e>
 80087ec:	9802      	ldr	r0, [sp, #8]
 80087ee:	9b00      	ldr	r3, [sp, #0]
 80087f0:	f840 3b04 	str.w	r3, [r0], #4
 80087f4:	eba0 0009 	sub.w	r0, r0, r9
 80087f8:	1080      	asrs	r0, r0, #2
 80087fa:	0146      	lsls	r6, r0, #5
 80087fc:	6120      	str	r0, [r4, #16]
 80087fe:	4618      	mov	r0, r3
 8008800:	f000 fb50 	bl	8008ea4 <__hi0bits>
 8008804:	1a30      	subs	r0, r6, r0
 8008806:	f8d8 6000 	ldr.w	r6, [r8]
 800880a:	42b0      	cmp	r0, r6
 800880c:	dd63      	ble.n	80088d6 <__gethex+0x286>
 800880e:	1b87      	subs	r7, r0, r6
 8008810:	4639      	mov	r1, r7
 8008812:	4620      	mov	r0, r4
 8008814:	f000 feea 	bl	80095ec <__any_on>
 8008818:	4682      	mov	sl, r0
 800881a:	b1a8      	cbz	r0, 8008848 <__gethex+0x1f8>
 800881c:	1e7b      	subs	r3, r7, #1
 800881e:	1159      	asrs	r1, r3, #5
 8008820:	f003 021f 	and.w	r2, r3, #31
 8008824:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008828:	f04f 0a01 	mov.w	sl, #1
 800882c:	fa0a f202 	lsl.w	r2, sl, r2
 8008830:	420a      	tst	r2, r1
 8008832:	d009      	beq.n	8008848 <__gethex+0x1f8>
 8008834:	4553      	cmp	r3, sl
 8008836:	dd05      	ble.n	8008844 <__gethex+0x1f4>
 8008838:	1eb9      	subs	r1, r7, #2
 800883a:	4620      	mov	r0, r4
 800883c:	f000 fed6 	bl	80095ec <__any_on>
 8008840:	2800      	cmp	r0, #0
 8008842:	d145      	bne.n	80088d0 <__gethex+0x280>
 8008844:	f04f 0a02 	mov.w	sl, #2
 8008848:	4639      	mov	r1, r7
 800884a:	4620      	mov	r0, r4
 800884c:	f7ff fe98 	bl	8008580 <rshift>
 8008850:	443d      	add	r5, r7
 8008852:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008856:	42ab      	cmp	r3, r5
 8008858:	da4c      	bge.n	80088f4 <__gethex+0x2a4>
 800885a:	ee18 0a10 	vmov	r0, s16
 800885e:	4621      	mov	r1, r4
 8008860:	f000 fa6a 	bl	8008d38 <_Bfree>
 8008864:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008866:	2300      	movs	r3, #0
 8008868:	6013      	str	r3, [r2, #0]
 800886a:	27a3      	movs	r7, #163	; 0xa3
 800886c:	e785      	b.n	800877a <__gethex+0x12a>
 800886e:	1e73      	subs	r3, r6, #1
 8008870:	9a05      	ldr	r2, [sp, #20]
 8008872:	9303      	str	r3, [sp, #12]
 8008874:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008878:	4293      	cmp	r3, r2
 800887a:	d019      	beq.n	80088b0 <__gethex+0x260>
 800887c:	f1bb 0f20 	cmp.w	fp, #32
 8008880:	d107      	bne.n	8008892 <__gethex+0x242>
 8008882:	9b02      	ldr	r3, [sp, #8]
 8008884:	9a00      	ldr	r2, [sp, #0]
 8008886:	f843 2b04 	str.w	r2, [r3], #4
 800888a:	9302      	str	r3, [sp, #8]
 800888c:	2300      	movs	r3, #0
 800888e:	9300      	str	r3, [sp, #0]
 8008890:	469b      	mov	fp, r3
 8008892:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008896:	f7ff fec5 	bl	8008624 <__hexdig_fun>
 800889a:	9b00      	ldr	r3, [sp, #0]
 800889c:	f000 000f 	and.w	r0, r0, #15
 80088a0:	fa00 f00b 	lsl.w	r0, r0, fp
 80088a4:	4303      	orrs	r3, r0
 80088a6:	9300      	str	r3, [sp, #0]
 80088a8:	f10b 0b04 	add.w	fp, fp, #4
 80088ac:	9b03      	ldr	r3, [sp, #12]
 80088ae:	e00d      	b.n	80088cc <__gethex+0x27c>
 80088b0:	9b03      	ldr	r3, [sp, #12]
 80088b2:	9a06      	ldr	r2, [sp, #24]
 80088b4:	4413      	add	r3, r2
 80088b6:	42bb      	cmp	r3, r7
 80088b8:	d3e0      	bcc.n	800887c <__gethex+0x22c>
 80088ba:	4618      	mov	r0, r3
 80088bc:	9901      	ldr	r1, [sp, #4]
 80088be:	9307      	str	r3, [sp, #28]
 80088c0:	4652      	mov	r2, sl
 80088c2:	f001 f8e1 	bl	8009a88 <strncmp>
 80088c6:	9b07      	ldr	r3, [sp, #28]
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d1d7      	bne.n	800887c <__gethex+0x22c>
 80088cc:	461e      	mov	r6, r3
 80088ce:	e78b      	b.n	80087e8 <__gethex+0x198>
 80088d0:	f04f 0a03 	mov.w	sl, #3
 80088d4:	e7b8      	b.n	8008848 <__gethex+0x1f8>
 80088d6:	da0a      	bge.n	80088ee <__gethex+0x29e>
 80088d8:	1a37      	subs	r7, r6, r0
 80088da:	4621      	mov	r1, r4
 80088dc:	ee18 0a10 	vmov	r0, s16
 80088e0:	463a      	mov	r2, r7
 80088e2:	f000 fc45 	bl	8009170 <__lshift>
 80088e6:	1bed      	subs	r5, r5, r7
 80088e8:	4604      	mov	r4, r0
 80088ea:	f100 0914 	add.w	r9, r0, #20
 80088ee:	f04f 0a00 	mov.w	sl, #0
 80088f2:	e7ae      	b.n	8008852 <__gethex+0x202>
 80088f4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80088f8:	42a8      	cmp	r0, r5
 80088fa:	dd72      	ble.n	80089e2 <__gethex+0x392>
 80088fc:	1b45      	subs	r5, r0, r5
 80088fe:	42ae      	cmp	r6, r5
 8008900:	dc36      	bgt.n	8008970 <__gethex+0x320>
 8008902:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008906:	2b02      	cmp	r3, #2
 8008908:	d02a      	beq.n	8008960 <__gethex+0x310>
 800890a:	2b03      	cmp	r3, #3
 800890c:	d02c      	beq.n	8008968 <__gethex+0x318>
 800890e:	2b01      	cmp	r3, #1
 8008910:	d115      	bne.n	800893e <__gethex+0x2ee>
 8008912:	42ae      	cmp	r6, r5
 8008914:	d113      	bne.n	800893e <__gethex+0x2ee>
 8008916:	2e01      	cmp	r6, #1
 8008918:	d10b      	bne.n	8008932 <__gethex+0x2e2>
 800891a:	9a04      	ldr	r2, [sp, #16]
 800891c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008920:	6013      	str	r3, [r2, #0]
 8008922:	2301      	movs	r3, #1
 8008924:	6123      	str	r3, [r4, #16]
 8008926:	f8c9 3000 	str.w	r3, [r9]
 800892a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800892c:	2762      	movs	r7, #98	; 0x62
 800892e:	601c      	str	r4, [r3, #0]
 8008930:	e723      	b.n	800877a <__gethex+0x12a>
 8008932:	1e71      	subs	r1, r6, #1
 8008934:	4620      	mov	r0, r4
 8008936:	f000 fe59 	bl	80095ec <__any_on>
 800893a:	2800      	cmp	r0, #0
 800893c:	d1ed      	bne.n	800891a <__gethex+0x2ca>
 800893e:	ee18 0a10 	vmov	r0, s16
 8008942:	4621      	mov	r1, r4
 8008944:	f000 f9f8 	bl	8008d38 <_Bfree>
 8008948:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800894a:	2300      	movs	r3, #0
 800894c:	6013      	str	r3, [r2, #0]
 800894e:	2750      	movs	r7, #80	; 0x50
 8008950:	e713      	b.n	800877a <__gethex+0x12a>
 8008952:	bf00      	nop
 8008954:	0800ab88 	.word	0x0800ab88
 8008958:	0800ab0c 	.word	0x0800ab0c
 800895c:	0800ab1d 	.word	0x0800ab1d
 8008960:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1eb      	bne.n	800893e <__gethex+0x2ee>
 8008966:	e7d8      	b.n	800891a <__gethex+0x2ca>
 8008968:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800896a:	2b00      	cmp	r3, #0
 800896c:	d1d5      	bne.n	800891a <__gethex+0x2ca>
 800896e:	e7e6      	b.n	800893e <__gethex+0x2ee>
 8008970:	1e6f      	subs	r7, r5, #1
 8008972:	f1ba 0f00 	cmp.w	sl, #0
 8008976:	d131      	bne.n	80089dc <__gethex+0x38c>
 8008978:	b127      	cbz	r7, 8008984 <__gethex+0x334>
 800897a:	4639      	mov	r1, r7
 800897c:	4620      	mov	r0, r4
 800897e:	f000 fe35 	bl	80095ec <__any_on>
 8008982:	4682      	mov	sl, r0
 8008984:	117b      	asrs	r3, r7, #5
 8008986:	2101      	movs	r1, #1
 8008988:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800898c:	f007 071f 	and.w	r7, r7, #31
 8008990:	fa01 f707 	lsl.w	r7, r1, r7
 8008994:	421f      	tst	r7, r3
 8008996:	4629      	mov	r1, r5
 8008998:	4620      	mov	r0, r4
 800899a:	bf18      	it	ne
 800899c:	f04a 0a02 	orrne.w	sl, sl, #2
 80089a0:	1b76      	subs	r6, r6, r5
 80089a2:	f7ff fded 	bl	8008580 <rshift>
 80089a6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80089aa:	2702      	movs	r7, #2
 80089ac:	f1ba 0f00 	cmp.w	sl, #0
 80089b0:	d048      	beq.n	8008a44 <__gethex+0x3f4>
 80089b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80089b6:	2b02      	cmp	r3, #2
 80089b8:	d015      	beq.n	80089e6 <__gethex+0x396>
 80089ba:	2b03      	cmp	r3, #3
 80089bc:	d017      	beq.n	80089ee <__gethex+0x39e>
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d109      	bne.n	80089d6 <__gethex+0x386>
 80089c2:	f01a 0f02 	tst.w	sl, #2
 80089c6:	d006      	beq.n	80089d6 <__gethex+0x386>
 80089c8:	f8d9 0000 	ldr.w	r0, [r9]
 80089cc:	ea4a 0a00 	orr.w	sl, sl, r0
 80089d0:	f01a 0f01 	tst.w	sl, #1
 80089d4:	d10e      	bne.n	80089f4 <__gethex+0x3a4>
 80089d6:	f047 0710 	orr.w	r7, r7, #16
 80089da:	e033      	b.n	8008a44 <__gethex+0x3f4>
 80089dc:	f04f 0a01 	mov.w	sl, #1
 80089e0:	e7d0      	b.n	8008984 <__gethex+0x334>
 80089e2:	2701      	movs	r7, #1
 80089e4:	e7e2      	b.n	80089ac <__gethex+0x35c>
 80089e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089e8:	f1c3 0301 	rsb	r3, r3, #1
 80089ec:	9315      	str	r3, [sp, #84]	; 0x54
 80089ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d0f0      	beq.n	80089d6 <__gethex+0x386>
 80089f4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80089f8:	f104 0314 	add.w	r3, r4, #20
 80089fc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008a00:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008a04:	f04f 0c00 	mov.w	ip, #0
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a0e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008a12:	d01c      	beq.n	8008a4e <__gethex+0x3fe>
 8008a14:	3201      	adds	r2, #1
 8008a16:	6002      	str	r2, [r0, #0]
 8008a18:	2f02      	cmp	r7, #2
 8008a1a:	f104 0314 	add.w	r3, r4, #20
 8008a1e:	d13f      	bne.n	8008aa0 <__gethex+0x450>
 8008a20:	f8d8 2000 	ldr.w	r2, [r8]
 8008a24:	3a01      	subs	r2, #1
 8008a26:	42b2      	cmp	r2, r6
 8008a28:	d10a      	bne.n	8008a40 <__gethex+0x3f0>
 8008a2a:	1171      	asrs	r1, r6, #5
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008a32:	f006 061f 	and.w	r6, r6, #31
 8008a36:	fa02 f606 	lsl.w	r6, r2, r6
 8008a3a:	421e      	tst	r6, r3
 8008a3c:	bf18      	it	ne
 8008a3e:	4617      	movne	r7, r2
 8008a40:	f047 0720 	orr.w	r7, r7, #32
 8008a44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a46:	601c      	str	r4, [r3, #0]
 8008a48:	9b04      	ldr	r3, [sp, #16]
 8008a4a:	601d      	str	r5, [r3, #0]
 8008a4c:	e695      	b.n	800877a <__gethex+0x12a>
 8008a4e:	4299      	cmp	r1, r3
 8008a50:	f843 cc04 	str.w	ip, [r3, #-4]
 8008a54:	d8d8      	bhi.n	8008a08 <__gethex+0x3b8>
 8008a56:	68a3      	ldr	r3, [r4, #8]
 8008a58:	459b      	cmp	fp, r3
 8008a5a:	db19      	blt.n	8008a90 <__gethex+0x440>
 8008a5c:	6861      	ldr	r1, [r4, #4]
 8008a5e:	ee18 0a10 	vmov	r0, s16
 8008a62:	3101      	adds	r1, #1
 8008a64:	f000 f928 	bl	8008cb8 <_Balloc>
 8008a68:	4681      	mov	r9, r0
 8008a6a:	b918      	cbnz	r0, 8008a74 <__gethex+0x424>
 8008a6c:	4b1a      	ldr	r3, [pc, #104]	; (8008ad8 <__gethex+0x488>)
 8008a6e:	4602      	mov	r2, r0
 8008a70:	2184      	movs	r1, #132	; 0x84
 8008a72:	e6a8      	b.n	80087c6 <__gethex+0x176>
 8008a74:	6922      	ldr	r2, [r4, #16]
 8008a76:	3202      	adds	r2, #2
 8008a78:	f104 010c 	add.w	r1, r4, #12
 8008a7c:	0092      	lsls	r2, r2, #2
 8008a7e:	300c      	adds	r0, #12
 8008a80:	f000 f90c 	bl	8008c9c <memcpy>
 8008a84:	4621      	mov	r1, r4
 8008a86:	ee18 0a10 	vmov	r0, s16
 8008a8a:	f000 f955 	bl	8008d38 <_Bfree>
 8008a8e:	464c      	mov	r4, r9
 8008a90:	6923      	ldr	r3, [r4, #16]
 8008a92:	1c5a      	adds	r2, r3, #1
 8008a94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a98:	6122      	str	r2, [r4, #16]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	615a      	str	r2, [r3, #20]
 8008a9e:	e7bb      	b.n	8008a18 <__gethex+0x3c8>
 8008aa0:	6922      	ldr	r2, [r4, #16]
 8008aa2:	455a      	cmp	r2, fp
 8008aa4:	dd0b      	ble.n	8008abe <__gethex+0x46e>
 8008aa6:	2101      	movs	r1, #1
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f7ff fd69 	bl	8008580 <rshift>
 8008aae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ab2:	3501      	adds	r5, #1
 8008ab4:	42ab      	cmp	r3, r5
 8008ab6:	f6ff aed0 	blt.w	800885a <__gethex+0x20a>
 8008aba:	2701      	movs	r7, #1
 8008abc:	e7c0      	b.n	8008a40 <__gethex+0x3f0>
 8008abe:	f016 061f 	ands.w	r6, r6, #31
 8008ac2:	d0fa      	beq.n	8008aba <__gethex+0x46a>
 8008ac4:	449a      	add	sl, r3
 8008ac6:	f1c6 0620 	rsb	r6, r6, #32
 8008aca:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008ace:	f000 f9e9 	bl	8008ea4 <__hi0bits>
 8008ad2:	42b0      	cmp	r0, r6
 8008ad4:	dbe7      	blt.n	8008aa6 <__gethex+0x456>
 8008ad6:	e7f0      	b.n	8008aba <__gethex+0x46a>
 8008ad8:	0800ab0c 	.word	0x0800ab0c

08008adc <L_shift>:
 8008adc:	f1c2 0208 	rsb	r2, r2, #8
 8008ae0:	0092      	lsls	r2, r2, #2
 8008ae2:	b570      	push	{r4, r5, r6, lr}
 8008ae4:	f1c2 0620 	rsb	r6, r2, #32
 8008ae8:	6843      	ldr	r3, [r0, #4]
 8008aea:	6804      	ldr	r4, [r0, #0]
 8008aec:	fa03 f506 	lsl.w	r5, r3, r6
 8008af0:	432c      	orrs	r4, r5
 8008af2:	40d3      	lsrs	r3, r2
 8008af4:	6004      	str	r4, [r0, #0]
 8008af6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008afa:	4288      	cmp	r0, r1
 8008afc:	d3f4      	bcc.n	8008ae8 <L_shift+0xc>
 8008afe:	bd70      	pop	{r4, r5, r6, pc}

08008b00 <__match>:
 8008b00:	b530      	push	{r4, r5, lr}
 8008b02:	6803      	ldr	r3, [r0, #0]
 8008b04:	3301      	adds	r3, #1
 8008b06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b0a:	b914      	cbnz	r4, 8008b12 <__match+0x12>
 8008b0c:	6003      	str	r3, [r0, #0]
 8008b0e:	2001      	movs	r0, #1
 8008b10:	bd30      	pop	{r4, r5, pc}
 8008b12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b16:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008b1a:	2d19      	cmp	r5, #25
 8008b1c:	bf98      	it	ls
 8008b1e:	3220      	addls	r2, #32
 8008b20:	42a2      	cmp	r2, r4
 8008b22:	d0f0      	beq.n	8008b06 <__match+0x6>
 8008b24:	2000      	movs	r0, #0
 8008b26:	e7f3      	b.n	8008b10 <__match+0x10>

08008b28 <__hexnan>:
 8008b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2c:	680b      	ldr	r3, [r1, #0]
 8008b2e:	6801      	ldr	r1, [r0, #0]
 8008b30:	115e      	asrs	r6, r3, #5
 8008b32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008b36:	f013 031f 	ands.w	r3, r3, #31
 8008b3a:	b087      	sub	sp, #28
 8008b3c:	bf18      	it	ne
 8008b3e:	3604      	addne	r6, #4
 8008b40:	2500      	movs	r5, #0
 8008b42:	1f37      	subs	r7, r6, #4
 8008b44:	4682      	mov	sl, r0
 8008b46:	4690      	mov	r8, r2
 8008b48:	9301      	str	r3, [sp, #4]
 8008b4a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008b4e:	46b9      	mov	r9, r7
 8008b50:	463c      	mov	r4, r7
 8008b52:	9502      	str	r5, [sp, #8]
 8008b54:	46ab      	mov	fp, r5
 8008b56:	784a      	ldrb	r2, [r1, #1]
 8008b58:	1c4b      	adds	r3, r1, #1
 8008b5a:	9303      	str	r3, [sp, #12]
 8008b5c:	b342      	cbz	r2, 8008bb0 <__hexnan+0x88>
 8008b5e:	4610      	mov	r0, r2
 8008b60:	9105      	str	r1, [sp, #20]
 8008b62:	9204      	str	r2, [sp, #16]
 8008b64:	f7ff fd5e 	bl	8008624 <__hexdig_fun>
 8008b68:	2800      	cmp	r0, #0
 8008b6a:	d14f      	bne.n	8008c0c <__hexnan+0xe4>
 8008b6c:	9a04      	ldr	r2, [sp, #16]
 8008b6e:	9905      	ldr	r1, [sp, #20]
 8008b70:	2a20      	cmp	r2, #32
 8008b72:	d818      	bhi.n	8008ba6 <__hexnan+0x7e>
 8008b74:	9b02      	ldr	r3, [sp, #8]
 8008b76:	459b      	cmp	fp, r3
 8008b78:	dd13      	ble.n	8008ba2 <__hexnan+0x7a>
 8008b7a:	454c      	cmp	r4, r9
 8008b7c:	d206      	bcs.n	8008b8c <__hexnan+0x64>
 8008b7e:	2d07      	cmp	r5, #7
 8008b80:	dc04      	bgt.n	8008b8c <__hexnan+0x64>
 8008b82:	462a      	mov	r2, r5
 8008b84:	4649      	mov	r1, r9
 8008b86:	4620      	mov	r0, r4
 8008b88:	f7ff ffa8 	bl	8008adc <L_shift>
 8008b8c:	4544      	cmp	r4, r8
 8008b8e:	d950      	bls.n	8008c32 <__hexnan+0x10a>
 8008b90:	2300      	movs	r3, #0
 8008b92:	f1a4 0904 	sub.w	r9, r4, #4
 8008b96:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b9a:	f8cd b008 	str.w	fp, [sp, #8]
 8008b9e:	464c      	mov	r4, r9
 8008ba0:	461d      	mov	r5, r3
 8008ba2:	9903      	ldr	r1, [sp, #12]
 8008ba4:	e7d7      	b.n	8008b56 <__hexnan+0x2e>
 8008ba6:	2a29      	cmp	r2, #41	; 0x29
 8008ba8:	d156      	bne.n	8008c58 <__hexnan+0x130>
 8008baa:	3102      	adds	r1, #2
 8008bac:	f8ca 1000 	str.w	r1, [sl]
 8008bb0:	f1bb 0f00 	cmp.w	fp, #0
 8008bb4:	d050      	beq.n	8008c58 <__hexnan+0x130>
 8008bb6:	454c      	cmp	r4, r9
 8008bb8:	d206      	bcs.n	8008bc8 <__hexnan+0xa0>
 8008bba:	2d07      	cmp	r5, #7
 8008bbc:	dc04      	bgt.n	8008bc8 <__hexnan+0xa0>
 8008bbe:	462a      	mov	r2, r5
 8008bc0:	4649      	mov	r1, r9
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	f7ff ff8a 	bl	8008adc <L_shift>
 8008bc8:	4544      	cmp	r4, r8
 8008bca:	d934      	bls.n	8008c36 <__hexnan+0x10e>
 8008bcc:	f1a8 0204 	sub.w	r2, r8, #4
 8008bd0:	4623      	mov	r3, r4
 8008bd2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008bd6:	f842 1f04 	str.w	r1, [r2, #4]!
 8008bda:	429f      	cmp	r7, r3
 8008bdc:	d2f9      	bcs.n	8008bd2 <__hexnan+0xaa>
 8008bde:	1b3b      	subs	r3, r7, r4
 8008be0:	f023 0303 	bic.w	r3, r3, #3
 8008be4:	3304      	adds	r3, #4
 8008be6:	3401      	adds	r4, #1
 8008be8:	3e03      	subs	r6, #3
 8008bea:	42b4      	cmp	r4, r6
 8008bec:	bf88      	it	hi
 8008bee:	2304      	movhi	r3, #4
 8008bf0:	4443      	add	r3, r8
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f843 2b04 	str.w	r2, [r3], #4
 8008bf8:	429f      	cmp	r7, r3
 8008bfa:	d2fb      	bcs.n	8008bf4 <__hexnan+0xcc>
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	b91b      	cbnz	r3, 8008c08 <__hexnan+0xe0>
 8008c00:	4547      	cmp	r7, r8
 8008c02:	d127      	bne.n	8008c54 <__hexnan+0x12c>
 8008c04:	2301      	movs	r3, #1
 8008c06:	603b      	str	r3, [r7, #0]
 8008c08:	2005      	movs	r0, #5
 8008c0a:	e026      	b.n	8008c5a <__hexnan+0x132>
 8008c0c:	3501      	adds	r5, #1
 8008c0e:	2d08      	cmp	r5, #8
 8008c10:	f10b 0b01 	add.w	fp, fp, #1
 8008c14:	dd06      	ble.n	8008c24 <__hexnan+0xfc>
 8008c16:	4544      	cmp	r4, r8
 8008c18:	d9c3      	bls.n	8008ba2 <__hexnan+0x7a>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c20:	2501      	movs	r5, #1
 8008c22:	3c04      	subs	r4, #4
 8008c24:	6822      	ldr	r2, [r4, #0]
 8008c26:	f000 000f 	and.w	r0, r0, #15
 8008c2a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008c2e:	6022      	str	r2, [r4, #0]
 8008c30:	e7b7      	b.n	8008ba2 <__hexnan+0x7a>
 8008c32:	2508      	movs	r5, #8
 8008c34:	e7b5      	b.n	8008ba2 <__hexnan+0x7a>
 8008c36:	9b01      	ldr	r3, [sp, #4]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d0df      	beq.n	8008bfc <__hexnan+0xd4>
 8008c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c40:	f1c3 0320 	rsb	r3, r3, #32
 8008c44:	fa22 f303 	lsr.w	r3, r2, r3
 8008c48:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008c4c:	401a      	ands	r2, r3
 8008c4e:	f846 2c04 	str.w	r2, [r6, #-4]
 8008c52:	e7d3      	b.n	8008bfc <__hexnan+0xd4>
 8008c54:	3f04      	subs	r7, #4
 8008c56:	e7d1      	b.n	8008bfc <__hexnan+0xd4>
 8008c58:	2004      	movs	r0, #4
 8008c5a:	b007      	add	sp, #28
 8008c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c60 <_localeconv_r>:
 8008c60:	4800      	ldr	r0, [pc, #0]	; (8008c64 <_localeconv_r+0x4>)
 8008c62:	4770      	bx	lr
 8008c64:	2000017c 	.word	0x2000017c

08008c68 <malloc>:
 8008c68:	4b02      	ldr	r3, [pc, #8]	; (8008c74 <malloc+0xc>)
 8008c6a:	4601      	mov	r1, r0
 8008c6c:	6818      	ldr	r0, [r3, #0]
 8008c6e:	f000 bd3d 	b.w	80096ec <_malloc_r>
 8008c72:	bf00      	nop
 8008c74:	20000024 	.word	0x20000024

08008c78 <__ascii_mbtowc>:
 8008c78:	b082      	sub	sp, #8
 8008c7a:	b901      	cbnz	r1, 8008c7e <__ascii_mbtowc+0x6>
 8008c7c:	a901      	add	r1, sp, #4
 8008c7e:	b142      	cbz	r2, 8008c92 <__ascii_mbtowc+0x1a>
 8008c80:	b14b      	cbz	r3, 8008c96 <__ascii_mbtowc+0x1e>
 8008c82:	7813      	ldrb	r3, [r2, #0]
 8008c84:	600b      	str	r3, [r1, #0]
 8008c86:	7812      	ldrb	r2, [r2, #0]
 8008c88:	1e10      	subs	r0, r2, #0
 8008c8a:	bf18      	it	ne
 8008c8c:	2001      	movne	r0, #1
 8008c8e:	b002      	add	sp, #8
 8008c90:	4770      	bx	lr
 8008c92:	4610      	mov	r0, r2
 8008c94:	e7fb      	b.n	8008c8e <__ascii_mbtowc+0x16>
 8008c96:	f06f 0001 	mvn.w	r0, #1
 8008c9a:	e7f8      	b.n	8008c8e <__ascii_mbtowc+0x16>

08008c9c <memcpy>:
 8008c9c:	440a      	add	r2, r1
 8008c9e:	4291      	cmp	r1, r2
 8008ca0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ca4:	d100      	bne.n	8008ca8 <memcpy+0xc>
 8008ca6:	4770      	bx	lr
 8008ca8:	b510      	push	{r4, lr}
 8008caa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cb2:	4291      	cmp	r1, r2
 8008cb4:	d1f9      	bne.n	8008caa <memcpy+0xe>
 8008cb6:	bd10      	pop	{r4, pc}

08008cb8 <_Balloc>:
 8008cb8:	b570      	push	{r4, r5, r6, lr}
 8008cba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008cbc:	4604      	mov	r4, r0
 8008cbe:	460d      	mov	r5, r1
 8008cc0:	b976      	cbnz	r6, 8008ce0 <_Balloc+0x28>
 8008cc2:	2010      	movs	r0, #16
 8008cc4:	f7ff ffd0 	bl	8008c68 <malloc>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	6260      	str	r0, [r4, #36]	; 0x24
 8008ccc:	b920      	cbnz	r0, 8008cd8 <_Balloc+0x20>
 8008cce:	4b18      	ldr	r3, [pc, #96]	; (8008d30 <_Balloc+0x78>)
 8008cd0:	4818      	ldr	r0, [pc, #96]	; (8008d34 <_Balloc+0x7c>)
 8008cd2:	2166      	movs	r1, #102	; 0x66
 8008cd4:	f000 fef8 	bl	8009ac8 <__assert_func>
 8008cd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cdc:	6006      	str	r6, [r0, #0]
 8008cde:	60c6      	str	r6, [r0, #12]
 8008ce0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ce2:	68f3      	ldr	r3, [r6, #12]
 8008ce4:	b183      	cbz	r3, 8008d08 <_Balloc+0x50>
 8008ce6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008cee:	b9b8      	cbnz	r0, 8008d20 <_Balloc+0x68>
 8008cf0:	2101      	movs	r1, #1
 8008cf2:	fa01 f605 	lsl.w	r6, r1, r5
 8008cf6:	1d72      	adds	r2, r6, #5
 8008cf8:	0092      	lsls	r2, r2, #2
 8008cfa:	4620      	mov	r0, r4
 8008cfc:	f000 fc97 	bl	800962e <_calloc_r>
 8008d00:	b160      	cbz	r0, 8008d1c <_Balloc+0x64>
 8008d02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d06:	e00e      	b.n	8008d26 <_Balloc+0x6e>
 8008d08:	2221      	movs	r2, #33	; 0x21
 8008d0a:	2104      	movs	r1, #4
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	f000 fc8e 	bl	800962e <_calloc_r>
 8008d12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d14:	60f0      	str	r0, [r6, #12]
 8008d16:	68db      	ldr	r3, [r3, #12]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1e4      	bne.n	8008ce6 <_Balloc+0x2e>
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	bd70      	pop	{r4, r5, r6, pc}
 8008d20:	6802      	ldr	r2, [r0, #0]
 8008d22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d26:	2300      	movs	r3, #0
 8008d28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d2c:	e7f7      	b.n	8008d1e <_Balloc+0x66>
 8008d2e:	bf00      	nop
 8008d30:	0800aa96 	.word	0x0800aa96
 8008d34:	0800ab9c 	.word	0x0800ab9c

08008d38 <_Bfree>:
 8008d38:	b570      	push	{r4, r5, r6, lr}
 8008d3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d3c:	4605      	mov	r5, r0
 8008d3e:	460c      	mov	r4, r1
 8008d40:	b976      	cbnz	r6, 8008d60 <_Bfree+0x28>
 8008d42:	2010      	movs	r0, #16
 8008d44:	f7ff ff90 	bl	8008c68 <malloc>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	6268      	str	r0, [r5, #36]	; 0x24
 8008d4c:	b920      	cbnz	r0, 8008d58 <_Bfree+0x20>
 8008d4e:	4b09      	ldr	r3, [pc, #36]	; (8008d74 <_Bfree+0x3c>)
 8008d50:	4809      	ldr	r0, [pc, #36]	; (8008d78 <_Bfree+0x40>)
 8008d52:	218a      	movs	r1, #138	; 0x8a
 8008d54:	f000 feb8 	bl	8009ac8 <__assert_func>
 8008d58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d5c:	6006      	str	r6, [r0, #0]
 8008d5e:	60c6      	str	r6, [r0, #12]
 8008d60:	b13c      	cbz	r4, 8008d72 <_Bfree+0x3a>
 8008d62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008d64:	6862      	ldr	r2, [r4, #4]
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d6c:	6021      	str	r1, [r4, #0]
 8008d6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008d72:	bd70      	pop	{r4, r5, r6, pc}
 8008d74:	0800aa96 	.word	0x0800aa96
 8008d78:	0800ab9c 	.word	0x0800ab9c

08008d7c <__multadd>:
 8008d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d80:	690e      	ldr	r6, [r1, #16]
 8008d82:	4607      	mov	r7, r0
 8008d84:	4698      	mov	r8, r3
 8008d86:	460c      	mov	r4, r1
 8008d88:	f101 0014 	add.w	r0, r1, #20
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	6805      	ldr	r5, [r0, #0]
 8008d90:	b2a9      	uxth	r1, r5
 8008d92:	fb02 8101 	mla	r1, r2, r1, r8
 8008d96:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008d9a:	0c2d      	lsrs	r5, r5, #16
 8008d9c:	fb02 c505 	mla	r5, r2, r5, ip
 8008da0:	b289      	uxth	r1, r1
 8008da2:	3301      	adds	r3, #1
 8008da4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008da8:	429e      	cmp	r6, r3
 8008daa:	f840 1b04 	str.w	r1, [r0], #4
 8008dae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008db2:	dcec      	bgt.n	8008d8e <__multadd+0x12>
 8008db4:	f1b8 0f00 	cmp.w	r8, #0
 8008db8:	d022      	beq.n	8008e00 <__multadd+0x84>
 8008dba:	68a3      	ldr	r3, [r4, #8]
 8008dbc:	42b3      	cmp	r3, r6
 8008dbe:	dc19      	bgt.n	8008df4 <__multadd+0x78>
 8008dc0:	6861      	ldr	r1, [r4, #4]
 8008dc2:	4638      	mov	r0, r7
 8008dc4:	3101      	adds	r1, #1
 8008dc6:	f7ff ff77 	bl	8008cb8 <_Balloc>
 8008dca:	4605      	mov	r5, r0
 8008dcc:	b928      	cbnz	r0, 8008dda <__multadd+0x5e>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	4b0d      	ldr	r3, [pc, #52]	; (8008e08 <__multadd+0x8c>)
 8008dd2:	480e      	ldr	r0, [pc, #56]	; (8008e0c <__multadd+0x90>)
 8008dd4:	21b5      	movs	r1, #181	; 0xb5
 8008dd6:	f000 fe77 	bl	8009ac8 <__assert_func>
 8008dda:	6922      	ldr	r2, [r4, #16]
 8008ddc:	3202      	adds	r2, #2
 8008dde:	f104 010c 	add.w	r1, r4, #12
 8008de2:	0092      	lsls	r2, r2, #2
 8008de4:	300c      	adds	r0, #12
 8008de6:	f7ff ff59 	bl	8008c9c <memcpy>
 8008dea:	4621      	mov	r1, r4
 8008dec:	4638      	mov	r0, r7
 8008dee:	f7ff ffa3 	bl	8008d38 <_Bfree>
 8008df2:	462c      	mov	r4, r5
 8008df4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008df8:	3601      	adds	r6, #1
 8008dfa:	f8c3 8014 	str.w	r8, [r3, #20]
 8008dfe:	6126      	str	r6, [r4, #16]
 8008e00:	4620      	mov	r0, r4
 8008e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e06:	bf00      	nop
 8008e08:	0800ab0c 	.word	0x0800ab0c
 8008e0c:	0800ab9c 	.word	0x0800ab9c

08008e10 <__s2b>:
 8008e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e14:	460c      	mov	r4, r1
 8008e16:	4615      	mov	r5, r2
 8008e18:	461f      	mov	r7, r3
 8008e1a:	2209      	movs	r2, #9
 8008e1c:	3308      	adds	r3, #8
 8008e1e:	4606      	mov	r6, r0
 8008e20:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e24:	2100      	movs	r1, #0
 8008e26:	2201      	movs	r2, #1
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	db09      	blt.n	8008e40 <__s2b+0x30>
 8008e2c:	4630      	mov	r0, r6
 8008e2e:	f7ff ff43 	bl	8008cb8 <_Balloc>
 8008e32:	b940      	cbnz	r0, 8008e46 <__s2b+0x36>
 8008e34:	4602      	mov	r2, r0
 8008e36:	4b19      	ldr	r3, [pc, #100]	; (8008e9c <__s2b+0x8c>)
 8008e38:	4819      	ldr	r0, [pc, #100]	; (8008ea0 <__s2b+0x90>)
 8008e3a:	21ce      	movs	r1, #206	; 0xce
 8008e3c:	f000 fe44 	bl	8009ac8 <__assert_func>
 8008e40:	0052      	lsls	r2, r2, #1
 8008e42:	3101      	adds	r1, #1
 8008e44:	e7f0      	b.n	8008e28 <__s2b+0x18>
 8008e46:	9b08      	ldr	r3, [sp, #32]
 8008e48:	6143      	str	r3, [r0, #20]
 8008e4a:	2d09      	cmp	r5, #9
 8008e4c:	f04f 0301 	mov.w	r3, #1
 8008e50:	6103      	str	r3, [r0, #16]
 8008e52:	dd16      	ble.n	8008e82 <__s2b+0x72>
 8008e54:	f104 0909 	add.w	r9, r4, #9
 8008e58:	46c8      	mov	r8, r9
 8008e5a:	442c      	add	r4, r5
 8008e5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008e60:	4601      	mov	r1, r0
 8008e62:	3b30      	subs	r3, #48	; 0x30
 8008e64:	220a      	movs	r2, #10
 8008e66:	4630      	mov	r0, r6
 8008e68:	f7ff ff88 	bl	8008d7c <__multadd>
 8008e6c:	45a0      	cmp	r8, r4
 8008e6e:	d1f5      	bne.n	8008e5c <__s2b+0x4c>
 8008e70:	f1a5 0408 	sub.w	r4, r5, #8
 8008e74:	444c      	add	r4, r9
 8008e76:	1b2d      	subs	r5, r5, r4
 8008e78:	1963      	adds	r3, r4, r5
 8008e7a:	42bb      	cmp	r3, r7
 8008e7c:	db04      	blt.n	8008e88 <__s2b+0x78>
 8008e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e82:	340a      	adds	r4, #10
 8008e84:	2509      	movs	r5, #9
 8008e86:	e7f6      	b.n	8008e76 <__s2b+0x66>
 8008e88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008e8c:	4601      	mov	r1, r0
 8008e8e:	3b30      	subs	r3, #48	; 0x30
 8008e90:	220a      	movs	r2, #10
 8008e92:	4630      	mov	r0, r6
 8008e94:	f7ff ff72 	bl	8008d7c <__multadd>
 8008e98:	e7ee      	b.n	8008e78 <__s2b+0x68>
 8008e9a:	bf00      	nop
 8008e9c:	0800ab0c 	.word	0x0800ab0c
 8008ea0:	0800ab9c 	.word	0x0800ab9c

08008ea4 <__hi0bits>:
 8008ea4:	0c03      	lsrs	r3, r0, #16
 8008ea6:	041b      	lsls	r3, r3, #16
 8008ea8:	b9d3      	cbnz	r3, 8008ee0 <__hi0bits+0x3c>
 8008eaa:	0400      	lsls	r0, r0, #16
 8008eac:	2310      	movs	r3, #16
 8008eae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008eb2:	bf04      	itt	eq
 8008eb4:	0200      	lsleq	r0, r0, #8
 8008eb6:	3308      	addeq	r3, #8
 8008eb8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ebc:	bf04      	itt	eq
 8008ebe:	0100      	lsleq	r0, r0, #4
 8008ec0:	3304      	addeq	r3, #4
 8008ec2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008ec6:	bf04      	itt	eq
 8008ec8:	0080      	lsleq	r0, r0, #2
 8008eca:	3302      	addeq	r3, #2
 8008ecc:	2800      	cmp	r0, #0
 8008ece:	db05      	blt.n	8008edc <__hi0bits+0x38>
 8008ed0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008ed4:	f103 0301 	add.w	r3, r3, #1
 8008ed8:	bf08      	it	eq
 8008eda:	2320      	moveq	r3, #32
 8008edc:	4618      	mov	r0, r3
 8008ede:	4770      	bx	lr
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	e7e4      	b.n	8008eae <__hi0bits+0xa>

08008ee4 <__lo0bits>:
 8008ee4:	6803      	ldr	r3, [r0, #0]
 8008ee6:	f013 0207 	ands.w	r2, r3, #7
 8008eea:	4601      	mov	r1, r0
 8008eec:	d00b      	beq.n	8008f06 <__lo0bits+0x22>
 8008eee:	07da      	lsls	r2, r3, #31
 8008ef0:	d424      	bmi.n	8008f3c <__lo0bits+0x58>
 8008ef2:	0798      	lsls	r0, r3, #30
 8008ef4:	bf49      	itett	mi
 8008ef6:	085b      	lsrmi	r3, r3, #1
 8008ef8:	089b      	lsrpl	r3, r3, #2
 8008efa:	2001      	movmi	r0, #1
 8008efc:	600b      	strmi	r3, [r1, #0]
 8008efe:	bf5c      	itt	pl
 8008f00:	600b      	strpl	r3, [r1, #0]
 8008f02:	2002      	movpl	r0, #2
 8008f04:	4770      	bx	lr
 8008f06:	b298      	uxth	r0, r3
 8008f08:	b9b0      	cbnz	r0, 8008f38 <__lo0bits+0x54>
 8008f0a:	0c1b      	lsrs	r3, r3, #16
 8008f0c:	2010      	movs	r0, #16
 8008f0e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f12:	bf04      	itt	eq
 8008f14:	0a1b      	lsreq	r3, r3, #8
 8008f16:	3008      	addeq	r0, #8
 8008f18:	071a      	lsls	r2, r3, #28
 8008f1a:	bf04      	itt	eq
 8008f1c:	091b      	lsreq	r3, r3, #4
 8008f1e:	3004      	addeq	r0, #4
 8008f20:	079a      	lsls	r2, r3, #30
 8008f22:	bf04      	itt	eq
 8008f24:	089b      	lsreq	r3, r3, #2
 8008f26:	3002      	addeq	r0, #2
 8008f28:	07da      	lsls	r2, r3, #31
 8008f2a:	d403      	bmi.n	8008f34 <__lo0bits+0x50>
 8008f2c:	085b      	lsrs	r3, r3, #1
 8008f2e:	f100 0001 	add.w	r0, r0, #1
 8008f32:	d005      	beq.n	8008f40 <__lo0bits+0x5c>
 8008f34:	600b      	str	r3, [r1, #0]
 8008f36:	4770      	bx	lr
 8008f38:	4610      	mov	r0, r2
 8008f3a:	e7e8      	b.n	8008f0e <__lo0bits+0x2a>
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	4770      	bx	lr
 8008f40:	2020      	movs	r0, #32
 8008f42:	4770      	bx	lr

08008f44 <__i2b>:
 8008f44:	b510      	push	{r4, lr}
 8008f46:	460c      	mov	r4, r1
 8008f48:	2101      	movs	r1, #1
 8008f4a:	f7ff feb5 	bl	8008cb8 <_Balloc>
 8008f4e:	4602      	mov	r2, r0
 8008f50:	b928      	cbnz	r0, 8008f5e <__i2b+0x1a>
 8008f52:	4b05      	ldr	r3, [pc, #20]	; (8008f68 <__i2b+0x24>)
 8008f54:	4805      	ldr	r0, [pc, #20]	; (8008f6c <__i2b+0x28>)
 8008f56:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008f5a:	f000 fdb5 	bl	8009ac8 <__assert_func>
 8008f5e:	2301      	movs	r3, #1
 8008f60:	6144      	str	r4, [r0, #20]
 8008f62:	6103      	str	r3, [r0, #16]
 8008f64:	bd10      	pop	{r4, pc}
 8008f66:	bf00      	nop
 8008f68:	0800ab0c 	.word	0x0800ab0c
 8008f6c:	0800ab9c 	.word	0x0800ab9c

08008f70 <__multiply>:
 8008f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f74:	4614      	mov	r4, r2
 8008f76:	690a      	ldr	r2, [r1, #16]
 8008f78:	6923      	ldr	r3, [r4, #16]
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	bfb8      	it	lt
 8008f7e:	460b      	movlt	r3, r1
 8008f80:	460d      	mov	r5, r1
 8008f82:	bfbc      	itt	lt
 8008f84:	4625      	movlt	r5, r4
 8008f86:	461c      	movlt	r4, r3
 8008f88:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008f8c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008f90:	68ab      	ldr	r3, [r5, #8]
 8008f92:	6869      	ldr	r1, [r5, #4]
 8008f94:	eb0a 0709 	add.w	r7, sl, r9
 8008f98:	42bb      	cmp	r3, r7
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	bfb8      	it	lt
 8008f9e:	3101      	addlt	r1, #1
 8008fa0:	f7ff fe8a 	bl	8008cb8 <_Balloc>
 8008fa4:	b930      	cbnz	r0, 8008fb4 <__multiply+0x44>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	4b42      	ldr	r3, [pc, #264]	; (80090b4 <__multiply+0x144>)
 8008faa:	4843      	ldr	r0, [pc, #268]	; (80090b8 <__multiply+0x148>)
 8008fac:	f240 115d 	movw	r1, #349	; 0x15d
 8008fb0:	f000 fd8a 	bl	8009ac8 <__assert_func>
 8008fb4:	f100 0614 	add.w	r6, r0, #20
 8008fb8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008fbc:	4633      	mov	r3, r6
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	4543      	cmp	r3, r8
 8008fc2:	d31e      	bcc.n	8009002 <__multiply+0x92>
 8008fc4:	f105 0c14 	add.w	ip, r5, #20
 8008fc8:	f104 0314 	add.w	r3, r4, #20
 8008fcc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008fd0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008fd4:	9202      	str	r2, [sp, #8]
 8008fd6:	ebac 0205 	sub.w	r2, ip, r5
 8008fda:	3a15      	subs	r2, #21
 8008fdc:	f022 0203 	bic.w	r2, r2, #3
 8008fe0:	3204      	adds	r2, #4
 8008fe2:	f105 0115 	add.w	r1, r5, #21
 8008fe6:	458c      	cmp	ip, r1
 8008fe8:	bf38      	it	cc
 8008fea:	2204      	movcc	r2, #4
 8008fec:	9201      	str	r2, [sp, #4]
 8008fee:	9a02      	ldr	r2, [sp, #8]
 8008ff0:	9303      	str	r3, [sp, #12]
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d808      	bhi.n	8009008 <__multiply+0x98>
 8008ff6:	2f00      	cmp	r7, #0
 8008ff8:	dc55      	bgt.n	80090a6 <__multiply+0x136>
 8008ffa:	6107      	str	r7, [r0, #16]
 8008ffc:	b005      	add	sp, #20
 8008ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009002:	f843 2b04 	str.w	r2, [r3], #4
 8009006:	e7db      	b.n	8008fc0 <__multiply+0x50>
 8009008:	f8b3 a000 	ldrh.w	sl, [r3]
 800900c:	f1ba 0f00 	cmp.w	sl, #0
 8009010:	d020      	beq.n	8009054 <__multiply+0xe4>
 8009012:	f105 0e14 	add.w	lr, r5, #20
 8009016:	46b1      	mov	r9, r6
 8009018:	2200      	movs	r2, #0
 800901a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800901e:	f8d9 b000 	ldr.w	fp, [r9]
 8009022:	b2a1      	uxth	r1, r4
 8009024:	fa1f fb8b 	uxth.w	fp, fp
 8009028:	fb0a b101 	mla	r1, sl, r1, fp
 800902c:	4411      	add	r1, r2
 800902e:	f8d9 2000 	ldr.w	r2, [r9]
 8009032:	0c24      	lsrs	r4, r4, #16
 8009034:	0c12      	lsrs	r2, r2, #16
 8009036:	fb0a 2404 	mla	r4, sl, r4, r2
 800903a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800903e:	b289      	uxth	r1, r1
 8009040:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009044:	45f4      	cmp	ip, lr
 8009046:	f849 1b04 	str.w	r1, [r9], #4
 800904a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800904e:	d8e4      	bhi.n	800901a <__multiply+0xaa>
 8009050:	9901      	ldr	r1, [sp, #4]
 8009052:	5072      	str	r2, [r6, r1]
 8009054:	9a03      	ldr	r2, [sp, #12]
 8009056:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800905a:	3304      	adds	r3, #4
 800905c:	f1b9 0f00 	cmp.w	r9, #0
 8009060:	d01f      	beq.n	80090a2 <__multiply+0x132>
 8009062:	6834      	ldr	r4, [r6, #0]
 8009064:	f105 0114 	add.w	r1, r5, #20
 8009068:	46b6      	mov	lr, r6
 800906a:	f04f 0a00 	mov.w	sl, #0
 800906e:	880a      	ldrh	r2, [r1, #0]
 8009070:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009074:	fb09 b202 	mla	r2, r9, r2, fp
 8009078:	4492      	add	sl, r2
 800907a:	b2a4      	uxth	r4, r4
 800907c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009080:	f84e 4b04 	str.w	r4, [lr], #4
 8009084:	f851 4b04 	ldr.w	r4, [r1], #4
 8009088:	f8be 2000 	ldrh.w	r2, [lr]
 800908c:	0c24      	lsrs	r4, r4, #16
 800908e:	fb09 2404 	mla	r4, r9, r4, r2
 8009092:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009096:	458c      	cmp	ip, r1
 8009098:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800909c:	d8e7      	bhi.n	800906e <__multiply+0xfe>
 800909e:	9a01      	ldr	r2, [sp, #4]
 80090a0:	50b4      	str	r4, [r6, r2]
 80090a2:	3604      	adds	r6, #4
 80090a4:	e7a3      	b.n	8008fee <__multiply+0x7e>
 80090a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d1a5      	bne.n	8008ffa <__multiply+0x8a>
 80090ae:	3f01      	subs	r7, #1
 80090b0:	e7a1      	b.n	8008ff6 <__multiply+0x86>
 80090b2:	bf00      	nop
 80090b4:	0800ab0c 	.word	0x0800ab0c
 80090b8:	0800ab9c 	.word	0x0800ab9c

080090bc <__pow5mult>:
 80090bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090c0:	4615      	mov	r5, r2
 80090c2:	f012 0203 	ands.w	r2, r2, #3
 80090c6:	4606      	mov	r6, r0
 80090c8:	460f      	mov	r7, r1
 80090ca:	d007      	beq.n	80090dc <__pow5mult+0x20>
 80090cc:	4c25      	ldr	r4, [pc, #148]	; (8009164 <__pow5mult+0xa8>)
 80090ce:	3a01      	subs	r2, #1
 80090d0:	2300      	movs	r3, #0
 80090d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090d6:	f7ff fe51 	bl	8008d7c <__multadd>
 80090da:	4607      	mov	r7, r0
 80090dc:	10ad      	asrs	r5, r5, #2
 80090de:	d03d      	beq.n	800915c <__pow5mult+0xa0>
 80090e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80090e2:	b97c      	cbnz	r4, 8009104 <__pow5mult+0x48>
 80090e4:	2010      	movs	r0, #16
 80090e6:	f7ff fdbf 	bl	8008c68 <malloc>
 80090ea:	4602      	mov	r2, r0
 80090ec:	6270      	str	r0, [r6, #36]	; 0x24
 80090ee:	b928      	cbnz	r0, 80090fc <__pow5mult+0x40>
 80090f0:	4b1d      	ldr	r3, [pc, #116]	; (8009168 <__pow5mult+0xac>)
 80090f2:	481e      	ldr	r0, [pc, #120]	; (800916c <__pow5mult+0xb0>)
 80090f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80090f8:	f000 fce6 	bl	8009ac8 <__assert_func>
 80090fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009100:	6004      	str	r4, [r0, #0]
 8009102:	60c4      	str	r4, [r0, #12]
 8009104:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009108:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800910c:	b94c      	cbnz	r4, 8009122 <__pow5mult+0x66>
 800910e:	f240 2171 	movw	r1, #625	; 0x271
 8009112:	4630      	mov	r0, r6
 8009114:	f7ff ff16 	bl	8008f44 <__i2b>
 8009118:	2300      	movs	r3, #0
 800911a:	f8c8 0008 	str.w	r0, [r8, #8]
 800911e:	4604      	mov	r4, r0
 8009120:	6003      	str	r3, [r0, #0]
 8009122:	f04f 0900 	mov.w	r9, #0
 8009126:	07eb      	lsls	r3, r5, #31
 8009128:	d50a      	bpl.n	8009140 <__pow5mult+0x84>
 800912a:	4639      	mov	r1, r7
 800912c:	4622      	mov	r2, r4
 800912e:	4630      	mov	r0, r6
 8009130:	f7ff ff1e 	bl	8008f70 <__multiply>
 8009134:	4639      	mov	r1, r7
 8009136:	4680      	mov	r8, r0
 8009138:	4630      	mov	r0, r6
 800913a:	f7ff fdfd 	bl	8008d38 <_Bfree>
 800913e:	4647      	mov	r7, r8
 8009140:	106d      	asrs	r5, r5, #1
 8009142:	d00b      	beq.n	800915c <__pow5mult+0xa0>
 8009144:	6820      	ldr	r0, [r4, #0]
 8009146:	b938      	cbnz	r0, 8009158 <__pow5mult+0x9c>
 8009148:	4622      	mov	r2, r4
 800914a:	4621      	mov	r1, r4
 800914c:	4630      	mov	r0, r6
 800914e:	f7ff ff0f 	bl	8008f70 <__multiply>
 8009152:	6020      	str	r0, [r4, #0]
 8009154:	f8c0 9000 	str.w	r9, [r0]
 8009158:	4604      	mov	r4, r0
 800915a:	e7e4      	b.n	8009126 <__pow5mult+0x6a>
 800915c:	4638      	mov	r0, r7
 800915e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009162:	bf00      	nop
 8009164:	0800acf0 	.word	0x0800acf0
 8009168:	0800aa96 	.word	0x0800aa96
 800916c:	0800ab9c 	.word	0x0800ab9c

08009170 <__lshift>:
 8009170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009174:	460c      	mov	r4, r1
 8009176:	6849      	ldr	r1, [r1, #4]
 8009178:	6923      	ldr	r3, [r4, #16]
 800917a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800917e:	68a3      	ldr	r3, [r4, #8]
 8009180:	4607      	mov	r7, r0
 8009182:	4691      	mov	r9, r2
 8009184:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009188:	f108 0601 	add.w	r6, r8, #1
 800918c:	42b3      	cmp	r3, r6
 800918e:	db0b      	blt.n	80091a8 <__lshift+0x38>
 8009190:	4638      	mov	r0, r7
 8009192:	f7ff fd91 	bl	8008cb8 <_Balloc>
 8009196:	4605      	mov	r5, r0
 8009198:	b948      	cbnz	r0, 80091ae <__lshift+0x3e>
 800919a:	4602      	mov	r2, r0
 800919c:	4b28      	ldr	r3, [pc, #160]	; (8009240 <__lshift+0xd0>)
 800919e:	4829      	ldr	r0, [pc, #164]	; (8009244 <__lshift+0xd4>)
 80091a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80091a4:	f000 fc90 	bl	8009ac8 <__assert_func>
 80091a8:	3101      	adds	r1, #1
 80091aa:	005b      	lsls	r3, r3, #1
 80091ac:	e7ee      	b.n	800918c <__lshift+0x1c>
 80091ae:	2300      	movs	r3, #0
 80091b0:	f100 0114 	add.w	r1, r0, #20
 80091b4:	f100 0210 	add.w	r2, r0, #16
 80091b8:	4618      	mov	r0, r3
 80091ba:	4553      	cmp	r3, sl
 80091bc:	db33      	blt.n	8009226 <__lshift+0xb6>
 80091be:	6920      	ldr	r0, [r4, #16]
 80091c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091c4:	f104 0314 	add.w	r3, r4, #20
 80091c8:	f019 091f 	ands.w	r9, r9, #31
 80091cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091d4:	d02b      	beq.n	800922e <__lshift+0xbe>
 80091d6:	f1c9 0e20 	rsb	lr, r9, #32
 80091da:	468a      	mov	sl, r1
 80091dc:	2200      	movs	r2, #0
 80091de:	6818      	ldr	r0, [r3, #0]
 80091e0:	fa00 f009 	lsl.w	r0, r0, r9
 80091e4:	4302      	orrs	r2, r0
 80091e6:	f84a 2b04 	str.w	r2, [sl], #4
 80091ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80091ee:	459c      	cmp	ip, r3
 80091f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80091f4:	d8f3      	bhi.n	80091de <__lshift+0x6e>
 80091f6:	ebac 0304 	sub.w	r3, ip, r4
 80091fa:	3b15      	subs	r3, #21
 80091fc:	f023 0303 	bic.w	r3, r3, #3
 8009200:	3304      	adds	r3, #4
 8009202:	f104 0015 	add.w	r0, r4, #21
 8009206:	4584      	cmp	ip, r0
 8009208:	bf38      	it	cc
 800920a:	2304      	movcc	r3, #4
 800920c:	50ca      	str	r2, [r1, r3]
 800920e:	b10a      	cbz	r2, 8009214 <__lshift+0xa4>
 8009210:	f108 0602 	add.w	r6, r8, #2
 8009214:	3e01      	subs	r6, #1
 8009216:	4638      	mov	r0, r7
 8009218:	612e      	str	r6, [r5, #16]
 800921a:	4621      	mov	r1, r4
 800921c:	f7ff fd8c 	bl	8008d38 <_Bfree>
 8009220:	4628      	mov	r0, r5
 8009222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009226:	f842 0f04 	str.w	r0, [r2, #4]!
 800922a:	3301      	adds	r3, #1
 800922c:	e7c5      	b.n	80091ba <__lshift+0x4a>
 800922e:	3904      	subs	r1, #4
 8009230:	f853 2b04 	ldr.w	r2, [r3], #4
 8009234:	f841 2f04 	str.w	r2, [r1, #4]!
 8009238:	459c      	cmp	ip, r3
 800923a:	d8f9      	bhi.n	8009230 <__lshift+0xc0>
 800923c:	e7ea      	b.n	8009214 <__lshift+0xa4>
 800923e:	bf00      	nop
 8009240:	0800ab0c 	.word	0x0800ab0c
 8009244:	0800ab9c 	.word	0x0800ab9c

08009248 <__mcmp>:
 8009248:	b530      	push	{r4, r5, lr}
 800924a:	6902      	ldr	r2, [r0, #16]
 800924c:	690c      	ldr	r4, [r1, #16]
 800924e:	1b12      	subs	r2, r2, r4
 8009250:	d10e      	bne.n	8009270 <__mcmp+0x28>
 8009252:	f100 0314 	add.w	r3, r0, #20
 8009256:	3114      	adds	r1, #20
 8009258:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800925c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009260:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009264:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009268:	42a5      	cmp	r5, r4
 800926a:	d003      	beq.n	8009274 <__mcmp+0x2c>
 800926c:	d305      	bcc.n	800927a <__mcmp+0x32>
 800926e:	2201      	movs	r2, #1
 8009270:	4610      	mov	r0, r2
 8009272:	bd30      	pop	{r4, r5, pc}
 8009274:	4283      	cmp	r3, r0
 8009276:	d3f3      	bcc.n	8009260 <__mcmp+0x18>
 8009278:	e7fa      	b.n	8009270 <__mcmp+0x28>
 800927a:	f04f 32ff 	mov.w	r2, #4294967295
 800927e:	e7f7      	b.n	8009270 <__mcmp+0x28>

08009280 <__mdiff>:
 8009280:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009284:	460c      	mov	r4, r1
 8009286:	4606      	mov	r6, r0
 8009288:	4611      	mov	r1, r2
 800928a:	4620      	mov	r0, r4
 800928c:	4617      	mov	r7, r2
 800928e:	f7ff ffdb 	bl	8009248 <__mcmp>
 8009292:	1e05      	subs	r5, r0, #0
 8009294:	d110      	bne.n	80092b8 <__mdiff+0x38>
 8009296:	4629      	mov	r1, r5
 8009298:	4630      	mov	r0, r6
 800929a:	f7ff fd0d 	bl	8008cb8 <_Balloc>
 800929e:	b930      	cbnz	r0, 80092ae <__mdiff+0x2e>
 80092a0:	4b39      	ldr	r3, [pc, #228]	; (8009388 <__mdiff+0x108>)
 80092a2:	4602      	mov	r2, r0
 80092a4:	f240 2132 	movw	r1, #562	; 0x232
 80092a8:	4838      	ldr	r0, [pc, #224]	; (800938c <__mdiff+0x10c>)
 80092aa:	f000 fc0d 	bl	8009ac8 <__assert_func>
 80092ae:	2301      	movs	r3, #1
 80092b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b8:	bfa4      	itt	ge
 80092ba:	463b      	movge	r3, r7
 80092bc:	4627      	movge	r7, r4
 80092be:	4630      	mov	r0, r6
 80092c0:	6879      	ldr	r1, [r7, #4]
 80092c2:	bfa6      	itte	ge
 80092c4:	461c      	movge	r4, r3
 80092c6:	2500      	movge	r5, #0
 80092c8:	2501      	movlt	r5, #1
 80092ca:	f7ff fcf5 	bl	8008cb8 <_Balloc>
 80092ce:	b920      	cbnz	r0, 80092da <__mdiff+0x5a>
 80092d0:	4b2d      	ldr	r3, [pc, #180]	; (8009388 <__mdiff+0x108>)
 80092d2:	4602      	mov	r2, r0
 80092d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80092d8:	e7e6      	b.n	80092a8 <__mdiff+0x28>
 80092da:	693e      	ldr	r6, [r7, #16]
 80092dc:	60c5      	str	r5, [r0, #12]
 80092de:	6925      	ldr	r5, [r4, #16]
 80092e0:	f107 0114 	add.w	r1, r7, #20
 80092e4:	f104 0914 	add.w	r9, r4, #20
 80092e8:	f100 0e14 	add.w	lr, r0, #20
 80092ec:	f107 0210 	add.w	r2, r7, #16
 80092f0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80092f4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80092f8:	46f2      	mov	sl, lr
 80092fa:	2700      	movs	r7, #0
 80092fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8009300:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009304:	fa1f f883 	uxth.w	r8, r3
 8009308:	fa17 f78b 	uxtah	r7, r7, fp
 800930c:	0c1b      	lsrs	r3, r3, #16
 800930e:	eba7 0808 	sub.w	r8, r7, r8
 8009312:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009316:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800931a:	fa1f f888 	uxth.w	r8, r8
 800931e:	141f      	asrs	r7, r3, #16
 8009320:	454d      	cmp	r5, r9
 8009322:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009326:	f84a 3b04 	str.w	r3, [sl], #4
 800932a:	d8e7      	bhi.n	80092fc <__mdiff+0x7c>
 800932c:	1b2b      	subs	r3, r5, r4
 800932e:	3b15      	subs	r3, #21
 8009330:	f023 0303 	bic.w	r3, r3, #3
 8009334:	3304      	adds	r3, #4
 8009336:	3415      	adds	r4, #21
 8009338:	42a5      	cmp	r5, r4
 800933a:	bf38      	it	cc
 800933c:	2304      	movcc	r3, #4
 800933e:	4419      	add	r1, r3
 8009340:	4473      	add	r3, lr
 8009342:	469e      	mov	lr, r3
 8009344:	460d      	mov	r5, r1
 8009346:	4565      	cmp	r5, ip
 8009348:	d30e      	bcc.n	8009368 <__mdiff+0xe8>
 800934a:	f10c 0203 	add.w	r2, ip, #3
 800934e:	1a52      	subs	r2, r2, r1
 8009350:	f022 0203 	bic.w	r2, r2, #3
 8009354:	3903      	subs	r1, #3
 8009356:	458c      	cmp	ip, r1
 8009358:	bf38      	it	cc
 800935a:	2200      	movcc	r2, #0
 800935c:	441a      	add	r2, r3
 800935e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009362:	b17b      	cbz	r3, 8009384 <__mdiff+0x104>
 8009364:	6106      	str	r6, [r0, #16]
 8009366:	e7a5      	b.n	80092b4 <__mdiff+0x34>
 8009368:	f855 8b04 	ldr.w	r8, [r5], #4
 800936c:	fa17 f488 	uxtah	r4, r7, r8
 8009370:	1422      	asrs	r2, r4, #16
 8009372:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009376:	b2a4      	uxth	r4, r4
 8009378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800937c:	f84e 4b04 	str.w	r4, [lr], #4
 8009380:	1417      	asrs	r7, r2, #16
 8009382:	e7e0      	b.n	8009346 <__mdiff+0xc6>
 8009384:	3e01      	subs	r6, #1
 8009386:	e7ea      	b.n	800935e <__mdiff+0xde>
 8009388:	0800ab0c 	.word	0x0800ab0c
 800938c:	0800ab9c 	.word	0x0800ab9c

08009390 <__ulp>:
 8009390:	b082      	sub	sp, #8
 8009392:	ed8d 0b00 	vstr	d0, [sp]
 8009396:	9b01      	ldr	r3, [sp, #4]
 8009398:	4912      	ldr	r1, [pc, #72]	; (80093e4 <__ulp+0x54>)
 800939a:	4019      	ands	r1, r3
 800939c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80093a0:	2900      	cmp	r1, #0
 80093a2:	dd05      	ble.n	80093b0 <__ulp+0x20>
 80093a4:	2200      	movs	r2, #0
 80093a6:	460b      	mov	r3, r1
 80093a8:	ec43 2b10 	vmov	d0, r2, r3
 80093ac:	b002      	add	sp, #8
 80093ae:	4770      	bx	lr
 80093b0:	4249      	negs	r1, r1
 80093b2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80093b6:	ea4f 5021 	mov.w	r0, r1, asr #20
 80093ba:	f04f 0200 	mov.w	r2, #0
 80093be:	f04f 0300 	mov.w	r3, #0
 80093c2:	da04      	bge.n	80093ce <__ulp+0x3e>
 80093c4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80093c8:	fa41 f300 	asr.w	r3, r1, r0
 80093cc:	e7ec      	b.n	80093a8 <__ulp+0x18>
 80093ce:	f1a0 0114 	sub.w	r1, r0, #20
 80093d2:	291e      	cmp	r1, #30
 80093d4:	bfda      	itte	le
 80093d6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80093da:	fa20 f101 	lsrle.w	r1, r0, r1
 80093de:	2101      	movgt	r1, #1
 80093e0:	460a      	mov	r2, r1
 80093e2:	e7e1      	b.n	80093a8 <__ulp+0x18>
 80093e4:	7ff00000 	.word	0x7ff00000

080093e8 <__b2d>:
 80093e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ea:	6905      	ldr	r5, [r0, #16]
 80093ec:	f100 0714 	add.w	r7, r0, #20
 80093f0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80093f4:	1f2e      	subs	r6, r5, #4
 80093f6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80093fa:	4620      	mov	r0, r4
 80093fc:	f7ff fd52 	bl	8008ea4 <__hi0bits>
 8009400:	f1c0 0320 	rsb	r3, r0, #32
 8009404:	280a      	cmp	r0, #10
 8009406:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009484 <__b2d+0x9c>
 800940a:	600b      	str	r3, [r1, #0]
 800940c:	dc14      	bgt.n	8009438 <__b2d+0x50>
 800940e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009412:	fa24 f10e 	lsr.w	r1, r4, lr
 8009416:	42b7      	cmp	r7, r6
 8009418:	ea41 030c 	orr.w	r3, r1, ip
 800941c:	bf34      	ite	cc
 800941e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009422:	2100      	movcs	r1, #0
 8009424:	3015      	adds	r0, #21
 8009426:	fa04 f000 	lsl.w	r0, r4, r0
 800942a:	fa21 f10e 	lsr.w	r1, r1, lr
 800942e:	ea40 0201 	orr.w	r2, r0, r1
 8009432:	ec43 2b10 	vmov	d0, r2, r3
 8009436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009438:	42b7      	cmp	r7, r6
 800943a:	bf3a      	itte	cc
 800943c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009440:	f1a5 0608 	subcc.w	r6, r5, #8
 8009444:	2100      	movcs	r1, #0
 8009446:	380b      	subs	r0, #11
 8009448:	d017      	beq.n	800947a <__b2d+0x92>
 800944a:	f1c0 0c20 	rsb	ip, r0, #32
 800944e:	fa04 f500 	lsl.w	r5, r4, r0
 8009452:	42be      	cmp	r6, r7
 8009454:	fa21 f40c 	lsr.w	r4, r1, ip
 8009458:	ea45 0504 	orr.w	r5, r5, r4
 800945c:	bf8c      	ite	hi
 800945e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009462:	2400      	movls	r4, #0
 8009464:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009468:	fa01 f000 	lsl.w	r0, r1, r0
 800946c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009470:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009474:	ea40 0204 	orr.w	r2, r0, r4
 8009478:	e7db      	b.n	8009432 <__b2d+0x4a>
 800947a:	ea44 030c 	orr.w	r3, r4, ip
 800947e:	460a      	mov	r2, r1
 8009480:	e7d7      	b.n	8009432 <__b2d+0x4a>
 8009482:	bf00      	nop
 8009484:	3ff00000 	.word	0x3ff00000

08009488 <__d2b>:
 8009488:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800948c:	4689      	mov	r9, r1
 800948e:	2101      	movs	r1, #1
 8009490:	ec57 6b10 	vmov	r6, r7, d0
 8009494:	4690      	mov	r8, r2
 8009496:	f7ff fc0f 	bl	8008cb8 <_Balloc>
 800949a:	4604      	mov	r4, r0
 800949c:	b930      	cbnz	r0, 80094ac <__d2b+0x24>
 800949e:	4602      	mov	r2, r0
 80094a0:	4b25      	ldr	r3, [pc, #148]	; (8009538 <__d2b+0xb0>)
 80094a2:	4826      	ldr	r0, [pc, #152]	; (800953c <__d2b+0xb4>)
 80094a4:	f240 310a 	movw	r1, #778	; 0x30a
 80094a8:	f000 fb0e 	bl	8009ac8 <__assert_func>
 80094ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80094b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80094b4:	bb35      	cbnz	r5, 8009504 <__d2b+0x7c>
 80094b6:	2e00      	cmp	r6, #0
 80094b8:	9301      	str	r3, [sp, #4]
 80094ba:	d028      	beq.n	800950e <__d2b+0x86>
 80094bc:	4668      	mov	r0, sp
 80094be:	9600      	str	r6, [sp, #0]
 80094c0:	f7ff fd10 	bl	8008ee4 <__lo0bits>
 80094c4:	9900      	ldr	r1, [sp, #0]
 80094c6:	b300      	cbz	r0, 800950a <__d2b+0x82>
 80094c8:	9a01      	ldr	r2, [sp, #4]
 80094ca:	f1c0 0320 	rsb	r3, r0, #32
 80094ce:	fa02 f303 	lsl.w	r3, r2, r3
 80094d2:	430b      	orrs	r3, r1
 80094d4:	40c2      	lsrs	r2, r0
 80094d6:	6163      	str	r3, [r4, #20]
 80094d8:	9201      	str	r2, [sp, #4]
 80094da:	9b01      	ldr	r3, [sp, #4]
 80094dc:	61a3      	str	r3, [r4, #24]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	bf14      	ite	ne
 80094e2:	2202      	movne	r2, #2
 80094e4:	2201      	moveq	r2, #1
 80094e6:	6122      	str	r2, [r4, #16]
 80094e8:	b1d5      	cbz	r5, 8009520 <__d2b+0x98>
 80094ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80094ee:	4405      	add	r5, r0
 80094f0:	f8c9 5000 	str.w	r5, [r9]
 80094f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80094f8:	f8c8 0000 	str.w	r0, [r8]
 80094fc:	4620      	mov	r0, r4
 80094fe:	b003      	add	sp, #12
 8009500:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009508:	e7d5      	b.n	80094b6 <__d2b+0x2e>
 800950a:	6161      	str	r1, [r4, #20]
 800950c:	e7e5      	b.n	80094da <__d2b+0x52>
 800950e:	a801      	add	r0, sp, #4
 8009510:	f7ff fce8 	bl	8008ee4 <__lo0bits>
 8009514:	9b01      	ldr	r3, [sp, #4]
 8009516:	6163      	str	r3, [r4, #20]
 8009518:	2201      	movs	r2, #1
 800951a:	6122      	str	r2, [r4, #16]
 800951c:	3020      	adds	r0, #32
 800951e:	e7e3      	b.n	80094e8 <__d2b+0x60>
 8009520:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009524:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009528:	f8c9 0000 	str.w	r0, [r9]
 800952c:	6918      	ldr	r0, [r3, #16]
 800952e:	f7ff fcb9 	bl	8008ea4 <__hi0bits>
 8009532:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009536:	e7df      	b.n	80094f8 <__d2b+0x70>
 8009538:	0800ab0c 	.word	0x0800ab0c
 800953c:	0800ab9c 	.word	0x0800ab9c

08009540 <__ratio>:
 8009540:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009544:	4688      	mov	r8, r1
 8009546:	4669      	mov	r1, sp
 8009548:	4681      	mov	r9, r0
 800954a:	f7ff ff4d 	bl	80093e8 <__b2d>
 800954e:	a901      	add	r1, sp, #4
 8009550:	4640      	mov	r0, r8
 8009552:	ec55 4b10 	vmov	r4, r5, d0
 8009556:	f7ff ff47 	bl	80093e8 <__b2d>
 800955a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800955e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009562:	eba3 0c02 	sub.w	ip, r3, r2
 8009566:	e9dd 3200 	ldrd	r3, r2, [sp]
 800956a:	1a9b      	subs	r3, r3, r2
 800956c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009570:	ec51 0b10 	vmov	r0, r1, d0
 8009574:	2b00      	cmp	r3, #0
 8009576:	bfd6      	itet	le
 8009578:	460a      	movle	r2, r1
 800957a:	462a      	movgt	r2, r5
 800957c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009580:	468b      	mov	fp, r1
 8009582:	462f      	mov	r7, r5
 8009584:	bfd4      	ite	le
 8009586:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800958a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800958e:	4620      	mov	r0, r4
 8009590:	ee10 2a10 	vmov	r2, s0
 8009594:	465b      	mov	r3, fp
 8009596:	4639      	mov	r1, r7
 8009598:	f7f7 f958 	bl	800084c <__aeabi_ddiv>
 800959c:	ec41 0b10 	vmov	d0, r0, r1
 80095a0:	b003      	add	sp, #12
 80095a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080095a6 <__copybits>:
 80095a6:	3901      	subs	r1, #1
 80095a8:	b570      	push	{r4, r5, r6, lr}
 80095aa:	1149      	asrs	r1, r1, #5
 80095ac:	6914      	ldr	r4, [r2, #16]
 80095ae:	3101      	adds	r1, #1
 80095b0:	f102 0314 	add.w	r3, r2, #20
 80095b4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80095b8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80095bc:	1f05      	subs	r5, r0, #4
 80095be:	42a3      	cmp	r3, r4
 80095c0:	d30c      	bcc.n	80095dc <__copybits+0x36>
 80095c2:	1aa3      	subs	r3, r4, r2
 80095c4:	3b11      	subs	r3, #17
 80095c6:	f023 0303 	bic.w	r3, r3, #3
 80095ca:	3211      	adds	r2, #17
 80095cc:	42a2      	cmp	r2, r4
 80095ce:	bf88      	it	hi
 80095d0:	2300      	movhi	r3, #0
 80095d2:	4418      	add	r0, r3
 80095d4:	2300      	movs	r3, #0
 80095d6:	4288      	cmp	r0, r1
 80095d8:	d305      	bcc.n	80095e6 <__copybits+0x40>
 80095da:	bd70      	pop	{r4, r5, r6, pc}
 80095dc:	f853 6b04 	ldr.w	r6, [r3], #4
 80095e0:	f845 6f04 	str.w	r6, [r5, #4]!
 80095e4:	e7eb      	b.n	80095be <__copybits+0x18>
 80095e6:	f840 3b04 	str.w	r3, [r0], #4
 80095ea:	e7f4      	b.n	80095d6 <__copybits+0x30>

080095ec <__any_on>:
 80095ec:	f100 0214 	add.w	r2, r0, #20
 80095f0:	6900      	ldr	r0, [r0, #16]
 80095f2:	114b      	asrs	r3, r1, #5
 80095f4:	4298      	cmp	r0, r3
 80095f6:	b510      	push	{r4, lr}
 80095f8:	db11      	blt.n	800961e <__any_on+0x32>
 80095fa:	dd0a      	ble.n	8009612 <__any_on+0x26>
 80095fc:	f011 011f 	ands.w	r1, r1, #31
 8009600:	d007      	beq.n	8009612 <__any_on+0x26>
 8009602:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009606:	fa24 f001 	lsr.w	r0, r4, r1
 800960a:	fa00 f101 	lsl.w	r1, r0, r1
 800960e:	428c      	cmp	r4, r1
 8009610:	d10b      	bne.n	800962a <__any_on+0x3e>
 8009612:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009616:	4293      	cmp	r3, r2
 8009618:	d803      	bhi.n	8009622 <__any_on+0x36>
 800961a:	2000      	movs	r0, #0
 800961c:	bd10      	pop	{r4, pc}
 800961e:	4603      	mov	r3, r0
 8009620:	e7f7      	b.n	8009612 <__any_on+0x26>
 8009622:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009626:	2900      	cmp	r1, #0
 8009628:	d0f5      	beq.n	8009616 <__any_on+0x2a>
 800962a:	2001      	movs	r0, #1
 800962c:	e7f6      	b.n	800961c <__any_on+0x30>

0800962e <_calloc_r>:
 800962e:	b513      	push	{r0, r1, r4, lr}
 8009630:	434a      	muls	r2, r1
 8009632:	4611      	mov	r1, r2
 8009634:	9201      	str	r2, [sp, #4]
 8009636:	f000 f859 	bl	80096ec <_malloc_r>
 800963a:	4604      	mov	r4, r0
 800963c:	b118      	cbz	r0, 8009646 <_calloc_r+0x18>
 800963e:	9a01      	ldr	r2, [sp, #4]
 8009640:	2100      	movs	r1, #0
 8009642:	f7fc fbc9 	bl	8005dd8 <memset>
 8009646:	4620      	mov	r0, r4
 8009648:	b002      	add	sp, #8
 800964a:	bd10      	pop	{r4, pc}

0800964c <_free_r>:
 800964c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800964e:	2900      	cmp	r1, #0
 8009650:	d048      	beq.n	80096e4 <_free_r+0x98>
 8009652:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009656:	9001      	str	r0, [sp, #4]
 8009658:	2b00      	cmp	r3, #0
 800965a:	f1a1 0404 	sub.w	r4, r1, #4
 800965e:	bfb8      	it	lt
 8009660:	18e4      	addlt	r4, r4, r3
 8009662:	f000 fa7b 	bl	8009b5c <__malloc_lock>
 8009666:	4a20      	ldr	r2, [pc, #128]	; (80096e8 <_free_r+0x9c>)
 8009668:	9801      	ldr	r0, [sp, #4]
 800966a:	6813      	ldr	r3, [r2, #0]
 800966c:	4615      	mov	r5, r2
 800966e:	b933      	cbnz	r3, 800967e <_free_r+0x32>
 8009670:	6063      	str	r3, [r4, #4]
 8009672:	6014      	str	r4, [r2, #0]
 8009674:	b003      	add	sp, #12
 8009676:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800967a:	f000 ba75 	b.w	8009b68 <__malloc_unlock>
 800967e:	42a3      	cmp	r3, r4
 8009680:	d90b      	bls.n	800969a <_free_r+0x4e>
 8009682:	6821      	ldr	r1, [r4, #0]
 8009684:	1862      	adds	r2, r4, r1
 8009686:	4293      	cmp	r3, r2
 8009688:	bf04      	itt	eq
 800968a:	681a      	ldreq	r2, [r3, #0]
 800968c:	685b      	ldreq	r3, [r3, #4]
 800968e:	6063      	str	r3, [r4, #4]
 8009690:	bf04      	itt	eq
 8009692:	1852      	addeq	r2, r2, r1
 8009694:	6022      	streq	r2, [r4, #0]
 8009696:	602c      	str	r4, [r5, #0]
 8009698:	e7ec      	b.n	8009674 <_free_r+0x28>
 800969a:	461a      	mov	r2, r3
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	b10b      	cbz	r3, 80096a4 <_free_r+0x58>
 80096a0:	42a3      	cmp	r3, r4
 80096a2:	d9fa      	bls.n	800969a <_free_r+0x4e>
 80096a4:	6811      	ldr	r1, [r2, #0]
 80096a6:	1855      	adds	r5, r2, r1
 80096a8:	42a5      	cmp	r5, r4
 80096aa:	d10b      	bne.n	80096c4 <_free_r+0x78>
 80096ac:	6824      	ldr	r4, [r4, #0]
 80096ae:	4421      	add	r1, r4
 80096b0:	1854      	adds	r4, r2, r1
 80096b2:	42a3      	cmp	r3, r4
 80096b4:	6011      	str	r1, [r2, #0]
 80096b6:	d1dd      	bne.n	8009674 <_free_r+0x28>
 80096b8:	681c      	ldr	r4, [r3, #0]
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	6053      	str	r3, [r2, #4]
 80096be:	4421      	add	r1, r4
 80096c0:	6011      	str	r1, [r2, #0]
 80096c2:	e7d7      	b.n	8009674 <_free_r+0x28>
 80096c4:	d902      	bls.n	80096cc <_free_r+0x80>
 80096c6:	230c      	movs	r3, #12
 80096c8:	6003      	str	r3, [r0, #0]
 80096ca:	e7d3      	b.n	8009674 <_free_r+0x28>
 80096cc:	6825      	ldr	r5, [r4, #0]
 80096ce:	1961      	adds	r1, r4, r5
 80096d0:	428b      	cmp	r3, r1
 80096d2:	bf04      	itt	eq
 80096d4:	6819      	ldreq	r1, [r3, #0]
 80096d6:	685b      	ldreq	r3, [r3, #4]
 80096d8:	6063      	str	r3, [r4, #4]
 80096da:	bf04      	itt	eq
 80096dc:	1949      	addeq	r1, r1, r5
 80096de:	6021      	streq	r1, [r4, #0]
 80096e0:	6054      	str	r4, [r2, #4]
 80096e2:	e7c7      	b.n	8009674 <_free_r+0x28>
 80096e4:	b003      	add	sp, #12
 80096e6:	bd30      	pop	{r4, r5, pc}
 80096e8:	2000021c 	.word	0x2000021c

080096ec <_malloc_r>:
 80096ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ee:	1ccd      	adds	r5, r1, #3
 80096f0:	f025 0503 	bic.w	r5, r5, #3
 80096f4:	3508      	adds	r5, #8
 80096f6:	2d0c      	cmp	r5, #12
 80096f8:	bf38      	it	cc
 80096fa:	250c      	movcc	r5, #12
 80096fc:	2d00      	cmp	r5, #0
 80096fe:	4606      	mov	r6, r0
 8009700:	db01      	blt.n	8009706 <_malloc_r+0x1a>
 8009702:	42a9      	cmp	r1, r5
 8009704:	d903      	bls.n	800970e <_malloc_r+0x22>
 8009706:	230c      	movs	r3, #12
 8009708:	6033      	str	r3, [r6, #0]
 800970a:	2000      	movs	r0, #0
 800970c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800970e:	f000 fa25 	bl	8009b5c <__malloc_lock>
 8009712:	4921      	ldr	r1, [pc, #132]	; (8009798 <_malloc_r+0xac>)
 8009714:	680a      	ldr	r2, [r1, #0]
 8009716:	4614      	mov	r4, r2
 8009718:	b99c      	cbnz	r4, 8009742 <_malloc_r+0x56>
 800971a:	4f20      	ldr	r7, [pc, #128]	; (800979c <_malloc_r+0xb0>)
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	b923      	cbnz	r3, 800972a <_malloc_r+0x3e>
 8009720:	4621      	mov	r1, r4
 8009722:	4630      	mov	r0, r6
 8009724:	f000 f9a0 	bl	8009a68 <_sbrk_r>
 8009728:	6038      	str	r0, [r7, #0]
 800972a:	4629      	mov	r1, r5
 800972c:	4630      	mov	r0, r6
 800972e:	f000 f99b 	bl	8009a68 <_sbrk_r>
 8009732:	1c43      	adds	r3, r0, #1
 8009734:	d123      	bne.n	800977e <_malloc_r+0x92>
 8009736:	230c      	movs	r3, #12
 8009738:	6033      	str	r3, [r6, #0]
 800973a:	4630      	mov	r0, r6
 800973c:	f000 fa14 	bl	8009b68 <__malloc_unlock>
 8009740:	e7e3      	b.n	800970a <_malloc_r+0x1e>
 8009742:	6823      	ldr	r3, [r4, #0]
 8009744:	1b5b      	subs	r3, r3, r5
 8009746:	d417      	bmi.n	8009778 <_malloc_r+0x8c>
 8009748:	2b0b      	cmp	r3, #11
 800974a:	d903      	bls.n	8009754 <_malloc_r+0x68>
 800974c:	6023      	str	r3, [r4, #0]
 800974e:	441c      	add	r4, r3
 8009750:	6025      	str	r5, [r4, #0]
 8009752:	e004      	b.n	800975e <_malloc_r+0x72>
 8009754:	6863      	ldr	r3, [r4, #4]
 8009756:	42a2      	cmp	r2, r4
 8009758:	bf0c      	ite	eq
 800975a:	600b      	streq	r3, [r1, #0]
 800975c:	6053      	strne	r3, [r2, #4]
 800975e:	4630      	mov	r0, r6
 8009760:	f000 fa02 	bl	8009b68 <__malloc_unlock>
 8009764:	f104 000b 	add.w	r0, r4, #11
 8009768:	1d23      	adds	r3, r4, #4
 800976a:	f020 0007 	bic.w	r0, r0, #7
 800976e:	1ac2      	subs	r2, r0, r3
 8009770:	d0cc      	beq.n	800970c <_malloc_r+0x20>
 8009772:	1a1b      	subs	r3, r3, r0
 8009774:	50a3      	str	r3, [r4, r2]
 8009776:	e7c9      	b.n	800970c <_malloc_r+0x20>
 8009778:	4622      	mov	r2, r4
 800977a:	6864      	ldr	r4, [r4, #4]
 800977c:	e7cc      	b.n	8009718 <_malloc_r+0x2c>
 800977e:	1cc4      	adds	r4, r0, #3
 8009780:	f024 0403 	bic.w	r4, r4, #3
 8009784:	42a0      	cmp	r0, r4
 8009786:	d0e3      	beq.n	8009750 <_malloc_r+0x64>
 8009788:	1a21      	subs	r1, r4, r0
 800978a:	4630      	mov	r0, r6
 800978c:	f000 f96c 	bl	8009a68 <_sbrk_r>
 8009790:	3001      	adds	r0, #1
 8009792:	d1dd      	bne.n	8009750 <_malloc_r+0x64>
 8009794:	e7cf      	b.n	8009736 <_malloc_r+0x4a>
 8009796:	bf00      	nop
 8009798:	2000021c 	.word	0x2000021c
 800979c:	20000220 	.word	0x20000220

080097a0 <__ssputs_r>:
 80097a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097a4:	688e      	ldr	r6, [r1, #8]
 80097a6:	429e      	cmp	r6, r3
 80097a8:	4682      	mov	sl, r0
 80097aa:	460c      	mov	r4, r1
 80097ac:	4690      	mov	r8, r2
 80097ae:	461f      	mov	r7, r3
 80097b0:	d838      	bhi.n	8009824 <__ssputs_r+0x84>
 80097b2:	898a      	ldrh	r2, [r1, #12]
 80097b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097b8:	d032      	beq.n	8009820 <__ssputs_r+0x80>
 80097ba:	6825      	ldr	r5, [r4, #0]
 80097bc:	6909      	ldr	r1, [r1, #16]
 80097be:	eba5 0901 	sub.w	r9, r5, r1
 80097c2:	6965      	ldr	r5, [r4, #20]
 80097c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80097cc:	3301      	adds	r3, #1
 80097ce:	444b      	add	r3, r9
 80097d0:	106d      	asrs	r5, r5, #1
 80097d2:	429d      	cmp	r5, r3
 80097d4:	bf38      	it	cc
 80097d6:	461d      	movcc	r5, r3
 80097d8:	0553      	lsls	r3, r2, #21
 80097da:	d531      	bpl.n	8009840 <__ssputs_r+0xa0>
 80097dc:	4629      	mov	r1, r5
 80097de:	f7ff ff85 	bl	80096ec <_malloc_r>
 80097e2:	4606      	mov	r6, r0
 80097e4:	b950      	cbnz	r0, 80097fc <__ssputs_r+0x5c>
 80097e6:	230c      	movs	r3, #12
 80097e8:	f8ca 3000 	str.w	r3, [sl]
 80097ec:	89a3      	ldrh	r3, [r4, #12]
 80097ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097f2:	81a3      	strh	r3, [r4, #12]
 80097f4:	f04f 30ff 	mov.w	r0, #4294967295
 80097f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097fc:	6921      	ldr	r1, [r4, #16]
 80097fe:	464a      	mov	r2, r9
 8009800:	f7ff fa4c 	bl	8008c9c <memcpy>
 8009804:	89a3      	ldrh	r3, [r4, #12]
 8009806:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800980a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800980e:	81a3      	strh	r3, [r4, #12]
 8009810:	6126      	str	r6, [r4, #16]
 8009812:	6165      	str	r5, [r4, #20]
 8009814:	444e      	add	r6, r9
 8009816:	eba5 0509 	sub.w	r5, r5, r9
 800981a:	6026      	str	r6, [r4, #0]
 800981c:	60a5      	str	r5, [r4, #8]
 800981e:	463e      	mov	r6, r7
 8009820:	42be      	cmp	r6, r7
 8009822:	d900      	bls.n	8009826 <__ssputs_r+0x86>
 8009824:	463e      	mov	r6, r7
 8009826:	4632      	mov	r2, r6
 8009828:	6820      	ldr	r0, [r4, #0]
 800982a:	4641      	mov	r1, r8
 800982c:	f000 f97c 	bl	8009b28 <memmove>
 8009830:	68a3      	ldr	r3, [r4, #8]
 8009832:	6822      	ldr	r2, [r4, #0]
 8009834:	1b9b      	subs	r3, r3, r6
 8009836:	4432      	add	r2, r6
 8009838:	60a3      	str	r3, [r4, #8]
 800983a:	6022      	str	r2, [r4, #0]
 800983c:	2000      	movs	r0, #0
 800983e:	e7db      	b.n	80097f8 <__ssputs_r+0x58>
 8009840:	462a      	mov	r2, r5
 8009842:	f000 f997 	bl	8009b74 <_realloc_r>
 8009846:	4606      	mov	r6, r0
 8009848:	2800      	cmp	r0, #0
 800984a:	d1e1      	bne.n	8009810 <__ssputs_r+0x70>
 800984c:	6921      	ldr	r1, [r4, #16]
 800984e:	4650      	mov	r0, sl
 8009850:	f7ff fefc 	bl	800964c <_free_r>
 8009854:	e7c7      	b.n	80097e6 <__ssputs_r+0x46>
	...

08009858 <_svfiprintf_r>:
 8009858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800985c:	4698      	mov	r8, r3
 800985e:	898b      	ldrh	r3, [r1, #12]
 8009860:	061b      	lsls	r3, r3, #24
 8009862:	b09d      	sub	sp, #116	; 0x74
 8009864:	4607      	mov	r7, r0
 8009866:	460d      	mov	r5, r1
 8009868:	4614      	mov	r4, r2
 800986a:	d50e      	bpl.n	800988a <_svfiprintf_r+0x32>
 800986c:	690b      	ldr	r3, [r1, #16]
 800986e:	b963      	cbnz	r3, 800988a <_svfiprintf_r+0x32>
 8009870:	2140      	movs	r1, #64	; 0x40
 8009872:	f7ff ff3b 	bl	80096ec <_malloc_r>
 8009876:	6028      	str	r0, [r5, #0]
 8009878:	6128      	str	r0, [r5, #16]
 800987a:	b920      	cbnz	r0, 8009886 <_svfiprintf_r+0x2e>
 800987c:	230c      	movs	r3, #12
 800987e:	603b      	str	r3, [r7, #0]
 8009880:	f04f 30ff 	mov.w	r0, #4294967295
 8009884:	e0d1      	b.n	8009a2a <_svfiprintf_r+0x1d2>
 8009886:	2340      	movs	r3, #64	; 0x40
 8009888:	616b      	str	r3, [r5, #20]
 800988a:	2300      	movs	r3, #0
 800988c:	9309      	str	r3, [sp, #36]	; 0x24
 800988e:	2320      	movs	r3, #32
 8009890:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009894:	f8cd 800c 	str.w	r8, [sp, #12]
 8009898:	2330      	movs	r3, #48	; 0x30
 800989a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a44 <_svfiprintf_r+0x1ec>
 800989e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098a2:	f04f 0901 	mov.w	r9, #1
 80098a6:	4623      	mov	r3, r4
 80098a8:	469a      	mov	sl, r3
 80098aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098ae:	b10a      	cbz	r2, 80098b4 <_svfiprintf_r+0x5c>
 80098b0:	2a25      	cmp	r2, #37	; 0x25
 80098b2:	d1f9      	bne.n	80098a8 <_svfiprintf_r+0x50>
 80098b4:	ebba 0b04 	subs.w	fp, sl, r4
 80098b8:	d00b      	beq.n	80098d2 <_svfiprintf_r+0x7a>
 80098ba:	465b      	mov	r3, fp
 80098bc:	4622      	mov	r2, r4
 80098be:	4629      	mov	r1, r5
 80098c0:	4638      	mov	r0, r7
 80098c2:	f7ff ff6d 	bl	80097a0 <__ssputs_r>
 80098c6:	3001      	adds	r0, #1
 80098c8:	f000 80aa 	beq.w	8009a20 <_svfiprintf_r+0x1c8>
 80098cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098ce:	445a      	add	r2, fp
 80098d0:	9209      	str	r2, [sp, #36]	; 0x24
 80098d2:	f89a 3000 	ldrb.w	r3, [sl]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f000 80a2 	beq.w	8009a20 <_svfiprintf_r+0x1c8>
 80098dc:	2300      	movs	r3, #0
 80098de:	f04f 32ff 	mov.w	r2, #4294967295
 80098e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098e6:	f10a 0a01 	add.w	sl, sl, #1
 80098ea:	9304      	str	r3, [sp, #16]
 80098ec:	9307      	str	r3, [sp, #28]
 80098ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098f2:	931a      	str	r3, [sp, #104]	; 0x68
 80098f4:	4654      	mov	r4, sl
 80098f6:	2205      	movs	r2, #5
 80098f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098fc:	4851      	ldr	r0, [pc, #324]	; (8009a44 <_svfiprintf_r+0x1ec>)
 80098fe:	f7f6 fc6f 	bl	80001e0 <memchr>
 8009902:	9a04      	ldr	r2, [sp, #16]
 8009904:	b9d8      	cbnz	r0, 800993e <_svfiprintf_r+0xe6>
 8009906:	06d0      	lsls	r0, r2, #27
 8009908:	bf44      	itt	mi
 800990a:	2320      	movmi	r3, #32
 800990c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009910:	0711      	lsls	r1, r2, #28
 8009912:	bf44      	itt	mi
 8009914:	232b      	movmi	r3, #43	; 0x2b
 8009916:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800991a:	f89a 3000 	ldrb.w	r3, [sl]
 800991e:	2b2a      	cmp	r3, #42	; 0x2a
 8009920:	d015      	beq.n	800994e <_svfiprintf_r+0xf6>
 8009922:	9a07      	ldr	r2, [sp, #28]
 8009924:	4654      	mov	r4, sl
 8009926:	2000      	movs	r0, #0
 8009928:	f04f 0c0a 	mov.w	ip, #10
 800992c:	4621      	mov	r1, r4
 800992e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009932:	3b30      	subs	r3, #48	; 0x30
 8009934:	2b09      	cmp	r3, #9
 8009936:	d94e      	bls.n	80099d6 <_svfiprintf_r+0x17e>
 8009938:	b1b0      	cbz	r0, 8009968 <_svfiprintf_r+0x110>
 800993a:	9207      	str	r2, [sp, #28]
 800993c:	e014      	b.n	8009968 <_svfiprintf_r+0x110>
 800993e:	eba0 0308 	sub.w	r3, r0, r8
 8009942:	fa09 f303 	lsl.w	r3, r9, r3
 8009946:	4313      	orrs	r3, r2
 8009948:	9304      	str	r3, [sp, #16]
 800994a:	46a2      	mov	sl, r4
 800994c:	e7d2      	b.n	80098f4 <_svfiprintf_r+0x9c>
 800994e:	9b03      	ldr	r3, [sp, #12]
 8009950:	1d19      	adds	r1, r3, #4
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	9103      	str	r1, [sp, #12]
 8009956:	2b00      	cmp	r3, #0
 8009958:	bfbb      	ittet	lt
 800995a:	425b      	neglt	r3, r3
 800995c:	f042 0202 	orrlt.w	r2, r2, #2
 8009960:	9307      	strge	r3, [sp, #28]
 8009962:	9307      	strlt	r3, [sp, #28]
 8009964:	bfb8      	it	lt
 8009966:	9204      	strlt	r2, [sp, #16]
 8009968:	7823      	ldrb	r3, [r4, #0]
 800996a:	2b2e      	cmp	r3, #46	; 0x2e
 800996c:	d10c      	bne.n	8009988 <_svfiprintf_r+0x130>
 800996e:	7863      	ldrb	r3, [r4, #1]
 8009970:	2b2a      	cmp	r3, #42	; 0x2a
 8009972:	d135      	bne.n	80099e0 <_svfiprintf_r+0x188>
 8009974:	9b03      	ldr	r3, [sp, #12]
 8009976:	1d1a      	adds	r2, r3, #4
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	9203      	str	r2, [sp, #12]
 800997c:	2b00      	cmp	r3, #0
 800997e:	bfb8      	it	lt
 8009980:	f04f 33ff 	movlt.w	r3, #4294967295
 8009984:	3402      	adds	r4, #2
 8009986:	9305      	str	r3, [sp, #20]
 8009988:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009a54 <_svfiprintf_r+0x1fc>
 800998c:	7821      	ldrb	r1, [r4, #0]
 800998e:	2203      	movs	r2, #3
 8009990:	4650      	mov	r0, sl
 8009992:	f7f6 fc25 	bl	80001e0 <memchr>
 8009996:	b140      	cbz	r0, 80099aa <_svfiprintf_r+0x152>
 8009998:	2340      	movs	r3, #64	; 0x40
 800999a:	eba0 000a 	sub.w	r0, r0, sl
 800999e:	fa03 f000 	lsl.w	r0, r3, r0
 80099a2:	9b04      	ldr	r3, [sp, #16]
 80099a4:	4303      	orrs	r3, r0
 80099a6:	3401      	adds	r4, #1
 80099a8:	9304      	str	r3, [sp, #16]
 80099aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099ae:	4826      	ldr	r0, [pc, #152]	; (8009a48 <_svfiprintf_r+0x1f0>)
 80099b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099b4:	2206      	movs	r2, #6
 80099b6:	f7f6 fc13 	bl	80001e0 <memchr>
 80099ba:	2800      	cmp	r0, #0
 80099bc:	d038      	beq.n	8009a30 <_svfiprintf_r+0x1d8>
 80099be:	4b23      	ldr	r3, [pc, #140]	; (8009a4c <_svfiprintf_r+0x1f4>)
 80099c0:	bb1b      	cbnz	r3, 8009a0a <_svfiprintf_r+0x1b2>
 80099c2:	9b03      	ldr	r3, [sp, #12]
 80099c4:	3307      	adds	r3, #7
 80099c6:	f023 0307 	bic.w	r3, r3, #7
 80099ca:	3308      	adds	r3, #8
 80099cc:	9303      	str	r3, [sp, #12]
 80099ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099d0:	4433      	add	r3, r6
 80099d2:	9309      	str	r3, [sp, #36]	; 0x24
 80099d4:	e767      	b.n	80098a6 <_svfiprintf_r+0x4e>
 80099d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80099da:	460c      	mov	r4, r1
 80099dc:	2001      	movs	r0, #1
 80099de:	e7a5      	b.n	800992c <_svfiprintf_r+0xd4>
 80099e0:	2300      	movs	r3, #0
 80099e2:	3401      	adds	r4, #1
 80099e4:	9305      	str	r3, [sp, #20]
 80099e6:	4619      	mov	r1, r3
 80099e8:	f04f 0c0a 	mov.w	ip, #10
 80099ec:	4620      	mov	r0, r4
 80099ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099f2:	3a30      	subs	r2, #48	; 0x30
 80099f4:	2a09      	cmp	r2, #9
 80099f6:	d903      	bls.n	8009a00 <_svfiprintf_r+0x1a8>
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d0c5      	beq.n	8009988 <_svfiprintf_r+0x130>
 80099fc:	9105      	str	r1, [sp, #20]
 80099fe:	e7c3      	b.n	8009988 <_svfiprintf_r+0x130>
 8009a00:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a04:	4604      	mov	r4, r0
 8009a06:	2301      	movs	r3, #1
 8009a08:	e7f0      	b.n	80099ec <_svfiprintf_r+0x194>
 8009a0a:	ab03      	add	r3, sp, #12
 8009a0c:	9300      	str	r3, [sp, #0]
 8009a0e:	462a      	mov	r2, r5
 8009a10:	4b0f      	ldr	r3, [pc, #60]	; (8009a50 <_svfiprintf_r+0x1f8>)
 8009a12:	a904      	add	r1, sp, #16
 8009a14:	4638      	mov	r0, r7
 8009a16:	f7fc fa87 	bl	8005f28 <_printf_float>
 8009a1a:	1c42      	adds	r2, r0, #1
 8009a1c:	4606      	mov	r6, r0
 8009a1e:	d1d6      	bne.n	80099ce <_svfiprintf_r+0x176>
 8009a20:	89ab      	ldrh	r3, [r5, #12]
 8009a22:	065b      	lsls	r3, r3, #25
 8009a24:	f53f af2c 	bmi.w	8009880 <_svfiprintf_r+0x28>
 8009a28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a2a:	b01d      	add	sp, #116	; 0x74
 8009a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a30:	ab03      	add	r3, sp, #12
 8009a32:	9300      	str	r3, [sp, #0]
 8009a34:	462a      	mov	r2, r5
 8009a36:	4b06      	ldr	r3, [pc, #24]	; (8009a50 <_svfiprintf_r+0x1f8>)
 8009a38:	a904      	add	r1, sp, #16
 8009a3a:	4638      	mov	r0, r7
 8009a3c:	f7fc fd18 	bl	8006470 <_printf_i>
 8009a40:	e7eb      	b.n	8009a1a <_svfiprintf_r+0x1c2>
 8009a42:	bf00      	nop
 8009a44:	0800acfc 	.word	0x0800acfc
 8009a48:	0800ad06 	.word	0x0800ad06
 8009a4c:	08005f29 	.word	0x08005f29
 8009a50:	080097a1 	.word	0x080097a1
 8009a54:	0800ad02 	.word	0x0800ad02

08009a58 <nan>:
 8009a58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009a60 <nan+0x8>
 8009a5c:	4770      	bx	lr
 8009a5e:	bf00      	nop
 8009a60:	00000000 	.word	0x00000000
 8009a64:	7ff80000 	.word	0x7ff80000

08009a68 <_sbrk_r>:
 8009a68:	b538      	push	{r3, r4, r5, lr}
 8009a6a:	4d06      	ldr	r5, [pc, #24]	; (8009a84 <_sbrk_r+0x1c>)
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	4604      	mov	r4, r0
 8009a70:	4608      	mov	r0, r1
 8009a72:	602b      	str	r3, [r5, #0]
 8009a74:	f7f8 ffde 	bl	8002a34 <_sbrk>
 8009a78:	1c43      	adds	r3, r0, #1
 8009a7a:	d102      	bne.n	8009a82 <_sbrk_r+0x1a>
 8009a7c:	682b      	ldr	r3, [r5, #0]
 8009a7e:	b103      	cbz	r3, 8009a82 <_sbrk_r+0x1a>
 8009a80:	6023      	str	r3, [r4, #0]
 8009a82:	bd38      	pop	{r3, r4, r5, pc}
 8009a84:	200006cc 	.word	0x200006cc

08009a88 <strncmp>:
 8009a88:	b510      	push	{r4, lr}
 8009a8a:	b16a      	cbz	r2, 8009aa8 <strncmp+0x20>
 8009a8c:	3901      	subs	r1, #1
 8009a8e:	1884      	adds	r4, r0, r2
 8009a90:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009a94:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d103      	bne.n	8009aa4 <strncmp+0x1c>
 8009a9c:	42a0      	cmp	r0, r4
 8009a9e:	d001      	beq.n	8009aa4 <strncmp+0x1c>
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1f5      	bne.n	8009a90 <strncmp+0x8>
 8009aa4:	1a98      	subs	r0, r3, r2
 8009aa6:	bd10      	pop	{r4, pc}
 8009aa8:	4610      	mov	r0, r2
 8009aaa:	e7fc      	b.n	8009aa6 <strncmp+0x1e>

08009aac <__ascii_wctomb>:
 8009aac:	b149      	cbz	r1, 8009ac2 <__ascii_wctomb+0x16>
 8009aae:	2aff      	cmp	r2, #255	; 0xff
 8009ab0:	bf85      	ittet	hi
 8009ab2:	238a      	movhi	r3, #138	; 0x8a
 8009ab4:	6003      	strhi	r3, [r0, #0]
 8009ab6:	700a      	strbls	r2, [r1, #0]
 8009ab8:	f04f 30ff 	movhi.w	r0, #4294967295
 8009abc:	bf98      	it	ls
 8009abe:	2001      	movls	r0, #1
 8009ac0:	4770      	bx	lr
 8009ac2:	4608      	mov	r0, r1
 8009ac4:	4770      	bx	lr
	...

08009ac8 <__assert_func>:
 8009ac8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009aca:	4614      	mov	r4, r2
 8009acc:	461a      	mov	r2, r3
 8009ace:	4b09      	ldr	r3, [pc, #36]	; (8009af4 <__assert_func+0x2c>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4605      	mov	r5, r0
 8009ad4:	68d8      	ldr	r0, [r3, #12]
 8009ad6:	b14c      	cbz	r4, 8009aec <__assert_func+0x24>
 8009ad8:	4b07      	ldr	r3, [pc, #28]	; (8009af8 <__assert_func+0x30>)
 8009ada:	9100      	str	r1, [sp, #0]
 8009adc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ae0:	4906      	ldr	r1, [pc, #24]	; (8009afc <__assert_func+0x34>)
 8009ae2:	462b      	mov	r3, r5
 8009ae4:	f000 f80e 	bl	8009b04 <fiprintf>
 8009ae8:	f000 fa84 	bl	8009ff4 <abort>
 8009aec:	4b04      	ldr	r3, [pc, #16]	; (8009b00 <__assert_func+0x38>)
 8009aee:	461c      	mov	r4, r3
 8009af0:	e7f3      	b.n	8009ada <__assert_func+0x12>
 8009af2:	bf00      	nop
 8009af4:	20000024 	.word	0x20000024
 8009af8:	0800ad0d 	.word	0x0800ad0d
 8009afc:	0800ad1a 	.word	0x0800ad1a
 8009b00:	0800ad48 	.word	0x0800ad48

08009b04 <fiprintf>:
 8009b04:	b40e      	push	{r1, r2, r3}
 8009b06:	b503      	push	{r0, r1, lr}
 8009b08:	4601      	mov	r1, r0
 8009b0a:	ab03      	add	r3, sp, #12
 8009b0c:	4805      	ldr	r0, [pc, #20]	; (8009b24 <fiprintf+0x20>)
 8009b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b12:	6800      	ldr	r0, [r0, #0]
 8009b14:	9301      	str	r3, [sp, #4]
 8009b16:	f000 f87d 	bl	8009c14 <_vfiprintf_r>
 8009b1a:	b002      	add	sp, #8
 8009b1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b20:	b003      	add	sp, #12
 8009b22:	4770      	bx	lr
 8009b24:	20000024 	.word	0x20000024

08009b28 <memmove>:
 8009b28:	4288      	cmp	r0, r1
 8009b2a:	b510      	push	{r4, lr}
 8009b2c:	eb01 0402 	add.w	r4, r1, r2
 8009b30:	d902      	bls.n	8009b38 <memmove+0x10>
 8009b32:	4284      	cmp	r4, r0
 8009b34:	4623      	mov	r3, r4
 8009b36:	d807      	bhi.n	8009b48 <memmove+0x20>
 8009b38:	1e43      	subs	r3, r0, #1
 8009b3a:	42a1      	cmp	r1, r4
 8009b3c:	d008      	beq.n	8009b50 <memmove+0x28>
 8009b3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b46:	e7f8      	b.n	8009b3a <memmove+0x12>
 8009b48:	4402      	add	r2, r0
 8009b4a:	4601      	mov	r1, r0
 8009b4c:	428a      	cmp	r2, r1
 8009b4e:	d100      	bne.n	8009b52 <memmove+0x2a>
 8009b50:	bd10      	pop	{r4, pc}
 8009b52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b5a:	e7f7      	b.n	8009b4c <memmove+0x24>

08009b5c <__malloc_lock>:
 8009b5c:	4801      	ldr	r0, [pc, #4]	; (8009b64 <__malloc_lock+0x8>)
 8009b5e:	f000 bc09 	b.w	800a374 <__retarget_lock_acquire_recursive>
 8009b62:	bf00      	nop
 8009b64:	200006d4 	.word	0x200006d4

08009b68 <__malloc_unlock>:
 8009b68:	4801      	ldr	r0, [pc, #4]	; (8009b70 <__malloc_unlock+0x8>)
 8009b6a:	f000 bc04 	b.w	800a376 <__retarget_lock_release_recursive>
 8009b6e:	bf00      	nop
 8009b70:	200006d4 	.word	0x200006d4

08009b74 <_realloc_r>:
 8009b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b76:	4607      	mov	r7, r0
 8009b78:	4614      	mov	r4, r2
 8009b7a:	460e      	mov	r6, r1
 8009b7c:	b921      	cbnz	r1, 8009b88 <_realloc_r+0x14>
 8009b7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009b82:	4611      	mov	r1, r2
 8009b84:	f7ff bdb2 	b.w	80096ec <_malloc_r>
 8009b88:	b922      	cbnz	r2, 8009b94 <_realloc_r+0x20>
 8009b8a:	f7ff fd5f 	bl	800964c <_free_r>
 8009b8e:	4625      	mov	r5, r4
 8009b90:	4628      	mov	r0, r5
 8009b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b94:	f000 fc54 	bl	800a440 <_malloc_usable_size_r>
 8009b98:	42a0      	cmp	r0, r4
 8009b9a:	d20f      	bcs.n	8009bbc <_realloc_r+0x48>
 8009b9c:	4621      	mov	r1, r4
 8009b9e:	4638      	mov	r0, r7
 8009ba0:	f7ff fda4 	bl	80096ec <_malloc_r>
 8009ba4:	4605      	mov	r5, r0
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	d0f2      	beq.n	8009b90 <_realloc_r+0x1c>
 8009baa:	4631      	mov	r1, r6
 8009bac:	4622      	mov	r2, r4
 8009bae:	f7ff f875 	bl	8008c9c <memcpy>
 8009bb2:	4631      	mov	r1, r6
 8009bb4:	4638      	mov	r0, r7
 8009bb6:	f7ff fd49 	bl	800964c <_free_r>
 8009bba:	e7e9      	b.n	8009b90 <_realloc_r+0x1c>
 8009bbc:	4635      	mov	r5, r6
 8009bbe:	e7e7      	b.n	8009b90 <_realloc_r+0x1c>

08009bc0 <__sfputc_r>:
 8009bc0:	6893      	ldr	r3, [r2, #8]
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	b410      	push	{r4}
 8009bc8:	6093      	str	r3, [r2, #8]
 8009bca:	da08      	bge.n	8009bde <__sfputc_r+0x1e>
 8009bcc:	6994      	ldr	r4, [r2, #24]
 8009bce:	42a3      	cmp	r3, r4
 8009bd0:	db01      	blt.n	8009bd6 <__sfputc_r+0x16>
 8009bd2:	290a      	cmp	r1, #10
 8009bd4:	d103      	bne.n	8009bde <__sfputc_r+0x1e>
 8009bd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bda:	f000 b94b 	b.w	8009e74 <__swbuf_r>
 8009bde:	6813      	ldr	r3, [r2, #0]
 8009be0:	1c58      	adds	r0, r3, #1
 8009be2:	6010      	str	r0, [r2, #0]
 8009be4:	7019      	strb	r1, [r3, #0]
 8009be6:	4608      	mov	r0, r1
 8009be8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bec:	4770      	bx	lr

08009bee <__sfputs_r>:
 8009bee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bf0:	4606      	mov	r6, r0
 8009bf2:	460f      	mov	r7, r1
 8009bf4:	4614      	mov	r4, r2
 8009bf6:	18d5      	adds	r5, r2, r3
 8009bf8:	42ac      	cmp	r4, r5
 8009bfa:	d101      	bne.n	8009c00 <__sfputs_r+0x12>
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	e007      	b.n	8009c10 <__sfputs_r+0x22>
 8009c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c04:	463a      	mov	r2, r7
 8009c06:	4630      	mov	r0, r6
 8009c08:	f7ff ffda 	bl	8009bc0 <__sfputc_r>
 8009c0c:	1c43      	adds	r3, r0, #1
 8009c0e:	d1f3      	bne.n	8009bf8 <__sfputs_r+0xa>
 8009c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009c14 <_vfiprintf_r>:
 8009c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c18:	460d      	mov	r5, r1
 8009c1a:	b09d      	sub	sp, #116	; 0x74
 8009c1c:	4614      	mov	r4, r2
 8009c1e:	4698      	mov	r8, r3
 8009c20:	4606      	mov	r6, r0
 8009c22:	b118      	cbz	r0, 8009c2c <_vfiprintf_r+0x18>
 8009c24:	6983      	ldr	r3, [r0, #24]
 8009c26:	b90b      	cbnz	r3, 8009c2c <_vfiprintf_r+0x18>
 8009c28:	f000 fb06 	bl	800a238 <__sinit>
 8009c2c:	4b89      	ldr	r3, [pc, #548]	; (8009e54 <_vfiprintf_r+0x240>)
 8009c2e:	429d      	cmp	r5, r3
 8009c30:	d11b      	bne.n	8009c6a <_vfiprintf_r+0x56>
 8009c32:	6875      	ldr	r5, [r6, #4]
 8009c34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c36:	07d9      	lsls	r1, r3, #31
 8009c38:	d405      	bmi.n	8009c46 <_vfiprintf_r+0x32>
 8009c3a:	89ab      	ldrh	r3, [r5, #12]
 8009c3c:	059a      	lsls	r2, r3, #22
 8009c3e:	d402      	bmi.n	8009c46 <_vfiprintf_r+0x32>
 8009c40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c42:	f000 fb97 	bl	800a374 <__retarget_lock_acquire_recursive>
 8009c46:	89ab      	ldrh	r3, [r5, #12]
 8009c48:	071b      	lsls	r3, r3, #28
 8009c4a:	d501      	bpl.n	8009c50 <_vfiprintf_r+0x3c>
 8009c4c:	692b      	ldr	r3, [r5, #16]
 8009c4e:	b9eb      	cbnz	r3, 8009c8c <_vfiprintf_r+0x78>
 8009c50:	4629      	mov	r1, r5
 8009c52:	4630      	mov	r0, r6
 8009c54:	f000 f960 	bl	8009f18 <__swsetup_r>
 8009c58:	b1c0      	cbz	r0, 8009c8c <_vfiprintf_r+0x78>
 8009c5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c5c:	07dc      	lsls	r4, r3, #31
 8009c5e:	d50e      	bpl.n	8009c7e <_vfiprintf_r+0x6a>
 8009c60:	f04f 30ff 	mov.w	r0, #4294967295
 8009c64:	b01d      	add	sp, #116	; 0x74
 8009c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c6a:	4b7b      	ldr	r3, [pc, #492]	; (8009e58 <_vfiprintf_r+0x244>)
 8009c6c:	429d      	cmp	r5, r3
 8009c6e:	d101      	bne.n	8009c74 <_vfiprintf_r+0x60>
 8009c70:	68b5      	ldr	r5, [r6, #8]
 8009c72:	e7df      	b.n	8009c34 <_vfiprintf_r+0x20>
 8009c74:	4b79      	ldr	r3, [pc, #484]	; (8009e5c <_vfiprintf_r+0x248>)
 8009c76:	429d      	cmp	r5, r3
 8009c78:	bf08      	it	eq
 8009c7a:	68f5      	ldreq	r5, [r6, #12]
 8009c7c:	e7da      	b.n	8009c34 <_vfiprintf_r+0x20>
 8009c7e:	89ab      	ldrh	r3, [r5, #12]
 8009c80:	0598      	lsls	r0, r3, #22
 8009c82:	d4ed      	bmi.n	8009c60 <_vfiprintf_r+0x4c>
 8009c84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c86:	f000 fb76 	bl	800a376 <__retarget_lock_release_recursive>
 8009c8a:	e7e9      	b.n	8009c60 <_vfiprintf_r+0x4c>
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c90:	2320      	movs	r3, #32
 8009c92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c96:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c9a:	2330      	movs	r3, #48	; 0x30
 8009c9c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009e60 <_vfiprintf_r+0x24c>
 8009ca0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ca4:	f04f 0901 	mov.w	r9, #1
 8009ca8:	4623      	mov	r3, r4
 8009caa:	469a      	mov	sl, r3
 8009cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cb0:	b10a      	cbz	r2, 8009cb6 <_vfiprintf_r+0xa2>
 8009cb2:	2a25      	cmp	r2, #37	; 0x25
 8009cb4:	d1f9      	bne.n	8009caa <_vfiprintf_r+0x96>
 8009cb6:	ebba 0b04 	subs.w	fp, sl, r4
 8009cba:	d00b      	beq.n	8009cd4 <_vfiprintf_r+0xc0>
 8009cbc:	465b      	mov	r3, fp
 8009cbe:	4622      	mov	r2, r4
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	f7ff ff93 	bl	8009bee <__sfputs_r>
 8009cc8:	3001      	adds	r0, #1
 8009cca:	f000 80aa 	beq.w	8009e22 <_vfiprintf_r+0x20e>
 8009cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cd0:	445a      	add	r2, fp
 8009cd2:	9209      	str	r2, [sp, #36]	; 0x24
 8009cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	f000 80a2 	beq.w	8009e22 <_vfiprintf_r+0x20e>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ce8:	f10a 0a01 	add.w	sl, sl, #1
 8009cec:	9304      	str	r3, [sp, #16]
 8009cee:	9307      	str	r3, [sp, #28]
 8009cf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009cf4:	931a      	str	r3, [sp, #104]	; 0x68
 8009cf6:	4654      	mov	r4, sl
 8009cf8:	2205      	movs	r2, #5
 8009cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cfe:	4858      	ldr	r0, [pc, #352]	; (8009e60 <_vfiprintf_r+0x24c>)
 8009d00:	f7f6 fa6e 	bl	80001e0 <memchr>
 8009d04:	9a04      	ldr	r2, [sp, #16]
 8009d06:	b9d8      	cbnz	r0, 8009d40 <_vfiprintf_r+0x12c>
 8009d08:	06d1      	lsls	r1, r2, #27
 8009d0a:	bf44      	itt	mi
 8009d0c:	2320      	movmi	r3, #32
 8009d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d12:	0713      	lsls	r3, r2, #28
 8009d14:	bf44      	itt	mi
 8009d16:	232b      	movmi	r3, #43	; 0x2b
 8009d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d20:	2b2a      	cmp	r3, #42	; 0x2a
 8009d22:	d015      	beq.n	8009d50 <_vfiprintf_r+0x13c>
 8009d24:	9a07      	ldr	r2, [sp, #28]
 8009d26:	4654      	mov	r4, sl
 8009d28:	2000      	movs	r0, #0
 8009d2a:	f04f 0c0a 	mov.w	ip, #10
 8009d2e:	4621      	mov	r1, r4
 8009d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d34:	3b30      	subs	r3, #48	; 0x30
 8009d36:	2b09      	cmp	r3, #9
 8009d38:	d94e      	bls.n	8009dd8 <_vfiprintf_r+0x1c4>
 8009d3a:	b1b0      	cbz	r0, 8009d6a <_vfiprintf_r+0x156>
 8009d3c:	9207      	str	r2, [sp, #28]
 8009d3e:	e014      	b.n	8009d6a <_vfiprintf_r+0x156>
 8009d40:	eba0 0308 	sub.w	r3, r0, r8
 8009d44:	fa09 f303 	lsl.w	r3, r9, r3
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	9304      	str	r3, [sp, #16]
 8009d4c:	46a2      	mov	sl, r4
 8009d4e:	e7d2      	b.n	8009cf6 <_vfiprintf_r+0xe2>
 8009d50:	9b03      	ldr	r3, [sp, #12]
 8009d52:	1d19      	adds	r1, r3, #4
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	9103      	str	r1, [sp, #12]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	bfbb      	ittet	lt
 8009d5c:	425b      	neglt	r3, r3
 8009d5e:	f042 0202 	orrlt.w	r2, r2, #2
 8009d62:	9307      	strge	r3, [sp, #28]
 8009d64:	9307      	strlt	r3, [sp, #28]
 8009d66:	bfb8      	it	lt
 8009d68:	9204      	strlt	r2, [sp, #16]
 8009d6a:	7823      	ldrb	r3, [r4, #0]
 8009d6c:	2b2e      	cmp	r3, #46	; 0x2e
 8009d6e:	d10c      	bne.n	8009d8a <_vfiprintf_r+0x176>
 8009d70:	7863      	ldrb	r3, [r4, #1]
 8009d72:	2b2a      	cmp	r3, #42	; 0x2a
 8009d74:	d135      	bne.n	8009de2 <_vfiprintf_r+0x1ce>
 8009d76:	9b03      	ldr	r3, [sp, #12]
 8009d78:	1d1a      	adds	r2, r3, #4
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	9203      	str	r2, [sp, #12]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	bfb8      	it	lt
 8009d82:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d86:	3402      	adds	r4, #2
 8009d88:	9305      	str	r3, [sp, #20]
 8009d8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009e70 <_vfiprintf_r+0x25c>
 8009d8e:	7821      	ldrb	r1, [r4, #0]
 8009d90:	2203      	movs	r2, #3
 8009d92:	4650      	mov	r0, sl
 8009d94:	f7f6 fa24 	bl	80001e0 <memchr>
 8009d98:	b140      	cbz	r0, 8009dac <_vfiprintf_r+0x198>
 8009d9a:	2340      	movs	r3, #64	; 0x40
 8009d9c:	eba0 000a 	sub.w	r0, r0, sl
 8009da0:	fa03 f000 	lsl.w	r0, r3, r0
 8009da4:	9b04      	ldr	r3, [sp, #16]
 8009da6:	4303      	orrs	r3, r0
 8009da8:	3401      	adds	r4, #1
 8009daa:	9304      	str	r3, [sp, #16]
 8009dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009db0:	482c      	ldr	r0, [pc, #176]	; (8009e64 <_vfiprintf_r+0x250>)
 8009db2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009db6:	2206      	movs	r2, #6
 8009db8:	f7f6 fa12 	bl	80001e0 <memchr>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d03f      	beq.n	8009e40 <_vfiprintf_r+0x22c>
 8009dc0:	4b29      	ldr	r3, [pc, #164]	; (8009e68 <_vfiprintf_r+0x254>)
 8009dc2:	bb1b      	cbnz	r3, 8009e0c <_vfiprintf_r+0x1f8>
 8009dc4:	9b03      	ldr	r3, [sp, #12]
 8009dc6:	3307      	adds	r3, #7
 8009dc8:	f023 0307 	bic.w	r3, r3, #7
 8009dcc:	3308      	adds	r3, #8
 8009dce:	9303      	str	r3, [sp, #12]
 8009dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dd2:	443b      	add	r3, r7
 8009dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8009dd6:	e767      	b.n	8009ca8 <_vfiprintf_r+0x94>
 8009dd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ddc:	460c      	mov	r4, r1
 8009dde:	2001      	movs	r0, #1
 8009de0:	e7a5      	b.n	8009d2e <_vfiprintf_r+0x11a>
 8009de2:	2300      	movs	r3, #0
 8009de4:	3401      	adds	r4, #1
 8009de6:	9305      	str	r3, [sp, #20]
 8009de8:	4619      	mov	r1, r3
 8009dea:	f04f 0c0a 	mov.w	ip, #10
 8009dee:	4620      	mov	r0, r4
 8009df0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009df4:	3a30      	subs	r2, #48	; 0x30
 8009df6:	2a09      	cmp	r2, #9
 8009df8:	d903      	bls.n	8009e02 <_vfiprintf_r+0x1ee>
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d0c5      	beq.n	8009d8a <_vfiprintf_r+0x176>
 8009dfe:	9105      	str	r1, [sp, #20]
 8009e00:	e7c3      	b.n	8009d8a <_vfiprintf_r+0x176>
 8009e02:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e06:	4604      	mov	r4, r0
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e7f0      	b.n	8009dee <_vfiprintf_r+0x1da>
 8009e0c:	ab03      	add	r3, sp, #12
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	462a      	mov	r2, r5
 8009e12:	4b16      	ldr	r3, [pc, #88]	; (8009e6c <_vfiprintf_r+0x258>)
 8009e14:	a904      	add	r1, sp, #16
 8009e16:	4630      	mov	r0, r6
 8009e18:	f7fc f886 	bl	8005f28 <_printf_float>
 8009e1c:	4607      	mov	r7, r0
 8009e1e:	1c78      	adds	r0, r7, #1
 8009e20:	d1d6      	bne.n	8009dd0 <_vfiprintf_r+0x1bc>
 8009e22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e24:	07d9      	lsls	r1, r3, #31
 8009e26:	d405      	bmi.n	8009e34 <_vfiprintf_r+0x220>
 8009e28:	89ab      	ldrh	r3, [r5, #12]
 8009e2a:	059a      	lsls	r2, r3, #22
 8009e2c:	d402      	bmi.n	8009e34 <_vfiprintf_r+0x220>
 8009e2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e30:	f000 faa1 	bl	800a376 <__retarget_lock_release_recursive>
 8009e34:	89ab      	ldrh	r3, [r5, #12]
 8009e36:	065b      	lsls	r3, r3, #25
 8009e38:	f53f af12 	bmi.w	8009c60 <_vfiprintf_r+0x4c>
 8009e3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e3e:	e711      	b.n	8009c64 <_vfiprintf_r+0x50>
 8009e40:	ab03      	add	r3, sp, #12
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	462a      	mov	r2, r5
 8009e46:	4b09      	ldr	r3, [pc, #36]	; (8009e6c <_vfiprintf_r+0x258>)
 8009e48:	a904      	add	r1, sp, #16
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f7fc fb10 	bl	8006470 <_printf_i>
 8009e50:	e7e4      	b.n	8009e1c <_vfiprintf_r+0x208>
 8009e52:	bf00      	nop
 8009e54:	0800ad6c 	.word	0x0800ad6c
 8009e58:	0800ad8c 	.word	0x0800ad8c
 8009e5c:	0800ad4c 	.word	0x0800ad4c
 8009e60:	0800acfc 	.word	0x0800acfc
 8009e64:	0800ad06 	.word	0x0800ad06
 8009e68:	08005f29 	.word	0x08005f29
 8009e6c:	08009bef 	.word	0x08009bef
 8009e70:	0800ad02 	.word	0x0800ad02

08009e74 <__swbuf_r>:
 8009e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e76:	460e      	mov	r6, r1
 8009e78:	4614      	mov	r4, r2
 8009e7a:	4605      	mov	r5, r0
 8009e7c:	b118      	cbz	r0, 8009e86 <__swbuf_r+0x12>
 8009e7e:	6983      	ldr	r3, [r0, #24]
 8009e80:	b90b      	cbnz	r3, 8009e86 <__swbuf_r+0x12>
 8009e82:	f000 f9d9 	bl	800a238 <__sinit>
 8009e86:	4b21      	ldr	r3, [pc, #132]	; (8009f0c <__swbuf_r+0x98>)
 8009e88:	429c      	cmp	r4, r3
 8009e8a:	d12b      	bne.n	8009ee4 <__swbuf_r+0x70>
 8009e8c:	686c      	ldr	r4, [r5, #4]
 8009e8e:	69a3      	ldr	r3, [r4, #24]
 8009e90:	60a3      	str	r3, [r4, #8]
 8009e92:	89a3      	ldrh	r3, [r4, #12]
 8009e94:	071a      	lsls	r2, r3, #28
 8009e96:	d52f      	bpl.n	8009ef8 <__swbuf_r+0x84>
 8009e98:	6923      	ldr	r3, [r4, #16]
 8009e9a:	b36b      	cbz	r3, 8009ef8 <__swbuf_r+0x84>
 8009e9c:	6923      	ldr	r3, [r4, #16]
 8009e9e:	6820      	ldr	r0, [r4, #0]
 8009ea0:	1ac0      	subs	r0, r0, r3
 8009ea2:	6963      	ldr	r3, [r4, #20]
 8009ea4:	b2f6      	uxtb	r6, r6
 8009ea6:	4283      	cmp	r3, r0
 8009ea8:	4637      	mov	r7, r6
 8009eaa:	dc04      	bgt.n	8009eb6 <__swbuf_r+0x42>
 8009eac:	4621      	mov	r1, r4
 8009eae:	4628      	mov	r0, r5
 8009eb0:	f000 f92e 	bl	800a110 <_fflush_r>
 8009eb4:	bb30      	cbnz	r0, 8009f04 <__swbuf_r+0x90>
 8009eb6:	68a3      	ldr	r3, [r4, #8]
 8009eb8:	3b01      	subs	r3, #1
 8009eba:	60a3      	str	r3, [r4, #8]
 8009ebc:	6823      	ldr	r3, [r4, #0]
 8009ebe:	1c5a      	adds	r2, r3, #1
 8009ec0:	6022      	str	r2, [r4, #0]
 8009ec2:	701e      	strb	r6, [r3, #0]
 8009ec4:	6963      	ldr	r3, [r4, #20]
 8009ec6:	3001      	adds	r0, #1
 8009ec8:	4283      	cmp	r3, r0
 8009eca:	d004      	beq.n	8009ed6 <__swbuf_r+0x62>
 8009ecc:	89a3      	ldrh	r3, [r4, #12]
 8009ece:	07db      	lsls	r3, r3, #31
 8009ed0:	d506      	bpl.n	8009ee0 <__swbuf_r+0x6c>
 8009ed2:	2e0a      	cmp	r6, #10
 8009ed4:	d104      	bne.n	8009ee0 <__swbuf_r+0x6c>
 8009ed6:	4621      	mov	r1, r4
 8009ed8:	4628      	mov	r0, r5
 8009eda:	f000 f919 	bl	800a110 <_fflush_r>
 8009ede:	b988      	cbnz	r0, 8009f04 <__swbuf_r+0x90>
 8009ee0:	4638      	mov	r0, r7
 8009ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ee4:	4b0a      	ldr	r3, [pc, #40]	; (8009f10 <__swbuf_r+0x9c>)
 8009ee6:	429c      	cmp	r4, r3
 8009ee8:	d101      	bne.n	8009eee <__swbuf_r+0x7a>
 8009eea:	68ac      	ldr	r4, [r5, #8]
 8009eec:	e7cf      	b.n	8009e8e <__swbuf_r+0x1a>
 8009eee:	4b09      	ldr	r3, [pc, #36]	; (8009f14 <__swbuf_r+0xa0>)
 8009ef0:	429c      	cmp	r4, r3
 8009ef2:	bf08      	it	eq
 8009ef4:	68ec      	ldreq	r4, [r5, #12]
 8009ef6:	e7ca      	b.n	8009e8e <__swbuf_r+0x1a>
 8009ef8:	4621      	mov	r1, r4
 8009efa:	4628      	mov	r0, r5
 8009efc:	f000 f80c 	bl	8009f18 <__swsetup_r>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d0cb      	beq.n	8009e9c <__swbuf_r+0x28>
 8009f04:	f04f 37ff 	mov.w	r7, #4294967295
 8009f08:	e7ea      	b.n	8009ee0 <__swbuf_r+0x6c>
 8009f0a:	bf00      	nop
 8009f0c:	0800ad6c 	.word	0x0800ad6c
 8009f10:	0800ad8c 	.word	0x0800ad8c
 8009f14:	0800ad4c 	.word	0x0800ad4c

08009f18 <__swsetup_r>:
 8009f18:	4b32      	ldr	r3, [pc, #200]	; (8009fe4 <__swsetup_r+0xcc>)
 8009f1a:	b570      	push	{r4, r5, r6, lr}
 8009f1c:	681d      	ldr	r5, [r3, #0]
 8009f1e:	4606      	mov	r6, r0
 8009f20:	460c      	mov	r4, r1
 8009f22:	b125      	cbz	r5, 8009f2e <__swsetup_r+0x16>
 8009f24:	69ab      	ldr	r3, [r5, #24]
 8009f26:	b913      	cbnz	r3, 8009f2e <__swsetup_r+0x16>
 8009f28:	4628      	mov	r0, r5
 8009f2a:	f000 f985 	bl	800a238 <__sinit>
 8009f2e:	4b2e      	ldr	r3, [pc, #184]	; (8009fe8 <__swsetup_r+0xd0>)
 8009f30:	429c      	cmp	r4, r3
 8009f32:	d10f      	bne.n	8009f54 <__swsetup_r+0x3c>
 8009f34:	686c      	ldr	r4, [r5, #4]
 8009f36:	89a3      	ldrh	r3, [r4, #12]
 8009f38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f3c:	0719      	lsls	r1, r3, #28
 8009f3e:	d42c      	bmi.n	8009f9a <__swsetup_r+0x82>
 8009f40:	06dd      	lsls	r5, r3, #27
 8009f42:	d411      	bmi.n	8009f68 <__swsetup_r+0x50>
 8009f44:	2309      	movs	r3, #9
 8009f46:	6033      	str	r3, [r6, #0]
 8009f48:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f4c:	81a3      	strh	r3, [r4, #12]
 8009f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f52:	e03e      	b.n	8009fd2 <__swsetup_r+0xba>
 8009f54:	4b25      	ldr	r3, [pc, #148]	; (8009fec <__swsetup_r+0xd4>)
 8009f56:	429c      	cmp	r4, r3
 8009f58:	d101      	bne.n	8009f5e <__swsetup_r+0x46>
 8009f5a:	68ac      	ldr	r4, [r5, #8]
 8009f5c:	e7eb      	b.n	8009f36 <__swsetup_r+0x1e>
 8009f5e:	4b24      	ldr	r3, [pc, #144]	; (8009ff0 <__swsetup_r+0xd8>)
 8009f60:	429c      	cmp	r4, r3
 8009f62:	bf08      	it	eq
 8009f64:	68ec      	ldreq	r4, [r5, #12]
 8009f66:	e7e6      	b.n	8009f36 <__swsetup_r+0x1e>
 8009f68:	0758      	lsls	r0, r3, #29
 8009f6a:	d512      	bpl.n	8009f92 <__swsetup_r+0x7a>
 8009f6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f6e:	b141      	cbz	r1, 8009f82 <__swsetup_r+0x6a>
 8009f70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f74:	4299      	cmp	r1, r3
 8009f76:	d002      	beq.n	8009f7e <__swsetup_r+0x66>
 8009f78:	4630      	mov	r0, r6
 8009f7a:	f7ff fb67 	bl	800964c <_free_r>
 8009f7e:	2300      	movs	r3, #0
 8009f80:	6363      	str	r3, [r4, #52]	; 0x34
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f88:	81a3      	strh	r3, [r4, #12]
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	6063      	str	r3, [r4, #4]
 8009f8e:	6923      	ldr	r3, [r4, #16]
 8009f90:	6023      	str	r3, [r4, #0]
 8009f92:	89a3      	ldrh	r3, [r4, #12]
 8009f94:	f043 0308 	orr.w	r3, r3, #8
 8009f98:	81a3      	strh	r3, [r4, #12]
 8009f9a:	6923      	ldr	r3, [r4, #16]
 8009f9c:	b94b      	cbnz	r3, 8009fb2 <__swsetup_r+0x9a>
 8009f9e:	89a3      	ldrh	r3, [r4, #12]
 8009fa0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009fa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fa8:	d003      	beq.n	8009fb2 <__swsetup_r+0x9a>
 8009faa:	4621      	mov	r1, r4
 8009fac:	4630      	mov	r0, r6
 8009fae:	f000 fa07 	bl	800a3c0 <__smakebuf_r>
 8009fb2:	89a0      	ldrh	r0, [r4, #12]
 8009fb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fb8:	f010 0301 	ands.w	r3, r0, #1
 8009fbc:	d00a      	beq.n	8009fd4 <__swsetup_r+0xbc>
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	60a3      	str	r3, [r4, #8]
 8009fc2:	6963      	ldr	r3, [r4, #20]
 8009fc4:	425b      	negs	r3, r3
 8009fc6:	61a3      	str	r3, [r4, #24]
 8009fc8:	6923      	ldr	r3, [r4, #16]
 8009fca:	b943      	cbnz	r3, 8009fde <__swsetup_r+0xc6>
 8009fcc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009fd0:	d1ba      	bne.n	8009f48 <__swsetup_r+0x30>
 8009fd2:	bd70      	pop	{r4, r5, r6, pc}
 8009fd4:	0781      	lsls	r1, r0, #30
 8009fd6:	bf58      	it	pl
 8009fd8:	6963      	ldrpl	r3, [r4, #20]
 8009fda:	60a3      	str	r3, [r4, #8]
 8009fdc:	e7f4      	b.n	8009fc8 <__swsetup_r+0xb0>
 8009fde:	2000      	movs	r0, #0
 8009fe0:	e7f7      	b.n	8009fd2 <__swsetup_r+0xba>
 8009fe2:	bf00      	nop
 8009fe4:	20000024 	.word	0x20000024
 8009fe8:	0800ad6c 	.word	0x0800ad6c
 8009fec:	0800ad8c 	.word	0x0800ad8c
 8009ff0:	0800ad4c 	.word	0x0800ad4c

08009ff4 <abort>:
 8009ff4:	b508      	push	{r3, lr}
 8009ff6:	2006      	movs	r0, #6
 8009ff8:	f000 fa52 	bl	800a4a0 <raise>
 8009ffc:	2001      	movs	r0, #1
 8009ffe:	f7f8 fca1 	bl	8002944 <_exit>
	...

0800a004 <__sflush_r>:
 800a004:	898a      	ldrh	r2, [r1, #12]
 800a006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a00a:	4605      	mov	r5, r0
 800a00c:	0710      	lsls	r0, r2, #28
 800a00e:	460c      	mov	r4, r1
 800a010:	d458      	bmi.n	800a0c4 <__sflush_r+0xc0>
 800a012:	684b      	ldr	r3, [r1, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	dc05      	bgt.n	800a024 <__sflush_r+0x20>
 800a018:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	dc02      	bgt.n	800a024 <__sflush_r+0x20>
 800a01e:	2000      	movs	r0, #0
 800a020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a024:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a026:	2e00      	cmp	r6, #0
 800a028:	d0f9      	beq.n	800a01e <__sflush_r+0x1a>
 800a02a:	2300      	movs	r3, #0
 800a02c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a030:	682f      	ldr	r7, [r5, #0]
 800a032:	602b      	str	r3, [r5, #0]
 800a034:	d032      	beq.n	800a09c <__sflush_r+0x98>
 800a036:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a038:	89a3      	ldrh	r3, [r4, #12]
 800a03a:	075a      	lsls	r2, r3, #29
 800a03c:	d505      	bpl.n	800a04a <__sflush_r+0x46>
 800a03e:	6863      	ldr	r3, [r4, #4]
 800a040:	1ac0      	subs	r0, r0, r3
 800a042:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a044:	b10b      	cbz	r3, 800a04a <__sflush_r+0x46>
 800a046:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a048:	1ac0      	subs	r0, r0, r3
 800a04a:	2300      	movs	r3, #0
 800a04c:	4602      	mov	r2, r0
 800a04e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a050:	6a21      	ldr	r1, [r4, #32]
 800a052:	4628      	mov	r0, r5
 800a054:	47b0      	blx	r6
 800a056:	1c43      	adds	r3, r0, #1
 800a058:	89a3      	ldrh	r3, [r4, #12]
 800a05a:	d106      	bne.n	800a06a <__sflush_r+0x66>
 800a05c:	6829      	ldr	r1, [r5, #0]
 800a05e:	291d      	cmp	r1, #29
 800a060:	d82c      	bhi.n	800a0bc <__sflush_r+0xb8>
 800a062:	4a2a      	ldr	r2, [pc, #168]	; (800a10c <__sflush_r+0x108>)
 800a064:	40ca      	lsrs	r2, r1
 800a066:	07d6      	lsls	r6, r2, #31
 800a068:	d528      	bpl.n	800a0bc <__sflush_r+0xb8>
 800a06a:	2200      	movs	r2, #0
 800a06c:	6062      	str	r2, [r4, #4]
 800a06e:	04d9      	lsls	r1, r3, #19
 800a070:	6922      	ldr	r2, [r4, #16]
 800a072:	6022      	str	r2, [r4, #0]
 800a074:	d504      	bpl.n	800a080 <__sflush_r+0x7c>
 800a076:	1c42      	adds	r2, r0, #1
 800a078:	d101      	bne.n	800a07e <__sflush_r+0x7a>
 800a07a:	682b      	ldr	r3, [r5, #0]
 800a07c:	b903      	cbnz	r3, 800a080 <__sflush_r+0x7c>
 800a07e:	6560      	str	r0, [r4, #84]	; 0x54
 800a080:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a082:	602f      	str	r7, [r5, #0]
 800a084:	2900      	cmp	r1, #0
 800a086:	d0ca      	beq.n	800a01e <__sflush_r+0x1a>
 800a088:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a08c:	4299      	cmp	r1, r3
 800a08e:	d002      	beq.n	800a096 <__sflush_r+0x92>
 800a090:	4628      	mov	r0, r5
 800a092:	f7ff fadb 	bl	800964c <_free_r>
 800a096:	2000      	movs	r0, #0
 800a098:	6360      	str	r0, [r4, #52]	; 0x34
 800a09a:	e7c1      	b.n	800a020 <__sflush_r+0x1c>
 800a09c:	6a21      	ldr	r1, [r4, #32]
 800a09e:	2301      	movs	r3, #1
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	47b0      	blx	r6
 800a0a4:	1c41      	adds	r1, r0, #1
 800a0a6:	d1c7      	bne.n	800a038 <__sflush_r+0x34>
 800a0a8:	682b      	ldr	r3, [r5, #0]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d0c4      	beq.n	800a038 <__sflush_r+0x34>
 800a0ae:	2b1d      	cmp	r3, #29
 800a0b0:	d001      	beq.n	800a0b6 <__sflush_r+0xb2>
 800a0b2:	2b16      	cmp	r3, #22
 800a0b4:	d101      	bne.n	800a0ba <__sflush_r+0xb6>
 800a0b6:	602f      	str	r7, [r5, #0]
 800a0b8:	e7b1      	b.n	800a01e <__sflush_r+0x1a>
 800a0ba:	89a3      	ldrh	r3, [r4, #12]
 800a0bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0c0:	81a3      	strh	r3, [r4, #12]
 800a0c2:	e7ad      	b.n	800a020 <__sflush_r+0x1c>
 800a0c4:	690f      	ldr	r7, [r1, #16]
 800a0c6:	2f00      	cmp	r7, #0
 800a0c8:	d0a9      	beq.n	800a01e <__sflush_r+0x1a>
 800a0ca:	0793      	lsls	r3, r2, #30
 800a0cc:	680e      	ldr	r6, [r1, #0]
 800a0ce:	bf08      	it	eq
 800a0d0:	694b      	ldreq	r3, [r1, #20]
 800a0d2:	600f      	str	r7, [r1, #0]
 800a0d4:	bf18      	it	ne
 800a0d6:	2300      	movne	r3, #0
 800a0d8:	eba6 0807 	sub.w	r8, r6, r7
 800a0dc:	608b      	str	r3, [r1, #8]
 800a0de:	f1b8 0f00 	cmp.w	r8, #0
 800a0e2:	dd9c      	ble.n	800a01e <__sflush_r+0x1a>
 800a0e4:	6a21      	ldr	r1, [r4, #32]
 800a0e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a0e8:	4643      	mov	r3, r8
 800a0ea:	463a      	mov	r2, r7
 800a0ec:	4628      	mov	r0, r5
 800a0ee:	47b0      	blx	r6
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	dc06      	bgt.n	800a102 <__sflush_r+0xfe>
 800a0f4:	89a3      	ldrh	r3, [r4, #12]
 800a0f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0fa:	81a3      	strh	r3, [r4, #12]
 800a0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a100:	e78e      	b.n	800a020 <__sflush_r+0x1c>
 800a102:	4407      	add	r7, r0
 800a104:	eba8 0800 	sub.w	r8, r8, r0
 800a108:	e7e9      	b.n	800a0de <__sflush_r+0xda>
 800a10a:	bf00      	nop
 800a10c:	20400001 	.word	0x20400001

0800a110 <_fflush_r>:
 800a110:	b538      	push	{r3, r4, r5, lr}
 800a112:	690b      	ldr	r3, [r1, #16]
 800a114:	4605      	mov	r5, r0
 800a116:	460c      	mov	r4, r1
 800a118:	b913      	cbnz	r3, 800a120 <_fflush_r+0x10>
 800a11a:	2500      	movs	r5, #0
 800a11c:	4628      	mov	r0, r5
 800a11e:	bd38      	pop	{r3, r4, r5, pc}
 800a120:	b118      	cbz	r0, 800a12a <_fflush_r+0x1a>
 800a122:	6983      	ldr	r3, [r0, #24]
 800a124:	b90b      	cbnz	r3, 800a12a <_fflush_r+0x1a>
 800a126:	f000 f887 	bl	800a238 <__sinit>
 800a12a:	4b14      	ldr	r3, [pc, #80]	; (800a17c <_fflush_r+0x6c>)
 800a12c:	429c      	cmp	r4, r3
 800a12e:	d11b      	bne.n	800a168 <_fflush_r+0x58>
 800a130:	686c      	ldr	r4, [r5, #4]
 800a132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d0ef      	beq.n	800a11a <_fflush_r+0xa>
 800a13a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a13c:	07d0      	lsls	r0, r2, #31
 800a13e:	d404      	bmi.n	800a14a <_fflush_r+0x3a>
 800a140:	0599      	lsls	r1, r3, #22
 800a142:	d402      	bmi.n	800a14a <_fflush_r+0x3a>
 800a144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a146:	f000 f915 	bl	800a374 <__retarget_lock_acquire_recursive>
 800a14a:	4628      	mov	r0, r5
 800a14c:	4621      	mov	r1, r4
 800a14e:	f7ff ff59 	bl	800a004 <__sflush_r>
 800a152:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a154:	07da      	lsls	r2, r3, #31
 800a156:	4605      	mov	r5, r0
 800a158:	d4e0      	bmi.n	800a11c <_fflush_r+0xc>
 800a15a:	89a3      	ldrh	r3, [r4, #12]
 800a15c:	059b      	lsls	r3, r3, #22
 800a15e:	d4dd      	bmi.n	800a11c <_fflush_r+0xc>
 800a160:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a162:	f000 f908 	bl	800a376 <__retarget_lock_release_recursive>
 800a166:	e7d9      	b.n	800a11c <_fflush_r+0xc>
 800a168:	4b05      	ldr	r3, [pc, #20]	; (800a180 <_fflush_r+0x70>)
 800a16a:	429c      	cmp	r4, r3
 800a16c:	d101      	bne.n	800a172 <_fflush_r+0x62>
 800a16e:	68ac      	ldr	r4, [r5, #8]
 800a170:	e7df      	b.n	800a132 <_fflush_r+0x22>
 800a172:	4b04      	ldr	r3, [pc, #16]	; (800a184 <_fflush_r+0x74>)
 800a174:	429c      	cmp	r4, r3
 800a176:	bf08      	it	eq
 800a178:	68ec      	ldreq	r4, [r5, #12]
 800a17a:	e7da      	b.n	800a132 <_fflush_r+0x22>
 800a17c:	0800ad6c 	.word	0x0800ad6c
 800a180:	0800ad8c 	.word	0x0800ad8c
 800a184:	0800ad4c 	.word	0x0800ad4c

0800a188 <std>:
 800a188:	2300      	movs	r3, #0
 800a18a:	b510      	push	{r4, lr}
 800a18c:	4604      	mov	r4, r0
 800a18e:	e9c0 3300 	strd	r3, r3, [r0]
 800a192:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a196:	6083      	str	r3, [r0, #8]
 800a198:	8181      	strh	r1, [r0, #12]
 800a19a:	6643      	str	r3, [r0, #100]	; 0x64
 800a19c:	81c2      	strh	r2, [r0, #14]
 800a19e:	6183      	str	r3, [r0, #24]
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	2208      	movs	r2, #8
 800a1a4:	305c      	adds	r0, #92	; 0x5c
 800a1a6:	f7fb fe17 	bl	8005dd8 <memset>
 800a1aa:	4b05      	ldr	r3, [pc, #20]	; (800a1c0 <std+0x38>)
 800a1ac:	6263      	str	r3, [r4, #36]	; 0x24
 800a1ae:	4b05      	ldr	r3, [pc, #20]	; (800a1c4 <std+0x3c>)
 800a1b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a1b2:	4b05      	ldr	r3, [pc, #20]	; (800a1c8 <std+0x40>)
 800a1b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a1b6:	4b05      	ldr	r3, [pc, #20]	; (800a1cc <std+0x44>)
 800a1b8:	6224      	str	r4, [r4, #32]
 800a1ba:	6323      	str	r3, [r4, #48]	; 0x30
 800a1bc:	bd10      	pop	{r4, pc}
 800a1be:	bf00      	nop
 800a1c0:	0800a4d9 	.word	0x0800a4d9
 800a1c4:	0800a4fb 	.word	0x0800a4fb
 800a1c8:	0800a533 	.word	0x0800a533
 800a1cc:	0800a557 	.word	0x0800a557

0800a1d0 <_cleanup_r>:
 800a1d0:	4901      	ldr	r1, [pc, #4]	; (800a1d8 <_cleanup_r+0x8>)
 800a1d2:	f000 b8af 	b.w	800a334 <_fwalk_reent>
 800a1d6:	bf00      	nop
 800a1d8:	0800a111 	.word	0x0800a111

0800a1dc <__sfmoreglue>:
 800a1dc:	b570      	push	{r4, r5, r6, lr}
 800a1de:	1e4a      	subs	r2, r1, #1
 800a1e0:	2568      	movs	r5, #104	; 0x68
 800a1e2:	4355      	muls	r5, r2
 800a1e4:	460e      	mov	r6, r1
 800a1e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a1ea:	f7ff fa7f 	bl	80096ec <_malloc_r>
 800a1ee:	4604      	mov	r4, r0
 800a1f0:	b140      	cbz	r0, 800a204 <__sfmoreglue+0x28>
 800a1f2:	2100      	movs	r1, #0
 800a1f4:	e9c0 1600 	strd	r1, r6, [r0]
 800a1f8:	300c      	adds	r0, #12
 800a1fa:	60a0      	str	r0, [r4, #8]
 800a1fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a200:	f7fb fdea 	bl	8005dd8 <memset>
 800a204:	4620      	mov	r0, r4
 800a206:	bd70      	pop	{r4, r5, r6, pc}

0800a208 <__sfp_lock_acquire>:
 800a208:	4801      	ldr	r0, [pc, #4]	; (800a210 <__sfp_lock_acquire+0x8>)
 800a20a:	f000 b8b3 	b.w	800a374 <__retarget_lock_acquire_recursive>
 800a20e:	bf00      	nop
 800a210:	200006d8 	.word	0x200006d8

0800a214 <__sfp_lock_release>:
 800a214:	4801      	ldr	r0, [pc, #4]	; (800a21c <__sfp_lock_release+0x8>)
 800a216:	f000 b8ae 	b.w	800a376 <__retarget_lock_release_recursive>
 800a21a:	bf00      	nop
 800a21c:	200006d8 	.word	0x200006d8

0800a220 <__sinit_lock_acquire>:
 800a220:	4801      	ldr	r0, [pc, #4]	; (800a228 <__sinit_lock_acquire+0x8>)
 800a222:	f000 b8a7 	b.w	800a374 <__retarget_lock_acquire_recursive>
 800a226:	bf00      	nop
 800a228:	200006d3 	.word	0x200006d3

0800a22c <__sinit_lock_release>:
 800a22c:	4801      	ldr	r0, [pc, #4]	; (800a234 <__sinit_lock_release+0x8>)
 800a22e:	f000 b8a2 	b.w	800a376 <__retarget_lock_release_recursive>
 800a232:	bf00      	nop
 800a234:	200006d3 	.word	0x200006d3

0800a238 <__sinit>:
 800a238:	b510      	push	{r4, lr}
 800a23a:	4604      	mov	r4, r0
 800a23c:	f7ff fff0 	bl	800a220 <__sinit_lock_acquire>
 800a240:	69a3      	ldr	r3, [r4, #24]
 800a242:	b11b      	cbz	r3, 800a24c <__sinit+0x14>
 800a244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a248:	f7ff bff0 	b.w	800a22c <__sinit_lock_release>
 800a24c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a250:	6523      	str	r3, [r4, #80]	; 0x50
 800a252:	4b13      	ldr	r3, [pc, #76]	; (800a2a0 <__sinit+0x68>)
 800a254:	4a13      	ldr	r2, [pc, #76]	; (800a2a4 <__sinit+0x6c>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	62a2      	str	r2, [r4, #40]	; 0x28
 800a25a:	42a3      	cmp	r3, r4
 800a25c:	bf04      	itt	eq
 800a25e:	2301      	moveq	r3, #1
 800a260:	61a3      	streq	r3, [r4, #24]
 800a262:	4620      	mov	r0, r4
 800a264:	f000 f820 	bl	800a2a8 <__sfp>
 800a268:	6060      	str	r0, [r4, #4]
 800a26a:	4620      	mov	r0, r4
 800a26c:	f000 f81c 	bl	800a2a8 <__sfp>
 800a270:	60a0      	str	r0, [r4, #8]
 800a272:	4620      	mov	r0, r4
 800a274:	f000 f818 	bl	800a2a8 <__sfp>
 800a278:	2200      	movs	r2, #0
 800a27a:	60e0      	str	r0, [r4, #12]
 800a27c:	2104      	movs	r1, #4
 800a27e:	6860      	ldr	r0, [r4, #4]
 800a280:	f7ff ff82 	bl	800a188 <std>
 800a284:	68a0      	ldr	r0, [r4, #8]
 800a286:	2201      	movs	r2, #1
 800a288:	2109      	movs	r1, #9
 800a28a:	f7ff ff7d 	bl	800a188 <std>
 800a28e:	68e0      	ldr	r0, [r4, #12]
 800a290:	2202      	movs	r2, #2
 800a292:	2112      	movs	r1, #18
 800a294:	f7ff ff78 	bl	800a188 <std>
 800a298:	2301      	movs	r3, #1
 800a29a:	61a3      	str	r3, [r4, #24]
 800a29c:	e7d2      	b.n	800a244 <__sinit+0xc>
 800a29e:	bf00      	nop
 800a2a0:	0800a8f8 	.word	0x0800a8f8
 800a2a4:	0800a1d1 	.word	0x0800a1d1

0800a2a8 <__sfp>:
 800a2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2aa:	4607      	mov	r7, r0
 800a2ac:	f7ff ffac 	bl	800a208 <__sfp_lock_acquire>
 800a2b0:	4b1e      	ldr	r3, [pc, #120]	; (800a32c <__sfp+0x84>)
 800a2b2:	681e      	ldr	r6, [r3, #0]
 800a2b4:	69b3      	ldr	r3, [r6, #24]
 800a2b6:	b913      	cbnz	r3, 800a2be <__sfp+0x16>
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	f7ff ffbd 	bl	800a238 <__sinit>
 800a2be:	3648      	adds	r6, #72	; 0x48
 800a2c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a2c4:	3b01      	subs	r3, #1
 800a2c6:	d503      	bpl.n	800a2d0 <__sfp+0x28>
 800a2c8:	6833      	ldr	r3, [r6, #0]
 800a2ca:	b30b      	cbz	r3, 800a310 <__sfp+0x68>
 800a2cc:	6836      	ldr	r6, [r6, #0]
 800a2ce:	e7f7      	b.n	800a2c0 <__sfp+0x18>
 800a2d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a2d4:	b9d5      	cbnz	r5, 800a30c <__sfp+0x64>
 800a2d6:	4b16      	ldr	r3, [pc, #88]	; (800a330 <__sfp+0x88>)
 800a2d8:	60e3      	str	r3, [r4, #12]
 800a2da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a2de:	6665      	str	r5, [r4, #100]	; 0x64
 800a2e0:	f000 f847 	bl	800a372 <__retarget_lock_init_recursive>
 800a2e4:	f7ff ff96 	bl	800a214 <__sfp_lock_release>
 800a2e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a2ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a2f0:	6025      	str	r5, [r4, #0]
 800a2f2:	61a5      	str	r5, [r4, #24]
 800a2f4:	2208      	movs	r2, #8
 800a2f6:	4629      	mov	r1, r5
 800a2f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a2fc:	f7fb fd6c 	bl	8005dd8 <memset>
 800a300:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a304:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a308:	4620      	mov	r0, r4
 800a30a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a30c:	3468      	adds	r4, #104	; 0x68
 800a30e:	e7d9      	b.n	800a2c4 <__sfp+0x1c>
 800a310:	2104      	movs	r1, #4
 800a312:	4638      	mov	r0, r7
 800a314:	f7ff ff62 	bl	800a1dc <__sfmoreglue>
 800a318:	4604      	mov	r4, r0
 800a31a:	6030      	str	r0, [r6, #0]
 800a31c:	2800      	cmp	r0, #0
 800a31e:	d1d5      	bne.n	800a2cc <__sfp+0x24>
 800a320:	f7ff ff78 	bl	800a214 <__sfp_lock_release>
 800a324:	230c      	movs	r3, #12
 800a326:	603b      	str	r3, [r7, #0]
 800a328:	e7ee      	b.n	800a308 <__sfp+0x60>
 800a32a:	bf00      	nop
 800a32c:	0800a8f8 	.word	0x0800a8f8
 800a330:	ffff0001 	.word	0xffff0001

0800a334 <_fwalk_reent>:
 800a334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a338:	4606      	mov	r6, r0
 800a33a:	4688      	mov	r8, r1
 800a33c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a340:	2700      	movs	r7, #0
 800a342:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a346:	f1b9 0901 	subs.w	r9, r9, #1
 800a34a:	d505      	bpl.n	800a358 <_fwalk_reent+0x24>
 800a34c:	6824      	ldr	r4, [r4, #0]
 800a34e:	2c00      	cmp	r4, #0
 800a350:	d1f7      	bne.n	800a342 <_fwalk_reent+0xe>
 800a352:	4638      	mov	r0, r7
 800a354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a358:	89ab      	ldrh	r3, [r5, #12]
 800a35a:	2b01      	cmp	r3, #1
 800a35c:	d907      	bls.n	800a36e <_fwalk_reent+0x3a>
 800a35e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a362:	3301      	adds	r3, #1
 800a364:	d003      	beq.n	800a36e <_fwalk_reent+0x3a>
 800a366:	4629      	mov	r1, r5
 800a368:	4630      	mov	r0, r6
 800a36a:	47c0      	blx	r8
 800a36c:	4307      	orrs	r7, r0
 800a36e:	3568      	adds	r5, #104	; 0x68
 800a370:	e7e9      	b.n	800a346 <_fwalk_reent+0x12>

0800a372 <__retarget_lock_init_recursive>:
 800a372:	4770      	bx	lr

0800a374 <__retarget_lock_acquire_recursive>:
 800a374:	4770      	bx	lr

0800a376 <__retarget_lock_release_recursive>:
 800a376:	4770      	bx	lr

0800a378 <__swhatbuf_r>:
 800a378:	b570      	push	{r4, r5, r6, lr}
 800a37a:	460e      	mov	r6, r1
 800a37c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a380:	2900      	cmp	r1, #0
 800a382:	b096      	sub	sp, #88	; 0x58
 800a384:	4614      	mov	r4, r2
 800a386:	461d      	mov	r5, r3
 800a388:	da07      	bge.n	800a39a <__swhatbuf_r+0x22>
 800a38a:	2300      	movs	r3, #0
 800a38c:	602b      	str	r3, [r5, #0]
 800a38e:	89b3      	ldrh	r3, [r6, #12]
 800a390:	061a      	lsls	r2, r3, #24
 800a392:	d410      	bmi.n	800a3b6 <__swhatbuf_r+0x3e>
 800a394:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a398:	e00e      	b.n	800a3b8 <__swhatbuf_r+0x40>
 800a39a:	466a      	mov	r2, sp
 800a39c:	f000 f902 	bl	800a5a4 <_fstat_r>
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	dbf2      	blt.n	800a38a <__swhatbuf_r+0x12>
 800a3a4:	9a01      	ldr	r2, [sp, #4]
 800a3a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a3aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a3ae:	425a      	negs	r2, r3
 800a3b0:	415a      	adcs	r2, r3
 800a3b2:	602a      	str	r2, [r5, #0]
 800a3b4:	e7ee      	b.n	800a394 <__swhatbuf_r+0x1c>
 800a3b6:	2340      	movs	r3, #64	; 0x40
 800a3b8:	2000      	movs	r0, #0
 800a3ba:	6023      	str	r3, [r4, #0]
 800a3bc:	b016      	add	sp, #88	; 0x58
 800a3be:	bd70      	pop	{r4, r5, r6, pc}

0800a3c0 <__smakebuf_r>:
 800a3c0:	898b      	ldrh	r3, [r1, #12]
 800a3c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a3c4:	079d      	lsls	r5, r3, #30
 800a3c6:	4606      	mov	r6, r0
 800a3c8:	460c      	mov	r4, r1
 800a3ca:	d507      	bpl.n	800a3dc <__smakebuf_r+0x1c>
 800a3cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a3d0:	6023      	str	r3, [r4, #0]
 800a3d2:	6123      	str	r3, [r4, #16]
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	6163      	str	r3, [r4, #20]
 800a3d8:	b002      	add	sp, #8
 800a3da:	bd70      	pop	{r4, r5, r6, pc}
 800a3dc:	ab01      	add	r3, sp, #4
 800a3de:	466a      	mov	r2, sp
 800a3e0:	f7ff ffca 	bl	800a378 <__swhatbuf_r>
 800a3e4:	9900      	ldr	r1, [sp, #0]
 800a3e6:	4605      	mov	r5, r0
 800a3e8:	4630      	mov	r0, r6
 800a3ea:	f7ff f97f 	bl	80096ec <_malloc_r>
 800a3ee:	b948      	cbnz	r0, 800a404 <__smakebuf_r+0x44>
 800a3f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3f4:	059a      	lsls	r2, r3, #22
 800a3f6:	d4ef      	bmi.n	800a3d8 <__smakebuf_r+0x18>
 800a3f8:	f023 0303 	bic.w	r3, r3, #3
 800a3fc:	f043 0302 	orr.w	r3, r3, #2
 800a400:	81a3      	strh	r3, [r4, #12]
 800a402:	e7e3      	b.n	800a3cc <__smakebuf_r+0xc>
 800a404:	4b0d      	ldr	r3, [pc, #52]	; (800a43c <__smakebuf_r+0x7c>)
 800a406:	62b3      	str	r3, [r6, #40]	; 0x28
 800a408:	89a3      	ldrh	r3, [r4, #12]
 800a40a:	6020      	str	r0, [r4, #0]
 800a40c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a410:	81a3      	strh	r3, [r4, #12]
 800a412:	9b00      	ldr	r3, [sp, #0]
 800a414:	6163      	str	r3, [r4, #20]
 800a416:	9b01      	ldr	r3, [sp, #4]
 800a418:	6120      	str	r0, [r4, #16]
 800a41a:	b15b      	cbz	r3, 800a434 <__smakebuf_r+0x74>
 800a41c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a420:	4630      	mov	r0, r6
 800a422:	f000 f8d1 	bl	800a5c8 <_isatty_r>
 800a426:	b128      	cbz	r0, 800a434 <__smakebuf_r+0x74>
 800a428:	89a3      	ldrh	r3, [r4, #12]
 800a42a:	f023 0303 	bic.w	r3, r3, #3
 800a42e:	f043 0301 	orr.w	r3, r3, #1
 800a432:	81a3      	strh	r3, [r4, #12]
 800a434:	89a0      	ldrh	r0, [r4, #12]
 800a436:	4305      	orrs	r5, r0
 800a438:	81a5      	strh	r5, [r4, #12]
 800a43a:	e7cd      	b.n	800a3d8 <__smakebuf_r+0x18>
 800a43c:	0800a1d1 	.word	0x0800a1d1

0800a440 <_malloc_usable_size_r>:
 800a440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a444:	1f18      	subs	r0, r3, #4
 800a446:	2b00      	cmp	r3, #0
 800a448:	bfbc      	itt	lt
 800a44a:	580b      	ldrlt	r3, [r1, r0]
 800a44c:	18c0      	addlt	r0, r0, r3
 800a44e:	4770      	bx	lr

0800a450 <_raise_r>:
 800a450:	291f      	cmp	r1, #31
 800a452:	b538      	push	{r3, r4, r5, lr}
 800a454:	4604      	mov	r4, r0
 800a456:	460d      	mov	r5, r1
 800a458:	d904      	bls.n	800a464 <_raise_r+0x14>
 800a45a:	2316      	movs	r3, #22
 800a45c:	6003      	str	r3, [r0, #0]
 800a45e:	f04f 30ff 	mov.w	r0, #4294967295
 800a462:	bd38      	pop	{r3, r4, r5, pc}
 800a464:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a466:	b112      	cbz	r2, 800a46e <_raise_r+0x1e>
 800a468:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a46c:	b94b      	cbnz	r3, 800a482 <_raise_r+0x32>
 800a46e:	4620      	mov	r0, r4
 800a470:	f000 f830 	bl	800a4d4 <_getpid_r>
 800a474:	462a      	mov	r2, r5
 800a476:	4601      	mov	r1, r0
 800a478:	4620      	mov	r0, r4
 800a47a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a47e:	f000 b817 	b.w	800a4b0 <_kill_r>
 800a482:	2b01      	cmp	r3, #1
 800a484:	d00a      	beq.n	800a49c <_raise_r+0x4c>
 800a486:	1c59      	adds	r1, r3, #1
 800a488:	d103      	bne.n	800a492 <_raise_r+0x42>
 800a48a:	2316      	movs	r3, #22
 800a48c:	6003      	str	r3, [r0, #0]
 800a48e:	2001      	movs	r0, #1
 800a490:	e7e7      	b.n	800a462 <_raise_r+0x12>
 800a492:	2400      	movs	r4, #0
 800a494:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a498:	4628      	mov	r0, r5
 800a49a:	4798      	blx	r3
 800a49c:	2000      	movs	r0, #0
 800a49e:	e7e0      	b.n	800a462 <_raise_r+0x12>

0800a4a0 <raise>:
 800a4a0:	4b02      	ldr	r3, [pc, #8]	; (800a4ac <raise+0xc>)
 800a4a2:	4601      	mov	r1, r0
 800a4a4:	6818      	ldr	r0, [r3, #0]
 800a4a6:	f7ff bfd3 	b.w	800a450 <_raise_r>
 800a4aa:	bf00      	nop
 800a4ac:	20000024 	.word	0x20000024

0800a4b0 <_kill_r>:
 800a4b0:	b538      	push	{r3, r4, r5, lr}
 800a4b2:	4d07      	ldr	r5, [pc, #28]	; (800a4d0 <_kill_r+0x20>)
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	4608      	mov	r0, r1
 800a4ba:	4611      	mov	r1, r2
 800a4bc:	602b      	str	r3, [r5, #0]
 800a4be:	f7f8 fa31 	bl	8002924 <_kill>
 800a4c2:	1c43      	adds	r3, r0, #1
 800a4c4:	d102      	bne.n	800a4cc <_kill_r+0x1c>
 800a4c6:	682b      	ldr	r3, [r5, #0]
 800a4c8:	b103      	cbz	r3, 800a4cc <_kill_r+0x1c>
 800a4ca:	6023      	str	r3, [r4, #0]
 800a4cc:	bd38      	pop	{r3, r4, r5, pc}
 800a4ce:	bf00      	nop
 800a4d0:	200006cc 	.word	0x200006cc

0800a4d4 <_getpid_r>:
 800a4d4:	f7f8 ba1e 	b.w	8002914 <_getpid>

0800a4d8 <__sread>:
 800a4d8:	b510      	push	{r4, lr}
 800a4da:	460c      	mov	r4, r1
 800a4dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4e0:	f000 f894 	bl	800a60c <_read_r>
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	bfab      	itete	ge
 800a4e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a4ea:	89a3      	ldrhlt	r3, [r4, #12]
 800a4ec:	181b      	addge	r3, r3, r0
 800a4ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a4f2:	bfac      	ite	ge
 800a4f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a4f6:	81a3      	strhlt	r3, [r4, #12]
 800a4f8:	bd10      	pop	{r4, pc}

0800a4fa <__swrite>:
 800a4fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4fe:	461f      	mov	r7, r3
 800a500:	898b      	ldrh	r3, [r1, #12]
 800a502:	05db      	lsls	r3, r3, #23
 800a504:	4605      	mov	r5, r0
 800a506:	460c      	mov	r4, r1
 800a508:	4616      	mov	r6, r2
 800a50a:	d505      	bpl.n	800a518 <__swrite+0x1e>
 800a50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a510:	2302      	movs	r3, #2
 800a512:	2200      	movs	r2, #0
 800a514:	f000 f868 	bl	800a5e8 <_lseek_r>
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a51e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a522:	81a3      	strh	r3, [r4, #12]
 800a524:	4632      	mov	r2, r6
 800a526:	463b      	mov	r3, r7
 800a528:	4628      	mov	r0, r5
 800a52a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a52e:	f000 b817 	b.w	800a560 <_write_r>

0800a532 <__sseek>:
 800a532:	b510      	push	{r4, lr}
 800a534:	460c      	mov	r4, r1
 800a536:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a53a:	f000 f855 	bl	800a5e8 <_lseek_r>
 800a53e:	1c43      	adds	r3, r0, #1
 800a540:	89a3      	ldrh	r3, [r4, #12]
 800a542:	bf15      	itete	ne
 800a544:	6560      	strne	r0, [r4, #84]	; 0x54
 800a546:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a54a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a54e:	81a3      	strheq	r3, [r4, #12]
 800a550:	bf18      	it	ne
 800a552:	81a3      	strhne	r3, [r4, #12]
 800a554:	bd10      	pop	{r4, pc}

0800a556 <__sclose>:
 800a556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a55a:	f000 b813 	b.w	800a584 <_close_r>
	...

0800a560 <_write_r>:
 800a560:	b538      	push	{r3, r4, r5, lr}
 800a562:	4d07      	ldr	r5, [pc, #28]	; (800a580 <_write_r+0x20>)
 800a564:	4604      	mov	r4, r0
 800a566:	4608      	mov	r0, r1
 800a568:	4611      	mov	r1, r2
 800a56a:	2200      	movs	r2, #0
 800a56c:	602a      	str	r2, [r5, #0]
 800a56e:	461a      	mov	r2, r3
 800a570:	f7f8 fa0f 	bl	8002992 <_write>
 800a574:	1c43      	adds	r3, r0, #1
 800a576:	d102      	bne.n	800a57e <_write_r+0x1e>
 800a578:	682b      	ldr	r3, [r5, #0]
 800a57a:	b103      	cbz	r3, 800a57e <_write_r+0x1e>
 800a57c:	6023      	str	r3, [r4, #0]
 800a57e:	bd38      	pop	{r3, r4, r5, pc}
 800a580:	200006cc 	.word	0x200006cc

0800a584 <_close_r>:
 800a584:	b538      	push	{r3, r4, r5, lr}
 800a586:	4d06      	ldr	r5, [pc, #24]	; (800a5a0 <_close_r+0x1c>)
 800a588:	2300      	movs	r3, #0
 800a58a:	4604      	mov	r4, r0
 800a58c:	4608      	mov	r0, r1
 800a58e:	602b      	str	r3, [r5, #0]
 800a590:	f7f8 fa1b 	bl	80029ca <_close>
 800a594:	1c43      	adds	r3, r0, #1
 800a596:	d102      	bne.n	800a59e <_close_r+0x1a>
 800a598:	682b      	ldr	r3, [r5, #0]
 800a59a:	b103      	cbz	r3, 800a59e <_close_r+0x1a>
 800a59c:	6023      	str	r3, [r4, #0]
 800a59e:	bd38      	pop	{r3, r4, r5, pc}
 800a5a0:	200006cc 	.word	0x200006cc

0800a5a4 <_fstat_r>:
 800a5a4:	b538      	push	{r3, r4, r5, lr}
 800a5a6:	4d07      	ldr	r5, [pc, #28]	; (800a5c4 <_fstat_r+0x20>)
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	4604      	mov	r4, r0
 800a5ac:	4608      	mov	r0, r1
 800a5ae:	4611      	mov	r1, r2
 800a5b0:	602b      	str	r3, [r5, #0]
 800a5b2:	f7f8 fa16 	bl	80029e2 <_fstat>
 800a5b6:	1c43      	adds	r3, r0, #1
 800a5b8:	d102      	bne.n	800a5c0 <_fstat_r+0x1c>
 800a5ba:	682b      	ldr	r3, [r5, #0]
 800a5bc:	b103      	cbz	r3, 800a5c0 <_fstat_r+0x1c>
 800a5be:	6023      	str	r3, [r4, #0]
 800a5c0:	bd38      	pop	{r3, r4, r5, pc}
 800a5c2:	bf00      	nop
 800a5c4:	200006cc 	.word	0x200006cc

0800a5c8 <_isatty_r>:
 800a5c8:	b538      	push	{r3, r4, r5, lr}
 800a5ca:	4d06      	ldr	r5, [pc, #24]	; (800a5e4 <_isatty_r+0x1c>)
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	4604      	mov	r4, r0
 800a5d0:	4608      	mov	r0, r1
 800a5d2:	602b      	str	r3, [r5, #0]
 800a5d4:	f7f8 fa15 	bl	8002a02 <_isatty>
 800a5d8:	1c43      	adds	r3, r0, #1
 800a5da:	d102      	bne.n	800a5e2 <_isatty_r+0x1a>
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	b103      	cbz	r3, 800a5e2 <_isatty_r+0x1a>
 800a5e0:	6023      	str	r3, [r4, #0]
 800a5e2:	bd38      	pop	{r3, r4, r5, pc}
 800a5e4:	200006cc 	.word	0x200006cc

0800a5e8 <_lseek_r>:
 800a5e8:	b538      	push	{r3, r4, r5, lr}
 800a5ea:	4d07      	ldr	r5, [pc, #28]	; (800a608 <_lseek_r+0x20>)
 800a5ec:	4604      	mov	r4, r0
 800a5ee:	4608      	mov	r0, r1
 800a5f0:	4611      	mov	r1, r2
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	602a      	str	r2, [r5, #0]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	f7f8 fa0e 	bl	8002a18 <_lseek>
 800a5fc:	1c43      	adds	r3, r0, #1
 800a5fe:	d102      	bne.n	800a606 <_lseek_r+0x1e>
 800a600:	682b      	ldr	r3, [r5, #0]
 800a602:	b103      	cbz	r3, 800a606 <_lseek_r+0x1e>
 800a604:	6023      	str	r3, [r4, #0]
 800a606:	bd38      	pop	{r3, r4, r5, pc}
 800a608:	200006cc 	.word	0x200006cc

0800a60c <_read_r>:
 800a60c:	b538      	push	{r3, r4, r5, lr}
 800a60e:	4d07      	ldr	r5, [pc, #28]	; (800a62c <_read_r+0x20>)
 800a610:	4604      	mov	r4, r0
 800a612:	4608      	mov	r0, r1
 800a614:	4611      	mov	r1, r2
 800a616:	2200      	movs	r2, #0
 800a618:	602a      	str	r2, [r5, #0]
 800a61a:	461a      	mov	r2, r3
 800a61c:	f7f8 f99c 	bl	8002958 <_read>
 800a620:	1c43      	adds	r3, r0, #1
 800a622:	d102      	bne.n	800a62a <_read_r+0x1e>
 800a624:	682b      	ldr	r3, [r5, #0]
 800a626:	b103      	cbz	r3, 800a62a <_read_r+0x1e>
 800a628:	6023      	str	r3, [r4, #0]
 800a62a:	bd38      	pop	{r3, r4, r5, pc}
 800a62c:	200006cc 	.word	0x200006cc

0800a630 <_init>:
 800a630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a632:	bf00      	nop
 800a634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a636:	bc08      	pop	{r3}
 800a638:	469e      	mov	lr, r3
 800a63a:	4770      	bx	lr

0800a63c <_fini>:
 800a63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a63e:	bf00      	nop
 800a640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a642:	bc08      	pop	{r3}
 800a644:	469e      	mov	lr, r3
 800a646:	4770      	bx	lr
