
*** Running vivado
    with args -log HDMI_bd_boite_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_boite_0_0.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_bd_boite_0_0.tcl -notrace
Command: synth_design -top HDMI_bd_boite_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 480.602 ; gain = 101.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_boite_0_0' [c:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_boite_0_0/synth/HDMI_bd_boite_0_0.vhd:67]
INFO: [Synth 8-3491] module 'boite' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/boite.vhd:6' bound to instance 'U0' of component 'boite' [c:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_boite_0_0/synth/HDMI_bd_boite_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'boite' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/boite.vhd:15]
INFO: [Synth 8-3491] module 'compteurJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurJF.vhd:6' bound to instance 'compteurLigne' of component 'compteurJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/boite.vhd:45]
INFO: [Synth 8-638] synthesizing module 'compteurJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurJF.vhd:14]
INFO: [Synth 8-3491] module 'reg_16bitsJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:4' bound to instance 'REG' of component 'reg_16bitsJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurJF.vhd:31]
INFO: [Synth 8-638] synthesizing module 'reg_16bitsJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:13]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-638] synthesizing module 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:13]
WARNING: [Synth 8-614] signal 'RESET_VALUE' is read in the process but is not in the sensitivity list [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'reg_1bitJF' (1#1) [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:13]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-3491] module 'reg_1bitJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitJF.vhd:4' bound to instance 'REG' of component 'reg_1bitJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'reg_16bitsJF' (2#1) [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_16bitsJF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'compteurJF' (3#1) [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurJF.vhd:14]
INFO: [Synth 8-3491] module 'compteurJF' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurJF.vhd:6' bound to instance 'compteurPixel' of component 'compteurJF' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/boite.vhd:51]
WARNING: [Synth 8-3848] Net LED in module/entity boite does not have driver. [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/boite.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'boite' (4#1) [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/boite.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_boite_0_0' (5#1) [c:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_boite_0_0/synth/HDMI_bd_boite_0_0.vhd:67]
WARNING: [Synth 8-3331] design boite has unconnected port LED[7]
WARNING: [Synth 8-3331] design boite has unconnected port LED[6]
WARNING: [Synth 8-3331] design boite has unconnected port LED[5]
WARNING: [Synth 8-3331] design boite has unconnected port LED[4]
WARNING: [Synth 8-3331] design boite has unconnected port LED[3]
WARNING: [Synth 8-3331] design boite has unconnected port LED[2]
WARNING: [Synth 8-3331] design boite has unconnected port LED[1]
WARNING: [Synth 8-3331] design boite has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 536.605 ; gain = 157.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 536.605 ; gain = 157.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 536.605 ; gain = 157.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 877.582 ; gain = 1.457
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 877.582 ; gain = 498.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 877.582 ; gain = 498.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 877.582 ; gain = 498.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'etat_reg' in module 'boite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             detectvsync |                              000 |                              000
   dessinerpremiereligne |                              001 |                              001
dessinerdeuxpixelparligne |                              010 |                              010
   dessinerderniereligne |                              011 |                              011
                     fin |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_reg' using encoding 'sequential' in module 'boite'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 877.582 ; gain = 498.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   5 Input     24 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg_1bitJF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module compteurJF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module boite 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   5 Input     24 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design HDMI_bd_boite_0_0 has unconnected port LED[7]
WARNING: [Synth 8-3331] design HDMI_bd_boite_0_0 has unconnected port LED[6]
WARNING: [Synth 8-3331] design HDMI_bd_boite_0_0 has unconnected port LED[5]
WARNING: [Synth 8-3331] design HDMI_bd_boite_0_0 has unconnected port LED[4]
WARNING: [Synth 8-3331] design HDMI_bd_boite_0_0 has unconnected port LED[3]
WARNING: [Synth 8-3331] design HDMI_bd_boite_0_0 has unconnected port LED[2]
WARNING: [Synth 8-3331] design HDMI_bd_boite_0_0 has unconnected port LED[1]
WARNING: [Synth 8-3331] design HDMI_bd_boite_0_0 has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 877.582 ; gain = 498.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 882.516 ; gain = 503.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 882.590 ; gain = 503.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 892.738 ; gain = 513.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.738 ; gain = 513.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.738 ; gain = 513.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 892.738 ; gain = 513.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 892.738 ; gain = 513.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 892.738 ; gain = 513.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 892.738 ; gain = 513.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     5|
|3     |LUT2   |    48|
|4     |LUT4   |    10|
|5     |LUT5   |     6|
|6     |LUT6   |     9|
|7     |FDCE   |    30|
|8     |FDPE   |     2|
|9     |FDRE   |    14|
|10    |FDSE   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+----------------+------+
|      |Instance                  |Module          |Cells |
+------+--------------------------+----------------+------+
|1     |top                       |                |   156|
|2     |  U0                      |boite           |   156|
|3     |    compteurLigne         |compteurJF      |    29|
|4     |      REG                 |reg_16bitsJF_16 |    25|
|5     |        \GEN_REG[0].REG   |reg_1bitJF_17   |     2|
|6     |        \GEN_REG[10].REG  |reg_1bitJF_18   |     1|
|7     |        \GEN_REG[11].REG  |reg_1bitJF_19   |     1|
|8     |        \GEN_REG[12].REG  |reg_1bitJF_20   |     1|
|9     |        \GEN_REG[13].REG  |reg_1bitJF_21   |     1|
|10    |        \GEN_REG[14].REG  |reg_1bitJF_22   |     2|
|11    |        \GEN_REG[15].REG  |reg_1bitJF_23   |     3|
|12    |        \GEN_REG[1].REG   |reg_1bitJF_24   |     1|
|13    |        \GEN_REG[2].REG   |reg_1bitJF_25   |     2|
|14    |        \GEN_REG[3].REG   |reg_1bitJF_26   |     1|
|15    |        \GEN_REG[4].REG   |reg_1bitJF_27   |     2|
|16    |        \GEN_REG[5].REG   |reg_1bitJF_28   |     3|
|17    |        \GEN_REG[6].REG   |reg_1bitJF_29   |     1|
|18    |        \GEN_REG[7].REG   |reg_1bitJF_30   |     1|
|19    |        \GEN_REG[8].REG   |reg_1bitJF_31   |     2|
|20    |        \GEN_REG[9].REG   |reg_1bitJF_32   |     1|
|21    |    compteurPixel         |compteurJF_0    |    91|
|22    |      REG                 |reg_16bitsJF    |    91|
|23    |        \GEN_REG[0].REG   |reg_1bitJF      |    19|
|24    |        \GEN_REG[10].REG  |reg_1bitJF_1    |     5|
|25    |        \GEN_REG[11].REG  |reg_1bitJF_2    |     6|
|26    |        \GEN_REG[12].REG  |reg_1bitJF_3    |     5|
|27    |        \GEN_REG[13].REG  |reg_1bitJF_4    |     4|
|28    |        \GEN_REG[14].REG  |reg_1bitJF_5    |    11|
|29    |        \GEN_REG[15].REG  |reg_1bitJF_6    |     1|
|30    |        \GEN_REG[1].REG   |reg_1bitJF_7    |     3|
|31    |        \GEN_REG[2].REG   |reg_1bitJF_8    |     3|
|32    |        \GEN_REG[3].REG   |reg_1bitJF_9    |     4|
|33    |        \GEN_REG[4].REG   |reg_1bitJF_10   |     4|
|34    |        \GEN_REG[5].REG   |reg_1bitJF_11   |     5|
|35    |        \GEN_REG[6].REG   |reg_1bitJF_12   |     4|
|36    |        \GEN_REG[7].REG   |reg_1bitJF_13   |     8|
|37    |        \GEN_REG[8].REG   |reg_1bitJF_14   |     3|
|38    |        \GEN_REG[9].REG   |reg_1bitJF_15   |     6|
+------+--------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 892.738 ; gain = 513.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 892.738 ; gain = 172.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 892.738 ; gain = 513.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 908.949 ; gain = 542.500
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/HDMI_bd_boite_0_0_synth_1/HDMI_bd_boite_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/HDMI_bd_boite_0_0_synth_1/HDMI_bd_boite_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_boite_0_0_utilization_synth.rpt -pb HDMI_bd_boite_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 908.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 13:49:21 2022...
