Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Thu Dec  8 22:31:17 2016
| Host         : gregbox running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -file singleDecision_timing_summary_routed.rpt -pb singleDecision_timing_summary_routed.pb
| Design       : singleDecision
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.694        0.000                      0                 1990        0.151        0.000                      0                 1990        3.701        0.000                       0                   843  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.694        0.000                      0                 1990        0.151        0.000                      0                 1990        3.701        0.000                       0                   843  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 not_tmp_i2_reg_1290_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VbeatFallDelay_new_1_reg_275_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 3.323ns (42.643%)  route 4.470ns (57.357%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=844, unset)          0.973     0.973    ap_clk
    SLICE_X4Y3                                                        r  not_tmp_i2_reg_1290_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.518     1.491 r  not_tmp_i2_reg_1290_reg[0]/Q
                         net (fo=2, routed)           1.616     3.107    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/I8
    SLICE_X28Y2          LUT3 (Prop_lut3_I0_O)        0.124     3.231 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259[31]_i_71/O
                         net (fo=1, routed)           0.000     3.231    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259[31]_i_71
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.763 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.763    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_51
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.877 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.877    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_66
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.991 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.991    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_57
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.105 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.105    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_56
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.219 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.219    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_40
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.333 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.333    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_39
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.447 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.447    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_29
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.686 f  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_28/O[2]
                         net (fo=2, routed)           1.025     5.711    sum_1_fu_774_p2[30]
    SLICE_X26Y3          LUT2 (Prop_lut2_I0_O)        0.302     6.013 r  VbeatDelay_new_1_reg_259[31]_i_15/O
                         net (fo=1, routed)           0.000     6.013    n_6_VbeatDelay_new_1_reg_259[31]_i_15
    SLICE_X26Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.389 f  VbeatDelay_new_1_reg_259_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           0.343     6.732    n_6_VbeatDelay_new_1_reg_259_reg[31]_i_6
    SLICE_X30Y3          LUT2 (Prop_lut2_I1_O)        0.424     7.156 r  VbeatFallDelay_new_1_reg_275[31]_i_4/O
                         net (fo=2, routed)           0.312     7.468    n_6_VbeatFallDelay_new_1_reg_275[31]_i_4
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.592 r  VbeatFallDelay_new_1_reg_275[31]_i_1/O
                         net (fo=33, routed)          1.173     8.766    VbeatDelay_new_1_reg_2592
    SLICE_X19Y6          FDRE                                         r  VbeatFallDelay_new_1_reg_275_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=844, unset)          0.924    10.924    ap_clk
    SLICE_X19Y6                                                       r  VbeatFallDelay_new_1_reg_275_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y6          FDRE (Setup_fdre_C_R)       -0.429    10.460    VbeatFallDelay_new_1_reg_275_reg[25]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  1.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 AbeatDelay_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_4_reg_1295_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=844, unset)          0.410     0.410    ap_clk
    SLICE_X19Y9                                                       r  AbeatDelay_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  AbeatDelay_reg[26]/Q
                         net (fo=1, routed)           0.054     0.605    AbeatDelay[26]
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.716 r  tmp_4_reg_1295_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    tmp_4_fu_704_p2[26]
    SLICE_X18Y9          FDRE                                         r  tmp_4_reg_1295_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=844, unset)          0.432     0.432    ap_clk
    SLICE_X18Y9                                                       r  tmp_4_reg_1295_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.134     0.566    tmp_4_reg_1295_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884     10.000  6.116  DSP48_X0Y5   singleDecision_mul_32s_16s_32_3_U1/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250     4.951   3.701  SLICE_X22Y3  recentABools_data_U/singleDecision_recentABools_data_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250     4.951   3.701  SLICE_X22Y3  recentABools_data_U/singleDecision_recentABools_data_ram_U/ram_reg_0_15_0_0/SP/CLK



