strict digraph "" {
	node [label="\N"];
	"3671:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f44f6b2e5d0>",
		def_var="['go_early_tx']",
		fillcolor=deepskyblue,
		label="3671:AS
go_early_tx = ~listen_only_mode & need_to_tx & ~tx_state & (~suspend | (susp_cnt == 3'h7)) & sample_point & ~sampled_bit & (\
rx_idle | last_bit_of_inter);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['listen_only_mode', 'need_to_tx', 'tx_state', 'suspend', 'susp_cnt', 'sample_point', 'sampled_bit', 'rx_idle', 'last_bit_of_inter']"];
}
