

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun May 07 00:53:11 2023

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=2,class=CODE,delta=1
    13                           	psect	text6,global,reloc=2,class=CODE,delta=1
    14                           	psect	text7,global,reloc=4,class=CODE,delta=1
    15                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20  0000                     
    21                           ; Generated 17/06/2022 GMT
    22                           ; 
    23                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F57Q43 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55  0000                     _OSCFRQbits	set	177
    56  0000                     _OSCCON1bits	set	173
    57  0000                     _TMR0L	set	792
    58  0000                     _TMR0H	set	793
    59  0000                     _T0CON1bits	set	795
    60  0000                     _T0CON0bits	set	794
    61  0000                     _T0CON1	set	795
    62  0000                     _T0CON0	set	794
    63  0000                     _TRISF	set	1227
    64  0000                     _INTCON0	set	1238
    65  0000                     _LATF	set	1219
    66  0000                     _PIR3	set	1201
    67  0000                     _PIE3	set	1185
    68                           
    69                           ; #config settings
    70                           
    71                           	psect	cinit
    72  00027A                     __pcinit:
    73                           	callstack 0
    74  00027A                     start_initialization:
    75                           	callstack 0
    76  00027A                     __initialization:
    77                           	callstack 0
    78                           
    79                           ;
    80                           ; Setup IVTBASE
    81                           ;
    82  00027A  0104               	movlb	4
    83  00027C  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    84  00027E  6F5D               	movwf	93,b
    85  000280  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    86  000282  6F5E               	movwf	94,b
    87  000284  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    88  000286  6F5F               	movwf	95,b
    89  000288                     end_of_initialization:
    90                           	callstack 0
    91  000288                     __end_of__initialization:
    92                           	callstack 0
    93  000288  0100               	movlb	0
    94  00028A  EF25  F001         	goto	_main	;jump to C main() function
    95                           
    96                           	psect	cstackCOMRAM
    97  000501                     __pcstackCOMRAM:
    98                           	callstack 0
    99  000501                     FM_Timer0_Init@timer_configs:
   100                           	callstack 0
   101  000501                     FM_Hfintosc_Init@clock_params:
   102                           	callstack 0
   103                           
   104                           ; 2 bytes @ 0x0
   105  000501                     	ds	2
   106  000503                     ??_FM_Hfintosc_Init:
   107  000503                     ??_FM_Timer0_Init:
   108                           
   109                           ; 1 bytes @ 0x2
   110  000503                     	ds	1
   111  000504                     Init_Internal_Oscillator@my_clock:
   112                           	callstack 0
   113  000504                     Init_Timer_0@my_timer0:
   114                           	callstack 0
   115                           
   116                           ; 6 bytes @ 0x3
   117  000504                     	ds	6
   118  00050A                     
   119                           ; 1 bytes @ 0x9
   120 ;;
   121 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   122 ;;
   123 ;; *************** function _main *****************
   124 ;; Defined at:
   125 ;;		line 57 in file "main.c"
   126 ;; Parameters:    Size  Location     Type
   127 ;;		None
   128 ;; Auto vars:     Size  Location     Type
   129 ;;		None
   130 ;; Return value:  Size  Location     Type
   131 ;;                  2   54[None  ] int 
   132 ;; Registers used:
   133 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   134 ;; Tracked objects:
   135 ;;		On entry : 0/0
   136 ;;		On exit  : 0/0
   137 ;;		Unchanged: 0/0
   138 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   139 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   140 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   141 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   142 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   143 ;;Total ram usage:        0 bytes
   144 ;; Hardware stack levels required when called: 3
   145 ;; This function calls:
   146 ;;		_Init_Gpio_System
   147 ;;		_Init_Internal_Oscillator
   148 ;;		_Init_Timer_0
   149 ;;		_Init_Timer_Interrupts
   150 ;; This function is called by:
   151 ;;		Startup code after reset
   152 ;; This function uses a non-reentrant model
   153 ;;
   154                           
   155                           	psect	text0
   156  00024A                     __ptext0:
   157                           	callstack 0
   158  00024A                     _main:
   159                           	callstack 124
   160  00024A                     
   161                           ;main.c: 60:     Init_Internal_Oscillator();
   162  00024A  EC32  F001         	call	_Init_Internal_Oscillator	;wreg free
   163  00024E                     
   164                           ;main.c: 62:     Init_Timer_Interrupts();
   165  00024E  EC47  F001         	call	_Init_Timer_Interrupts	;wreg free
   166  000252                     
   167                           ;main.c: 64:     Init_Timer_0();
   168  000252  ECF5  F000         	call	_Init_Timer_0	;wreg free
   169  000256                     
   170                           ;main.c: 66:     Init_Gpio_System();
   171  000256  EC4D  F001         	call	_Init_Gpio_System	;wreg free
   172  00025A                     l835:
   173                           
   174                           ;main.c: 70:         __nop();
   175  00025A  F000               	nop	
   176  00025C  EF2D  F001         	goto	l835
   177  000260  EF81  F000         	goto	start
   178  000264                     __end_of_main:
   179                           	callstack 0
   180                           
   181 ;; *************** function _Init_Timer_Interrupts *****************
   182 ;; Defined at:
   183 ;;		line 79 in file "main.c"
   184 ;; Parameters:    Size  Location     Type
   185 ;;		None
   186 ;; Auto vars:     Size  Location     Type
   187 ;;		None
   188 ;; Return value:  Size  Location     Type
   189 ;;                  1    wreg      void 
   190 ;; Registers used:
   191 ;;		wreg, status,2, status,0
   192 ;; Tracked objects:
   193 ;;		On entry : 0/0
   194 ;;		On exit  : 0/0
   195 ;;		Unchanged: 0/0
   196 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   197 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   198 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   199 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   200 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   201 ;;Total ram usage:        0 bytes
   202 ;; Hardware stack levels used: 1
   203 ;; Hardware stack levels required when called: 1
   204 ;; This function calls:
   205 ;;		Nothing
   206 ;; This function is called by:
   207 ;;		_main
   208 ;; This function uses a non-reentrant model
   209 ;;
   210                           
   211                           	psect	text1
   212  00028E                     __ptext1:
   213                           	callstack 0
   214  00028E                     _Init_Timer_Interrupts:
   215                           	callstack 125
   216  00028E                     
   217                           ;main.c: 81:     INTCON0 &= ~(1 << 0x5);
   218  00028E  9AD6               	bcf	214,5,c	;volatile
   219                           
   220                           ;main.c: 82:     INTCON0 |= (1 << 0x7);
   221  000290  8ED6               	bsf	214,7,c	;volatile
   222                           
   223                           ;main.c: 85:     PIE3 |= (1 << 0x7);
   224  000292  8EA1               	bsf	161,7,c	;volatile
   225  000294                     
   226                           ;main.c: 86:     PIR3 &= (1 << 0x7);
   227  000294  0E80               	movlw	128
   228  000296  16B1               	andwf	177,f,c	;volatile
   229  000298  0012               	return		;funcret
   230  00029A                     __end_of_Init_Timer_Interrupts:
   231                           	callstack 0
   232                           
   233 ;; *************** function _Init_Timer_0 *****************
   234 ;; Defined at:
   235 ;;		line 94 in file "main.c"
   236 ;; Parameters:    Size  Location     Type
   237 ;;		None
   238 ;; Auto vars:     Size  Location     Type
   239 ;;  my_timer0       6    3[COMRAM] struct .
   240 ;; Return value:  Size  Location     Type
   241 ;;                  1    wreg      void 
   242 ;; Registers used:
   243 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   244 ;; Tracked objects:
   245 ;;		On entry : 0/0
   246 ;;		On exit  : 0/0
   247 ;;		Unchanged: 0/0
   248 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   249 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   250 ;;      Locals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   251 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   252 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   253 ;;Total ram usage:        6 bytes
   254 ;; Hardware stack levels used: 1
   255 ;; Hardware stack levels required when called: 2
   256 ;; This function calls:
   257 ;;		_FM_Timer0_Init
   258 ;; This function is called by:
   259 ;;		_main
   260 ;; This function uses a non-reentrant model
   261 ;;
   262                           
   263                           	psect	text2
   264  0001EA                     __ptext2:
   265                           	callstack 0
   266  0001EA                     _Init_Timer_0:
   267                           	callstack 124
   268  0001EA                     
   269                           ;main.c: 95:     _timer0_params_config_t my_timer0;;main.c: 96:     my_timer0.timer0_bit
      +                          s = TMR0_16bits;
   270  0001EA  0E01               	movlw	1
   271  0001EC  6E05               	movwf	(Init_Timer_0@my_timer0+1)^(0+1280),c
   272                           
   273                           ;main.c: 97:     my_timer0.timer0_clock_source = TMR0_Fosc_div_4;
   274  0001EE  0E02               	movlw	2
   275  0001F0  6E07               	movwf	(Init_Timer_0@my_timer0+3)^(0+1280),c
   276                           
   277                           ;main.c: 98:     my_timer0.timer0_counter_sync = TMR0_Counter_Sync_FOSC4;
   278  0001F2  0E00               	movlw	0
   279  0001F4  6E08               	movwf	(Init_Timer_0@my_timer0+4)^(0+1280),c
   280                           
   281                           ;main.c: 99:     my_timer0.timer0_enable = TMR0_Enable;
   282  0001F6  0E00               	movlw	0
   283  0001F8  6E04               	movwf	Init_Timer_0@my_timer0^(0+1280),c
   284                           
   285                           ;main.c: 100:     my_timer0.timer0_prescaler = TMR0_Prescaler_1_8;
   286  0001FA  0E03               	movlw	3
   287  0001FC  6E09               	movwf	(Init_Timer_0@my_timer0+5)^(0+1280),c
   288                           
   289                           ;main.c: 101:     my_timer0.timer0_postecaler = TMR0_Post_1_1;
   290  0001FE  0E00               	movlw	0
   291  000200  6E06               	movwf	(Init_Timer_0@my_timer0+2)^(0+1280),c
   292  000202                     
   293                           ;main.c: 121:     FM_Timer0_Init(&my_timer0);
   294  000202  0E04               	movlw	low Init_Timer_0@my_timer0
   295  000204  6E01               	movwf	FM_Timer0_Init@timer_configs^(0+1280),c
   296  000206  0E05               	movlw	high Init_Timer_0@my_timer0
   297  000208  6E02               	movwf	(FM_Timer0_Init@timer_configs+1)^(0+1280),c
   298  00020A  EC83  F000         	call	_FM_Timer0_Init	;wreg free
   299  00020E                     
   300                           ;main.c: 123:     TMR0H = 0x0B;
   301  00020E  0E0B               	movlw	11
   302  000210  0103               	movlb	3	; () banked
   303  000212  6F19               	movwf	25,b	;volatile
   304  000214                     
   305                           ; BSR set to: 3
   306                           ;main.c: 124:     TMR0L = 0xDC;
   307  000214  0EDC               	movlw	220
   308  000216  6F18               	movwf	24,b	;volatile
   309  000218                     
   310                           ; BSR set to: 3
   311  000218  0012               	return		;funcret
   312  00021A                     __end_of_Init_Timer_0:
   313                           	callstack 0
   314                           
   315 ;; *************** function _FM_Timer0_Init *****************
   316 ;; Defined at:
   317 ;;		line 7 in file "FM_Timer0.c"
   318 ;; Parameters:    Size  Location     Type
   319 ;;  timer_config    2    0[COMRAM] PTR struct .
   320 ;;		 -> Init_Timer_0@my_timer0(6), 
   321 ;; Auto vars:     Size  Location     Type
   322 ;;		None
   323 ;; Return value:  Size  Location     Type
   324 ;;                  1    wreg      void 
   325 ;; Registers used:
   326 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   327 ;; Tracked objects:
   328 ;;		On entry : 0/0
   329 ;;		On exit  : 0/0
   330 ;;		Unchanged: 0/0
   331 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   332 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   333 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   334 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   335 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   336 ;;Total ram usage:        3 bytes
   337 ;; Hardware stack levels used: 1
   338 ;; Hardware stack levels required when called: 1
   339 ;; This function calls:
   340 ;;		Nothing
   341 ;; This function is called by:
   342 ;;		_Init_Timer_0
   343 ;; This function uses a non-reentrant model
   344 ;;
   345                           
   346                           	psect	text3
   347  000106                     __ptext3:
   348                           	callstack 0
   349  000106                     _FM_Timer0_Init:
   350                           	callstack 124
   351  000106                     
   352                           ;FM_Timer0.c: 7: void FM_Timer0_Init (_timer0_params_config_t *timer_configs);FM_Timer0.
      +                          c: 8: {;FM_Timer0.c: 11:     T0CON0 |= (timer_configs->timer0_enable << 0x7);
   353  000106  0061  F404  F4D9   	movff	FM_Timer0_Init@timer_configs,fsr2l
   354  00010C  0061  F408  F4DA   	movff	FM_Timer0_Init@timer_configs+1,fsr2h
   355  000112  50DF               	movf	indf2,w,c
   356  000114  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   357  000116  0E00               	movlw	0
   358  000118  B003               	btfsc	??_FM_Timer0_Init^(0+1280),0,c
   359  00011A  0E80               	movlw	128
   360  00011C  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   361  00011E  5003               	movf	??_FM_Timer0_Init^(0+1280),w,c
   362  000120  0103               	movlb	3	; () banked
   363  000122  131A               	iorwf	26,f,b	;volatile
   364                           
   365                           ;FM_Timer0.c: 12:     T0CON0 |= (timer_configs->timer0_bits << 0x4);
   366  000124  EE20 F001          	lfsr	2,1
   367  000128  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   368  00012A  26D9               	addwf	fsr2l,f,c
   369  00012C  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   370  00012E  22DA               	addwfc	fsr2h,f,c
   371  000130  50DF               	movf	indf2,w,c
   372  000132  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   373  000134  3803               	swapf	??_FM_Timer0_Init^(0+1280),w,c
   374  000136  0BF0               	andlw	240
   375  000138  131A               	iorwf	26,f,b	;volatile
   376                           
   377                           ;FM_Timer0.c: 13:     T0CON0 |= (timer_configs->timer0_postecaler << 0x3);
   378  00013A  EE20 F002          	lfsr	2,2
   379  00013E  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   380  000140  26D9               	addwf	fsr2l,f,c
   381  000142  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   382  000144  22DA               	addwfc	fsr2h,f,c
   383  000146  50DF               	movf	indf2,w,c
   384  000148  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   385  00014A  90D8               	bcf	status,0,c
   386  00014C  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   387  00014E  90D8               	bcf	status,0,c
   388  000150  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   389  000152  90D8               	bcf	status,0,c
   390  000154  3403               	rlcf	??_FM_Timer0_Init^(0+1280),w,c
   391  000156  131A               	iorwf	26,f,b	;volatile
   392                           
   393                           ;FM_Timer0.c: 16:     T0CON1 |= (timer_configs->timer0_clock_source << 0x7);
   394  000158  EE20 F003          	lfsr	2,3
   395  00015C  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   396  00015E  26D9               	addwf	fsr2l,f,c
   397  000160  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   398  000162  22DA               	addwfc	fsr2h,f,c
   399  000164  50DF               	movf	indf2,w,c
   400  000166  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   401  000168  0E00               	movlw	0
   402  00016A  B003               	btfsc	??_FM_Timer0_Init^(0+1280),0,c
   403  00016C  0E80               	movlw	128
   404  00016E  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   405  000170  5003               	movf	??_FM_Timer0_Init^(0+1280),w,c
   406  000172  131B               	iorwf	27,f,b	;volatile
   407                           
   408                           ;FM_Timer0.c: 17:     T0CON1 |= (timer_configs->timer0_counter_sync << 0x4);
   409  000174  EE20 F004          	lfsr	2,4
   410  000178  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   411  00017A  26D9               	addwf	fsr2l,f,c
   412  00017C  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   413  00017E  22DA               	addwfc	fsr2h,f,c
   414  000180  50DF               	movf	indf2,w,c
   415  000182  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   416  000184  3803               	swapf	??_FM_Timer0_Init^(0+1280),w,c
   417  000186  0BF0               	andlw	240
   418  000188  131B               	iorwf	27,f,b	;volatile
   419                           
   420                           ;FM_Timer0.c: 18:     T0CON1 |= (timer_configs->timer0_prescaler << 0x3);
   421  00018A  EE20 F005          	lfsr	2,5
   422  00018E  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   423  000190  26D9               	addwf	fsr2l,f,c
   424  000192  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   425  000194  22DA               	addwfc	fsr2h,f,c
   426  000196  50DF               	movf	indf2,w,c
   427  000198  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   428  00019A  90D8               	bcf	status,0,c
   429  00019C  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   430  00019E  90D8               	bcf	status,0,c
   431  0001A0  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   432  0001A2  90D8               	bcf	status,0,c
   433  0001A4  3403               	rlcf	??_FM_Timer0_Init^(0+1280),w,c
   434  0001A6  131B               	iorwf	27,f,b	;volatile
   435  0001A8                     
   436                           ; BSR set to: 3
   437  0001A8  0012               	return		;funcret
   438  0001AA                     __end_of_FM_Timer0_Init:
   439                           	callstack 0
   440                           
   441 ;; *************** function _Init_Internal_Oscillator *****************
   442 ;; Defined at:
   443 ;;		line 127 in file "main.c"
   444 ;; Parameters:    Size  Location     Type
   445 ;;		None
   446 ;; Auto vars:     Size  Location     Type
   447 ;;  my_clock        2    3[COMRAM] struct .
   448 ;; Return value:  Size  Location     Type
   449 ;;                  1    wreg      void 
   450 ;; Registers used:
   451 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   452 ;; Tracked objects:
   453 ;;		On entry : 0/0
   454 ;;		On exit  : 0/0
   455 ;;		Unchanged: 0/0
   456 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   457 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   458 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   459 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   460 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   461 ;;Total ram usage:        2 bytes
   462 ;; Hardware stack levels used: 1
   463 ;; Hardware stack levels required when called: 2
   464 ;; This function calls:
   465 ;;		_FM_Hfintosc_Init
   466 ;; This function is called by:
   467 ;;		_main
   468 ;; This function uses a non-reentrant model
   469 ;;
   470                           
   471                           	psect	text4
   472  000264                     __ptext4:
   473                           	callstack 0
   474  000264                     _Init_Internal_Oscillator:
   475                           	callstack 124
   476  000264                     
   477                           ;main.c: 128:     _clock_hfintosc_params_t my_clock;;main.c: 129:     my_clock.divisor_c
      +                          lock = clock_div_1;
   478  000264  0E00               	movlw	0
   479  000266  6E04               	movwf	Init_Internal_Oscillator@my_clock^(0+1280),c
   480                           
   481                           ;main.c: 130:     my_clock.frecuencia_clock = freq_clk_4MHZ;
   482  000268  0E02               	movlw	2
   483  00026A  6E05               	movwf	(Init_Internal_Oscillator@my_clock+1)^(0+1280),c
   484  00026C                     
   485                           ;main.c: 132:     FM_Hfintosc_Init(&my_clock);
   486  00026C  0E04               	movlw	low Init_Internal_Oscillator@my_clock
   487  00026E  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   488  000270  0E05               	movlw	high Init_Internal_Oscillator@my_clock
   489  000272  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   490  000274  ECD5  F000         	call	_FM_Hfintosc_Init	;wreg free
   491  000278  0012               	return		;funcret
   492  00027A                     __end_of_Init_Internal_Oscillator:
   493                           	callstack 0
   494                           
   495 ;; *************** function _FM_Hfintosc_Init *****************
   496 ;; Defined at:
   497 ;;		line 8 in file "system_config.c"
   498 ;; Parameters:    Size  Location     Type
   499 ;;  clock_params    2    0[COMRAM] PTR struct .
   500 ;;		 -> Init_Internal_Oscillator@my_clock(2), 
   501 ;; Auto vars:     Size  Location     Type
   502 ;;		None
   503 ;; Return value:  Size  Location     Type
   504 ;;                  1    wreg      void 
   505 ;; Registers used:
   506 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   507 ;; Tracked objects:
   508 ;;		On entry : 0/0
   509 ;;		On exit  : 0/0
   510 ;;		Unchanged: 0/0
   511 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   512 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   513 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   514 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   515 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   516 ;;Total ram usage:        3 bytes
   517 ;; Hardware stack levels used: 1
   518 ;; Hardware stack levels required when called: 1
   519 ;; This function calls:
   520 ;;		Nothing
   521 ;; This function is called by:
   522 ;;		_Init_Internal_Oscillator
   523 ;; This function uses a non-reentrant model
   524 ;;
   525                           
   526                           	psect	text5
   527  0001AA                     __ptext5:
   528                           	callstack 0
   529  0001AA                     _FM_Hfintosc_Init:
   530                           	callstack 124
   531  0001AA                     
   532                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   533  0001AA  0100               	movlb	0	; () banked
   534  0001AC  51AD               	movf	173,w,b	;volatile
   535  0001AE  0B8F               	andlw	-113
   536  0001B0  0960               	iorlw	96
   537  0001B2  6FAD               	movwf	173,b	;volatile
   538  0001B4                     
   539                           ; BSR set to: 0
   540                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   541  0001B4  0061  F404  F4D9   	movff	FM_Hfintosc_Init@clock_params,fsr2l
   542  0001BA  0061  F408  F4DA   	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   543  0001C0  50DF               	movf	indf2,w,c
   544  0001C2  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   545  0001C4  51AD               	movf	173,w,b	;volatile
   546  0001C6  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   547  0001C8  0BF0               	andlw	-16
   548  0001CA  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   549  0001CC  6FAD               	movwf	173,b	;volatile
   550  0001CE                     
   551                           ; BSR set to: 0
   552                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   553  0001CE  EE20 F001          	lfsr	2,1
   554  0001D2  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   555  0001D4  26D9               	addwf	fsr2l,f,c
   556  0001D6  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   557  0001D8  22DA               	addwfc	fsr2h,f,c
   558  0001DA  50DF               	movf	indf2,w,c
   559  0001DC  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   560  0001DE  51B1               	movf	177,w,b	;volatile
   561  0001E0  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   562  0001E2  0BF0               	andlw	-16
   563  0001E4  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   564  0001E6  6FB1               	movwf	177,b	;volatile
   565  0001E8                     
   566                           ; BSR set to: 0
   567  0001E8  0012               	return		;funcret
   568  0001EA                     __end_of_FM_Hfintosc_Init:
   569                           	callstack 0
   570                           
   571 ;; *************** function _Init_Gpio_System *****************
   572 ;; Defined at:
   573 ;;		line 89 in file "main.c"
   574 ;; Parameters:    Size  Location     Type
   575 ;;		None
   576 ;; Auto vars:     Size  Location     Type
   577 ;;		None
   578 ;; Return value:  Size  Location     Type
   579 ;;                  1    wreg      void 
   580 ;; Registers used:
   581 ;;		status,2, status,0
   582 ;; Tracked objects:
   583 ;;		On entry : 0/0
   584 ;;		On exit  : 0/0
   585 ;;		Unchanged: 0/0
   586 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   587 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   588 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   589 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   590 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   591 ;;Total ram usage:        0 bytes
   592 ;; Hardware stack levels used: 1
   593 ;; Hardware stack levels required when called: 1
   594 ;; This function calls:
   595 ;;		Nothing
   596 ;; This function is called by:
   597 ;;		_main
   598 ;; This function uses a non-reentrant model
   599 ;;
   600                           
   601                           	psect	text6
   602  00029A                     __ptext6:
   603                           	callstack 0
   604  00029A                     _Init_Gpio_System:
   605                           	callstack 125
   606  00029A                     
   607                           ;main.c: 90:     TRISF &= ~(1 << 3);
   608  00029A  96CB               	bcf	203,3,c	;volatile
   609                           
   610                           ;main.c: 91:     LATF |= (1 << 3);;
   611  00029C  86C3               	bsf	195,3,c	;volatile
   612  00029E  0012               	return		;funcret
   613  0002A0                     __end_of_Init_Gpio_System:
   614                           	callstack 0
   615                           
   616 ;; *************** function _Timer_Interrupt *****************
   617 ;; Defined at:
   618 ;;		line 31 in file "main.c"
   619 ;; Parameters:    Size  Location     Type
   620 ;;		None
   621 ;; Auto vars:     Size  Location     Type
   622 ;;		None
   623 ;; Return value:  Size  Location     Type
   624 ;;                  1    wreg      void 
   625 ;; Registers used:
   626 ;;		wreg, status,2, status,0
   627 ;; Tracked objects:
   628 ;;		On entry : 0/0
   629 ;;		On exit  : 0/0
   630 ;;		Unchanged: 0/0
   631 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   632 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   633 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   634 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   635 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   636 ;;Total ram usage:        0 bytes
   637 ;; Hardware stack levels used: 1
   638 ;; This function calls:
   639 ;;		Nothing
   640 ;; This function is called by:
   641 ;;		Interrupt level 2
   642 ;; This function uses a non-reentrant model
   643 ;;
   644                           
   645                           	psect	text7
   646  00021C                     __ptext7:
   647                           	callstack 0
   648  00021C                     _Timer_Interrupt:
   649                           	callstack 124
   650  00021C                     
   651                           ;main.c: 33:     if ((PIE3 & (1 << 0x7)) && (PIR3 & (1 << 0x7)))
   652  00021C  AEA1               	btfss	161,7,c	;volatile
   653  00021E  EF13  F001         	goto	i2u2_41
   654  000222  EF15  F001         	goto	i2u2_40
   655  000226                     i2u2_41:
   656  000226  EF24  F001         	goto	i2l50
   657  00022A                     i2u2_40:
   658  00022A  AEB1               	btfss	177,7,c	;volatile
   659  00022C  EF1A  F001         	goto	i2u3_41
   660  000230  EF1C  F001         	goto	i2u3_40
   661  000234                     i2u3_41:
   662  000234  EF24  F001         	goto	i2l50
   663  000238                     i2u3_40:
   664  000238                     
   665                           ;main.c: 34:     {;main.c: 35:         TMR0H = 0x0B;
   666  000238  0E0B               	movlw	11
   667  00023A  0103               	movlb	3	; () banked
   668  00023C  6F19               	movwf	25,b	;volatile
   669                           
   670                           ;main.c: 36:         TMR0L = 0xDC;
   671  00023E  0EDC               	movlw	220
   672  000240  6F18               	movwf	24,b	;volatile
   673  000242                     
   674                           ; BSR set to: 3
   675                           ;main.c: 38:         LATF ^= (1 << 3);;
   676  000242  0E08               	movlw	8
   677  000244  1AC3               	xorwf	195,f,c	;volatile
   678  000246                     
   679                           ; BSR set to: 3
   680                           ;main.c: 40:         PIR3 &= ~(1 << 0x7);
   681  000246  9EB1               	bcf	177,7,c	;volatile
   682  000248                     i2l50:
   683  000248  0011               	retfie		f
   684  00024A                     __end_of_Timer_Interrupt:
   685                           	callstack 0
   686                           
   687                           ;
   688                           ; Interrupt Vector Table @ 0x8
   689                           ;
   690                           
   691                           	psect	ivt0x8
   692  000008                     __pivt0x8:
   693                           	callstack 0
   694  000008                     ivt0x8_base:
   695                           	callstack 0
   696                           
   697                           ; Vector 0 : SWINT
   698  000008  0040               	dw	ivt0x8_undefint shr (0+2)
   699                           
   700                           ; Vector 1 : HLVD
   701  00000A  0040               	dw	ivt0x8_undefint shr (0+2)
   702                           
   703                           ; Vector 2 : OSF
   704  00000C  0040               	dw	ivt0x8_undefint shr (0+2)
   705                           
   706                           ; Vector 3 : CSW
   707  00000E  0040               	dw	ivt0x8_undefint shr (0+2)
   708                           
   709                           ; Vector 4 : Undefined
   710  000010  0040               	dw	ivt0x8_undefint shr (0+2)
   711                           
   712                           ; Vector 5 : CLC1
   713  000012  0040               	dw	ivt0x8_undefint shr (0+2)
   714                           
   715                           ; Vector 6 : Undefined
   716  000014  0040               	dw	ivt0x8_undefint shr (0+2)
   717                           
   718                           ; Vector 7 : IOC
   719  000016  0040               	dw	ivt0x8_undefint shr (0+2)
   720                           
   721                           ; Vector 8 : INT0
   722  000018  0040               	dw	ivt0x8_undefint shr (0+2)
   723                           
   724                           ; Vector 9 : ZCD
   725  00001A  0040               	dw	ivt0x8_undefint shr (0+2)
   726                           
   727                           ; Vector 10 : AD
   728  00001C  0040               	dw	ivt0x8_undefint shr (0+2)
   729                           
   730                           ; Vector 11 : ACT
   731  00001E  0040               	dw	ivt0x8_undefint shr (0+2)
   732                           
   733                           ; Vector 12 : CMP1
   734  000020  0040               	dw	ivt0x8_undefint shr (0+2)
   735                           
   736                           ; Vector 13 : SMT1
   737  000022  0040               	dw	ivt0x8_undefint shr (0+2)
   738                           
   739                           ; Vector 14 : SMT1PRA
   740  000024  0040               	dw	ivt0x8_undefint shr (0+2)
   741                           
   742                           ; Vector 15 : SMT1PRW
   743  000026  0040               	dw	ivt0x8_undefint shr (0+2)
   744                           
   745                           ; Vector 16 : ADT
   746  000028  0040               	dw	ivt0x8_undefint shr (0+2)
   747                           
   748                           ; Vector 17 : Undefined
   749  00002A  0040               	dw	ivt0x8_undefint shr (0+2)
   750                           
   751                           ; Vector 18 : Undefined
   752  00002C  0040               	dw	ivt0x8_undefint shr (0+2)
   753                           
   754                           ; Vector 19 : Undefined
   755  00002E  0040               	dw	ivt0x8_undefint shr (0+2)
   756                           
   757                           ; Vector 20 : DMA1SCNT
   758  000030  0040               	dw	ivt0x8_undefint shr (0+2)
   759                           
   760                           ; Vector 21 : DMA1DCNT
   761  000032  0040               	dw	ivt0x8_undefint shr (0+2)
   762                           
   763                           ; Vector 22 : DMA1OR
   764  000034  0040               	dw	ivt0x8_undefint shr (0+2)
   765                           
   766                           ; Vector 23 : DMA1A
   767  000036  0040               	dw	ivt0x8_undefint shr (0+2)
   768                           
   769                           ; Vector 24 : SPI1RX
   770  000038  0040               	dw	ivt0x8_undefint shr (0+2)
   771                           
   772                           ; Vector 25 : SPI1TX
   773  00003A  0040               	dw	ivt0x8_undefint shr (0+2)
   774                           
   775                           ; Vector 26 : SPI1
   776  00003C  0040               	dw	ivt0x8_undefint shr (0+2)
   777                           
   778                           ; Vector 27 : TMR2
   779  00003E  0040               	dw	ivt0x8_undefint shr (0+2)
   780                           
   781                           ; Vector 28 : TMR1
   782  000040  0040               	dw	ivt0x8_undefint shr (0+2)
   783                           
   784                           ; Vector 29 : TMR1G
   785  000042  0040               	dw	ivt0x8_undefint shr (0+2)
   786                           
   787                           ; Vector 30 : CCP1
   788  000044  0040               	dw	ivt0x8_undefint shr (0+2)
   789                           
   790                           ; Vector 31 : TMR0
   791  000046  0087               	dw	_Timer_Interrupt shr (0+2)
   792                           
   793                           ; Vector 32 : U1RX
   794  000048  0040               	dw	ivt0x8_undefint shr (0+2)
   795                           
   796                           ; Vector 33 : U1TX
   797  00004A  0040               	dw	ivt0x8_undefint shr (0+2)
   798                           
   799                           ; Vector 34 : U1E
   800  00004C  0040               	dw	ivt0x8_undefint shr (0+2)
   801                           
   802                           ; Vector 35 : U1
   803  00004E  0040               	dw	ivt0x8_undefint shr (0+2)
   804                           
   805                           ; Vector 36 : Undefined
   806  000050  0040               	dw	ivt0x8_undefint shr (0+2)
   807                           
   808                           ; Vector 37 : Undefined
   809  000052  0040               	dw	ivt0x8_undefint shr (0+2)
   810                           
   811                           ; Vector 38 : PWM1PR
   812  000054  0040               	dw	ivt0x8_undefint shr (0+2)
   813                           
   814                           ; Vector 39 : PWM1
   815  000056  0040               	dw	ivt0x8_undefint shr (0+2)
   816                           
   817                           ; Vector 40 : SPI2RX
   818  000058  0040               	dw	ivt0x8_undefint shr (0+2)
   819                           
   820                           ; Vector 41 : SPI2TX
   821  00005A  0040               	dw	ivt0x8_undefint shr (0+2)
   822                           
   823                           ; Vector 42 : SPI2
   824  00005C  0040               	dw	ivt0x8_undefint shr (0+2)
   825                           
   826                           ; Vector 43 : Undefined
   827  00005E  0040               	dw	ivt0x8_undefint shr (0+2)
   828                           
   829                           ; Vector 44 : TMR3
   830  000060  0040               	dw	ivt0x8_undefint shr (0+2)
   831                           
   832                           ; Vector 45 : TMR3G
   833  000062  0040               	dw	ivt0x8_undefint shr (0+2)
   834                           
   835                           ; Vector 46 : PWM2PR
   836  000064  0040               	dw	ivt0x8_undefint shr (0+2)
   837                           
   838                           ; Vector 47 : PWM2
   839  000066  0040               	dw	ivt0x8_undefint shr (0+2)
   840                           
   841                           ; Vector 48 : INT1
   842  000068  0040               	dw	ivt0x8_undefint shr (0+2)
   843                           
   844                           ; Vector 49 : CLC2
   845  00006A  0040               	dw	ivt0x8_undefint shr (0+2)
   846                           
   847                           ; Vector 50 : CWG1
   848  00006C  0040               	dw	ivt0x8_undefint shr (0+2)
   849                           
   850                           ; Vector 51 : NCO1
   851  00006E  0040               	dw	ivt0x8_undefint shr (0+2)
   852                           
   853                           ; Vector 52 : DMA2SCNT
   854  000070  0040               	dw	ivt0x8_undefint shr (0+2)
   855                           
   856                           ; Vector 53 : DMA2DCNT
   857  000072  0040               	dw	ivt0x8_undefint shr (0+2)
   858                           
   859                           ; Vector 54 : DMA2OR
   860  000074  0040               	dw	ivt0x8_undefint shr (0+2)
   861                           
   862                           ; Vector 55 : DMA2A
   863  000076  0040               	dw	ivt0x8_undefint shr (0+2)
   864                           
   865                           ; Vector 56 : I2C1RX
   866  000078  0040               	dw	ivt0x8_undefint shr (0+2)
   867                           
   868                           ; Vector 57 : I2C1TX
   869  00007A  0040               	dw	ivt0x8_undefint shr (0+2)
   870                           
   871                           ; Vector 58 : I2C1
   872  00007C  0040               	dw	ivt0x8_undefint shr (0+2)
   873                           
   874                           ; Vector 59 : I2C1E
   875  00007E  0040               	dw	ivt0x8_undefint shr (0+2)
   876                           
   877                           ; Vector 60 : Undefined
   878  000080  0040               	dw	ivt0x8_undefint shr (0+2)
   879                           
   880                           ; Vector 61 : CLC3
   881  000082  0040               	dw	ivt0x8_undefint shr (0+2)
   882                           
   883                           ; Vector 62 : PWM3PR
   884  000084  0040               	dw	ivt0x8_undefint shr (0+2)
   885                           
   886                           ; Vector 63 : PWM3
   887  000086  0040               	dw	ivt0x8_undefint shr (0+2)
   888                           
   889                           ; Vector 64 : U2RX
   890  000088  0040               	dw	ivt0x8_undefint shr (0+2)
   891                           
   892                           ; Vector 65 : U2TX
   893  00008A  0040               	dw	ivt0x8_undefint shr (0+2)
   894                           
   895                           ; Vector 66 : U2E
   896  00008C  0040               	dw	ivt0x8_undefint shr (0+2)
   897                           
   898                           ; Vector 67 : U2
   899  00008E  0040               	dw	ivt0x8_undefint shr (0+2)
   900                           
   901                           ; Vector 68 : TMR5
   902  000090  0040               	dw	ivt0x8_undefint shr (0+2)
   903                           
   904                           ; Vector 69 : TMR5G
   905  000092  0040               	dw	ivt0x8_undefint shr (0+2)
   906                           
   907                           ; Vector 70 : CCP2
   908  000094  0040               	dw	ivt0x8_undefint shr (0+2)
   909                           
   910                           ; Vector 71 : SCAN
   911  000096  0040               	dw	ivt0x8_undefint shr (0+2)
   912                           
   913                           ; Vector 72 : U3RX
   914  000098  0040               	dw	ivt0x8_undefint shr (0+2)
   915                           
   916                           ; Vector 73 : U3TX
   917  00009A  0040               	dw	ivt0x8_undefint shr (0+2)
   918                           
   919                           ; Vector 74 : U3E
   920  00009C  0040               	dw	ivt0x8_undefint shr (0+2)
   921                           
   922                           ; Vector 75 : U3
   923  00009E  0040               	dw	ivt0x8_undefint shr (0+2)
   924                           
   925                           ; Vector 76 : Undefined
   926  0000A0  0040               	dw	ivt0x8_undefint shr (0+2)
   927                           
   928                           ; Vector 77 : CLC4
   929  0000A2  0040               	dw	ivt0x8_undefint shr (0+2)
   930                           
   931                           ; Vector 78 : Undefined
   932  0000A4  0040               	dw	ivt0x8_undefint shr (0+2)
   933                           
   934                           ; Vector 79 : Undefined
   935  0000A6  0040               	dw	ivt0x8_undefint shr (0+2)
   936                           
   937                           ; Vector 80 : INT2
   938  0000A8  0040               	dw	ivt0x8_undefint shr (0+2)
   939                           
   940                           ; Vector 81 : CLC5
   941  0000AA  0040               	dw	ivt0x8_undefint shr (0+2)
   942                           
   943                           ; Vector 82 : CWG2
   944  0000AC  0040               	dw	ivt0x8_undefint shr (0+2)
   945                           
   946                           ; Vector 83 : NCO2
   947  0000AE  0040               	dw	ivt0x8_undefint shr (0+2)
   948                           
   949                           ; Vector 84 : DMA3SCNT
   950  0000B0  0040               	dw	ivt0x8_undefint shr (0+2)
   951                           
   952                           ; Vector 85 : DMA3DCNT
   953  0000B2  0040               	dw	ivt0x8_undefint shr (0+2)
   954                           
   955                           ; Vector 86 : DMA3OR
   956  0000B4  0040               	dw	ivt0x8_undefint shr (0+2)
   957                           
   958                           ; Vector 87 : DMA3A
   959  0000B6  0040               	dw	ivt0x8_undefint shr (0+2)
   960                           
   961                           ; Vector 88 : CCP3
   962  0000B8  0040               	dw	ivt0x8_undefint shr (0+2)
   963                           
   964                           ; Vector 89 : CLC6
   965  0000BA  0040               	dw	ivt0x8_undefint shr (0+2)
   966                           
   967                           ; Vector 90 : CWG3
   968  0000BC  0040               	dw	ivt0x8_undefint shr (0+2)
   969                           
   970                           ; Vector 91 : TMR4
   971  0000BE  0040               	dw	ivt0x8_undefint shr (0+2)
   972                           
   973                           ; Vector 92 : DMA4SCNT
   974  0000C0  0040               	dw	ivt0x8_undefint shr (0+2)
   975                           
   976                           ; Vector 93 : DMA4DCNT
   977  0000C2  0040               	dw	ivt0x8_undefint shr (0+2)
   978                           
   979                           ; Vector 94 : DMA4OR
   980  0000C4  0040               	dw	ivt0x8_undefint shr (0+2)
   981                           
   982                           ; Vector 95 : DMA4A
   983  0000C6  0040               	dw	ivt0x8_undefint shr (0+2)
   984                           
   985                           ; Vector 96 : U4RX
   986  0000C8  0040               	dw	ivt0x8_undefint shr (0+2)
   987                           
   988                           ; Vector 97 : U4TX
   989  0000CA  0040               	dw	ivt0x8_undefint shr (0+2)
   990                           
   991                           ; Vector 98 : U4E
   992  0000CC  0040               	dw	ivt0x8_undefint shr (0+2)
   993                           
   994                           ; Vector 99 : U4
   995  0000CE  0040               	dw	ivt0x8_undefint shr (0+2)
   996                           
   997                           ; Vector 100 : DMA5SCNT
   998  0000D0  0040               	dw	ivt0x8_undefint shr (0+2)
   999                           
  1000                           ; Vector 101 : DMA5DCNT
  1001  0000D2  0040               	dw	ivt0x8_undefint shr (0+2)
  1002                           
  1003                           ; Vector 102 : DMA5OR
  1004  0000D4  0040               	dw	ivt0x8_undefint shr (0+2)
  1005                           
  1006                           ; Vector 103 : DMA5A
  1007  0000D6  0040               	dw	ivt0x8_undefint shr (0+2)
  1008                           
  1009                           ; Vector 104 : U5RX
  1010  0000D8  0040               	dw	ivt0x8_undefint shr (0+2)
  1011                           
  1012                           ; Vector 105 : U5TX
  1013  0000DA  0040               	dw	ivt0x8_undefint shr (0+2)
  1014                           
  1015                           ; Vector 106 : U5E
  1016  0000DC  0040               	dw	ivt0x8_undefint shr (0+2)
  1017                           
  1018                           ; Vector 107 : U5
  1019  0000DE  0040               	dw	ivt0x8_undefint shr (0+2)
  1020                           
  1021                           ; Vector 108 : DMA6SCNT
  1022  0000E0  0040               	dw	ivt0x8_undefint shr (0+2)
  1023                           
  1024                           ; Vector 109 : DMA6DCNT
  1025  0000E2  0040               	dw	ivt0x8_undefint shr (0+2)
  1026                           
  1027                           ; Vector 110 : DMA6OR
  1028  0000E4  0040               	dw	ivt0x8_undefint shr (0+2)
  1029                           
  1030                           ; Vector 111 : DMA6A
  1031  0000E6  0040               	dw	ivt0x8_undefint shr (0+2)
  1032                           
  1033                           ; Vector 112 : Undefined
  1034  0000E8  0040               	dw	ivt0x8_undefint shr (0+2)
  1035                           
  1036                           ; Vector 113 : CLC7
  1037  0000EA  0040               	dw	ivt0x8_undefint shr (0+2)
  1038                           
  1039                           ; Vector 114 : CMP2
  1040  0000EC  0040               	dw	ivt0x8_undefint shr (0+2)
  1041                           
  1042                           ; Vector 115 : NCO3
  1043  0000EE  0040               	dw	ivt0x8_undefint shr (0+2)
  1044                           
  1045                           ; Vector 116 : Undefined
  1046  0000F0  0040               	dw	ivt0x8_undefint shr (0+2)
  1047                           
  1048                           ; Vector 117 : Undefined
  1049  0000F2  0040               	dw	ivt0x8_undefint shr (0+2)
  1050                           
  1051                           ; Vector 118 : Undefined
  1052  0000F4  0040               	dw	ivt0x8_undefint shr (0+2)
  1053                           
  1054                           ; Vector 119 : Undefined
  1055  0000F6  0040               	dw	ivt0x8_undefint shr (0+2)
  1056                           
  1057                           ; Vector 120 : NVM
  1058  0000F8  0040               	dw	ivt0x8_undefint shr (0+2)
  1059                           
  1060                           ; Vector 121 : CLC8
  1061  0000FA  0040               	dw	ivt0x8_undefint shr (0+2)
  1062                           
  1063                           ; Vector 122 : CRC
  1064  0000FC  0040               	dw	ivt0x8_undefint shr (0+2)
  1065                           
  1066                           ; Vector 123 : TMR6
  1067  0000FE  0040               	dw	ivt0x8_undefint shr (0+2)
  1068  000100                     ivt0x8_undefint:
  1069                           	callstack 0
  1070  000100  00FF               	reset	
  1071  0000                     
  1072                           	psect	rparam
  1073  0000                     
  1074                           	psect	idloc
  1075                           
  1076                           ;Config register IDLOC0 @ 0x200000
  1077                           ;	unspecified, using default values
  1078  200000                     	org	2097152
  1079  200000  0FFF               	dw	4095
  1080                           
  1081                           ;Config register IDLOC1 @ 0x200002
  1082                           ;	unspecified, using default values
  1083  200002                     	org	2097154
  1084  200002  0FFF               	dw	4095
  1085                           
  1086                           ;Config register IDLOC2 @ 0x200004
  1087                           ;	unspecified, using default values
  1088  200004                     	org	2097156
  1089  200004  0FFF               	dw	4095
  1090                           
  1091                           ;Config register IDLOC3 @ 0x200006
  1092                           ;	unspecified, using default values
  1093  200006                     	org	2097158
  1094  200006  0FFF               	dw	4095
  1095                           
  1096                           ;Config register IDLOC4 @ 0x200008
  1097                           ;	unspecified, using default values
  1098  200008                     	org	2097160
  1099  200008  0FFF               	dw	4095
  1100                           
  1101                           ;Config register IDLOC5 @ 0x20000A
  1102                           ;	unspecified, using default values
  1103  20000A                     	org	2097162
  1104  20000A  0FFF               	dw	4095
  1105                           
  1106                           ;Config register IDLOC6 @ 0x20000C
  1107                           ;	unspecified, using default values
  1108  20000C                     	org	2097164
  1109  20000C  0FFF               	dw	4095
  1110                           
  1111                           ;Config register IDLOC7 @ 0x20000E
  1112                           ;	unspecified, using default values
  1113  20000E                     	org	2097166
  1114  20000E  0FFF               	dw	4095
  1115                           
  1116                           ;Config register IDLOC8 @ 0x200010
  1117                           ;	unspecified, using default values
  1118  200010                     	org	2097168
  1119  200010  0FFF               	dw	4095
  1120                           
  1121                           ;Config register IDLOC9 @ 0x200012
  1122                           ;	unspecified, using default values
  1123  200012                     	org	2097170
  1124  200012  0FFF               	dw	4095
  1125                           
  1126                           ;Config register IDLOC10 @ 0x200014
  1127                           ;	unspecified, using default values
  1128  200014                     	org	2097172
  1129  200014  0FFF               	dw	4095
  1130                           
  1131                           ;Config register IDLOC11 @ 0x200016
  1132                           ;	unspecified, using default values
  1133  200016                     	org	2097174
  1134  200016  0FFF               	dw	4095
  1135                           
  1136                           ;Config register IDLOC12 @ 0x200018
  1137                           ;	unspecified, using default values
  1138  200018                     	org	2097176
  1139  200018  0FFF               	dw	4095
  1140                           
  1141                           ;Config register IDLOC13 @ 0x20001A
  1142                           ;	unspecified, using default values
  1143  20001A                     	org	2097178
  1144  20001A  0FFF               	dw	4095
  1145                           
  1146                           ;Config register IDLOC14 @ 0x20001C
  1147                           ;	unspecified, using default values
  1148  20001C                     	org	2097180
  1149  20001C  0FFF               	dw	4095
  1150                           
  1151                           ;Config register IDLOC15 @ 0x20001E
  1152                           ;	unspecified, using default values
  1153  20001E                     	org	2097182
  1154  20001E  0FFF               	dw	4095
  1155                           
  1156                           ;Config register IDLOC16 @ 0x200020
  1157                           ;	unspecified, using default values
  1158  200020                     	org	2097184
  1159  200020  0FFF               	dw	4095
  1160                           
  1161                           ;Config register IDLOC17 @ 0x200022
  1162                           ;	unspecified, using default values
  1163  200022                     	org	2097186
  1164  200022  0FFF               	dw	4095
  1165                           
  1166                           ;Config register IDLOC18 @ 0x200024
  1167                           ;	unspecified, using default values
  1168  200024                     	org	2097188
  1169  200024  0FFF               	dw	4095
  1170                           
  1171                           ;Config register IDLOC19 @ 0x200026
  1172                           ;	unspecified, using default values
  1173  200026                     	org	2097190
  1174  200026  0FFF               	dw	4095
  1175                           
  1176                           ;Config register IDLOC20 @ 0x200028
  1177                           ;	unspecified, using default values
  1178  200028                     	org	2097192
  1179  200028  0FFF               	dw	4095
  1180                           
  1181                           ;Config register IDLOC21 @ 0x20002A
  1182                           ;	unspecified, using default values
  1183  20002A                     	org	2097194
  1184  20002A  0FFF               	dw	4095
  1185                           
  1186                           ;Config register IDLOC22 @ 0x20002C
  1187                           ;	unspecified, using default values
  1188  20002C                     	org	2097196
  1189  20002C  0FFF               	dw	4095
  1190                           
  1191                           ;Config register IDLOC23 @ 0x20002E
  1192                           ;	unspecified, using default values
  1193  20002E                     	org	2097198
  1194  20002E  0FFF               	dw	4095
  1195                           
  1196                           ;Config register IDLOC24 @ 0x200030
  1197                           ;	unspecified, using default values
  1198  200030                     	org	2097200
  1199  200030  0FFF               	dw	4095
  1200                           
  1201                           ;Config register IDLOC25 @ 0x200032
  1202                           ;	unspecified, using default values
  1203  200032                     	org	2097202
  1204  200032  0FFF               	dw	4095
  1205                           
  1206                           ;Config register IDLOC26 @ 0x200034
  1207                           ;	unspecified, using default values
  1208  200034                     	org	2097204
  1209  200034  0FFF               	dw	4095
  1210                           
  1211                           ;Config register IDLOC27 @ 0x200036
  1212                           ;	unspecified, using default values
  1213  200036                     	org	2097206
  1214  200036  0FFF               	dw	4095
  1215                           
  1216                           ;Config register IDLOC28 @ 0x200038
  1217                           ;	unspecified, using default values
  1218  200038                     	org	2097208
  1219  200038  0FFF               	dw	4095
  1220                           
  1221                           ;Config register IDLOC29 @ 0x20003A
  1222                           ;	unspecified, using default values
  1223  20003A                     	org	2097210
  1224  20003A  0FFF               	dw	4095
  1225                           
  1226                           ;Config register IDLOC30 @ 0x20003C
  1227                           ;	unspecified, using default values
  1228  20003C                     	org	2097212
  1229  20003C  0FFF               	dw	4095
  1230                           
  1231                           ;Config register IDLOC31 @ 0x20003E
  1232                           ;	unspecified, using default values
  1233  20003E                     	org	2097214
  1234  20003E  0FFF               	dw	4095
  1235                           
  1236                           	psect	config
  1237                           
  1238                           ;Config register CONFIG1 @ 0x300000
  1239                           ;	External Oscillator Selection
  1240                           ;	FEXTOSC = OFF, Oscillator not enabled
  1241                           ;	Reset Oscillator Selection
  1242                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1243  300000                     	org	3145728
  1244  300000  8C                 	db	140
  1245                           
  1246                           ;Config register CONFIG2 @ 0x300001
  1247                           ;	Clock out Enable bit
  1248                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1249                           ;	PRLOCKED One-Way Set Enable bit
  1250                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1251                           ;	Clock Switch Enable bit
  1252                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
  1253                           ;	Fail-Safe Clock Monitor Enable bit
  1254                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1255  300001                     	org	3145729
  1256  300001  D5                 	db	213
  1257                           
  1258                           ;Config register CONFIG3 @ 0x300002
  1259                           ;	MCLR Enable bit
  1260                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1261                           ;	Power-up timer selection bits
  1262                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1263                           ;	Multi-vector enable bit
  1264                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1265                           ;	IVTLOCK bit One-way set enable bit
  1266                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
  1267                           ;	Low Power BOR Enable bit
  1268                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1269                           ;	Brown-out Reset Enable bits
  1270                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1271  300002                     	org	3145730
  1272  300002  EF                 	db	239
  1273                           
  1274                           ;Config register CONFIG4 @ 0x300003
  1275                           ;	Brown-out Reset Voltage Selection bits
  1276                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1277                           ;	ZCD Disable bit
  1278                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1279                           ;	PPSLOCK bit One-Way Set Enable bit
  1280                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
  1281                           ;	Stack Full/Underflow Reset Enable bit
  1282                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
  1283                           ;	Low Voltage Programming Enable bit
  1284                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1285                           ;	Extended Instruction Set Enable bit
  1286                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1287  300003                     	org	3145731
  1288  300003  C7                 	db	199
  1289                           
  1290                           ;Config register CONFIG5 @ 0x300004
  1291                           ;	WDT Period selection bits
  1292                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1293                           ;	WDT operating mode
  1294                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1295  300004                     	org	3145732
  1296  300004  9F                 	db	159
  1297                           
  1298                           ;Config register CONFIG6 @ 0x300005
  1299                           ;	WDT Window Select bits
  1300                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1301                           ;	WDT input clock selector
  1302                           ;	WDTCCS = SC, Software Control
  1303  300005                     	org	3145733
  1304  300005  FF                 	db	255
  1305                           
  1306                           ;Config register CONFIG7 @ 0x300006
  1307                           ;	Boot Block Size selection bits
  1308                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1309                           ;	Boot Block enable bit
  1310                           ;	BBEN = OFF, Boot block disabled
  1311                           ;	Storage Area Flash enable bit
  1312                           ;	SAFEN = OFF, SAF disabled
  1313                           ;	Background Debugger
  1314                           ;	DEBUG = OFF, Background Debugger disabled
  1315  300006                     	org	3145734
  1316  300006  FF                 	db	255
  1317                           
  1318                           ;Config register CONFIG8 @ 0x300007
  1319                           ;	Boot Block Write Protection bit
  1320                           ;	WRTB = OFF, Boot Block not Write protected
  1321                           ;	Configuration Register Write Protection bit
  1322                           ;	WRTC = OFF, Configuration registers not Write protected
  1323                           ;	Data EEPROM Write Protection bit
  1324                           ;	WRTD = OFF, Data EEPROM not Write protected
  1325                           ;	SAF Write protection bit
  1326                           ;	WRTSAF = OFF, SAF not Write Protected
  1327                           ;	Application Block write protection bit
  1328                           ;	WRTAPP = OFF, Application Block not write protected
  1329  300007                     	org	3145735
  1330  300007  FF                 	db	255
  1331                           
  1332                           ; Padding undefined space
  1333  300008                     	org	3145736
  1334  300008  FF                 	db	255
  1335                           
  1336                           ;Config register CONFIG10 @ 0x300009
  1337                           ;	PFM and Data EEPROM Code Protection bit
  1338                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1339  300009                     	org	3145737
  1340  300009  FF                 	db	255
  1341                           tosu	equ	0x4FF
  1342                           tosh	equ	0x4FE
  1343                           tosl	equ	0x4FD
  1344                           stkptr	equ	0x4FC
  1345                           pclatu	equ	0x4FB
  1346                           pclath	equ	0x4FA
  1347                           pcl	equ	0x4F9
  1348                           tblptru	equ	0x4F8
  1349                           tblptrh	equ	0x4F7
  1350                           tblptrl	equ	0x4F6
  1351                           tablat	equ	0x4F5
  1352                           prodh	equ	0x4F4
  1353                           prodl	equ	0x4F3
  1354                           indf0	equ	0x4EF
  1355                           postinc0	equ	0x4EE
  1356                           postdec0	equ	0x4ED
  1357                           preinc0	equ	0x4EC
  1358                           plusw0	equ	0x4EB
  1359                           fsr0h	equ	0x4EA
  1360                           fsr0l	equ	0x4E9
  1361                           wreg	equ	0x4E8
  1362                           indf1	equ	0x4E7
  1363                           postinc1	equ	0x4E6
  1364                           postdec1	equ	0x4E5
  1365                           preinc1	equ	0x4E4
  1366                           plusw1	equ	0x4E3
  1367                           fsr1h	equ	0x4E2
  1368                           fsr1l	equ	0x4E1
  1369                           bsr	equ	0x4E0
  1370                           indf2	equ	0x4DF
  1371                           postinc2	equ	0x4DE
  1372                           postdec2	equ	0x4DD
  1373                           preinc2	equ	0x4DC
  1374                           plusw2	equ	0x4DB
  1375                           fsr2h	equ	0x4DA
  1376                           fsr2l	equ	0x4D9
  1377                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      9       9
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Init_Internal_Oscillator@my_clock(COMRAM[2]), 

    FM_Timer0_Init@timer_configs	PTR struct . size(2) Largest target is 6
		 -> Init_Timer_0@my_timer0(COMRAM[6]), 


Critical Paths under _main in COMRAM

    _main->_Init_Timer_0
    _Init_Timer_0->_FM_Timer0_Init
    _Init_Internal_Oscillator->_FM_Hfintosc_Init

Critical Paths under _Timer_Interrupt in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Timer_Interrupt in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Timer_Interrupt in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Timer_Interrupt in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _Timer_Interrupt in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _Timer_Interrupt in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _Timer_Interrupt in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _Timer_Interrupt in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _Timer_Interrupt in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _Timer_Interrupt in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _Timer_Interrupt in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _Timer_Interrupt in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _Timer_Interrupt in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _Timer_Interrupt in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _Timer_Interrupt in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _Timer_Interrupt in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _Timer_Interrupt in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _Timer_Interrupt in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _Timer_Interrupt in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _Timer_Interrupt in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _Timer_Interrupt in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _Timer_Interrupt in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _Timer_Interrupt in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _Timer_Interrupt in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _Timer_Interrupt in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _Timer_Interrupt in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _Timer_Interrupt in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _Timer_Interrupt in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _Timer_Interrupt in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _Timer_Interrupt in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _Timer_Interrupt in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _Timer_Interrupt in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _Timer_Interrupt in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     526
                   _Init_Gpio_System
           _Init_Internal_Oscillator
                       _Init_Timer_0
              _Init_Timer_Interrupts
 ---------------------------------------------------------------------------------
 (1) _Init_Timer_Interrupts                                0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Init_Timer_0                                         6     6      0     357
                                              3 COMRAM     6     6      0
                     _FM_Timer0_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Timer0_Init                                       3     1      2     208
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Oscillator                             2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_Gpio_System                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _Timer_Interrupt                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_Gpio_System
   _Init_Internal_Oscillator
     _FM_Hfintosc_Init
   _Init_Timer_0
     _FM_Timer0_Init
   _Init_Timer_Interrupts

 _Timer_Interrupt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      9       9       1        9.5%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
ABS                  0      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun May 07 00:53:11 2023

                               l11 01A8                                 l61 0298  
                               l70 0278                                 l64 029E  
                               l67 0218                                 l77 01E8  
                              l811 01B4                                l813 01CE  
                              l821 0202                                l815 0264  
                              l807 0106                                l823 020E  
                              l831 0252                                l809 01AA  
                              l817 026C                                l825 0214  
                              l833 0256                                l819 01EA  
                              l835 025A                                l827 024A  
                              l765 028E                                l829 024E  
                              l767 0294                                l777 029A  
                             _LATF 0004C3                               _PIE3 0004A1  
                             i2l50 0248                               _PIR3 0004B1  
                ?_FM_Hfintosc_Init 0501                               _main 024A  
                             fsr2h 0004DA                               indf2 0004DF  
                             fsr2l 0004D9                 ??_FM_Hfintosc_Init 0503  
                             start 0102                       ___param_bank 000000  
                    ?_Init_Timer_0 0501                  ?_Init_Gpio_System 0501  
                            ?_main 0501                              i2l791 0238  
                            i2l793 0242                              i2l795 0246  
                            i2l787 021C                              i2l789 022A  
               ??_Init_Gpio_System 0501                              _TMR0H 000319  
                            _TMR0L 000318                              _TRISF 0004CB  
 Init_Internal_Oscillator@my_clock 0504                              status 0004D8  
           ?_Init_Timer_Interrupts 0501                    __initialization 027A  
                     __end_of_main 0264                     ??_Init_Timer_0 0504  
                           ??_main 050A                      __activetblptr 000000  
                           _T0CON0 00031A                             _T0CON1 00031B  
                           i2u2_40 022A                             i2u2_41 0226  
                           i2u3_40 0238                             i2u3_41 0234  
                 ??_FM_Timer0_Init 0503                             isa$std 000001  
                       __accesstop 0560            __end_of__initialization 0288  
                    ___rparam_used 000001                     __pcstackCOMRAM 0501  
                   ivt0x8_undefint 0100       FM_Hfintosc_Init@clock_params 0501  
             __end_of_Init_Timer_0 021A              Init_Timer_0@my_timer0 0504  
                          IVTBASEH 00045E                            IVTBASEL 00045D  
                          IVTBASEU 00045F          __size_of_FM_Hfintosc_Init 0040  
         __size_of_Timer_Interrupt 002E  __size_of_Init_Internal_Oscillator 0016  
        ?_Init_Internal_Oscillator 0501                            _INTCON0 0004D6  
        __size_of_Init_Gpio_System 0006            ??_Init_Timer_Interrupts 0501  
                          __Hparam 0000                            __Lparam 0000  
                          __pcinit 027A                            __ramtop 2500  
                          __ptext0 024A                            __ptext1 028E  
                          __ptext2 01EA                            __ptext3 0106  
                          __ptext4 0264                            __ptext5 01AA  
                          __ptext6 029A                            __ptext7 021C  
             end_of_initialization 0288              __size_of_Init_Timer_0 0030  
                ??_Timer_Interrupt 0501                   _FM_Hfintosc_Init 01AA  
                     _Init_Timer_0 01EA                start_initialization 027A  
                       ivt0x8_base 0008                   _Init_Gpio_System 029A  
 __end_of_Init_Internal_Oscillator 027A            __size_of_FM_Timer0_Init 00A4  
   __size_of_Init_Timer_Interrupts 000C      __end_of_Init_Timer_Interrupts 029A  
         _Init_Internal_Oscillator 0264                    _Timer_Interrupt 021C  
      FM_Timer0_Init@timer_configs 0501           __end_of_FM_Hfintosc_Init 01EA  
                         __Hrparam 0000                           __Lrparam 0000  
         __end_of_Init_Gpio_System 02A0                     _FM_Timer0_Init 0106  
                       _T0CON0bits 00031A                         _T0CON1bits 00031B  
                         __pivt0x8 0008                        _OSCCON1bits 0000AD  
                    __size_of_main 001A            __end_of_Timer_Interrupt 024A  
                         isa$xinst 000000             __end_of_FM_Timer0_Init 01AA  
                         intlevel2 0000                         _OSCFRQbits 0000B1  
                  ?_FM_Timer0_Init 0501         ??_Init_Internal_Oscillator 0504  
                 ?_Timer_Interrupt 0501              _Init_Timer_Interrupts 028E  
