# Verilog_Pipelined_CPU
A modular 3-stage RISC CPU in Verilog with fetch, decode, and execute stages, supporting core ALU operations.
