// Seed: 4037083429
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output tri1 id_1;
  wire id_4;
  parameter id_5 = 1;
  wire id_6;
  assign id_1 = -1;
  wire id_7;
  ;
endmodule
macromodule module_1 #(
    parameter id_8 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6
  );
  logic id_9;
  ;
  wire id_10;
  wire id_11;
  logic [-1 : id_8] id_12;
endmodule
