#include <targets/6x09/arch.h>

Architecture *ARCH_MC6809;
Architecture *ARCH_HD6309;

static const Register registers[] = {
    { "NONE", 0, MC6809 | HD6309 },
    { "A", 1, MC6809 | HD6309 },
    { "B", 1, MC6809 | HD6309 },
    { "D", 2, MC6809 | HD6309 },
    { "X", 2, MC6809 | HD6309 },
    { "Y", 2, MC6809 | HD6309 },
    { "U", 2, MC6809 | HD6309 },
    { "S", 2, MC6809 | HD6309 },
    { "PC", 2, MC6809 | HD6309 },
    { "E", 1, HD6309 },
    { "F", 1, HD6309 },
    { "W", 2, HD6309 },
    { "Q", 4, HD6309 },
    { "V", 2, HD6309 },
    { "Z", 2, HD6309 },
    { "DP", 1, MC6809 | HD6309 },
    { "CC", 1, MC6809 | HD6309 },
    { "MD", 1, HD6309 },
    { 0, 0, 0 }
};
#ifndef NDEBUG
static const int regc = sizeof(registers) / sizeof(Register) - 1;
#endif

#define MC6809_REGISTER(reg) ((reg >= 0 && reg < HD6309_REG_E) ? &(registers[reg]) : NULL)
#define HD6309_REGISTER(reg) ((reg >= 0 && reg <= HD6309_REG_MD) ? &(registers[reg]) : NULL)

static const Instruction I_ABX = {
    "ABX",
    MC6809 | HD6309,
    ARG_ORDER_NONE,
    {
        {
            MC6809_REGISTER(MC6809_REG_NONE),
            {
                { ADDR_MODE_INHERENT, 1, 0x3A },
                { ADDR_MODE_INVALID, 0, 0 }
            }
        },
        { NULL, 0 }
    }
};

const Instruction I_ADC_ALL = {
    "ADC",
    MC6809 | HD6309,
    ARG_ORDER_TO_REG,
    {
        {
            MC6809_REGISTER(MC6809_REG_A),
            {
                { ADDR_MODE_IMMEDIATE, 1, 0x89 },
                { ADDR_MODE_DIRECT, 1, 0x99 },
                { ADDR_MODE_INDIRECT, 1, 0xA9 },
                { ADDR_MODE_EXTENDED, 1, 0xB9 },
                { ADDR_MODE_INVALID, 0, 0 }
            }
        },
        {
            MC6809_REGISTER(MC6809_REG_B),
            {
                { ADDR_MODE_IMMEDIATE, 1, 0xC9 },
                { ADDR_MODE_DIRECT, 1, 0xD9 },
                { ADDR_MODE_INDIRECT, 1, 0xE9 },
                { ADDR_MODE_EXTENDED, 1, 0xF9 },
                { ADDR_MODE_INVALID, 0, 0 }
            }
        },
        { NULL, 0 }
    }
};

const Instruction I_ADC_HD6309 = {
    "ADC",
    HD6309,
    ARG_ORDER_TO_REG,
    {
        {
            MC6809_REGISTER(MC6809_REG_D),
            {
                { ADDR_MODE_IMMEDIATE, 2, 0x1089 },
                { ADDR_MODE_DIRECT, 2, 0x1099 },
                { ADDR_MODE_INDIRECT, 2, 0x10A9 },
                { ADDR_MODE_EXTENDED, 2, 0x10B9 },
                { ADDR_MODE_INVALID, 0, 0 }
            }
        },
        { NULL, 0 }
    }
};

const Instruction I_ADCR_HD6309 = {
    "ADCR",
    HD6309,
    ARG_ORDER_INTERREG,
    {
        {
            HD6309_REGISTER(MC6809_REG_NONE),
            {
                { ADDR_MODE_IMMEDIATE, 2, 0x1031 },
                { ADDR_MODE_INVALID, 0, 0 }
            }
        },
        { NULL, 0 }
    }
};

const Instruction *instructions[] = {
    &I_ABX,
    &I_ADC_ALL,
    &I_ADC_HD6309,
    &I_ADCR_HD6309,
    NULL
};



#define ARCH_INIT(arch_var, arch_name) { \
    ARCH_##arch_var = salloc(sizeof(Architecture)); \
    ARCH_##arch_var->value = arch_var; \
    strcpy(ARCH_##arch_var->name, arch_name); \
    ARCH_##arch_var->byte_size = 8; \
    ARCH_##arch_var->bytes_per_address = 2; \
    ARCH_##arch_var->endianness = ARCH_ENDIAN_BIG; \
    ARCH_##arch_var->default_syntax = SYNTAX_MOTOROLA; \
	ARCH_##arch_var->registers = registers; \
	ARCH_##arch_var->instructions = instructions; \
}

void MC6809_init(void) {
    ARCH_INIT(MC6809, "6809");
}
void MC6809_destroy(void) {
    sfree(ARCH_MC6809);
}

void HD6309_init(void) {
    ARCH_INIT(HD6309, "6309");
}
void HD6309_destroy(void) {
    sfree(ARCH_HD6309);
}

/*static int test_instruction(MC6x09_Instruction *i, Line *l) {
    switch (i->arg_order) {
    case ARG_ORDER_NONE:
        return l->argc == 0;
    case ARG_ORDER_TO_REG:
    case ARG_ORDER_FROM_REG:
        return l->argc == 2;
    default:
        fail("Instruction %s has invalid argument order.\n", i->mnemonic);
        return 0;
    }
}

static MC6x09_Instruction *locate_instruction(Line *l, int arch) {
    MC6x09_Instruction *i;
    for (i = instructions; i->mnemonic[0] != '\0'; i++) {
        if ((i->architectures & arch) && streq(i->mnemonic, l->mnemonic) && test_instruction(i, l)) {
            return i;
        }
    }
    return NULL;
}*/

//static void process_instruction_motorola(Line *line, const struct MC6x09_instruction_register *instr, const Register *reg, Data *data) {
    //data->type = DATA_TYPE_BYTES;
    //data->address = address;
//}

//static void process_instruction_motorola(Line *line, MC6x09_Instruction *instr, Register *reg, Data *data) {
//    if (instr->address_modes == MC6809_ADDR_MODE_INH) {
//        if (reg != NULL) {
//            fail("Instruction %s does not require a register.\n", instr->mnemonic);
//        }
//        printdf("argument type is %" PRIu8 "\n", line->argv->type);
//        if (line->argv->type != ARG_TYPE_NONE) {
//            fail("Instruction %s does not require an argument.\n", instr->mnemonic);
//        }
//        data->type = DATA_TYPE_BYTES;
//        data->bytec = instr->base_opcode & 0xFF00 ? 2 : 1;
//        data->contents.bytes = salloc(sizeof(uint8_t) * data->bytec);
//        uint16_t opcode = instr->base_opcode;
//        int i;
//        for (i = data->bytec - 1; i >= 0; i--) {
//            data->contents.bytes[i] = opcode & 0xFF;
//            opcode >>= 8;
//        }
//        address += data->bytec;
//        add_data(data);
//        return;
//    }
//
//    uint16_t base_opcode = instr->base_opcode;
//    uint8_t mode_count = 0;
//    Register **r;
//    for (r = instr->registers; *r != NULL && *r != reg; r++) {
//        //base_opcode += 0x40;
//        uint8_t modes = instr->address_modes;
//        while (modes != 0) {
//            if (modes & 1) {
//                mode_count++;
//                base_opcode += 0x10;
//            }
//            modes >>= 1;
//        }
//    }
//    printf("base opcode = 0x%" PRIX16 "\n", base_opcode);
//
//    int i;
//    char *c;
//    char *endl;
//    long l;
//    uint8_t arg_state = 0;
//    uint8_t addr_mode = 0;
//    switch (instr->arg_order) {
//    case ARG_ORDER_FROM_REG:
//    case ARG_ORDER_TO_REG:
//        c = line->argv[0].val.str;
//        switch (*c) {
//        case '#':
//            if (!(instr->address_modes & MC6809_ADDR_MODE_IMM)) {
//                fail("Instruction does not support immediate addressing.\n");
//            }
//            addr_mode = MC6809_ADDR_MODE_IMM;
//            c++;
//            //data->type = DATA_TYPE_BYTES;
//            if (*c == '$') {
//                c++;
//                l = strtol(c, &endl, 16);
//            }
//            else {
//                l = strtol(c, &endl, 0);
//            }
//            data->bytec = ((0xFF00 & base_opcode) ? 2 : 1);
//            address += data->bytec;
//            if (endl == c) {
//                data->contents.bytes = salloc(sizeof(uint8_t) * data->bytec);
//                for (i = data->bytec - 1; i >= 0; i--) {
//                    data->contents.bytes[i] = base_opcode & 0xFF;
//                    base_opcode >>= 8;
//                }
//                data->next = salloc(sizeof(Data));
//
//                Data *next = data->next;
//                next->bytec = reg->width;
//                next->address = address;
//                next->type = DATA_TYPE_SYMBOL;
//                if (*c == '.') {
//                    next->contents.symbol = salloc(sizeof(char) * (strlen(symtab->last_parent->label) + strlen(c) + 1));
//                    if (next->contents.symbol == NULL) {
//                        fail("Failed to allocate label buffer.\n");
//                    }
//                    strcpy(next->contents.symbol, symtab->last_parent->label);
//                    char *label = next->contents.symbol;
//                    while (*label != '\0') label++;
//                    strcpy(label, c);
//                }
//                else {
//                    next->contents.symbol = saquire(strdup(c));
//                }
//                next->next = NULL;
//                address += reg->width;
//            }
//            else if (endl != c && *endl != '\0') {
//                fail("Unrecognized argument.\n");
//            }
//            else {
//                data->bytec += reg->width;
//                data->contents.bytes = salloc(sizeof(uint8_t) * data->bytec);
//            }
//            printf("%" PRId8 "\n", data->bytec);
//
//            puts("Immediate argument");
//            break;
//        case '[':
//
//            addr_mode = MC6809_ADDR_MODE_IND;
//            puts("Indexed instruction");
//            break;
//        //default:
//
//        }
//        /*for (c = line->argv[0].val.str; *c != '\0'; c++) {
//            switch (*c) {
//            case '$':
//                if (c == line->argv[0].val.str) {
//                    addr_mode = ADDR_MODE_IMM;
//                    printf("
//                }
//                else {
//                    fail("Invalid character '$'.\n");
//                }
//                break;
//            }
//        }*/
//
//        break;
//    }
//}

/*static void process_instruction(Line *line, const struct MC6x09_instruction_register *instr, const Register *reg, Data *data) {
    switch (configuration.syntax) {
    case SYNTAX_MOTOROLA:
        process_instruction_motorola(line, instr, reg, data);
        break;
    case SYNTAX_ATT:
        printdf("AT&T syntax not yet implemented.\n");
        break;
    case SYNTAX_INTEL:
        printdf("INTEL syntax not yet implemented.\n");
        break;
    case SYNTAX_UNKNOWN:
    default:
        printdf("Invalid instruction syntax.\n");
        break;
    }
    
    
    //sfree(data);
    add_data(data);
}*/

/*static inline const struct MC6x09_instruction_register *instruction_supports_reg(const MC6x09_Instruction *instruction, const Register *reg) {
    const struct MC6x09_instruction_register *instruction_reg = NULL;
    for (instruction_reg = instruction->registers; instruction_reg->reg != NULL; instruction_reg++) {
        if (streq(reg->name, instruction_reg->reg->name)) {
            return instruction_reg;
        }
    }
    return NULL;
}*/

//static void parse_instruction(Line *l, int arch) {
//    const char *mnem = NULL;
//    const char *line = NULL;
//    const Register *reg = NULL;
//    const struct MC6x09_instruction_register *instruction_reg;
//    
//    const MC6x09_Instruction *i = NULL;
//    for (i = instructions; i->mnemonic[0] != '\0'; i++) {
//        if (!(i->architectures & arch)) {
//            goto next_instruction;
//        }
//        
//        switch (configuration.syntax) {
//        case SYNTAX_MOTOROLA:
//            mnem = i->mnemonic;
//            line = l->mnemonic;
//            while (*mnem != '\0' && *line != '\0') {
//                if (*mnem++ != *line++) {
//                    goto next_instruction;
//                }
//            }
//            
//            switch (i->arg_order) {
//            case ARG_ORDER_NONE:
//            case ARG_ORDER_INTERREG:
//                if (*line != '\0') {
//                    goto next_instruction;
//                }
//                goto instruction_found;
//                break;
//            case ARG_ORDER_FROM_REG:
//            case ARG_ORDER_TO_REG:
//                for (reg = registers; reg->name[0] != '\0'; reg++) {
//                    if (streq(line, reg->name) && (reg->arcs & configuration.arch->value) && (instruction_reg = instruction_supports_reg(i, reg)) != NULL) {
//                        goto instruction_found;
//                    }
//                }
//                break;
//            }
//            break;
//        case SYNTAX_INTEL:
//        case SYNTAX_ATT:
//            fail("Selected syntax is not yet implemented.\n");
//            break;
//        case SYNTAX_UNKNOWN:
//        default:
//            fail("Invalid syntax selected.\n");
//            break;
//        }
//        
//next_instruction:
//        continue;
//    }
//    
//    fail("Instruction not found.\n");
//    
//instruction_found:
//    while (0);
//    
//    Data *assembled = salloc(sizeof(Data));
//    assembled->next = NULL;
//    assembled->type = DATA_TYPE_NONE;
//    assembled->bytec = 0;
//    assembled->contents.bytes = NULL;
//    process_instruction(l, instruction_reg, reg, assembled);
//
//    /*char *mnem = NULL;
//    char *line = NULL;
//    Register *reg = NULL;
//    
//    MC6x09_Instruction *i = NULL;
//    for (i = instructions; *i->mnemonic != 0; i++) {
//        if (!(i->architectures & arch)) {
//            goto next_instruction;
//        }
//        
//        switch (configuration.syntax) {
//        case SYNTAX_MOTOROLA:
//            mnem = i->mnemonic;
//            line = l->mnemonic;
//            while (*mnem != '\0' && *line != '\0') {
//                if (*mnem++ != *line++) {
//                    goto next_instruction;
//                }
//            }
//            switch (i->arg_order) {
//            case ARG_ORDER_NONE:
//            case ARG_ORDER_INTERREG:
//                if (*line != '\0') {
//                    goto next_instruction;
//                }
//                goto instruction_found;
//            case ARG_ORDER_FROM_REG:
//            case ARG_ORDER_TO_REG:
//                for (reg = registers; reg != NULL; reg++) {
//                    if (streq(line, reg->name) && (reg->arcs & configuration.arch->value)) {
//                        goto instruction_found;
//                    }
//                }
//            }
//            
//            //printf("not fail\n");
//            //goto instruction_found;
//            //if (argc - 1 == 
//            //Register *get_register(line->arg
//            break;
//        case SYNTAX_INTEL:
//            fail("Intel syntax is not yet implemented.\n");
//            //goto instruction_found;
//            break;
//        case SYNTAX_ATT:
//            fail("AT&T syntax is not yet implemented.\n");
//            break;
//        }
//        
//next_instruction:
//        continue;
//    }
//    fail("Invalid instruction.\n");
//    
//instruction_found:
//#ifndef NDEBUG
//    printdf("%s\n", i->mnemonic);
//    if (reg != NULL) {
//        printdf("%s\n", reg->name);
//    }
//#else
//    while(0);   //wtf
//#endif
//
//    Data *assembled = salloc(sizeof(Data));
//    assembled->next = NULL;
//    assembled->address = address;
//    
//    process_instruction(l, i, (reg == NULL) ? NULL : reg, assembled);*/
//}

/*static void parse_6809_instruction(Line *l) {
    parse_instruction(l, MC6809);
}

static void parse_6309_instruction(Line *l) {
    parse_instruction(l, HD6309);
}*/

/*Architecture architectures[] = {
    { "6809", &parse_6809_instruction, MC6809 },
    { "6309", &parse_6309_instruction, HD6309 },
    { "", NULL, 0 }
};*/




//static MC6x09_Instruction *instructions = _instructions;

//static Instruction instructions[] = {
///*  mnemonic     architectures     opcode   argument order      addressing modes                                                allowed registers */
//    { "ABX",    MC6809 | HD6309,    0x3A,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "ADC",    MC6809 | HD6309,    0x89,   ARG_ORDER_TO_REG,   MC6809_ADDR_MODE_IMM | MC6809_ADDR_MODE_DIR | MC6809_ADDR_MODE_IND | MC6809_ADDR_MODE_EXT,  { MC6809_REGISTER(MC6809_REG_A), MC6809_REGISTER(MC6809_REG_B), NULL } },
//    { "ADC",    HD6309,             0x1089, ARG_ORDER_TO_REG,   MC6809_ADDR_MODE_IMM | MC6809_ADDR_MODE_DIR | MC6809_ADDR_MODE_IND | MC6809_ADDR_MODE_EXT,  { MC6809_REGISTER(MC6809_REG_D), NULL } },
//    { "ADCR",   HD6309,             0x1031, ARG_ORDER_INTERREG, MC6809_ADDR_MODE_IMM,                                                                       { NULL } },
//
//    { "ASLA",   MC6809 | HD6309,    0x48,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "ASLB",   MC6809 | HD6309,    0x58,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "ASLD",   HD6309,             0x1048, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "ASRA",   MC6809 | HD6309,    0x47,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "ASRB",   MC6809 | HD6309,    0x57,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "ASRD",   HD6309,             0x1047, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "CLRA",   MC6809 | HD6309,    0x4F,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "CLRB",   MC6809 | HD6309,    0x5F,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "CLRD",   HD6309,             0x104F, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "CLRE",   HD6309,             0x114F, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "CLRF",   HD6309,             0x115F, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "CLRW",   HD6309,             0x105F, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "COMA",   MC6809 | HD6309,    0x43,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "COMB",   MC6809 | HD6309,    0x53,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "COMD",   HD6309,             0x1043, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "COME",   HD6309,             0x1143, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "COMF",   HD6309,             0x1153, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "COMW",   HD6309,             0x1053, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "DAA",    MC6809 | HD6309,    0x19,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "DECA",   MC6809 | HD6309,    0x4A,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "DECB",   MC6809 | HD6309,    0x5A,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "DECD",   HD6309,             0x104A, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "DECE",   HD6309,             0x114A, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "DECF",   HD6309,             0x115A, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "DECW",   HD6309,             0x105A, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "INCA",   MC6809 | HD6309,    0x4C,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "INCB",   MC6809 | HD6309,    0x5C,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "INCD",   HD6309,             0x104C, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "INCE",   HD6309,             0x114C, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "INCF",   HD6309,             0x115C, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "INCW",   HD6309,             0x105C, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "LSLA",   MC6809 | HD6309,    0x48,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "LSLB",   MC6809 | HD6309,    0x58,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "LSLD",   HD6309,             0x1048, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "LSRA",   MC6809 | HD6309,    0x44,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "LSRB",   MC6809 | HD6309,    0x54,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "LSRD",   HD6309,             0x1044, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "LSRW",   HD6309,             0x1054, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "MUL",    MC6809 | HD6309,    0x3D,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "NEGA",   MC6809 | HD6309,    0x40,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "NEGB",   MC6809 | HD6309,    0x50,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "NEGD",   HD6309,             0x1040, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "NOP",    MC6809 | HD6309,    0x12,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "PSHSW",  HD6309,             0x1038, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "PSHUW",  HD6309,             0x103A, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "PULSW",  HD6309,             0x1039, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "PULUW",  HD6309,             0x103B, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "ROLA",   MC6809 | HD6309,    0x49,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "ROLB",   MC6809 | HD6309,    0x59,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "ROLD",   HD6309,             0x1049, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "ROLW",   HD6309,             0x1059, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "RORA",   MC6809 | HD6309,    0x46,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "RORB",   MC6809 | HD6309,    0x56,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "RORD",   HD6309,             0x1046, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "RORW",   HD6309,             0x1056, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "RTI",    MC6809 | HD6309,    0x3B,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "RTS",    MC6809 | HD6309,    0x39,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "SEX",    MC6809 | HD6309,    0x1D,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                              { NULL } },
//    { "SEXW",   HD6309,             0x14,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                              { NULL } },
//    { "STA",    MC6809 | HD6309,    0x97,   ARG_ORDER_FROM_REG, MC6809_ADDR_MODE_DIR | MC6809_ADDR_MODE_IND | MC6809_ADDR_MODE_EXT,                         { MC6809_REGISTER(MC6809_REG_A), MC6809_REGISTER(MC6809_REG_B), NULL } },
//    { "STA",    HD6309,             0x1197, ARG_ORDER_FROM_REG, MC6809_ADDR_MODE_DIR | MC6809_ADDR_MODE_IND | MC6809_ADDR_MODE_EXT,                         { HD6309_REGISTER(HD6309_REG_E), HD6309_REGISTER(HD6309_REG_F), NULL } },
//
//    { "SWI",    MC6809 | HD6309,    0x3F,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "SWI2",   MC6809 | HD6309,    0x103F, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "SWI3",   MC6809 | HD6309,    0x113F, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "TSTA",   MC6809 | HD6309,    0x4D,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "TSTB",   MC6809 | HD6309,    0x5D,   ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "TSTD",   HD6309,             0x104D, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "TSTE",   HD6309,             0x114D, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "TSTF",   HD6309,             0x115D, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//    { "TSTW",   HD6309,             0x105D, ARG_ORDER_NONE,     MC6809_ADDR_MODE_INH,                                                                       { NULL } },
//
//    { "LD",     MC6809 | HD6309,    0x86,   ARG_ORDER_TO_REG,   MC6809_ADDR_MODE_IMM | MC6809_ADDR_MODE_DIR | MC6809_ADDR_MODE_IND | MC6809_ADDR_MODE_EXT,  { MC6809_REGISTER(MC6809_REG_A), MC6809_REGISTER(MC6809_REG_B), NULL } },
//    { "LD",     HD6309,             0x1186, ARG_ORDER_TO_REG,   MC6809_ADDR_MODE_IMM | MC6809_ADDR_MODE_DIR | MC6809_ADDR_MODE_IND | MC6809_ADDR_MODE_EXT,  { HD6309_REGISTER(HD6309_REG_E), HD6309_REGISTER(HD6309_REG_F), NULL } },
//    { 0, 0, 0, 0, 0, 0 }
//};
