ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0plus
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"I2C_INT.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.I2C_ISR,"ax",%progbits
  20              		.align	2
  21              		.global	I2C_ISR
  22              		.code	16
  23              		.thumb_func
  24              		.type	I2C_ISR, %function
  25              	I2C_ISR:
  26              	.LFB47:
  27              		.file 1 "Generated_Source\\PSoC6\\I2C_INT.c"
   1:Generated_Source\PSoC6/I2C_INT.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C_INT.c **** * File Name: I2C_INT.c
   3:Generated_Source\PSoC6/I2C_INT.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C_INT.c **** *
   5:Generated_Source\PSoC6/I2C_INT.c **** * Description:
   6:Generated_Source\PSoC6/I2C_INT.c **** *  This file provides the source code of Interrupt Service Routine (ISR)
   7:Generated_Source\PSoC6/I2C_INT.c **** *  for the I2C component.
   8:Generated_Source\PSoC6/I2C_INT.c **** *
   9:Generated_Source\PSoC6/I2C_INT.c **** ********************************************************************************
  10:Generated_Source\PSoC6/I2C_INT.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6/I2C_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6/I2C_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6/I2C_INT.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6/I2C_INT.c **** *******************************************************************************/
  15:Generated_Source\PSoC6/I2C_INT.c **** 
  16:Generated_Source\PSoC6/I2C_INT.c **** #include "I2C_PVT.h"
  17:Generated_Source\PSoC6/I2C_INT.c **** #include "cyapicallbacks.h"
  18:Generated_Source\PSoC6/I2C_INT.c **** 
  19:Generated_Source\PSoC6/I2C_INT.c **** 
  20:Generated_Source\PSoC6/I2C_INT.c **** /*******************************************************************************
  21:Generated_Source\PSoC6/I2C_INT.c **** *  Place your includes, defines and code here.
  22:Generated_Source\PSoC6/I2C_INT.c **** ********************************************************************************/
  23:Generated_Source\PSoC6/I2C_INT.c **** /* `#START I2C_ISR_intc` */
  24:Generated_Source\PSoC6/I2C_INT.c **** 
  25:Generated_Source\PSoC6/I2C_INT.c **** /* `#END` */
  26:Generated_Source\PSoC6/I2C_INT.c **** 
  27:Generated_Source\PSoC6/I2C_INT.c **** 
  28:Generated_Source\PSoC6/I2C_INT.c **** /*******************************************************************************
  29:Generated_Source\PSoC6/I2C_INT.c **** * Function Name: I2C_ISR
  30:Generated_Source\PSoC6/I2C_INT.c **** ********************************************************************************
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 2


  31:Generated_Source\PSoC6/I2C_INT.c **** *
  32:Generated_Source\PSoC6/I2C_INT.c **** * Summary:
  33:Generated_Source\PSoC6/I2C_INT.c **** *  The handler for the I2C interrupt. The slave and master operations are
  34:Generated_Source\PSoC6/I2C_INT.c **** *  handled here.
  35:Generated_Source\PSoC6/I2C_INT.c **** *
  36:Generated_Source\PSoC6/I2C_INT.c **** * Parameters:
  37:Generated_Source\PSoC6/I2C_INT.c **** *  None.
  38:Generated_Source\PSoC6/I2C_INT.c **** *
  39:Generated_Source\PSoC6/I2C_INT.c **** * Return:
  40:Generated_Source\PSoC6/I2C_INT.c **** *  None.
  41:Generated_Source\PSoC6/I2C_INT.c **** *
  42:Generated_Source\PSoC6/I2C_INT.c **** * Reentrant:
  43:Generated_Source\PSoC6/I2C_INT.c **** *  No.
  44:Generated_Source\PSoC6/I2C_INT.c **** *
  45:Generated_Source\PSoC6/I2C_INT.c **** *******************************************************************************/
  46:Generated_Source\PSoC6/I2C_INT.c **** CY_ISR(I2C_ISR)
  47:Generated_Source\PSoC6/I2C_INT.c **** {
  28              		.loc 1 47 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  48:Generated_Source\PSoC6/I2C_INT.c **** #if (I2C_MODE_SLAVE_ENABLED)
  49:Generated_Source\PSoC6/I2C_INT.c ****    uint8  tmp8;
  50:Generated_Source\PSoC6/I2C_INT.c **** #endif  /* (I2C_MODE_SLAVE_ENABLED) */
  51:Generated_Source\PSoC6/I2C_INT.c **** 
  52:Generated_Source\PSoC6/I2C_INT.c ****     uint8  tmpCsr;
  53:Generated_Source\PSoC6/I2C_INT.c ****     
  54:Generated_Source\PSoC6/I2C_INT.c **** #ifdef I2C_ISR_ENTRY_CALLBACK
  55:Generated_Source\PSoC6/I2C_INT.c ****     I2C_ISR_EntryCallback();
  56:Generated_Source\PSoC6/I2C_INT.c **** #endif /* I2C_ISR_ENTRY_CALLBACK */
  57:Generated_Source\PSoC6/I2C_INT.c ****     
  58:Generated_Source\PSoC6/I2C_INT.c **** 
  59:Generated_Source\PSoC6/I2C_INT.c **** #if(I2C_TIMEOUT_FF_ENABLED)
  60:Generated_Source\PSoC6/I2C_INT.c ****     if(0u != I2C_TimeoutGetStatus())
  61:Generated_Source\PSoC6/I2C_INT.c ****     {
  62:Generated_Source\PSoC6/I2C_INT.c ****         I2C_TimeoutReset();
  63:Generated_Source\PSoC6/I2C_INT.c ****         I2C_state = I2C_SM_EXIT_IDLE;
  64:Generated_Source\PSoC6/I2C_INT.c ****         /* I2C_CSR_REG should be cleared after reset */
  65:Generated_Source\PSoC6/I2C_INT.c ****     }
  66:Generated_Source\PSoC6/I2C_INT.c **** #endif /* (I2C_TIMEOUT_FF_ENABLED) */
  67:Generated_Source\PSoC6/I2C_INT.c **** 
  68:Generated_Source\PSoC6/I2C_INT.c **** 
  69:Generated_Source\PSoC6/I2C_INT.c ****     tmpCsr = I2C_CSR_REG;      /* Make copy as interrupts clear */
  38              		.loc 1 69 0
  39 0002 CA4B     		ldr	r3, .L26
  40 0004 1C78     		ldrb	r4, [r3]
  41 0006 E4B2     		uxtb	r4, r4
  42              	.LVL0:
  70:Generated_Source\PSoC6/I2C_INT.c **** 
  71:Generated_Source\PSoC6/I2C_INT.c **** #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
  72:Generated_Source\PSoC6/I2C_INT.c ****     if(I2C_CHECK_START_GEN(I2C_MCSR_REG))
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 3


  73:Generated_Source\PSoC6/I2C_INT.c ****     {
  74:Generated_Source\PSoC6/I2C_INT.c ****         I2C_CLEAR_START_GEN;
  75:Generated_Source\PSoC6/I2C_INT.c **** 
  76:Generated_Source\PSoC6/I2C_INT.c ****         /* Set transfer complete and error flags */
  77:Generated_Source\PSoC6/I2C_INT.c ****         I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER |
  78:Generated_Source\PSoC6/I2C_INT.c ****                                         I2C_GET_MSTAT_CMPLT);
  79:Generated_Source\PSoC6/I2C_INT.c **** 
  80:Generated_Source\PSoC6/I2C_INT.c ****         /* Slave was addressed */
  81:Generated_Source\PSoC6/I2C_INT.c ****         I2C_state = I2C_SM_SLAVE;
  82:Generated_Source\PSoC6/I2C_INT.c ****     }
  83:Generated_Source\PSoC6/I2C_INT.c **** #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
  84:Generated_Source\PSoC6/I2C_INT.c **** 
  85:Generated_Source\PSoC6/I2C_INT.c **** 
  86:Generated_Source\PSoC6/I2C_INT.c **** #if(I2C_MODE_MULTI_MASTER_ENABLED)
  87:Generated_Source\PSoC6/I2C_INT.c ****     if(I2C_CHECK_LOST_ARB(tmpCsr))
  88:Generated_Source\PSoC6/I2C_INT.c ****     {
  89:Generated_Source\PSoC6/I2C_INT.c ****         /* Set errors */
  90:Generated_Source\PSoC6/I2C_INT.c ****         I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER     |
  91:Generated_Source\PSoC6/I2C_INT.c ****                                         I2C_MSTAT_ERR_ARB_LOST |
  92:Generated_Source\PSoC6/I2C_INT.c ****                                         I2C_GET_MSTAT_CMPLT);
  93:Generated_Source\PSoC6/I2C_INT.c **** 
  94:Generated_Source\PSoC6/I2C_INT.c ****         I2C_DISABLE_INT_ON_STOP; /* Interrupt on Stop is enabled by write */
  95:Generated_Source\PSoC6/I2C_INT.c **** 
  96:Generated_Source\PSoC6/I2C_INT.c ****         #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
  97:Generated_Source\PSoC6/I2C_INT.c ****             if(I2C_CHECK_ADDRESS_STS(tmpCsr))
  98:Generated_Source\PSoC6/I2C_INT.c ****             {
  99:Generated_Source\PSoC6/I2C_INT.c ****                 /* Slave was addressed */
 100:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_state = I2C_SM_SLAVE;
 101:Generated_Source\PSoC6/I2C_INT.c ****             }
 102:Generated_Source\PSoC6/I2C_INT.c ****             else
 103:Generated_Source\PSoC6/I2C_INT.c ****             {
 104:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_BUS_RELEASE;
 105:Generated_Source\PSoC6/I2C_INT.c **** 
 106:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_state = I2C_SM_EXIT_IDLE;
 107:Generated_Source\PSoC6/I2C_INT.c ****             }
 108:Generated_Source\PSoC6/I2C_INT.c ****         #else
 109:Generated_Source\PSoC6/I2C_INT.c ****             I2C_BUS_RELEASE;
 110:Generated_Source\PSoC6/I2C_INT.c **** 
 111:Generated_Source\PSoC6/I2C_INT.c ****             I2C_state = I2C_SM_EXIT_IDLE;
 112:Generated_Source\PSoC6/I2C_INT.c **** 
 113:Generated_Source\PSoC6/I2C_INT.c ****         #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 114:Generated_Source\PSoC6/I2C_INT.c ****     }
 115:Generated_Source\PSoC6/I2C_INT.c **** #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 116:Generated_Source\PSoC6/I2C_INT.c **** 
 117:Generated_Source\PSoC6/I2C_INT.c ****     /* Check for master operation mode */
 118:Generated_Source\PSoC6/I2C_INT.c ****     if(I2C_CHECK_SM_MASTER)
  43              		.loc 1 118 0
  44 0008 C94B     		ldr	r3, .L26+4
  45 000a 1B78     		ldrb	r3, [r3]
  46 000c 5B06     		lsls	r3, r3, #25
  47 000e 00D4     		bmi	.LCB21
  48 0010 83E1     		b	.L2	@long jump
  49              	.LCB21:
 119:Generated_Source\PSoC6/I2C_INT.c ****     {
 120:Generated_Source\PSoC6/I2C_INT.c ****     #if(I2C_MODE_MASTER_ENABLED)
 121:Generated_Source\PSoC6/I2C_INT.c ****         if(I2C_CHECK_BYTE_COMPLETE(tmpCsr))
  50              		.loc 1 121 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 4


  51 0012 E307     		lsls	r3, r4, #31
  52 0014 00D4     		bmi	.LCB26
  53 0016 6AE1     		b	.L3	@long jump
  54              	.LCB26:
 122:Generated_Source\PSoC6/I2C_INT.c ****         {
 123:Generated_Source\PSoC6/I2C_INT.c ****             switch (I2C_state)
  55              		.loc 1 123 0
  56 0018 C54B     		ldr	r3, .L26+4
  57 001a 1B78     		ldrb	r3, [r3]
  58 001c DBB2     		uxtb	r3, r3
  59 001e 462B     		cmp	r3, #70
  60 0020 00D1     		bne	.LCB31
  61 0022 A3E0     		b	.L5	@long jump
  62              	.LCB31:
  63 0024 02D8     		bhi	.L6
  64 0026 452B     		cmp	r3, #69
  65 0028 06D0     		beq	.L7
  66 002a 5BE1     		b	.L4
  67              	.L6:
  68 002c 492B     		cmp	r3, #73
  69 002e 03D0     		beq	.L7
  70 0030 4A2B     		cmp	r3, #74
  71 0032 00D1     		bne	.LCB43
  72 0034 11E1     		b	.L8	@long jump
  73              	.LCB43:
  74 0036 55E1     		b	.L4
  75              	.L7:
 124:Generated_Source\PSoC6/I2C_INT.c ****             {
 125:Generated_Source\PSoC6/I2C_INT.c ****             case I2C_SM_MSTR_WR_ADDR:  /* After address is sent, write data */
 126:Generated_Source\PSoC6/I2C_INT.c ****             case I2C_SM_MSTR_RD_ADDR:  /* After address is sent, read data */
 127:Generated_Source\PSoC6/I2C_INT.c **** 
 128:Generated_Source\PSoC6/I2C_INT.c ****                 tmpCsr &= ((uint8) ~I2C_CSR_STOP_STATUS); /* Clear Stop bit history on address phas
  76              		.loc 1 128 0
  77 0038 2023     		movs	r3, #32
  78 003a 2500     		movs	r5, r4
  79 003c 9D43     		bics	r5, r3
  80              	.LVL1:
 129:Generated_Source\PSoC6/I2C_INT.c **** 
 130:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_CHECK_ADDR_ACK(tmpCsr))
  81              		.loc 1 130 0
  82 003e 163B     		subs	r3, r3, #22
  83 0040 1C40     		ands	r4, r3
  84 0042 082C     		cmp	r4, #8
  85 0044 55D1     		bne	.L9
 131:Generated_Source\PSoC6/I2C_INT.c ****                 {
 132:Generated_Source\PSoC6/I2C_INT.c ****                     /* Setup for transmit or receive of data */
 133:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_state == I2C_SM_MSTR_WR_ADDR)   /* TRANSMIT data */
  86              		.loc 1 133 0
  87 0046 BA4B     		ldr	r3, .L26+4
  88 0048 1B78     		ldrb	r3, [r3]
  89 004a 452B     		cmp	r3, #69
  90 004c 43D1     		bne	.L10
 134:Generated_Source\PSoC6/I2C_INT.c ****                     {
 135:Generated_Source\PSoC6/I2C_INT.c ****                         /* Check if at least one byte to transfer */
 136:Generated_Source\PSoC6/I2C_INT.c ****                         if(I2C_mstrWrBufSize > 0u)
  91              		.loc 1 136 0
  92 004e B94B     		ldr	r3, .L26+8
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 5


  93 0050 1B78     		ldrb	r3, [r3]
  94 0052 002B     		cmp	r3, #0
  95 0054 16D0     		beq	.L11
 137:Generated_Source\PSoC6/I2C_INT.c ****                         {
 138:Generated_Source\PSoC6/I2C_INT.c ****                             /* Load the 1st data byte */
 139:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_DATA_REG = I2C_mstrWrBufPtr[0u];
  96              		.loc 1 139 0
  97 0056 B84B     		ldr	r3, .L26+12
  98 0058 1B68     		ldr	r3, [r3]
  99 005a 1B78     		ldrb	r3, [r3]
 100 005c DBB2     		uxtb	r3, r3
 101 005e B74A     		ldr	r2, .L26+16
 102 0060 1370     		strb	r3, [r2]
 140:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_TRANSMIT_DATA;
 103              		.loc 1 140 0
 104 0062 0622     		movs	r2, #6
 105 0064 B64B     		ldr	r3, .L26+20
 106 0066 1A70     		strb	r2, [r3]
 107 0068 F932     		adds	r2, r2, #249
 108 006a B64B     		ldr	r3, .L26+24
 109 006c 1A70     		strb	r2, [r3]
 110 006e 0022     		movs	r2, #0
 111 0070 B54B     		ldr	r3, .L26+28
 112 0072 1A70     		strb	r2, [r3]
 141:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
 113              		.loc 1 141 0
 114 0074 0132     		adds	r2, r2, #1
 115 0076 B54B     		ldr	r3, .L26+32
 116 0078 1A70     		strb	r2, [r3]
 142:Generated_Source\PSoC6/I2C_INT.c **** 
 143:Generated_Source\PSoC6/I2C_INT.c ****                             /* Set transmit state until done */
 144:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_state = I2C_SM_MSTR_WR_DATA;
 117              		.loc 1 144 0
 118 007a 4532     		adds	r2, r2, #69
 119 007c AC4B     		ldr	r3, .L26+4
 120 007e 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 121              		.loc 1 128 0
 122 0080 2C00     		movs	r4, r5
 123 0082 34E1     		b	.L3
 124              	.L11:
 145:Generated_Source\PSoC6/I2C_INT.c ****                         }
 146:Generated_Source\PSoC6/I2C_INT.c ****                         /* End of buffer: complete writing */
 147:Generated_Source\PSoC6/I2C_INT.c ****                         else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 125              		.loc 1 147 0
 126 0084 B24B     		ldr	r3, .L26+36
 127 0086 1B78     		ldrb	r3, [r3]
 128 0088 9B07     		lsls	r3, r3, #30
 129 008a 13D5     		bpl	.L12
 148:Generated_Source\PSoC6/I2C_INT.c ****                         {
 149:Generated_Source\PSoC6/I2C_INT.c ****                             /* Set write complete and master halted */
 150:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 130              		.loc 1 150 0
 131 008c B14A     		ldr	r2, .L26+40
 132 008e 1178     		ldrb	r1, [r2]
 133 0090 0A23     		movs	r3, #10
 134 0092 0B43     		orrs	r3, r1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 6


 135 0094 DBB2     		uxtb	r3, r3
 136 0096 1370     		strb	r3, [r2]
 151:Generated_Source\PSoC6/I2C_INT.c ****                                                             I2C_MSTAT_WR_CMPLT);
 152:Generated_Source\PSoC6/I2C_INT.c **** 
 153:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_state = I2C_SM_MSTR_HALT; /* Expect ReStart */
 137              		.loc 1 153 0
 138 0098 6022     		movs	r2, #96
 139 009a A54B     		ldr	r3, .L26+4
 140 009c 1A70     		strb	r2, [r3]
 141              	.LVL2:
 142              	.LBB36:
 143              	.LBB37:
 144              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm0plus.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @version  V5.0.4
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @date     10. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 7


  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 8


 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  extern "C" {
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 9


 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                 Register Abstraction
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   Core Register contain:
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core Register
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core NVIC Register
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SCB Register
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SysTick Register
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core MPU Register
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 10


 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } APSR_Type;
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } IPSR_Type;
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } xPSR_Type;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 11


 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } CONTROL_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 12


 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }  NVIC_Type;
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } SCB_Type;
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 13


 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 14


 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } SysTick_Type;
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 15


 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } MPU_Type;
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 16


 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 17


 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} */
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   Core Function Interface contains:
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core NVIC Functions
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SysTick Functions
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core Register Access Functions
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 18


 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M0+ */
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M0+ */
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Enable Interrupt
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 19


 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   else
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return(0U);
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Disable Interrupt
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 145              		.loc 2 773 0
 146 009e 8021     		movs	r1, #128
 147 00a0 C904     		lsls	r1, r1, #19
 148 00a2 8023     		movs	r3, #128
 149 00a4 AC4A     		ldr	r2, .L26+44
 150 00a6 D150     		str	r1, [r2, r3]
 151              	.LBB38:
 152              	.LBB39:
 153              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 20


   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 21


  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 22


 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 23


 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 24


 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 25


 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 26


 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 27


 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 28


 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 29


 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 30


 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 31


 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 32


 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 33


 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 34


 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 35


 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 154              		.loc 3 882 0
 155              		.syntax divided
 156              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 157 00a8 BFF34F8F 		dsb 0xF
 158              	@ 0 "" 2
 159              		.thumb
 160              		.syntax unified
 161              	.LBE39:
 162              	.LBE38:
 163              	.LBB40:
 164              	.LBB41:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 165              		.loc 3 871 0
 166              		.syntax divided
 167              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 168 00ac BFF36F8F 		isb 0xF
 169              	@ 0 "" 2
 170              		.thumb
 171              		.syntax unified
 172              	.LBE41:
 173              	.LBE40:
 174              	.LBE37:
 175              	.LBE36:
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 176              		.loc 1 128 0
 177 00b0 2C00     		movs	r4, r5
 178 00b2 1CE1     		b	.L3
 179              	.LVL3:
 180              	.L12:
 154:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_DisableInt();
 155:Generated_Source\PSoC6/I2C_INT.c ****                         }
 156:Generated_Source\PSoC6/I2C_INT.c ****                         else
 157:Generated_Source\PSoC6/I2C_INT.c ****                         {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 36


 158:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_ENABLE_INT_ON_STOP; /* Enable interrupt on Stop, to catch it */
 181              		.loc 1 158 0
 182 00b4 A94A     		ldr	r2, .L26+48
 183 00b6 1178     		ldrb	r1, [r2]
 184 00b8 2023     		movs	r3, #32
 185 00ba 0B43     		orrs	r3, r1
 186 00bc DBB2     		uxtb	r3, r3
 187 00be 1370     		strb	r3, [r2]
 159:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_GENERATE_STOP;
 188              		.loc 1 159 0
 189 00c0 5222     		movs	r2, #82
 190 00c2 9F4B     		ldr	r3, .L26+20
 191 00c4 1A70     		strb	r2, [r3]
 192 00c6 AD32     		adds	r2, r2, #173
 193 00c8 9E4B     		ldr	r3, .L26+24
 194 00ca 1A70     		strb	r2, [r3]
 195 00cc 0022     		movs	r2, #0
 196 00ce 9E4B     		ldr	r3, .L26+28
 197 00d0 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 198              		.loc 1 128 0
 199 00d2 2C00     		movs	r4, r5
 200 00d4 0BE1     		b	.L3
 201              	.L10:
 160:Generated_Source\PSoC6/I2C_INT.c ****                         }
 161:Generated_Source\PSoC6/I2C_INT.c ****                     }
 162:Generated_Source\PSoC6/I2C_INT.c ****                     else  /* Master receive data */
 163:Generated_Source\PSoC6/I2C_INT.c ****                     {
 164:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_READY_TO_READ; /* Release bus to read data */
 202              		.loc 1 164 0
 203 00d6 0222     		movs	r2, #2
 204 00d8 994B     		ldr	r3, .L26+20
 205 00da 1A70     		strb	r2, [r3]
 206 00dc FD32     		adds	r2, r2, #253
 207 00de 994B     		ldr	r3, .L26+24
 208 00e0 1A70     		strb	r2, [r3]
 209 00e2 0022     		movs	r2, #0
 210 00e4 984B     		ldr	r3, .L26+28
 211 00e6 1A70     		strb	r2, [r3]
 165:Generated_Source\PSoC6/I2C_INT.c **** 
 166:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state  = I2C_SM_MSTR_RD_DATA;
 212              		.loc 1 166 0
 213 00e8 4A32     		adds	r2, r2, #74
 214 00ea 914B     		ldr	r3, .L26+4
 215 00ec 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 216              		.loc 1 128 0
 217 00ee 2C00     		movs	r4, r5
 218 00f0 FDE0     		b	.L3
 219              	.L9:
 167:Generated_Source\PSoC6/I2C_INT.c ****                     }
 168:Generated_Source\PSoC6/I2C_INT.c ****                 }
 169:Generated_Source\PSoC6/I2C_INT.c ****                 /* Address is NACKed */
 170:Generated_Source\PSoC6/I2C_INT.c ****                 else if(I2C_CHECK_ADDR_NAK(tmpCsr))
 220              		.loc 1 170 0
 221 00f2 0A2C     		cmp	r4, #10
 222 00f4 34D1     		bne	.L13
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 37


 171:Generated_Source\PSoC6/I2C_INT.c ****                 {
 172:Generated_Source\PSoC6/I2C_INT.c ****                     /* Set Address NAK error */
 173:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER |
 223              		.loc 1 173 0
 224 00f6 974A     		ldr	r2, .L26+40
 225 00f8 1178     		ldrb	r1, [r2]
 226 00fa 6023     		movs	r3, #96
 227 00fc 5B42     		rsbs	r3, r3, #0
 228 00fe 0B43     		orrs	r3, r1
 229 0100 DBB2     		uxtb	r3, r3
 230 0102 1370     		strb	r3, [r2]
 174:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_ERR_ADDR_NAK);
 175:Generated_Source\PSoC6/I2C_INT.c **** 
 176:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 231              		.loc 1 176 0
 232 0104 924B     		ldr	r3, .L26+36
 233 0106 1B78     		ldrb	r3, [r3]
 234 0108 9B07     		lsls	r3, r3, #30
 235 010a 18D5     		bpl	.L14
 177:Generated_Source\PSoC6/I2C_INT.c ****                     {
 178:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 179:Generated_Source\PSoC6/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
 236              		.loc 1 179 0
 237 010c 884B     		ldr	r3, .L26+4
 238 010e 1B78     		ldrb	r3, [r3]
 178:Generated_Source\PSoC6/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
 239              		.loc 1 178 0
 240 0110 1B07     		lsls	r3, r3, #28
 241 0112 01D5     		bpl	.L24
 242 0114 0923     		movs	r3, #9
 243 0116 00E0     		b	.L15
 244              	.L24:
 245 0118 0A23     		movs	r3, #10
 246              	.L15:
 178:Generated_Source\PSoC6/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
 247              		.loc 1 178 0 is_stmt 0 discriminator 4
 248 011a 8E4A     		ldr	r2, .L26+40
 249 011c 1178     		ldrb	r1, [r2]
 250 011e 0B43     		orrs	r3, r1
 251 0120 1370     		strb	r3, [r2]
 180:Generated_Source\PSoC6/I2C_INT.c **** 
 181:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state = I2C_SM_MSTR_HALT; /* Expect RESTART */
 252              		.loc 1 181 0 is_stmt 1 discriminator 4
 253 0122 6022     		movs	r2, #96
 254 0124 824B     		ldr	r3, .L26+4
 255 0126 1A70     		strb	r2, [r3]
 256              	.LVL4:
 257              	.LBB42:
 258              	.LBB43:
 259              		.loc 2 773 0 discriminator 4
 260 0128 8021     		movs	r1, #128
 261 012a C904     		lsls	r1, r1, #19
 262 012c 8023     		movs	r3, #128
 263 012e 8A4A     		ldr	r2, .L26+44
 264 0130 D150     		str	r1, [r2, r3]
 265              	.LBB44:
 266              	.LBB45:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 38


 267              		.loc 3 882 0 discriminator 4
 268              		.syntax divided
 269              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 270 0132 BFF34F8F 		dsb 0xF
 271              	@ 0 "" 2
 272              		.thumb
 273              		.syntax unified
 274              	.LBE45:
 275              	.LBE44:
 276              	.LBB46:
 277              	.LBB47:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 278              		.loc 3 871 0 discriminator 4
 279              		.syntax divided
 280              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 281 0136 BFF36F8F 		isb 0xF
 282              	@ 0 "" 2
 283              		.thumb
 284              		.syntax unified
 285              	.LBE47:
 286              	.LBE46:
 287              	.LBE43:
 288              	.LBE42:
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 289              		.loc 1 128 0 discriminator 4
 290 013a 2C00     		movs	r4, r5
 291 013c D7E0     		b	.L3
 292              	.LVL5:
 293              	.L14:
 182:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DisableInt();
 183:Generated_Source\PSoC6/I2C_INT.c ****                     }
 184:Generated_Source\PSoC6/I2C_INT.c ****                     else  /* Do normal Stop */
 185:Generated_Source\PSoC6/I2C_INT.c ****                     {
 186:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP; /* Enable interrupt on Stop, to catch it */
 294              		.loc 1 186 0
 295 013e 874A     		ldr	r2, .L26+48
 296 0140 1178     		ldrb	r1, [r2]
 297 0142 2023     		movs	r3, #32
 298 0144 0B43     		orrs	r3, r1
 299 0146 DBB2     		uxtb	r3, r3
 300 0148 1370     		strb	r3, [r2]
 187:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_GENERATE_STOP;
 301              		.loc 1 187 0
 302 014a 5222     		movs	r2, #82
 303 014c 7C4B     		ldr	r3, .L26+20
 304 014e 1A70     		strb	r2, [r3]
 305 0150 AD32     		adds	r2, r2, #173
 306 0152 7C4B     		ldr	r3, .L26+24
 307 0154 1A70     		strb	r2, [r3]
 308 0156 0022     		movs	r2, #0
 309 0158 7B4B     		ldr	r3, .L26+28
 310 015a 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 311              		.loc 1 128 0
 312 015c 2C00     		movs	r4, r5
 313 015e C6E0     		b	.L3
 314              	.L13:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 39


 188:Generated_Source\PSoC6/I2C_INT.c ****                     }
 189:Generated_Source\PSoC6/I2C_INT.c ****                 }
 190:Generated_Source\PSoC6/I2C_INT.c ****                 else
 191:Generated_Source\PSoC6/I2C_INT.c ****                 {
 192:Generated_Source\PSoC6/I2C_INT.c ****                     /* Address phase is not set for some reason: error */
 193:Generated_Source\PSoC6/I2C_INT.c ****                     #if(I2C_TIMEOUT_ENABLED)
 194:Generated_Source\PSoC6/I2C_INT.c ****                         /* Exit interrupt to take chance for timeout timer to handle this case */
 195:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DisableInt();
 196:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ClearPendingInt();
 197:Generated_Source\PSoC6/I2C_INT.c ****                     #else
 198:Generated_Source\PSoC6/I2C_INT.c ****                         /* Block execution flow: unexpected condition */
 199:Generated_Source\PSoC6/I2C_INT.c ****                         CY_ASSERT(0u != 0u);
 315              		.loc 1 199 0 discriminator 1
 316 0160 C721     		movs	r1, #199
 317 0162 7F48     		ldr	r0, .L26+52
 318 0164 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 319              	.LVL6:
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 320              		.loc 1 128 0 discriminator 1
 321 0168 2C00     		movs	r4, r5
 322 016a C0E0     		b	.L3
 323              	.LVL7:
 324              	.L5:
 200:Generated_Source\PSoC6/I2C_INT.c ****                     #endif /* (I2C_TIMEOUT_ENABLED) */
 201:Generated_Source\PSoC6/I2C_INT.c ****                 }
 202:Generated_Source\PSoC6/I2C_INT.c ****                 break;
 203:Generated_Source\PSoC6/I2C_INT.c **** 
 204:Generated_Source\PSoC6/I2C_INT.c ****             case I2C_SM_MSTR_WR_DATA:
 205:Generated_Source\PSoC6/I2C_INT.c **** 
 206:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_CHECK_DATA_ACK(tmpCsr))
 325              		.loc 1 206 0
 326 016c A307     		lsls	r3, r4, #30
 327 016e 45D4     		bmi	.L16
 207:Generated_Source\PSoC6/I2C_INT.c ****                 {
 208:Generated_Source\PSoC6/I2C_INT.c ****                     /* Check if end of buffer */
 209:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_mstrWrBufIndex  < I2C_mstrWrBufSize)
 328              		.loc 1 209 0
 329 0170 764B     		ldr	r3, .L26+32
 330 0172 1A78     		ldrb	r2, [r3]
 331 0174 D2B2     		uxtb	r2, r2
 332 0176 6F4B     		ldr	r3, .L26+8
 333 0178 1B78     		ldrb	r3, [r3]
 334 017a DBB2     		uxtb	r3, r3
 335 017c 9A42     		cmp	r2, r3
 336 017e 16D2     		bcs	.L17
 210:Generated_Source\PSoC6/I2C_INT.c ****                     {
 211:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG =
 212:Generated_Source\PSoC6/I2C_INT.c ****                                                  I2C_mstrWrBufPtr[I2C_mstrWrBufIndex];
 337              		.loc 1 212 0
 338 0180 724A     		ldr	r2, .L26+32
 339 0182 1378     		ldrb	r3, [r2]
 340 0184 6C49     		ldr	r1, .L26+12
 341 0186 0968     		ldr	r1, [r1]
 342 0188 CB18     		adds	r3, r1, r3
 343 018a 1B78     		ldrb	r3, [r3]
 344 018c DBB2     		uxtb	r3, r3
 211:Generated_Source\PSoC6/I2C_INT.c ****                                                  I2C_mstrWrBufPtr[I2C_mstrWrBufIndex];
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 40


 345              		.loc 1 211 0
 346 018e 6B49     		ldr	r1, .L26+16
 347 0190 0B70     		strb	r3, [r1]
 213:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 348              		.loc 1 213 0
 349 0192 0621     		movs	r1, #6
 350 0194 6A4B     		ldr	r3, .L26+20
 351 0196 1970     		strb	r1, [r3]
 352 0198 F931     		adds	r1, r1, #249
 353 019a 6A4B     		ldr	r3, .L26+24
 354 019c 1970     		strb	r1, [r3]
 355 019e 0021     		movs	r1, #0
 356 01a0 694B     		ldr	r3, .L26+28
 357 01a2 1970     		strb	r1, [r3]
 214:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_mstrWrBufIndex++;
 358              		.loc 1 214 0
 359 01a4 1378     		ldrb	r3, [r2]
 360 01a6 0133     		adds	r3, r3, #1
 361 01a8 DBB2     		uxtb	r3, r3
 362 01aa 1370     		strb	r3, [r2]
 363 01ac 9FE0     		b	.L3
 364              	.L17:
 215:Generated_Source\PSoC6/I2C_INT.c ****                     }
 216:Generated_Source\PSoC6/I2C_INT.c ****                     /* End of buffer: complete writing */
 217:Generated_Source\PSoC6/I2C_INT.c ****                     else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 365              		.loc 1 217 0
 366 01ae 684B     		ldr	r3, .L26+36
 367 01b0 1B78     		ldrb	r3, [r3]
 368 01b2 9B07     		lsls	r3, r3, #30
 369 01b4 12D5     		bpl	.L18
 218:Generated_Source\PSoC6/I2C_INT.c ****                     {
 219:Generated_Source\PSoC6/I2C_INT.c ****                         /* Set write complete and master halted */
 220:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 370              		.loc 1 220 0
 371 01b6 674A     		ldr	r2, .L26+40
 372 01b8 1178     		ldrb	r1, [r2]
 373 01ba 0A23     		movs	r3, #10
 374 01bc 0B43     		orrs	r3, r1
 375 01be DBB2     		uxtb	r3, r3
 376 01c0 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC6/I2C_INT.c ****                                                         I2C_MSTAT_WR_CMPLT);
 222:Generated_Source\PSoC6/I2C_INT.c **** 
 223:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state = I2C_SM_MSTR_HALT;    /* Expect restart */
 377              		.loc 1 223 0
 378 01c2 6022     		movs	r2, #96
 379 01c4 5A4B     		ldr	r3, .L26+4
 380 01c6 1A70     		strb	r2, [r3]
 381              	.LVL8:
 382              	.LBB48:
 383              	.LBB49:
 384              		.loc 2 773 0
 385 01c8 8021     		movs	r1, #128
 386 01ca C904     		lsls	r1, r1, #19
 387 01cc 8023     		movs	r3, #128
 388 01ce 624A     		ldr	r2, .L26+44
 389 01d0 D150     		str	r1, [r2, r3]
 390              	.LBB50:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 41


 391              	.LBB51:
 392              		.loc 3 882 0
 393              		.syntax divided
 394              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 395 01d2 BFF34F8F 		dsb 0xF
 396              	@ 0 "" 2
 397              		.thumb
 398              		.syntax unified
 399              	.LBE51:
 400              	.LBE50:
 401              	.LBB52:
 402              	.LBB53:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 403              		.loc 3 871 0
 404              		.syntax divided
 405              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 406 01d6 BFF36F8F 		isb 0xF
 407              	@ 0 "" 2
 408              		.thumb
 409              		.syntax unified
 410 01da 88E0     		b	.L3
 411              	.LVL9:
 412              	.L18:
 413              	.LBE53:
 414              	.LBE52:
 415              	.LBE49:
 416              	.LBE48:
 224:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DisableInt();
 225:Generated_Source\PSoC6/I2C_INT.c ****                     }
 226:Generated_Source\PSoC6/I2C_INT.c ****                     else  /* Do normal Stop */
 227:Generated_Source\PSoC6/I2C_INT.c ****                     {
 228:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP;    /* Enable interrupt on Stop, to catch it */
 417              		.loc 1 228 0
 418 01dc 5F4A     		ldr	r2, .L26+48
 419 01de 1178     		ldrb	r1, [r2]
 420 01e0 2023     		movs	r3, #32
 421 01e2 0B43     		orrs	r3, r1
 422 01e4 DBB2     		uxtb	r3, r3
 423 01e6 1370     		strb	r3, [r2]
 229:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_GENERATE_STOP;
 424              		.loc 1 229 0
 425 01e8 5222     		movs	r2, #82
 426 01ea 554B     		ldr	r3, .L26+20
 427 01ec 1A70     		strb	r2, [r3]
 428 01ee AD32     		adds	r2, r2, #173
 429 01f0 544B     		ldr	r3, .L26+24
 430 01f2 1A70     		strb	r2, [r3]
 431 01f4 0022     		movs	r2, #0
 432 01f6 544B     		ldr	r3, .L26+28
 433 01f8 1A70     		strb	r2, [r3]
 434 01fa 78E0     		b	.L3
 435              	.L16:
 230:Generated_Source\PSoC6/I2C_INT.c ****                     }
 231:Generated_Source\PSoC6/I2C_INT.c ****                 }
 232:Generated_Source\PSoC6/I2C_INT.c ****                 /* Last byte NAKed: end writing */
 233:Generated_Source\PSoC6/I2C_INT.c ****                 else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 436              		.loc 1 233 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 42


 437 01fc 544B     		ldr	r3, .L26+36
 438 01fe 1B78     		ldrb	r3, [r3]
 439 0200 9B07     		lsls	r3, r3, #30
 440 0202 13D5     		bpl	.L19
 234:Generated_Source\PSoC6/I2C_INT.c ****                 {
 235:Generated_Source\PSoC6/I2C_INT.c ****                     /* Set write complete, short transfer and master halted */
 236:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER       |
 441              		.loc 1 236 0
 442 0204 534A     		ldr	r2, .L26+40
 443 0206 1178     		ldrb	r1, [r2]
 444 0208 6623     		movs	r3, #102
 445 020a 5B42     		rsbs	r3, r3, #0
 446 020c 0B43     		orrs	r3, r1
 447 020e DBB2     		uxtb	r3, r3
 448 0210 1370     		strb	r3, [r2]
 237:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_ERR_SHORT_XFER |
 238:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_XFER_HALT      |
 239:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_WR_CMPLT);
 240:Generated_Source\PSoC6/I2C_INT.c **** 
 241:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_MSTR_HALT;    /* Expect ReStart */
 449              		.loc 1 241 0
 450 0212 6022     		movs	r2, #96
 451 0214 464B     		ldr	r3, .L26+4
 452 0216 1A70     		strb	r2, [r3]
 453              	.LVL10:
 454              	.LBB54:
 455              	.LBB55:
 456              		.loc 2 773 0
 457 0218 8021     		movs	r1, #128
 458 021a C904     		lsls	r1, r1, #19
 459 021c 8023     		movs	r3, #128
 460 021e 4E4A     		ldr	r2, .L26+44
 461 0220 D150     		str	r1, [r2, r3]
 462              	.LBB56:
 463              	.LBB57:
 464              		.loc 3 882 0
 465              		.syntax divided
 466              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 467 0222 BFF34F8F 		dsb 0xF
 468              	@ 0 "" 2
 469              		.thumb
 470              		.syntax unified
 471              	.LBE57:
 472              	.LBE56:
 473              	.LBB58:
 474              	.LBB59:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 475              		.loc 3 871 0
 476              		.syntax divided
 477              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 478 0226 BFF36F8F 		isb 0xF
 479              	@ 0 "" 2
 480              		.thumb
 481              		.syntax unified
 482 022a 60E0     		b	.L3
 483              	.LVL11:
 484              	.L19:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 43


 485              	.LBE59:
 486              	.LBE58:
 487              	.LBE55:
 488              	.LBE54:
 242:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_DisableInt();
 243:Generated_Source\PSoC6/I2C_INT.c ****                 }
 244:Generated_Source\PSoC6/I2C_INT.c ****                 else  /* Do normal Stop */
 245:Generated_Source\PSoC6/I2C_INT.c ****                 {
 246:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;    /* Enable interrupt on Stop, to catch it */
 489              		.loc 1 246 0
 490 022c 4B4A     		ldr	r2, .L26+48
 491 022e 1178     		ldrb	r1, [r2]
 492 0230 2023     		movs	r3, #32
 493 0232 0B43     		orrs	r3, r1
 494 0234 DBB2     		uxtb	r3, r3
 495 0236 1370     		strb	r3, [r2]
 247:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_GENERATE_STOP;
 496              		.loc 1 247 0
 497 0238 5222     		movs	r2, #82
 498 023a 414B     		ldr	r3, .L26+20
 499 023c 1A70     		strb	r2, [r3]
 500 023e AD32     		adds	r2, r2, #173
 501 0240 404B     		ldr	r3, .L26+24
 502 0242 1A70     		strb	r2, [r3]
 503 0244 0022     		movs	r2, #0
 504 0246 404B     		ldr	r3, .L26+28
 505 0248 1A70     		strb	r2, [r3]
 248:Generated_Source\PSoC6/I2C_INT.c **** 
 249:Generated_Source\PSoC6/I2C_INT.c ****                     /* Set short transfer and error flag */
 250:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_SHORT_XFER |
 506              		.loc 1 250 0
 507 024a 424A     		ldr	r2, .L26+40
 508 024c 1178     		ldrb	r1, [r2]
 509 024e 7023     		movs	r3, #112
 510 0250 5B42     		rsbs	r3, r3, #0
 511 0252 0B43     		orrs	r3, r1
 512 0254 DBB2     		uxtb	r3, r3
 513 0256 1370     		strb	r3, [r2]
 514 0258 49E0     		b	.L3
 515              	.L8:
 251:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_ERR_XFER);
 252:Generated_Source\PSoC6/I2C_INT.c ****                 }
 253:Generated_Source\PSoC6/I2C_INT.c **** 
 254:Generated_Source\PSoC6/I2C_INT.c ****                 break;
 255:Generated_Source\PSoC6/I2C_INT.c **** 
 256:Generated_Source\PSoC6/I2C_INT.c ****             case I2C_SM_MSTR_RD_DATA:
 257:Generated_Source\PSoC6/I2C_INT.c **** 
 258:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_mstrRdBufPtr[I2C_mstrRdBufIndex] = I2C_DATA_REG;
 516              		.loc 1 258 0
 517 025a 424A     		ldr	r2, .L26+56
 518 025c 1378     		ldrb	r3, [r2]
 519 025e 4249     		ldr	r1, .L26+60
 520 0260 0968     		ldr	r1, [r1]
 521 0262 CB18     		adds	r3, r1, r3
 522 0264 3549     		ldr	r1, .L26+16
 523 0266 0978     		ldrb	r1, [r1]
 524 0268 C9B2     		uxtb	r1, r1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 44


 525 026a 1970     		strb	r1, [r3]
 259:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_mstrRdBufIndex++;
 526              		.loc 1 259 0
 527 026c 1378     		ldrb	r3, [r2]
 528 026e 0133     		adds	r3, r3, #1
 529 0270 DBB2     		uxtb	r3, r3
 530 0272 1370     		strb	r3, [r2]
 260:Generated_Source\PSoC6/I2C_INT.c **** 
 261:Generated_Source\PSoC6/I2C_INT.c ****                 /* Check if end of buffer */
 262:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_mstrRdBufIndex < I2C_mstrRdBufSize)
 531              		.loc 1 262 0
 532 0274 1278     		ldrb	r2, [r2]
 533 0276 D2B2     		uxtb	r2, r2
 534 0278 3C4B     		ldr	r3, .L26+64
 535 027a 1B78     		ldrb	r3, [r3]
 536 027c DBB2     		uxtb	r3, r3
 537 027e 9A42     		cmp	r2, r3
 538 0280 09D2     		bcs	.L20
 263:Generated_Source\PSoC6/I2C_INT.c ****                 {
 264:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;       /* ACK and receive byte */
 539              		.loc 1 264 0
 540 0282 0222     		movs	r2, #2
 541 0284 2E4B     		ldr	r3, .L26+20
 542 0286 1A70     		strb	r2, [r3]
 543 0288 FD32     		adds	r2, r2, #253
 544 028a 2E4B     		ldr	r3, .L26+24
 545 028c 1A70     		strb	r2, [r3]
 546 028e 0022     		movs	r2, #0
 547 0290 2D4B     		ldr	r3, .L26+28
 548 0292 1A70     		strb	r2, [r3]
 549 0294 2BE0     		b	.L3
 550              	.L20:
 265:Generated_Source\PSoC6/I2C_INT.c ****                 }
 266:Generated_Source\PSoC6/I2C_INT.c ****                 /* End of buffer: complete reading */
 267:Generated_Source\PSoC6/I2C_INT.c ****                 else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 551              		.loc 1 267 0
 552 0296 2E4B     		ldr	r3, .L26+36
 553 0298 1B78     		ldrb	r3, [r3]
 554 029a 9B07     		lsls	r3, r3, #30
 555 029c 12D5     		bpl	.L21
 268:Generated_Source\PSoC6/I2C_INT.c ****                 {
 269:Generated_Source\PSoC6/I2C_INT.c ****                     /* Set read complete and master halted */
 270:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 556              		.loc 1 270 0
 557 029e 2D4A     		ldr	r2, .L26+40
 558 02a0 1178     		ldrb	r1, [r2]
 559 02a2 0923     		movs	r3, #9
 560 02a4 0B43     		orrs	r3, r1
 561 02a6 DBB2     		uxtb	r3, r3
 562 02a8 1370     		strb	r3, [r2]
 271:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_RD_CMPLT);
 272:Generated_Source\PSoC6/I2C_INT.c **** 
 273:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_MSTR_HALT;    /* Expect ReStart */
 563              		.loc 1 273 0
 564 02aa 6022     		movs	r2, #96
 565 02ac 204B     		ldr	r3, .L26+4
 566 02ae 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 45


 567              	.LVL12:
 568              	.LBB60:
 569              	.LBB61:
 570              		.loc 2 773 0
 571 02b0 8021     		movs	r1, #128
 572 02b2 C904     		lsls	r1, r1, #19
 573 02b4 8023     		movs	r3, #128
 574 02b6 284A     		ldr	r2, .L26+44
 575 02b8 D150     		str	r1, [r2, r3]
 576              	.LBB62:
 577              	.LBB63:
 578              		.loc 3 882 0
 579              		.syntax divided
 580              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 581 02ba BFF34F8F 		dsb 0xF
 582              	@ 0 "" 2
 583              		.thumb
 584              		.syntax unified
 585              	.LBE63:
 586              	.LBE62:
 587              	.LBB64:
 588              	.LBB65:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 589              		.loc 3 871 0
 590              		.syntax divided
 591              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 592 02be BFF36F8F 		isb 0xF
 593              	@ 0 "" 2
 594              		.thumb
 595              		.syntax unified
 596 02c2 14E0     		b	.L3
 597              	.LVL13:
 598              	.L21:
 599              	.LBE65:
 600              	.LBE64:
 601              	.LBE61:
 602              	.LBE60:
 274:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_DisableInt();
 275:Generated_Source\PSoC6/I2C_INT.c ****                 }
 276:Generated_Source\PSoC6/I2C_INT.c ****                 else
 277:Generated_Source\PSoC6/I2C_INT.c ****                 {
 278:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;
 603              		.loc 1 278 0
 604 02c4 254A     		ldr	r2, .L26+48
 605 02c6 1178     		ldrb	r1, [r2]
 606 02c8 2023     		movs	r3, #32
 607 02ca 0B43     		orrs	r3, r1
 608 02cc DBB2     		uxtb	r3, r3
 609 02ce 1370     		strb	r3, [r2]
 279:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;       /* NACK and TRY to generate Stop */
 610              		.loc 1 279 0
 611 02d0 1222     		movs	r2, #18
 612 02d2 1B4B     		ldr	r3, .L26+20
 613 02d4 1A70     		strb	r2, [r3]
 614 02d6 ED32     		adds	r2, r2, #237
 615 02d8 1A4B     		ldr	r3, .L26+24
 616 02da 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 46


 617 02dc 0022     		movs	r2, #0
 618 02de 1A4B     		ldr	r3, .L26+28
 619 02e0 1A70     		strb	r2, [r3]
 620 02e2 04E0     		b	.L3
 621              	.L4:
 280:Generated_Source\PSoC6/I2C_INT.c ****                 }
 281:Generated_Source\PSoC6/I2C_INT.c ****                 break;
 282:Generated_Source\PSoC6/I2C_INT.c **** 
 283:Generated_Source\PSoC6/I2C_INT.c ****             default: /* This is an invalid state and should not occur */
 284:Generated_Source\PSoC6/I2C_INT.c **** 
 285:Generated_Source\PSoC6/I2C_INT.c ****             #if(I2C_TIMEOUT_ENABLED)
 286:Generated_Source\PSoC6/I2C_INT.c ****                 /* Exit interrupt to take chance for timeout timer to handles this case */
 287:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_DisableInt();
 288:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_ClearPendingInt();
 289:Generated_Source\PSoC6/I2C_INT.c ****             #else
 290:Generated_Source\PSoC6/I2C_INT.c ****                 /* Block execution flow: unexpected condition */
 291:Generated_Source\PSoC6/I2C_INT.c ****                 CY_ASSERT(0u != 0u);
 622              		.loc 1 291 0 discriminator 1
 623 02e4 2421     		movs	r1, #36
 624 02e6 FF31     		adds	r1, r1, #255
 625 02e8 1D48     		ldr	r0, .L26+52
 626 02ea FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 627              	.LVL14:
 628              	.L3:
 292:Generated_Source\PSoC6/I2C_INT.c ****             #endif /* (I2C_TIMEOUT_ENABLED) */
 293:Generated_Source\PSoC6/I2C_INT.c **** 
 294:Generated_Source\PSoC6/I2C_INT.c ****                 break;
 295:Generated_Source\PSoC6/I2C_INT.c ****             }
 296:Generated_Source\PSoC6/I2C_INT.c ****         }
 297:Generated_Source\PSoC6/I2C_INT.c **** 
 298:Generated_Source\PSoC6/I2C_INT.c ****         /* Catches Stop: end of transaction */
 299:Generated_Source\PSoC6/I2C_INT.c ****         if(I2C_CHECK_STOP_STS(tmpCsr))
 629              		.loc 1 299 0
 630 02ee A306     		lsls	r3, r4, #26
 631 02f0 1AD5     		bpl	.L1
 300:Generated_Source\PSoC6/I2C_INT.c ****         {
 301:Generated_Source\PSoC6/I2C_INT.c ****             I2C_mstrStatus |= I2C_GET_MSTAT_CMPLT;
 632              		.loc 1 301 0
 633 02f2 0F4B     		ldr	r3, .L26+4
 634 02f4 1B78     		ldrb	r3, [r3]
 635 02f6 1B07     		lsls	r3, r3, #28
 636 02f8 01D5     		bpl	.L25
 637 02fa 0123     		movs	r3, #1
 638 02fc 00E0     		b	.L23
 639              	.L25:
 640 02fe 0223     		movs	r3, #2
 641              	.L23:
 642              		.loc 1 301 0 is_stmt 0 discriminator 4
 643 0300 144A     		ldr	r2, .L26+40
 644 0302 1178     		ldrb	r1, [r2]
 645 0304 0B43     		orrs	r3, r1
 646 0306 1370     		strb	r3, [r2]
 302:Generated_Source\PSoC6/I2C_INT.c **** 
 303:Generated_Source\PSoC6/I2C_INT.c ****             I2C_DISABLE_INT_ON_STOP;
 647              		.loc 1 303 0 is_stmt 1 discriminator 4
 648 0308 144A     		ldr	r2, .L26+48
 649 030a 1378     		ldrb	r3, [r2]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 47


 650 030c 2021     		movs	r1, #32
 651 030e 8B43     		bics	r3, r1
 652 0310 1370     		strb	r3, [r2]
 304:Generated_Source\PSoC6/I2C_INT.c ****             I2C_state = I2C_SM_IDLE;
 653              		.loc 1 304 0 discriminator 4
 654 0312 1022     		movs	r2, #16
 655 0314 064B     		ldr	r3, .L26+4
 656 0316 1A70     		strb	r2, [r3]
 657 0318 06E0     		b	.L1
 658              	.L2:
 305:Generated_Source\PSoC6/I2C_INT.c ****         }
 306:Generated_Source\PSoC6/I2C_INT.c ****     #endif /* (I2C_MODE_MASTER_ENABLED) */
 307:Generated_Source\PSoC6/I2C_INT.c ****     }
 308:Generated_Source\PSoC6/I2C_INT.c ****     else if(I2C_CHECK_SM_SLAVE)
 659              		.loc 1 308 0
 660 031a 054B     		ldr	r3, .L26+4
 661 031c 1B78     		ldrb	r3, [r3]
 662 031e DB06     		lsls	r3, r3, #27
 663 0320 02D4     		bmi	.L1
 309:Generated_Source\PSoC6/I2C_INT.c ****     {
 310:Generated_Source\PSoC6/I2C_INT.c ****     #if(I2C_MODE_SLAVE_ENABLED)
 311:Generated_Source\PSoC6/I2C_INT.c **** 
 312:Generated_Source\PSoC6/I2C_INT.c ****         if((I2C_CHECK_STOP_STS(tmpCsr)) || /* Stop || Restart */
 313:Generated_Source\PSoC6/I2C_INT.c ****            (I2C_CHECK_BYTE_COMPLETE(tmpCsr) && I2C_CHECK_ADDRESS_STS(tmpCsr)))
 314:Generated_Source\PSoC6/I2C_INT.c ****         {
 315:Generated_Source\PSoC6/I2C_INT.c ****             /* Catch end of master write transaction: use interrupt on Stop */
 316:Generated_Source\PSoC6/I2C_INT.c ****             /* The Stop bit history on address phase does not have correct state */
 317:Generated_Source\PSoC6/I2C_INT.c ****             if(I2C_SM_SL_WR_DATA == I2C_state)
 318:Generated_Source\PSoC6/I2C_INT.c ****             {
 319:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_DISABLE_INT_ON_STOP;
 320:Generated_Source\PSoC6/I2C_INT.c **** 
 321:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_slStatus &= ((uint8) ~I2C_SSTAT_WR_BUSY);
 322:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_slStatus |= ((uint8)  I2C_SSTAT_WR_CMPLT);
 323:Generated_Source\PSoC6/I2C_INT.c **** 
 324:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_state = I2C_SM_IDLE;
 325:Generated_Source\PSoC6/I2C_INT.c ****             }
 326:Generated_Source\PSoC6/I2C_INT.c ****         }
 327:Generated_Source\PSoC6/I2C_INT.c **** 
 328:Generated_Source\PSoC6/I2C_INT.c ****         if(I2C_CHECK_BYTE_COMPLETE(tmpCsr))
 329:Generated_Source\PSoC6/I2C_INT.c ****         {
 330:Generated_Source\PSoC6/I2C_INT.c ****             /* The address only issued after Start or ReStart: so check the address
 331:Generated_Source\PSoC6/I2C_INT.c ****                to catch these events:
 332:Generated_Source\PSoC6/I2C_INT.c ****                 FF : sets an address phase with a byte_complete interrupt trigger.
 333:Generated_Source\PSoC6/I2C_INT.c ****                 UDB: sets an address phase immediately after Start or ReStart. */
 334:Generated_Source\PSoC6/I2C_INT.c ****             if(I2C_CHECK_ADDRESS_STS(tmpCsr))
 335:Generated_Source\PSoC6/I2C_INT.c ****             {
 336:Generated_Source\PSoC6/I2C_INT.c ****             /* Check for software address detection */
 337:Generated_Source\PSoC6/I2C_INT.c ****             #if(I2C_SW_ADRR_DECODE)
 338:Generated_Source\PSoC6/I2C_INT.c ****                 tmp8 = I2C_GET_SLAVE_ADDR(I2C_DATA_REG);
 339:Generated_Source\PSoC6/I2C_INT.c **** 
 340:Generated_Source\PSoC6/I2C_INT.c ****                 if(tmp8 == I2C_slAddress)   /* Check for address match */
 341:Generated_Source\PSoC6/I2C_INT.c ****                 {
 342:Generated_Source\PSoC6/I2C_INT.c ****                     if(0u != (I2C_DATA_REG & I2C_READ_FLAG))
 343:Generated_Source\PSoC6/I2C_INT.c ****                     {
 344:Generated_Source\PSoC6/I2C_INT.c ****                         /* Place code to prepare read buffer here                  */
 345:Generated_Source\PSoC6/I2C_INT.c ****                         /* `#START I2C_SW_PREPARE_READ_BUF_interrupt` */
 346:Generated_Source\PSoC6/I2C_INT.c **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 48


 347:Generated_Source\PSoC6/I2C_INT.c ****                         /* `#END` */
 348:Generated_Source\PSoC6/I2C_INT.c **** 
 349:Generated_Source\PSoC6/I2C_INT.c ****                     #ifdef I2C_SW_PREPARE_READ_BUF_CALLBACK
 350:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_SwPrepareReadBuf_Callback();
 351:Generated_Source\PSoC6/I2C_INT.c ****                     #endif /* I2C_SW_PREPARE_READ_BUF_CALLBACK */
 352:Generated_Source\PSoC6/I2C_INT.c ****                         
 353:Generated_Source\PSoC6/I2C_INT.c ****                         /* Prepare next operation to read, get data and place in data register */
 354:Generated_Source\PSoC6/I2C_INT.c ****                         if(I2C_slRdBufIndex < I2C_slRdBufSize)
 355:Generated_Source\PSoC6/I2C_INT.c ****                         {
 356:Generated_Source\PSoC6/I2C_INT.c ****                             /* Load first data byte from array */
 357:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 358:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_ACK_AND_TRANSMIT;
 359:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_slRdBufIndex++;
 360:Generated_Source\PSoC6/I2C_INT.c **** 
 361:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_slStatus |= I2C_SSTAT_RD_BUSY;
 362:Generated_Source\PSoC6/I2C_INT.c ****                         }
 363:Generated_Source\PSoC6/I2C_INT.c ****                         else    /* Overflow: provide 0xFF on bus */
 364:Generated_Source\PSoC6/I2C_INT.c ****                         {
 365:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 366:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_ACK_AND_TRANSMIT;
 367:Generated_Source\PSoC6/I2C_INT.c **** 
 368:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_slStatus  |= (I2C_SSTAT_RD_BUSY |
 369:Generated_Source\PSoC6/I2C_INT.c ****                                                            I2C_SSTAT_RD_ERR_OVFL);
 370:Generated_Source\PSoC6/I2C_INT.c ****                         }
 371:Generated_Source\PSoC6/I2C_INT.c **** 
 372:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state = I2C_SM_SL_RD_DATA;
 373:Generated_Source\PSoC6/I2C_INT.c ****                     }
 374:Generated_Source\PSoC6/I2C_INT.c ****                     else  /* Write transaction: receive 1st byte */
 375:Generated_Source\PSoC6/I2C_INT.c ****                     {
 376:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ACK_AND_RECEIVE;
 377:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state = I2C_SM_SL_WR_DATA;
 378:Generated_Source\PSoC6/I2C_INT.c **** 
 379:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_WR_BUSY;
 380:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP;
 381:Generated_Source\PSoC6/I2C_INT.c ****                     }
 382:Generated_Source\PSoC6/I2C_INT.c ****                 }
 383:Generated_Source\PSoC6/I2C_INT.c ****                 else
 384:Generated_Source\PSoC6/I2C_INT.c ****                 {
 385:Generated_Source\PSoC6/I2C_INT.c ****                     /*     Place code to compare for additional address here    */
 386:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#START I2C_SW_ADDR_COMPARE_interruptStart` */
 387:Generated_Source\PSoC6/I2C_INT.c **** 
 388:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#END` */
 389:Generated_Source\PSoC6/I2C_INT.c **** 
 390:Generated_Source\PSoC6/I2C_INT.c ****                 #ifdef I2C_SW_ADDR_COMPARE_ENTRY_CALLBACK
 391:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_SwAddrCompare_EntryCallback();
 392:Generated_Source\PSoC6/I2C_INT.c ****                 #endif /* I2C_SW_ADDR_COMPARE_ENTRY_CALLBACK */
 393:Generated_Source\PSoC6/I2C_INT.c ****                     
 394:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;   /* NACK address */
 395:Generated_Source\PSoC6/I2C_INT.c **** 
 396:Generated_Source\PSoC6/I2C_INT.c ****                     /* Place code to end of condition for NACK generation here */
 397:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#START I2C_SW_ADDR_COMPARE_interruptEnd`  */
 398:Generated_Source\PSoC6/I2C_INT.c **** 
 399:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#END` */
 400:Generated_Source\PSoC6/I2C_INT.c **** 
 401:Generated_Source\PSoC6/I2C_INT.c ****                 #ifdef I2C_SW_ADDR_COMPARE_EXIT_CALLBACK
 402:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_SwAddrCompare_ExitCallback();
 403:Generated_Source\PSoC6/I2C_INT.c ****                 #endif /* I2C_SW_ADDR_COMPARE_EXIT_CALLBACK */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 49


 404:Generated_Source\PSoC6/I2C_INT.c ****                 }
 405:Generated_Source\PSoC6/I2C_INT.c **** 
 406:Generated_Source\PSoC6/I2C_INT.c ****             #else /* (I2C_HW_ADRR_DECODE) */
 407:Generated_Source\PSoC6/I2C_INT.c **** 
 408:Generated_Source\PSoC6/I2C_INT.c ****                 if(0u != (I2C_DATA_REG & I2C_READ_FLAG))
 409:Generated_Source\PSoC6/I2C_INT.c ****                 {
 410:Generated_Source\PSoC6/I2C_INT.c ****                     /* Place code to prepare read buffer here                  */
 411:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#START I2C_HW_PREPARE_READ_BUF_interrupt` */
 412:Generated_Source\PSoC6/I2C_INT.c **** 
 413:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#END` */
 414:Generated_Source\PSoC6/I2C_INT.c ****                     
 415:Generated_Source\PSoC6/I2C_INT.c ****                 #ifdef I2C_HW_PREPARE_READ_BUF_CALLBACK
 416:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_HwPrepareReadBuf_Callback();
 417:Generated_Source\PSoC6/I2C_INT.c ****                 #endif /* I2C_HW_PREPARE_READ_BUF_CALLBACK */
 418:Generated_Source\PSoC6/I2C_INT.c **** 
 419:Generated_Source\PSoC6/I2C_INT.c ****                     /* Prepare next operation to read, get data and place in data register */
 420:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_slRdBufIndex < I2C_slRdBufSize)
 421:Generated_Source\PSoC6/I2C_INT.c ****                     {
 422:Generated_Source\PSoC6/I2C_INT.c ****                         /* Load first data byte from array */
 423:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 424:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ACK_AND_TRANSMIT;
 425:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slRdBufIndex++;
 426:Generated_Source\PSoC6/I2C_INT.c **** 
 427:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_RD_BUSY;
 428:Generated_Source\PSoC6/I2C_INT.c ****                     }
 429:Generated_Source\PSoC6/I2C_INT.c ****                     else    /* Overflow: provide 0xFF on bus */
 430:Generated_Source\PSoC6/I2C_INT.c ****                     {
 431:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 432:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ACK_AND_TRANSMIT;
 433:Generated_Source\PSoC6/I2C_INT.c **** 
 434:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slStatus  |= (I2C_SSTAT_RD_BUSY |
 435:Generated_Source\PSoC6/I2C_INT.c ****                                                        I2C_SSTAT_RD_ERR_OVFL);
 436:Generated_Source\PSoC6/I2C_INT.c ****                     }
 437:Generated_Source\PSoC6/I2C_INT.c **** 
 438:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_SL_RD_DATA;
 439:Generated_Source\PSoC6/I2C_INT.c ****                 }
 440:Generated_Source\PSoC6/I2C_INT.c ****                 else  /* Write transaction: receive 1st byte */
 441:Generated_Source\PSoC6/I2C_INT.c ****                 {
 442:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;
 443:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_SL_WR_DATA;
 444:Generated_Source\PSoC6/I2C_INT.c **** 
 445:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slStatus |= I2C_SSTAT_WR_BUSY;
 446:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;
 447:Generated_Source\PSoC6/I2C_INT.c ****                 }
 448:Generated_Source\PSoC6/I2C_INT.c **** 
 449:Generated_Source\PSoC6/I2C_INT.c ****             #endif /* (I2C_SW_ADRR_DECODE) */
 450:Generated_Source\PSoC6/I2C_INT.c ****             }
 451:Generated_Source\PSoC6/I2C_INT.c ****             /* Data states */
 452:Generated_Source\PSoC6/I2C_INT.c ****             /* Data master writes into slave */
 453:Generated_Source\PSoC6/I2C_INT.c ****             else if(I2C_state == I2C_SM_SL_WR_DATA)
 454:Generated_Source\PSoC6/I2C_INT.c ****             {
 455:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_slWrBufIndex < I2C_slWrBufSize)
 456:Generated_Source\PSoC6/I2C_INT.c ****                 {
 457:Generated_Source\PSoC6/I2C_INT.c ****                     tmp8 = I2C_DATA_REG;
 458:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;
 459:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slWrBufPtr[I2C_slWrBufIndex] = tmp8;
 460:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slWrBufIndex++;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 50


 461:Generated_Source\PSoC6/I2C_INT.c ****                 }
 462:Generated_Source\PSoC6/I2C_INT.c ****                 else  /* of array: complete write, send NACK */
 463:Generated_Source\PSoC6/I2C_INT.c ****                 {
 464:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;
 465:Generated_Source\PSoC6/I2C_INT.c **** 
 466:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slStatus |= I2C_SSTAT_WR_ERR_OVFL;
 467:Generated_Source\PSoC6/I2C_INT.c ****                 }
 468:Generated_Source\PSoC6/I2C_INT.c ****             }
 469:Generated_Source\PSoC6/I2C_INT.c ****             /* Data master reads from slave */
 470:Generated_Source\PSoC6/I2C_INT.c ****             else if(I2C_state == I2C_SM_SL_RD_DATA)
 471:Generated_Source\PSoC6/I2C_INT.c ****             {
 472:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_CHECK_DATA_ACK(tmpCsr))
 473:Generated_Source\PSoC6/I2C_INT.c ****                 {
 474:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_slRdBufIndex < I2C_slRdBufSize)
 475:Generated_Source\PSoC6/I2C_INT.c ****                     {
 476:Generated_Source\PSoC6/I2C_INT.c ****                          /* Get data from array */
 477:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 478:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 479:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slRdBufIndex++;
 480:Generated_Source\PSoC6/I2C_INT.c ****                     }
 481:Generated_Source\PSoC6/I2C_INT.c ****                     else   /* Overflow: provide 0xFF on bus */
 482:Generated_Source\PSoC6/I2C_INT.c ****                     {
 483:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 484:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 485:Generated_Source\PSoC6/I2C_INT.c **** 
 486:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_RD_ERR_OVFL;
 487:Generated_Source\PSoC6/I2C_INT.c ****                     }
 488:Generated_Source\PSoC6/I2C_INT.c ****                 }
 489:Generated_Source\PSoC6/I2C_INT.c ****                 else  /* Last byte was NACKed: read complete */
 490:Generated_Source\PSoC6/I2C_INT.c ****                 {
 491:Generated_Source\PSoC6/I2C_INT.c ****                     /* Only NACK appears on bus */
 492:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 493:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_NAK_AND_TRANSMIT;
 494:Generated_Source\PSoC6/I2C_INT.c **** 
 495:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slStatus &= ((uint8) ~I2C_SSTAT_RD_BUSY);
 496:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slStatus |= ((uint8)  I2C_SSTAT_RD_CMPLT);
 497:Generated_Source\PSoC6/I2C_INT.c **** 
 498:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_IDLE;
 499:Generated_Source\PSoC6/I2C_INT.c ****                 }
 500:Generated_Source\PSoC6/I2C_INT.c ****             }
 501:Generated_Source\PSoC6/I2C_INT.c ****             else
 502:Generated_Source\PSoC6/I2C_INT.c ****             {
 503:Generated_Source\PSoC6/I2C_INT.c ****             #if(I2C_TIMEOUT_ENABLED)
 504:Generated_Source\PSoC6/I2C_INT.c ****                 /* Exit interrupt to take chance for timeout timer to handle this case */
 505:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_DisableInt();
 506:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_ClearPendingInt();
 507:Generated_Source\PSoC6/I2C_INT.c ****             #else
 508:Generated_Source\PSoC6/I2C_INT.c ****                 /* Block execution flow: unexpected condition */
 509:Generated_Source\PSoC6/I2C_INT.c ****                 CY_ASSERT(0u != 0u);
 510:Generated_Source\PSoC6/I2C_INT.c ****             #endif /* (I2C_TIMEOUT_ENABLED) */
 511:Generated_Source\PSoC6/I2C_INT.c ****             }
 512:Generated_Source\PSoC6/I2C_INT.c ****         }
 513:Generated_Source\PSoC6/I2C_INT.c ****     #endif /* (I2C_MODE_SLAVE_ENABLED) */
 514:Generated_Source\PSoC6/I2C_INT.c ****     }
 515:Generated_Source\PSoC6/I2C_INT.c ****     else
 516:Generated_Source\PSoC6/I2C_INT.c ****     {
 517:Generated_Source\PSoC6/I2C_INT.c ****         /* The FSM skips master and slave processing: return to IDLE */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 51


 518:Generated_Source\PSoC6/I2C_INT.c ****         I2C_state = I2C_SM_IDLE;
 664              		.loc 1 518 0
 665 0322 1022     		movs	r2, #16
 666 0324 024B     		ldr	r3, .L26+4
 667 0326 1A70     		strb	r2, [r3]
 668              	.L1:
 519:Generated_Source\PSoC6/I2C_INT.c ****     }
 520:Generated_Source\PSoC6/I2C_INT.c **** 
 521:Generated_Source\PSoC6/I2C_INT.c **** #ifdef I2C_ISR_EXIT_CALLBACK
 522:Generated_Source\PSoC6/I2C_INT.c ****     I2C_ISR_ExitCallback();
 523:Generated_Source\PSoC6/I2C_INT.c **** #endif /* I2C_ISR_EXIT_CALLBACK */    
 524:Generated_Source\PSoC6/I2C_INT.c **** }
 669              		.loc 1 524 0
 670              		@ sp needed
 671              	.LVL15:
 672 0328 70BD     		pop	{r4, r5, r6, pc}
 673              	.L27:
 674 032a C046     		.align	2
 675              	.L26:
 676 032c 14163440 		.word	1077155348
 677 0330 00000000 		.word	I2C_state
 678 0334 00000000 		.word	I2C_mstrWrBufSize
 679 0338 00000000 		.word	I2C_mstrWrBufPtr
 680 033c 10103440 		.word	1077153808
 681 0340 14173440 		.word	1077155604
 682 0344 10113440 		.word	1077154064
 683 0348 10153440 		.word	1077155088
 684 034c 00000000 		.word	I2C_mstrWrBufIndex
 685 0350 00000000 		.word	I2C_mstrControl
 686 0354 00000000 		.word	I2C_mstrStatus
 687 0358 00E100E0 		.word	-536813312
 688 035c 14183440 		.word	1077155860
 689 0360 00000000 		.word	.LC6
 690 0364 00000000 		.word	I2C_mstrRdBufIndex
 691 0368 00000000 		.word	I2C_mstrRdBufPtr
 692 036c 00000000 		.word	I2C_mstrRdBufSize
 693              		.cfi_endproc
 694              	.LFE47:
 695              		.size	I2C_ISR, .-I2C_ISR
 696              		.section	.rodata.str1.4,"aMS",%progbits,1
 697              		.align	2
 698              	.LC6:
 699 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_INT.c\000"
 699      72617465 
 699      645F536F 
 699      75726365 
 699      5C50536F 
 700              		.text
 701              	.Letext0:
 702              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 703              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 704              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 705              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 706              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 707              		.file 9 "Generated_Source\\PSoC6\\I2C_PVT.h"
 708              		.section	.debug_info,"",%progbits
 709              	.Ldebug_info0:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 52


 710 0000 86090000 		.4byte	0x986
 711 0004 0400     		.2byte	0x4
 712 0006 00000000 		.4byte	.Ldebug_abbrev0
 713 000a 04       		.byte	0x4
 714 000b 01       		.uleb128 0x1
 715 000c F0070000 		.4byte	.LASF176
 716 0010 0C       		.byte	0xc
 717 0011 86030000 		.4byte	.LASF177
 718 0015 43050000 		.4byte	.LASF178
 719 0019 00000000 		.4byte	.Ldebug_ranges0+0
 720 001d 00000000 		.4byte	0
 721 0021 00000000 		.4byte	.Ldebug_line0
 722 0025 02       		.uleb128 0x2
 723 0026 02       		.byte	0x2
 724 0027 1C010000 		.4byte	0x11c
 725 002b 04       		.byte	0x4
 726 002c 24       		.byte	0x24
 727 002d 1C010000 		.4byte	0x11c
 728 0031 03       		.uleb128 0x3
 729 0032 70000000 		.4byte	.LASF0
 730 0036 71       		.sleb128 -15
 731 0037 03       		.uleb128 0x3
 732 0038 E7080000 		.4byte	.LASF1
 733 003c 72       		.sleb128 -14
 734 003d 03       		.uleb128 0x3
 735 003e DF020000 		.4byte	.LASF2
 736 0042 73       		.sleb128 -13
 737 0043 03       		.uleb128 0x3
 738 0044 BC050000 		.4byte	.LASF3
 739 0048 7B       		.sleb128 -5
 740 0049 03       		.uleb128 0x3
 741 004a D1070000 		.4byte	.LASF4
 742 004e 7E       		.sleb128 -2
 743 004f 03       		.uleb128 0x3
 744 0050 C7040000 		.4byte	.LASF5
 745 0054 7F       		.sleb128 -1
 746 0055 04       		.uleb128 0x4
 747 0056 95050000 		.4byte	.LASF6
 748 005a 00       		.byte	0
 749 005b 04       		.uleb128 0x4
 750 005c 4A0A0000 		.4byte	.LASF7
 751 0060 01       		.byte	0x1
 752 0061 04       		.uleb128 0x4
 753 0062 8B060000 		.4byte	.LASF8
 754 0066 02       		.byte	0x2
 755 0067 04       		.uleb128 0x4
 756 0068 05020000 		.4byte	.LASF9
 757 006c 03       		.byte	0x3
 758 006d 04       		.uleb128 0x4
 759 006e 43030000 		.4byte	.LASF10
 760 0072 04       		.byte	0x4
 761 0073 04       		.uleb128 0x4
 762 0074 92070000 		.4byte	.LASF11
 763 0078 05       		.byte	0x5
 764 0079 04       		.uleb128 0x4
 765 007a 63090000 		.4byte	.LASF12
 766 007e 06       		.byte	0x6
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 53


 767 007f 04       		.uleb128 0x4
 768 0080 9E0A0000 		.4byte	.LASF13
 769 0084 07       		.byte	0x7
 770 0085 04       		.uleb128 0x4
 771 0086 49040000 		.4byte	.LASF14
 772 008a 08       		.byte	0x8
 773 008b 04       		.uleb128 0x4
 774 008c AE050000 		.4byte	.LASF15
 775 0090 09       		.byte	0x9
 776 0091 04       		.uleb128 0x4
 777 0092 12090000 		.4byte	.LASF16
 778 0096 0A       		.byte	0xa
 779 0097 04       		.uleb128 0x4
 780 0098 580A0000 		.4byte	.LASF17
 781 009c 0B       		.byte	0xb
 782 009d 04       		.uleb128 0x4
 783 009e 06040000 		.4byte	.LASF18
 784 00a2 0C       		.byte	0xc
 785 00a3 04       		.uleb128 0x4
 786 00a4 C8050000 		.4byte	.LASF19
 787 00a8 0D       		.byte	0xd
 788 00a9 04       		.uleb128 0x4
 789 00aa B0060000 		.4byte	.LASF20
 790 00ae 0E       		.byte	0xe
 791 00af 04       		.uleb128 0x4
 792 00b0 3E000000 		.4byte	.LASF21
 793 00b4 0F       		.byte	0xf
 794 00b5 04       		.uleb128 0x4
 795 00b6 C2010000 		.4byte	.LASF22
 796 00ba 10       		.byte	0x10
 797 00bb 04       		.uleb128 0x4
 798 00bc FD020000 		.4byte	.LASF23
 799 00c0 11       		.byte	0x11
 800 00c1 04       		.uleb128 0x4
 801 00c2 93080000 		.4byte	.LASF24
 802 00c6 12       		.byte	0x12
 803 00c7 04       		.uleb128 0x4
 804 00c8 FF050000 		.4byte	.LASF25
 805 00cc 13       		.byte	0x13
 806 00cd 04       		.uleb128 0x4
 807 00ce B4030000 		.4byte	.LASF26
 808 00d2 14       		.byte	0x14
 809 00d3 04       		.uleb128 0x4
 810 00d4 9D040000 		.4byte	.LASF27
 811 00d8 15       		.byte	0x15
 812 00d9 04       		.uleb128 0x4
 813 00da 9E090000 		.4byte	.LASF28
 814 00de 16       		.byte	0x16
 815 00df 04       		.uleb128 0x4
 816 00e0 E50A0000 		.4byte	.LASF29
 817 00e4 17       		.byte	0x17
 818 00e5 04       		.uleb128 0x4
 819 00e6 56010000 		.4byte	.LASF30
 820 00ea 18       		.byte	0x18
 821 00eb 04       		.uleb128 0x4
 822 00ec 23060000 		.4byte	.LASF31
 823 00f0 19       		.byte	0x19
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 54


 824 00f1 04       		.uleb128 0x4
 825 00f2 E3000000 		.4byte	.LASF32
 826 00f6 1A       		.byte	0x1a
 827 00f7 04       		.uleb128 0x4
 828 00f8 D8080000 		.4byte	.LASF33
 829 00fc 1B       		.byte	0x1b
 830 00fd 04       		.uleb128 0x4
 831 00fe 59020000 		.4byte	.LASF34
 832 0102 1C       		.byte	0x1c
 833 0103 04       		.uleb128 0x4
 834 0104 CC030000 		.4byte	.LASF35
 835 0108 1D       		.byte	0x1d
 836 0109 04       		.uleb128 0x4
 837 010a 7E090000 		.4byte	.LASF36
 838 010e 1E       		.byte	0x1e
 839 010f 04       		.uleb128 0x4
 840 0110 EE020000 		.4byte	.LASF37
 841 0114 1F       		.byte	0x1f
 842 0115 04       		.uleb128 0x4
 843 0116 4A070000 		.4byte	.LASF38
 844 011a F0       		.byte	0xf0
 845 011b 00       		.byte	0
 846 011c 05       		.uleb128 0x5
 847 011d 02       		.byte	0x2
 848 011e 05       		.byte	0x5
 849 011f 5B070000 		.4byte	.LASF39
 850 0123 06       		.uleb128 0x6
 851 0124 BB080000 		.4byte	.LASF42
 852 0128 04       		.byte	0x4
 853 0129 F4       		.byte	0xf4
 854 012a 25000000 		.4byte	0x25
 855 012e 05       		.uleb128 0x5
 856 012f 01       		.byte	0x1
 857 0130 08       		.byte	0x8
 858 0131 14070000 		.4byte	.LASF40
 859 0135 05       		.uleb128 0x5
 860 0136 01       		.byte	0x1
 861 0137 06       		.byte	0x6
 862 0138 A1010000 		.4byte	.LASF41
 863 013c 06       		.uleb128 0x6
 864 013d 89000000 		.4byte	.LASF43
 865 0141 05       		.byte	0x5
 866 0142 1D       		.byte	0x1d
 867 0143 2E010000 		.4byte	0x12e
 868 0147 06       		.uleb128 0x6
 869 0148 39030000 		.4byte	.LASF44
 870 014c 05       		.byte	0x5
 871 014d 29       		.byte	0x29
 872 014e 1C010000 		.4byte	0x11c
 873 0152 06       		.uleb128 0x6
 874 0153 B0080000 		.4byte	.LASF45
 875 0157 05       		.byte	0x5
 876 0158 2B       		.byte	0x2b
 877 0159 5D010000 		.4byte	0x15d
 878 015d 05       		.uleb128 0x5
 879 015e 02       		.byte	0x2
 880 015f 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 55


 881 0160 CC020000 		.4byte	.LASF46
 882 0164 06       		.uleb128 0x6
 883 0165 FB080000 		.4byte	.LASF47
 884 0169 05       		.byte	0x5
 885 016a 3F       		.byte	0x3f
 886 016b 6F010000 		.4byte	0x16f
 887 016f 05       		.uleb128 0x5
 888 0170 04       		.byte	0x4
 889 0171 05       		.byte	0x5
 890 0172 1D020000 		.4byte	.LASF48
 891 0176 06       		.uleb128 0x6
 892 0177 1E030000 		.4byte	.LASF49
 893 017b 05       		.byte	0x5
 894 017c 41       		.byte	0x41
 895 017d 81010000 		.4byte	0x181
 896 0181 05       		.uleb128 0x5
 897 0182 04       		.byte	0x4
 898 0183 07       		.byte	0x7
 899 0184 F4030000 		.4byte	.LASF50
 900 0188 05       		.uleb128 0x5
 901 0189 08       		.byte	0x8
 902 018a 05       		.byte	0x5
 903 018b 93010000 		.4byte	.LASF51
 904 018f 05       		.uleb128 0x5
 905 0190 08       		.byte	0x8
 906 0191 07       		.byte	0x7
 907 0192 14010000 		.4byte	.LASF52
 908 0196 07       		.uleb128 0x7
 909 0197 04       		.byte	0x4
 910 0198 05       		.byte	0x5
 911 0199 696E7400 		.ascii	"int\000"
 912 019d 05       		.uleb128 0x5
 913 019e 04       		.byte	0x4
 914 019f 07       		.byte	0x7
 915 01a0 A7030000 		.4byte	.LASF53
 916 01a4 06       		.uleb128 0x6
 917 01a5 EE090000 		.4byte	.LASF54
 918 01a9 06       		.byte	0x6
 919 01aa 18       		.byte	0x18
 920 01ab 3C010000 		.4byte	0x13c
 921 01af 06       		.uleb128 0x6
 922 01b0 8B010000 		.4byte	.LASF55
 923 01b4 06       		.byte	0x6
 924 01b5 20       		.byte	0x20
 925 01b6 47010000 		.4byte	0x147
 926 01ba 06       		.uleb128 0x6
 927 01bb C3030000 		.4byte	.LASF56
 928 01bf 06       		.byte	0x6
 929 01c0 24       		.byte	0x24
 930 01c1 52010000 		.4byte	0x152
 931 01c5 06       		.uleb128 0x6
 932 01c6 0C070000 		.4byte	.LASF57
 933 01ca 06       		.byte	0x6
 934 01cb 2C       		.byte	0x2c
 935 01cc 64010000 		.4byte	0x164
 936 01d0 06       		.uleb128 0x6
 937 01d1 C8070000 		.4byte	.LASF58
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 56


 938 01d5 06       		.byte	0x6
 939 01d6 30       		.byte	0x30
 940 01d7 76010000 		.4byte	0x176
 941 01db 08       		.uleb128 0x8
 942 01dc 2003     		.2byte	0x320
 943 01de 02       		.byte	0x2
 944 01df 4801     		.2byte	0x148
 945 01e1 6D020000 		.4byte	0x26d
 946 01e5 09       		.uleb128 0x9
 947 01e6 65070000 		.4byte	.LASF59
 948 01ea 02       		.byte	0x2
 949 01eb 4A01     		.2byte	0x14a
 950 01ed 89020000 		.4byte	0x289
 951 01f1 00       		.byte	0
 952 01f2 09       		.uleb128 0x9
 953 01f3 BF060000 		.4byte	.LASF60
 954 01f7 02       		.byte	0x2
 955 01f8 4B01     		.2byte	0x14b
 956 01fa 8E020000 		.4byte	0x28e
 957 01fe 04       		.byte	0x4
 958 01ff 09       		.uleb128 0x9
 959 0200 60060000 		.4byte	.LASF61
 960 0204 02       		.byte	0x2
 961 0205 4C01     		.2byte	0x14c
 962 0207 9E020000 		.4byte	0x29e
 963 020b 80       		.byte	0x80
 964 020c 09       		.uleb128 0x9
 965 020d 070A0000 		.4byte	.LASF62
 966 0211 02       		.byte	0x2
 967 0212 4D01     		.2byte	0x14d
 968 0214 8E020000 		.4byte	0x28e
 969 0218 84       		.byte	0x84
 970 0219 0A       		.uleb128 0xa
 971 021a 51010000 		.4byte	.LASF63
 972 021e 02       		.byte	0x2
 973 021f 4E01     		.2byte	0x14e
 974 0221 A3020000 		.4byte	0x2a3
 975 0225 0001     		.2byte	0x100
 976 0227 0A       		.uleb128 0xa
 977 0228 88070000 		.4byte	.LASF64
 978 022c 02       		.byte	0x2
 979 022d 4F01     		.2byte	0x14f
 980 022f 8E020000 		.4byte	0x28e
 981 0233 0401     		.2byte	0x104
 982 0235 0A       		.uleb128 0xa
 983 0236 12000000 		.4byte	.LASF65
 984 023a 02       		.byte	0x2
 985 023b 5001     		.2byte	0x150
 986 023d A8020000 		.4byte	0x2a8
 987 0241 8001     		.2byte	0x180
 988 0243 0A       		.uleb128 0xa
 989 0244 D3060000 		.4byte	.LASF66
 990 0248 02       		.byte	0x2
 991 0249 5101     		.2byte	0x151
 992 024b 8E020000 		.4byte	0x28e
 993 024f 8401     		.2byte	0x184
 994 0251 0A       		.uleb128 0xa
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 57


 995 0252 AE070000 		.4byte	.LASF67
 996 0256 02       		.byte	0x2
 997 0257 5201     		.2byte	0x152
 998 0259 AD020000 		.4byte	0x2ad
 999 025d 0002     		.2byte	0x200
 1000 025f 0B       		.uleb128 0xb
 1001 0260 495000   		.ascii	"IP\000"
 1002 0263 02       		.byte	0x2
 1003 0264 5301     		.2byte	0x153
 1004 0266 CD020000 		.4byte	0x2cd
 1005 026a 0003     		.2byte	0x300
 1006 026c 00       		.byte	0
 1007 026d 0C       		.uleb128 0xc
 1008 026e 84020000 		.4byte	0x284
 1009 0272 7D020000 		.4byte	0x27d
 1010 0276 0D       		.uleb128 0xd
 1011 0277 7D020000 		.4byte	0x27d
 1012 027b 00       		.byte	0
 1013 027c 00       		.byte	0
 1014 027d 05       		.uleb128 0x5
 1015 027e 04       		.byte	0x4
 1016 027f 07       		.byte	0x7
 1017 0280 8C050000 		.4byte	.LASF68
 1018 0284 0E       		.uleb128 0xe
 1019 0285 D0010000 		.4byte	0x1d0
 1020 0289 0E       		.uleb128 0xe
 1021 028a 6D020000 		.4byte	0x26d
 1022 028e 0C       		.uleb128 0xc
 1023 028f D0010000 		.4byte	0x1d0
 1024 0293 9E020000 		.4byte	0x29e
 1025 0297 0D       		.uleb128 0xd
 1026 0298 7D020000 		.4byte	0x27d
 1027 029c 1E       		.byte	0x1e
 1028 029d 00       		.byte	0
 1029 029e 0E       		.uleb128 0xe
 1030 029f 6D020000 		.4byte	0x26d
 1031 02a3 0E       		.uleb128 0xe
 1032 02a4 6D020000 		.4byte	0x26d
 1033 02a8 0E       		.uleb128 0xe
 1034 02a9 6D020000 		.4byte	0x26d
 1035 02ad 0C       		.uleb128 0xc
 1036 02ae D0010000 		.4byte	0x1d0
 1037 02b2 BD020000 		.4byte	0x2bd
 1038 02b6 0D       		.uleb128 0xd
 1039 02b7 7D020000 		.4byte	0x27d
 1040 02bb 3F       		.byte	0x3f
 1041 02bc 00       		.byte	0
 1042 02bd 0C       		.uleb128 0xc
 1043 02be 84020000 		.4byte	0x284
 1044 02c2 CD020000 		.4byte	0x2cd
 1045 02c6 0D       		.uleb128 0xd
 1046 02c7 7D020000 		.4byte	0x27d
 1047 02cb 07       		.byte	0x7
 1048 02cc 00       		.byte	0
 1049 02cd 0E       		.uleb128 0xe
 1050 02ce BD020000 		.4byte	0x2bd
 1051 02d2 0F       		.uleb128 0xf
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 58


 1052 02d3 6A070000 		.4byte	.LASF69
 1053 02d7 02       		.byte	0x2
 1054 02d8 5401     		.2byte	0x154
 1055 02da DB010000 		.4byte	0x1db
 1056 02de 0E       		.uleb128 0xe
 1057 02df A4010000 		.4byte	0x1a4
 1058 02e3 05       		.uleb128 0x5
 1059 02e4 08       		.byte	0x8
 1060 02e5 04       		.byte	0x4
 1061 02e6 82080000 		.4byte	.LASF70
 1062 02ea 10       		.uleb128 0x10
 1063 02eb B8       		.byte	0xb8
 1064 02ec 07       		.byte	0x7
 1065 02ed 34       		.byte	0x34
 1066 02ee FB060000 		.4byte	0x6fb
 1067 02f2 11       		.uleb128 0x11
 1068 02f3 D9000000 		.4byte	.LASF71
 1069 02f7 07       		.byte	0x7
 1070 02f8 37       		.byte	0x37
 1071 02f9 D0010000 		.4byte	0x1d0
 1072 02fd 00       		.byte	0
 1073 02fe 11       		.uleb128 0x11
 1074 02ff D1010000 		.4byte	.LASF72
 1075 0303 07       		.byte	0x7
 1076 0304 38       		.byte	0x38
 1077 0305 D0010000 		.4byte	0x1d0
 1078 0309 04       		.byte	0x4
 1079 030a 11       		.uleb128 0x11
 1080 030b 68020000 		.4byte	.LASF73
 1081 030f 07       		.byte	0x7
 1082 0310 39       		.byte	0x39
 1083 0311 D0010000 		.4byte	0x1d0
 1084 0315 08       		.byte	0x8
 1085 0316 11       		.uleb128 0x11
 1086 0317 04070000 		.4byte	.LASF74
 1087 031b 07       		.byte	0x7
 1088 031c 3A       		.byte	0x3a
 1089 031d D0010000 		.4byte	0x1d0
 1090 0321 0C       		.byte	0xc
 1091 0322 11       		.uleb128 0x11
 1092 0323 DC010000 		.4byte	.LASF75
 1093 0327 07       		.byte	0x7
 1094 0328 3B       		.byte	0x3b
 1095 0329 D0010000 		.4byte	0x1d0
 1096 032d 10       		.byte	0x10
 1097 032e 11       		.uleb128 0x11
 1098 032f 13020000 		.4byte	.LASF76
 1099 0333 07       		.byte	0x7
 1100 0334 3C       		.byte	0x3c
 1101 0335 D0010000 		.4byte	0x1d0
 1102 0339 14       		.byte	0x14
 1103 033a 11       		.uleb128 0x11
 1104 033b 20040000 		.4byte	.LASF77
 1105 033f 07       		.byte	0x7
 1106 0340 3D       		.byte	0x3d
 1107 0341 D0010000 		.4byte	0x1d0
 1108 0345 18       		.byte	0x18
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 59


 1109 0346 11       		.uleb128 0x11
 1110 0347 67000000 		.4byte	.LASF78
 1111 034b 07       		.byte	0x7
 1112 034c 3E       		.byte	0x3e
 1113 034d D0010000 		.4byte	0x1d0
 1114 0351 1C       		.byte	0x1c
 1115 0352 11       		.uleb128 0x11
 1116 0353 960A0000 		.4byte	.LASF79
 1117 0357 07       		.byte	0x7
 1118 0358 3F       		.byte	0x3f
 1119 0359 D0010000 		.4byte	0x1d0
 1120 035d 20       		.byte	0x20
 1121 035e 11       		.uleb128 0x11
 1122 035f 73060000 		.4byte	.LASF80
 1123 0363 07       		.byte	0x7
 1124 0364 40       		.byte	0x40
 1125 0365 D0010000 		.4byte	0x1d0
 1126 0369 24       		.byte	0x24
 1127 036a 11       		.uleb128 0x11
 1128 036b 01050000 		.4byte	.LASF81
 1129 036f 07       		.byte	0x7
 1130 0370 43       		.byte	0x43
 1131 0371 A4010000 		.4byte	0x1a4
 1132 0375 28       		.byte	0x28
 1133 0376 11       		.uleb128 0x11
 1134 0377 4D000000 		.4byte	.LASF82
 1135 037b 07       		.byte	0x7
 1136 037c 44       		.byte	0x44
 1137 037d A4010000 		.4byte	0x1a4
 1138 0381 29       		.byte	0x29
 1139 0382 11       		.uleb128 0x11
 1140 0383 8C0A0000 		.4byte	.LASF83
 1141 0387 07       		.byte	0x7
 1142 0388 45       		.byte	0x45
 1143 0389 A4010000 		.4byte	0x1a4
 1144 038d 2A       		.byte	0x2a
 1145 038e 11       		.uleb128 0x11
 1146 038f 65060000 		.4byte	.LASF84
 1147 0393 07       		.byte	0x7
 1148 0394 46       		.byte	0x46
 1149 0395 A4010000 		.4byte	0x1a4
 1150 0399 2B       		.byte	0x2b
 1151 039a 11       		.uleb128 0x11
 1152 039b 81040000 		.4byte	.LASF85
 1153 039f 07       		.byte	0x7
 1154 03a0 47       		.byte	0x47
 1155 03a1 A4010000 		.4byte	0x1a4
 1156 03a5 2C       		.byte	0x2c
 1157 03a6 11       		.uleb128 0x11
 1158 03a7 05090000 		.4byte	.LASF86
 1159 03ab 07       		.byte	0x7
 1160 03ac 48       		.byte	0x48
 1161 03ad A4010000 		.4byte	0x1a4
 1162 03b1 2D       		.byte	0x2d
 1163 03b2 11       		.uleb128 0x11
 1164 03b3 E5010000 		.4byte	.LASF87
 1165 03b7 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 60


 1166 03b8 49       		.byte	0x49
 1167 03b9 A4010000 		.4byte	0x1a4
 1168 03bd 2E       		.byte	0x2e
 1169 03be 11       		.uleb128 0x11
 1170 03bf 22050000 		.4byte	.LASF88
 1171 03c3 07       		.byte	0x7
 1172 03c4 4A       		.byte	0x4a
 1173 03c5 A4010000 		.4byte	0x1a4
 1174 03c9 2F       		.byte	0x2f
 1175 03ca 11       		.uleb128 0x11
 1176 03cb 32060000 		.4byte	.LASF89
 1177 03cf 07       		.byte	0x7
 1178 03d0 4B       		.byte	0x4b
 1179 03d1 A4010000 		.4byte	0x1a4
 1180 03d5 30       		.byte	0x30
 1181 03d6 11       		.uleb128 0x11
 1182 03d7 15040000 		.4byte	.LASF90
 1183 03db 07       		.byte	0x7
 1184 03dc 4E       		.byte	0x4e
 1185 03dd A4010000 		.4byte	0x1a4
 1186 03e1 31       		.byte	0x31
 1187 03e2 11       		.uleb128 0x11
 1188 03e3 7B000000 		.4byte	.LASF91
 1189 03e7 07       		.byte	0x7
 1190 03e8 4F       		.byte	0x4f
 1191 03e9 A4010000 		.4byte	0x1a4
 1192 03ed 32       		.byte	0x32
 1193 03ee 11       		.uleb128 0x11
 1194 03ef 7A030000 		.4byte	.LASF92
 1195 03f3 07       		.byte	0x7
 1196 03f4 50       		.byte	0x50
 1197 03f5 A4010000 		.4byte	0x1a4
 1198 03f9 33       		.byte	0x33
 1199 03fa 11       		.uleb128 0x11
 1200 03fb D7050000 		.4byte	.LASF93
 1201 03ff 07       		.byte	0x7
 1202 0400 51       		.byte	0x51
 1203 0401 A4010000 		.4byte	0x1a4
 1204 0405 34       		.byte	0x34
 1205 0406 11       		.uleb128 0x11
 1206 0407 71090000 		.4byte	.LASF94
 1207 040b 07       		.byte	0x7
 1208 040c 52       		.byte	0x52
 1209 040d AF010000 		.4byte	0x1af
 1210 0411 36       		.byte	0x36
 1211 0412 11       		.uleb128 0x11
 1212 0413 88020000 		.4byte	.LASF95
 1213 0417 07       		.byte	0x7
 1214 0418 53       		.byte	0x53
 1215 0419 AF010000 		.4byte	0x1af
 1216 041d 38       		.byte	0x38
 1217 041e 11       		.uleb128 0x11
 1218 041f C9090000 		.4byte	.LASF96
 1219 0423 07       		.byte	0x7
 1220 0424 54       		.byte	0x54
 1221 0425 AF010000 		.4byte	0x1af
 1222 0429 3A       		.byte	0x3a
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 61


 1223 042a 11       		.uleb128 0x11
 1224 042b 7D0A0000 		.4byte	.LASF97
 1225 042f 07       		.byte	0x7
 1226 0430 55       		.byte	0x55
 1227 0431 A4010000 		.4byte	0x1a4
 1228 0435 3C       		.byte	0x3c
 1229 0436 11       		.uleb128 0x11
 1230 0437 AF020000 		.4byte	.LASF98
 1231 043b 07       		.byte	0x7
 1232 043c 56       		.byte	0x56
 1233 043d A4010000 		.4byte	0x1a4
 1234 0441 3D       		.byte	0x3d
 1235 0442 11       		.uleb128 0x11
 1236 0443 A0070000 		.4byte	.LASF99
 1237 0447 07       		.byte	0x7
 1238 0448 57       		.byte	0x57
 1239 0449 A4010000 		.4byte	0x1a4
 1240 044d 3E       		.byte	0x3e
 1241 044e 11       		.uleb128 0x11
 1242 044f 5B000000 		.4byte	.LASF100
 1243 0453 07       		.byte	0x7
 1244 0454 58       		.byte	0x58
 1245 0455 A4010000 		.4byte	0x1a4
 1246 0459 3F       		.byte	0x3f
 1247 045a 11       		.uleb128 0x11
 1248 045b 7E060000 		.4byte	.LASF101
 1249 045f 07       		.byte	0x7
 1250 0460 59       		.byte	0x59
 1251 0461 A4010000 		.4byte	0x1a4
 1252 0465 40       		.byte	0x40
 1253 0466 11       		.uleb128 0x11
 1254 0467 29030000 		.4byte	.LASF102
 1255 046b 07       		.byte	0x7
 1256 046c 5A       		.byte	0x5a
 1257 046d A4010000 		.4byte	0x1a4
 1258 0471 41       		.byte	0x41
 1259 0472 11       		.uleb128 0x11
 1260 0473 29040000 		.4byte	.LASF103
 1261 0477 07       		.byte	0x7
 1262 0478 5B       		.byte	0x5b
 1263 0479 A4010000 		.4byte	0x1a4
 1264 047d 42       		.byte	0x42
 1265 047e 11       		.uleb128 0x11
 1266 047f 55060000 		.4byte	.LASF104
 1267 0483 07       		.byte	0x7
 1268 0484 5C       		.byte	0x5c
 1269 0485 A4010000 		.4byte	0x1a4
 1270 0489 43       		.byte	0x43
 1271 048a 11       		.uleb128 0x11
 1272 048b 77020000 		.4byte	.LASF105
 1273 048f 07       		.byte	0x7
 1274 0490 5D       		.byte	0x5d
 1275 0491 A4010000 		.4byte	0x1a4
 1276 0495 44       		.byte	0x44
 1277 0496 11       		.uleb128 0x11
 1278 0497 00000000 		.4byte	.LASF106
 1279 049b 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 62


 1280 049c 5E       		.byte	0x5e
 1281 049d D0010000 		.4byte	0x1d0
 1282 04a1 48       		.byte	0x48
 1283 04a2 11       		.uleb128 0x11
 1284 04a3 4B020000 		.4byte	.LASF107
 1285 04a7 07       		.byte	0x7
 1286 04a8 5F       		.byte	0x5f
 1287 04a9 D0010000 		.4byte	0x1d0
 1288 04ad 4C       		.byte	0x4c
 1289 04ae 11       		.uleb128 0x11
 1290 04af D40A0000 		.4byte	.LASF108
 1291 04b3 07       		.byte	0x7
 1292 04b4 60       		.byte	0x60
 1293 04b5 A4010000 		.4byte	0x1a4
 1294 04b9 50       		.byte	0x50
 1295 04ba 11       		.uleb128 0x11
 1296 04bb 65010000 		.4byte	.LASF109
 1297 04bf 07       		.byte	0x7
 1298 04c0 61       		.byte	0x61
 1299 04c1 A4010000 		.4byte	0x1a4
 1300 04c5 51       		.byte	0x51
 1301 04c6 11       		.uleb128 0x11
 1302 04c7 DE090000 		.4byte	.LASF110
 1303 04cb 07       		.byte	0x7
 1304 04cc 62       		.byte	0x62
 1305 04cd A4010000 		.4byte	0x1a4
 1306 04d1 52       		.byte	0x52
 1307 04d2 11       		.uleb128 0x11
 1308 04d3 C20A0000 		.4byte	.LASF111
 1309 04d7 07       		.byte	0x7
 1310 04d8 63       		.byte	0x63
 1311 04d9 A4010000 		.4byte	0x1a4
 1312 04dd 53       		.byte	0x53
 1313 04de 11       		.uleb128 0x11
 1314 04df B8070000 		.4byte	.LASF112
 1315 04e3 07       		.byte	0x7
 1316 04e4 64       		.byte	0x64
 1317 04e5 A4010000 		.4byte	0x1a4
 1318 04e9 54       		.byte	0x54
 1319 04ea 11       		.uleb128 0x11
 1320 04eb 77010000 		.4byte	.LASF113
 1321 04ef 07       		.byte	0x7
 1322 04f0 65       		.byte	0x65
 1323 04f1 A4010000 		.4byte	0x1a4
 1324 04f5 55       		.byte	0x55
 1325 04f6 11       		.uleb128 0x11
 1326 04f7 21090000 		.4byte	.LASF114
 1327 04fb 07       		.byte	0x7
 1328 04fc 66       		.byte	0x66
 1329 04fd A4010000 		.4byte	0x1a4
 1330 0501 56       		.byte	0x56
 1331 0502 11       		.uleb128 0x11
 1332 0503 35040000 		.4byte	.LASF115
 1333 0507 07       		.byte	0x7
 1334 0508 67       		.byte	0x67
 1335 0509 A4010000 		.4byte	0x1a4
 1336 050d 57       		.byte	0x57
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 63


 1337 050e 11       		.uleb128 0x11
 1338 050f 17000000 		.4byte	.LASF116
 1339 0513 07       		.byte	0x7
 1340 0514 68       		.byte	0x68
 1341 0515 A4010000 		.4byte	0x1a4
 1342 0519 58       		.byte	0x58
 1343 051a 11       		.uleb128 0x11
 1344 051b 22070000 		.4byte	.LASF117
 1345 051f 07       		.byte	0x7
 1346 0520 69       		.byte	0x69
 1347 0521 A4010000 		.4byte	0x1a4
 1348 0525 59       		.byte	0x59
 1349 0526 11       		.uleb128 0x11
 1350 0527 A3050000 		.4byte	.LASF118
 1351 052b 07       		.byte	0x7
 1352 052c 6E       		.byte	0x6e
 1353 052d BA010000 		.4byte	0x1ba
 1354 0531 5A       		.byte	0x5a
 1355 0532 11       		.uleb128 0x11
 1356 0533 4C090000 		.4byte	.LASF119
 1357 0537 07       		.byte	0x7
 1358 0538 6F       		.byte	0x6f
 1359 0539 BA010000 		.4byte	0x1ba
 1360 053d 5C       		.byte	0x5c
 1361 053e 11       		.uleb128 0x11
 1362 053f F2000000 		.4byte	.LASF120
 1363 0543 07       		.byte	0x7
 1364 0544 70       		.byte	0x70
 1365 0545 A4010000 		.4byte	0x1a4
 1366 0549 5E       		.byte	0x5e
 1367 054a 11       		.uleb128 0x11
 1368 054b E9060000 		.4byte	.LASF121
 1369 054f 07       		.byte	0x7
 1370 0550 71       		.byte	0x71
 1371 0551 A4010000 		.4byte	0x1a4
 1372 0555 5F       		.byte	0x5f
 1373 0556 11       		.uleb128 0x11
 1374 0557 3E060000 		.4byte	.LASF122
 1375 055b 07       		.byte	0x7
 1376 055c 72       		.byte	0x72
 1377 055d A4010000 		.4byte	0x1a4
 1378 0561 60       		.byte	0x60
 1379 0562 11       		.uleb128 0x11
 1380 0563 9F060000 		.4byte	.LASF123
 1381 0567 07       		.byte	0x7
 1382 0568 73       		.byte	0x73
 1383 0569 D0010000 		.4byte	0x1d0
 1384 056d 64       		.byte	0x64
 1385 056e 11       		.uleb128 0x11
 1386 056f 2B010000 		.4byte	.LASF124
 1387 0573 07       		.byte	0x7
 1388 0574 76       		.byte	0x76
 1389 0575 BA010000 		.4byte	0x1ba
 1390 0579 68       		.byte	0x68
 1391 057a 11       		.uleb128 0x11
 1392 057b E2030000 		.4byte	.LASF125
 1393 057f 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 64


 1394 0580 77       		.byte	0x77
 1395 0581 BA010000 		.4byte	0x1ba
 1396 0585 6A       		.byte	0x6a
 1397 0586 11       		.uleb128 0x11
 1398 0587 57040000 		.4byte	.LASF126
 1399 058b 07       		.byte	0x7
 1400 058c 78       		.byte	0x78
 1401 058d BA010000 		.4byte	0x1ba
 1402 0591 6C       		.byte	0x6c
 1403 0592 11       		.uleb128 0x11
 1404 0593 74040000 		.4byte	.LASF127
 1405 0597 07       		.byte	0x7
 1406 0598 79       		.byte	0x79
 1407 0599 BA010000 		.4byte	0x1ba
 1408 059d 6E       		.byte	0x6e
 1409 059e 11       		.uleb128 0x11
 1410 059f 74070000 		.4byte	.LASF128
 1411 05a3 07       		.byte	0x7
 1412 05a4 7B       		.byte	0x7b
 1413 05a5 A4010000 		.4byte	0x1a4
 1414 05a9 70       		.byte	0x70
 1415 05aa 11       		.uleb128 0x11
 1416 05ab AD010000 		.4byte	.LASF129
 1417 05af 07       		.byte	0x7
 1418 05b0 7C       		.byte	0x7c
 1419 05b1 A4010000 		.4byte	0x1a4
 1420 05b5 71       		.byte	0x71
 1421 05b6 11       		.uleb128 0x11
 1422 05b7 AC0A0000 		.4byte	.LASF130
 1423 05bb 07       		.byte	0x7
 1424 05bc 7D       		.byte	0x7d
 1425 05bd A4010000 		.4byte	0x1a4
 1426 05c1 72       		.byte	0x72
 1427 05c2 11       		.uleb128 0x11
 1428 05c3 E8050000 		.4byte	.LASF131
 1429 05c7 07       		.byte	0x7
 1430 05c8 7E       		.byte	0x7e
 1431 05c9 A4010000 		.4byte	0x1a4
 1432 05cd 73       		.byte	0x73
 1433 05ce 11       		.uleb128 0x11
 1434 05cf BA020000 		.4byte	.LASF132
 1435 05d3 07       		.byte	0x7
 1436 05d4 80       		.byte	0x80
 1437 05d5 BA010000 		.4byte	0x1ba
 1438 05d9 74       		.byte	0x74
 1439 05da 11       		.uleb128 0x11
 1440 05db C5080000 		.4byte	.LASF133
 1441 05df 07       		.byte	0x7
 1442 05e0 81       		.byte	0x81
 1443 05e1 BA010000 		.4byte	0x1ba
 1444 05e5 76       		.byte	0x76
 1445 05e6 11       		.uleb128 0x11
 1446 05e7 9A020000 		.4byte	.LASF134
 1447 05eb 07       		.byte	0x7
 1448 05ec 82       		.byte	0x82
 1449 05ed BA010000 		.4byte	0x1ba
 1450 05f1 78       		.byte	0x78
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 65


 1451 05f2 11       		.uleb128 0x11
 1452 05f3 93000000 		.4byte	.LASF135
 1453 05f7 07       		.byte	0x7
 1454 05f8 83       		.byte	0x83
 1455 05f9 BA010000 		.4byte	0x1ba
 1456 05fd 7A       		.byte	0x7a
 1457 05fe 11       		.uleb128 0x11
 1458 05ff 250A0000 		.4byte	.LASF136
 1459 0603 07       		.byte	0x7
 1460 0604 86       		.byte	0x86
 1461 0605 A4010000 		.4byte	0x1a4
 1462 0609 7C       		.byte	0x7c
 1463 060a 11       		.uleb128 0x11
 1464 060b 8D090000 		.4byte	.LASF137
 1465 060f 07       		.byte	0x7
 1466 0610 87       		.byte	0x87
 1467 0611 A4010000 		.4byte	0x1a4
 1468 0615 7D       		.byte	0x7d
 1469 0616 11       		.uleb128 0x11
 1470 0617 2B000000 		.4byte	.LASF138
 1471 061b 07       		.byte	0x7
 1472 061c 88       		.byte	0x88
 1473 061d A4010000 		.4byte	0x1a4
 1474 0621 7E       		.byte	0x7e
 1475 0622 11       		.uleb128 0x11
 1476 0623 26020000 		.4byte	.LASF139
 1477 0627 07       		.byte	0x7
 1478 0628 89       		.byte	0x89
 1479 0629 A4010000 		.4byte	0x1a4
 1480 062d 7F       		.byte	0x7f
 1481 062e 11       		.uleb128 0x11
 1482 062f 66030000 		.4byte	.LASF140
 1483 0633 07       		.byte	0x7
 1484 0634 8A       		.byte	0x8a
 1485 0635 A4010000 		.4byte	0x1a4
 1486 0639 80       		.byte	0x80
 1487 063a 11       		.uleb128 0x11
 1488 063b EA040000 		.4byte	.LASF141
 1489 063f 07       		.byte	0x7
 1490 0640 8D       		.byte	0x8d
 1491 0641 D0010000 		.4byte	0x1d0
 1492 0645 84       		.byte	0x84
 1493 0646 11       		.uleb128 0x11
 1494 0647 B0000000 		.4byte	.LASF142
 1495 064b 07       		.byte	0x7
 1496 064c 8E       		.byte	0x8e
 1497 064d D0010000 		.4byte	0x1d0
 1498 0651 88       		.byte	0x88
 1499 0652 11       		.uleb128 0x11
 1500 0653 100A0000 		.4byte	.LASF143
 1501 0657 07       		.byte	0x7
 1502 0658 8F       		.byte	0x8f
 1503 0659 D0010000 		.4byte	0x1d0
 1504 065d 8C       		.byte	0x8c
 1505 065e 11       		.uleb128 0x11
 1506 065f 2E050000 		.4byte	.LASF144
 1507 0663 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 66


 1508 0664 90       		.byte	0x90
 1509 0665 D0010000 		.4byte	0x1d0
 1510 0669 90       		.byte	0x90
 1511 066a 11       		.uleb128 0x11
 1512 066b 51030000 		.4byte	.LASF145
 1513 066f 07       		.byte	0x7
 1514 0670 91       		.byte	0x91
 1515 0671 D0010000 		.4byte	0x1d0
 1516 0675 94       		.byte	0x94
 1517 0676 11       		.uleb128 0x11
 1518 0677 D4040000 		.4byte	.LASF146
 1519 067b 07       		.byte	0x7
 1520 067c 92       		.byte	0x92
 1521 067d D0010000 		.4byte	0x1d0
 1522 0681 98       		.byte	0x98
 1523 0682 11       		.uleb128 0x11
 1524 0683 670A0000 		.4byte	.LASF147
 1525 0687 07       		.byte	0x7
 1526 0688 93       		.byte	0x93
 1527 0689 D0010000 		.4byte	0x1d0
 1528 068d 9C       		.byte	0x9c
 1529 068e 11       		.uleb128 0x11
 1530 068f 3B010000 		.4byte	.LASF148
 1531 0693 07       		.byte	0x7
 1532 0694 94       		.byte	0x94
 1533 0695 D0010000 		.4byte	0x1d0
 1534 0699 A0       		.byte	0xa0
 1535 069a 11       		.uleb128 0x11
 1536 069b F0010000 		.4byte	.LASF149
 1537 069f 07       		.byte	0x7
 1538 06a0 95       		.byte	0x95
 1539 06a1 BA010000 		.4byte	0x1ba
 1540 06a5 A4       		.byte	0xa4
 1541 06a6 11       		.uleb128 0x11
 1542 06a7 B2040000 		.4byte	.LASF150
 1543 06ab 07       		.byte	0x7
 1544 06ac 96       		.byte	0x96
 1545 06ad BA010000 		.4byte	0x1ba
 1546 06b1 A6       		.byte	0xa6
 1547 06b2 11       		.uleb128 0x11
 1548 06b3 DD060000 		.4byte	.LASF151
 1549 06b7 07       		.byte	0x7
 1550 06b8 97       		.byte	0x97
 1551 06b9 BA010000 		.4byte	0x1ba
 1552 06bd A8       		.byte	0xa8
 1553 06be 11       		.uleb128 0x11
 1554 06bf A2080000 		.4byte	.LASF152
 1555 06c3 07       		.byte	0x7
 1556 06c4 98       		.byte	0x98
 1557 06c5 BA010000 		.4byte	0x1ba
 1558 06c9 AA       		.byte	0xaa
 1559 06ca 11       		.uleb128 0x11
 1560 06cb 66040000 		.4byte	.LASF153
 1561 06cf 07       		.byte	0x7
 1562 06d0 99       		.byte	0x99
 1563 06d1 BA010000 		.4byte	0x1ba
 1564 06d5 AC       		.byte	0xac
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 67


 1565 06d6 11       		.uleb128 0x11
 1566 06d7 0E060000 		.4byte	.LASF154
 1567 06db 07       		.byte	0x7
 1568 06dc 9A       		.byte	0x9a
 1569 06dd BA010000 		.4byte	0x1ba
 1570 06e1 AE       		.byte	0xae
 1571 06e2 11       		.uleb128 0x11
 1572 06e3 55090000 		.4byte	.LASF155
 1573 06e7 07       		.byte	0x7
 1574 06e8 9D       		.byte	0x9d
 1575 06e9 BA010000 		.4byte	0x1ba
 1576 06ed B0       		.byte	0xb0
 1577 06ee 11       		.uleb128 0x11
 1578 06ef 36070000 		.4byte	.LASF156
 1579 06f3 07       		.byte	0x7
 1580 06f4 9E       		.byte	0x9e
 1581 06f5 D0010000 		.4byte	0x1d0
 1582 06f9 B4       		.byte	0xb4
 1583 06fa 00       		.byte	0
 1584 06fb 06       		.uleb128 0x6
 1585 06fc 8D040000 		.4byte	.LASF157
 1586 0700 07       		.byte	0x7
 1587 0701 9F       		.byte	0x9f
 1588 0702 EA020000 		.4byte	0x2ea
 1589 0706 0F       		.uleb128 0xf
 1590 0707 DB030000 		.4byte	.LASF158
 1591 070b 08       		.byte	0x8
 1592 070c F601     		.2byte	0x1f6
 1593 070e 12070000 		.4byte	0x712
 1594 0712 05       		.uleb128 0x5
 1595 0713 01       		.byte	0x1
 1596 0714 08       		.byte	0x8
 1597 0715 8E080000 		.4byte	.LASF159
 1598 0719 05       		.uleb128 0x5
 1599 071a 04       		.byte	0x4
 1600 071b 04       		.byte	0x4
 1601 071c 99060000 		.4byte	.LASF160
 1602 0720 05       		.uleb128 0x5
 1603 0721 08       		.byte	0x8
 1604 0722 04       		.byte	0x4
 1605 0723 93020000 		.4byte	.LASF161
 1606 0727 0F       		.uleb128 0xf
 1607 0728 71020000 		.4byte	.LASF162
 1608 072c 08       		.byte	0x8
 1609 072d EA03     		.2byte	0x3ea
 1610 072f A4010000 		.4byte	0x1a4
 1611 0733 0F       		.uleb128 0xf
 1612 0734 FF060000 		.4byte	.LASF163
 1613 0738 08       		.byte	0x8
 1614 0739 F603     		.2byte	0x3f6
 1615 073b DE020000 		.4byte	0x2de
 1616 073f 12       		.uleb128 0x12
 1617 0740 4F060000 		.4byte	.LASF164
 1618 0744 03       		.byte	0x3
 1619 0745 6503     		.2byte	0x365
 1620 0747 03       		.byte	0x3
 1621 0748 12       		.uleb128 0x12
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 68


 1622 0749 AC040000 		.4byte	.LASF165
 1623 074d 03       		.byte	0x3
 1624 074e 7003     		.2byte	0x370
 1625 0750 03       		.byte	0x3
 1626 0751 13       		.uleb128 0x13
 1627 0752 0C030000 		.4byte	.LASF179
 1628 0756 02       		.byte	0x2
 1629 0757 0103     		.2byte	0x301
 1630 0759 03       		.byte	0x3
 1631 075a 6B070000 		.4byte	0x76b
 1632 075e 14       		.uleb128 0x14
 1633 075f 1D050000 		.4byte	.LASF180
 1634 0763 02       		.byte	0x2
 1635 0764 0103     		.2byte	0x301
 1636 0766 23010000 		.4byte	0x123
 1637 076a 00       		.byte	0
 1638 076b 15       		.uleb128 0x15
 1639 076c A8000000 		.4byte	.LASF181
 1640 0770 01       		.byte	0x1
 1641 0771 2E       		.byte	0x2e
 1642 0772 00000000 		.4byte	.LFB47
 1643 0776 70030000 		.4byte	.LFE47-.LFB47
 1644 077a 01       		.uleb128 0x1
 1645 077b 9C       		.byte	0x9c
 1646 077c F9080000 		.4byte	0x8f9
 1647 0780 16       		.uleb128 0x16
 1648 0781 1C060000 		.4byte	.LASF182
 1649 0785 01       		.byte	0x1
 1650 0786 34       		.byte	0x34
 1651 0787 27070000 		.4byte	0x727
 1652 078b 00000000 		.4byte	.LLST0
 1653 078f 17       		.uleb128 0x17
 1654 0790 51070000 		.4byte	0x751
 1655 0794 9E000000 		.4byte	.LBB36
 1656 0798 12000000 		.4byte	.LBE36-.LBB36
 1657 079c 01       		.byte	0x1
 1658 079d 9A       		.byte	0x9a
 1659 079e CC070000 		.4byte	0x7cc
 1660 07a2 18       		.uleb128 0x18
 1661 07a3 5E070000 		.4byte	0x75e
 1662 07a7 29000000 		.4byte	.LLST1
 1663 07ab 19       		.uleb128 0x19
 1664 07ac 48070000 		.4byte	0x748
 1665 07b0 A8000000 		.4byte	.LBB38
 1666 07b4 04000000 		.4byte	.LBE38-.LBB38
 1667 07b8 02       		.byte	0x2
 1668 07b9 0603     		.2byte	0x306
 1669 07bb 19       		.uleb128 0x19
 1670 07bc 3F070000 		.4byte	0x73f
 1671 07c0 AC000000 		.4byte	.LBB40
 1672 07c4 04000000 		.4byte	.LBE40-.LBB40
 1673 07c8 02       		.byte	0x2
 1674 07c9 0703     		.2byte	0x307
 1675 07cb 00       		.byte	0
 1676 07cc 17       		.uleb128 0x17
 1677 07cd 51070000 		.4byte	0x751
 1678 07d1 28010000 		.4byte	.LBB42
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 69


 1679 07d5 12000000 		.4byte	.LBE42-.LBB42
 1680 07d9 01       		.byte	0x1
 1681 07da B6       		.byte	0xb6
 1682 07db 09080000 		.4byte	0x809
 1683 07df 18       		.uleb128 0x18
 1684 07e0 5E070000 		.4byte	0x75e
 1685 07e4 3E000000 		.4byte	.LLST2
 1686 07e8 19       		.uleb128 0x19
 1687 07e9 48070000 		.4byte	0x748
 1688 07ed 32010000 		.4byte	.LBB44
 1689 07f1 04000000 		.4byte	.LBE44-.LBB44
 1690 07f5 02       		.byte	0x2
 1691 07f6 0603     		.2byte	0x306
 1692 07f8 19       		.uleb128 0x19
 1693 07f9 3F070000 		.4byte	0x73f
 1694 07fd 36010000 		.4byte	.LBB46
 1695 0801 04000000 		.4byte	.LBE46-.LBB46
 1696 0805 02       		.byte	0x2
 1697 0806 0703     		.2byte	0x307
 1698 0808 00       		.byte	0
 1699 0809 17       		.uleb128 0x17
 1700 080a 51070000 		.4byte	0x751
 1701 080e C8010000 		.4byte	.LBB48
 1702 0812 14000000 		.4byte	.LBE48-.LBB48
 1703 0816 01       		.byte	0x1
 1704 0817 E0       		.byte	0xe0
 1705 0818 46080000 		.4byte	0x846
 1706 081c 18       		.uleb128 0x18
 1707 081d 5E070000 		.4byte	0x75e
 1708 0821 53000000 		.4byte	.LLST3
 1709 0825 19       		.uleb128 0x19
 1710 0826 48070000 		.4byte	0x748
 1711 082a D2010000 		.4byte	.LBB50
 1712 082e 04000000 		.4byte	.LBE50-.LBB50
 1713 0832 02       		.byte	0x2
 1714 0833 0603     		.2byte	0x306
 1715 0835 19       		.uleb128 0x19
 1716 0836 3F070000 		.4byte	0x73f
 1717 083a D6010000 		.4byte	.LBB52
 1718 083e 06000000 		.4byte	.LBE52-.LBB52
 1719 0842 02       		.byte	0x2
 1720 0843 0703     		.2byte	0x307
 1721 0845 00       		.byte	0
 1722 0846 17       		.uleb128 0x17
 1723 0847 51070000 		.4byte	0x751
 1724 084b 18020000 		.4byte	.LBB54
 1725 084f 14000000 		.4byte	.LBE54-.LBB54
 1726 0853 01       		.byte	0x1
 1727 0854 F2       		.byte	0xf2
 1728 0855 83080000 		.4byte	0x883
 1729 0859 18       		.uleb128 0x18
 1730 085a 5E070000 		.4byte	0x75e
 1731 085e 68000000 		.4byte	.LLST4
 1732 0862 19       		.uleb128 0x19
 1733 0863 48070000 		.4byte	0x748
 1734 0867 22020000 		.4byte	.LBB56
 1735 086b 04000000 		.4byte	.LBE56-.LBB56
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 70


 1736 086f 02       		.byte	0x2
 1737 0870 0603     		.2byte	0x306
 1738 0872 19       		.uleb128 0x19
 1739 0873 3F070000 		.4byte	0x73f
 1740 0877 26020000 		.4byte	.LBB58
 1741 087b 06000000 		.4byte	.LBE58-.LBB58
 1742 087f 02       		.byte	0x2
 1743 0880 0703     		.2byte	0x307
 1744 0882 00       		.byte	0
 1745 0883 1A       		.uleb128 0x1a
 1746 0884 51070000 		.4byte	0x751
 1747 0888 B0020000 		.4byte	.LBB60
 1748 088c 14000000 		.4byte	.LBE60-.LBB60
 1749 0890 01       		.byte	0x1
 1750 0891 1201     		.2byte	0x112
 1751 0893 C1080000 		.4byte	0x8c1
 1752 0897 18       		.uleb128 0x18
 1753 0898 5E070000 		.4byte	0x75e
 1754 089c 7D000000 		.4byte	.LLST5
 1755 08a0 19       		.uleb128 0x19
 1756 08a1 48070000 		.4byte	0x748
 1757 08a5 BA020000 		.4byte	.LBB62
 1758 08a9 04000000 		.4byte	.LBE62-.LBB62
 1759 08ad 02       		.byte	0x2
 1760 08ae 0603     		.2byte	0x306
 1761 08b0 19       		.uleb128 0x19
 1762 08b1 3F070000 		.4byte	0x73f
 1763 08b5 BE020000 		.4byte	.LBB64
 1764 08b9 06000000 		.4byte	.LBE64-.LBB64
 1765 08bd 02       		.byte	0x2
 1766 08be 0703     		.2byte	0x307
 1767 08c0 00       		.byte	0
 1768 08c1 1B       		.uleb128 0x1b
 1769 08c2 68010000 		.4byte	.LVL6
 1770 08c6 7D090000 		.4byte	0x97d
 1771 08ca DE080000 		.4byte	0x8de
 1772 08ce 1C       		.uleb128 0x1c
 1773 08cf 01       		.uleb128 0x1
 1774 08d0 50       		.byte	0x50
 1775 08d1 05       		.uleb128 0x5
 1776 08d2 03       		.byte	0x3
 1777 08d3 00000000 		.4byte	.LC6
 1778 08d7 1C       		.uleb128 0x1c
 1779 08d8 01       		.uleb128 0x1
 1780 08d9 51       		.byte	0x51
 1781 08da 02       		.uleb128 0x2
 1782 08db 08       		.byte	0x8
 1783 08dc C7       		.byte	0xc7
 1784 08dd 00       		.byte	0
 1785 08de 1D       		.uleb128 0x1d
 1786 08df EE020000 		.4byte	.LVL14
 1787 08e3 7D090000 		.4byte	0x97d
 1788 08e7 1C       		.uleb128 0x1c
 1789 08e8 01       		.uleb128 0x1
 1790 08e9 50       		.byte	0x50
 1791 08ea 05       		.uleb128 0x5
 1792 08eb 03       		.byte	0x3
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 71


 1793 08ec 00000000 		.4byte	.LC6
 1794 08f0 1C       		.uleb128 0x1c
 1795 08f1 01       		.uleb128 0x1
 1796 08f2 51       		.byte	0x51
 1797 08f3 03       		.uleb128 0x3
 1798 08f4 0A       		.byte	0xa
 1799 08f5 2301     		.2byte	0x123
 1800 08f7 00       		.byte	0
 1801 08f8 00       		.byte	0
 1802 08f9 1E       		.uleb128 0x1e
 1803 08fa C9060000 		.4byte	.LASF166
 1804 08fe 07       		.byte	0x7
 1805 08ff A7       		.byte	0xa7
 1806 0900 04090000 		.4byte	0x904
 1807 0904 1F       		.uleb128 0x1f
 1808 0905 04       		.byte	0x4
 1809 0906 0A090000 		.4byte	0x90a
 1810 090a 20       		.uleb128 0x20
 1811 090b FB060000 		.4byte	0x6fb
 1812 090f 1E       		.uleb128 0x1e
 1813 0910 AD090000 		.4byte	.LASF167
 1814 0914 09       		.byte	0x9
 1815 0915 23       		.byte	0x23
 1816 0916 1A090000 		.4byte	0x91a
 1817 091a 0E       		.uleb128 0xe
 1818 091b 27070000 		.4byte	0x727
 1819 091f 1E       		.uleb128 0x1e
 1820 0920 0E050000 		.4byte	.LASF168
 1821 0924 09       		.byte	0x9
 1822 0925 27       		.byte	0x27
 1823 0926 1A090000 		.4byte	0x91a
 1824 092a 1E       		.uleb128 0x1e
 1825 092b 3A0A0000 		.4byte	.LASF169
 1826 092f 09       		.byte	0x9
 1827 0930 28       		.byte	0x28
 1828 0931 1A090000 		.4byte	0x91a
 1829 0935 1E       		.uleb128 0x1e
 1830 0936 F6090000 		.4byte	.LASF170
 1831 093a 09       		.byte	0x9
 1832 093b 2B       		.byte	0x2b
 1833 093c 40090000 		.4byte	0x940
 1834 0940 1F       		.uleb128 0x1f
 1835 0941 04       		.byte	0x4
 1836 0942 1A090000 		.4byte	0x91a
 1837 0946 1E       		.uleb128 0x1e
 1838 0947 C7000000 		.4byte	.LASF171
 1839 094b 09       		.byte	0x9
 1840 094c 2C       		.byte	0x2c
 1841 094d 1A090000 		.4byte	0x91a
 1842 0951 1E       		.uleb128 0x1e
 1843 0952 DD070000 		.4byte	.LASF172
 1844 0956 09       		.byte	0x9
 1845 0957 2D       		.byte	0x2d
 1846 0958 1A090000 		.4byte	0x91a
 1847 095c 1E       		.uleb128 0x1e
 1848 095d 3A020000 		.4byte	.LASF173
 1849 0961 09       		.byte	0x9
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 72


 1850 0962 30       		.byte	0x30
 1851 0963 40090000 		.4byte	0x940
 1852 0967 1E       		.uleb128 0x1e
 1853 0968 B7090000 		.4byte	.LASF174
 1854 096c 09       		.byte	0x9
 1855 096d 31       		.byte	0x31
 1856 096e 1A090000 		.4byte	0x91a
 1857 0972 1E       		.uleb128 0x1e
 1858 0973 01010000 		.4byte	.LASF175
 1859 0977 09       		.byte	0x9
 1860 0978 32       		.byte	0x32
 1861 0979 1A090000 		.4byte	0x91a
 1862 097d 21       		.uleb128 0x21
 1863 097e 35090000 		.4byte	.LASF183
 1864 0982 35090000 		.4byte	.LASF183
 1865 0986 08       		.byte	0x8
 1866 0987 9203     		.2byte	0x392
 1867 0989 00       		.byte	0
 1868              		.section	.debug_abbrev,"",%progbits
 1869              	.Ldebug_abbrev0:
 1870 0000 01       		.uleb128 0x1
 1871 0001 11       		.uleb128 0x11
 1872 0002 01       		.byte	0x1
 1873 0003 25       		.uleb128 0x25
 1874 0004 0E       		.uleb128 0xe
 1875 0005 13       		.uleb128 0x13
 1876 0006 0B       		.uleb128 0xb
 1877 0007 03       		.uleb128 0x3
 1878 0008 0E       		.uleb128 0xe
 1879 0009 1B       		.uleb128 0x1b
 1880 000a 0E       		.uleb128 0xe
 1881 000b 55       		.uleb128 0x55
 1882 000c 17       		.uleb128 0x17
 1883 000d 11       		.uleb128 0x11
 1884 000e 01       		.uleb128 0x1
 1885 000f 10       		.uleb128 0x10
 1886 0010 17       		.uleb128 0x17
 1887 0011 00       		.byte	0
 1888 0012 00       		.byte	0
 1889 0013 02       		.uleb128 0x2
 1890 0014 04       		.uleb128 0x4
 1891 0015 01       		.byte	0x1
 1892 0016 0B       		.uleb128 0xb
 1893 0017 0B       		.uleb128 0xb
 1894 0018 49       		.uleb128 0x49
 1895 0019 13       		.uleb128 0x13
 1896 001a 3A       		.uleb128 0x3a
 1897 001b 0B       		.uleb128 0xb
 1898 001c 3B       		.uleb128 0x3b
 1899 001d 0B       		.uleb128 0xb
 1900 001e 01       		.uleb128 0x1
 1901 001f 13       		.uleb128 0x13
 1902 0020 00       		.byte	0
 1903 0021 00       		.byte	0
 1904 0022 03       		.uleb128 0x3
 1905 0023 28       		.uleb128 0x28
 1906 0024 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 73


 1907 0025 03       		.uleb128 0x3
 1908 0026 0E       		.uleb128 0xe
 1909 0027 1C       		.uleb128 0x1c
 1910 0028 0D       		.uleb128 0xd
 1911 0029 00       		.byte	0
 1912 002a 00       		.byte	0
 1913 002b 04       		.uleb128 0x4
 1914 002c 28       		.uleb128 0x28
 1915 002d 00       		.byte	0
 1916 002e 03       		.uleb128 0x3
 1917 002f 0E       		.uleb128 0xe
 1918 0030 1C       		.uleb128 0x1c
 1919 0031 0B       		.uleb128 0xb
 1920 0032 00       		.byte	0
 1921 0033 00       		.byte	0
 1922 0034 05       		.uleb128 0x5
 1923 0035 24       		.uleb128 0x24
 1924 0036 00       		.byte	0
 1925 0037 0B       		.uleb128 0xb
 1926 0038 0B       		.uleb128 0xb
 1927 0039 3E       		.uleb128 0x3e
 1928 003a 0B       		.uleb128 0xb
 1929 003b 03       		.uleb128 0x3
 1930 003c 0E       		.uleb128 0xe
 1931 003d 00       		.byte	0
 1932 003e 00       		.byte	0
 1933 003f 06       		.uleb128 0x6
 1934 0040 16       		.uleb128 0x16
 1935 0041 00       		.byte	0
 1936 0042 03       		.uleb128 0x3
 1937 0043 0E       		.uleb128 0xe
 1938 0044 3A       		.uleb128 0x3a
 1939 0045 0B       		.uleb128 0xb
 1940 0046 3B       		.uleb128 0x3b
 1941 0047 0B       		.uleb128 0xb
 1942 0048 49       		.uleb128 0x49
 1943 0049 13       		.uleb128 0x13
 1944 004a 00       		.byte	0
 1945 004b 00       		.byte	0
 1946 004c 07       		.uleb128 0x7
 1947 004d 24       		.uleb128 0x24
 1948 004e 00       		.byte	0
 1949 004f 0B       		.uleb128 0xb
 1950 0050 0B       		.uleb128 0xb
 1951 0051 3E       		.uleb128 0x3e
 1952 0052 0B       		.uleb128 0xb
 1953 0053 03       		.uleb128 0x3
 1954 0054 08       		.uleb128 0x8
 1955 0055 00       		.byte	0
 1956 0056 00       		.byte	0
 1957 0057 08       		.uleb128 0x8
 1958 0058 13       		.uleb128 0x13
 1959 0059 01       		.byte	0x1
 1960 005a 0B       		.uleb128 0xb
 1961 005b 05       		.uleb128 0x5
 1962 005c 3A       		.uleb128 0x3a
 1963 005d 0B       		.uleb128 0xb
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 74


 1964 005e 3B       		.uleb128 0x3b
 1965 005f 05       		.uleb128 0x5
 1966 0060 01       		.uleb128 0x1
 1967 0061 13       		.uleb128 0x13
 1968 0062 00       		.byte	0
 1969 0063 00       		.byte	0
 1970 0064 09       		.uleb128 0x9
 1971 0065 0D       		.uleb128 0xd
 1972 0066 00       		.byte	0
 1973 0067 03       		.uleb128 0x3
 1974 0068 0E       		.uleb128 0xe
 1975 0069 3A       		.uleb128 0x3a
 1976 006a 0B       		.uleb128 0xb
 1977 006b 3B       		.uleb128 0x3b
 1978 006c 05       		.uleb128 0x5
 1979 006d 49       		.uleb128 0x49
 1980 006e 13       		.uleb128 0x13
 1981 006f 38       		.uleb128 0x38
 1982 0070 0B       		.uleb128 0xb
 1983 0071 00       		.byte	0
 1984 0072 00       		.byte	0
 1985 0073 0A       		.uleb128 0xa
 1986 0074 0D       		.uleb128 0xd
 1987 0075 00       		.byte	0
 1988 0076 03       		.uleb128 0x3
 1989 0077 0E       		.uleb128 0xe
 1990 0078 3A       		.uleb128 0x3a
 1991 0079 0B       		.uleb128 0xb
 1992 007a 3B       		.uleb128 0x3b
 1993 007b 05       		.uleb128 0x5
 1994 007c 49       		.uleb128 0x49
 1995 007d 13       		.uleb128 0x13
 1996 007e 38       		.uleb128 0x38
 1997 007f 05       		.uleb128 0x5
 1998 0080 00       		.byte	0
 1999 0081 00       		.byte	0
 2000 0082 0B       		.uleb128 0xb
 2001 0083 0D       		.uleb128 0xd
 2002 0084 00       		.byte	0
 2003 0085 03       		.uleb128 0x3
 2004 0086 08       		.uleb128 0x8
 2005 0087 3A       		.uleb128 0x3a
 2006 0088 0B       		.uleb128 0xb
 2007 0089 3B       		.uleb128 0x3b
 2008 008a 05       		.uleb128 0x5
 2009 008b 49       		.uleb128 0x49
 2010 008c 13       		.uleb128 0x13
 2011 008d 38       		.uleb128 0x38
 2012 008e 05       		.uleb128 0x5
 2013 008f 00       		.byte	0
 2014 0090 00       		.byte	0
 2015 0091 0C       		.uleb128 0xc
 2016 0092 01       		.uleb128 0x1
 2017 0093 01       		.byte	0x1
 2018 0094 49       		.uleb128 0x49
 2019 0095 13       		.uleb128 0x13
 2020 0096 01       		.uleb128 0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 75


 2021 0097 13       		.uleb128 0x13
 2022 0098 00       		.byte	0
 2023 0099 00       		.byte	0
 2024 009a 0D       		.uleb128 0xd
 2025 009b 21       		.uleb128 0x21
 2026 009c 00       		.byte	0
 2027 009d 49       		.uleb128 0x49
 2028 009e 13       		.uleb128 0x13
 2029 009f 2F       		.uleb128 0x2f
 2030 00a0 0B       		.uleb128 0xb
 2031 00a1 00       		.byte	0
 2032 00a2 00       		.byte	0
 2033 00a3 0E       		.uleb128 0xe
 2034 00a4 35       		.uleb128 0x35
 2035 00a5 00       		.byte	0
 2036 00a6 49       		.uleb128 0x49
 2037 00a7 13       		.uleb128 0x13
 2038 00a8 00       		.byte	0
 2039 00a9 00       		.byte	0
 2040 00aa 0F       		.uleb128 0xf
 2041 00ab 16       		.uleb128 0x16
 2042 00ac 00       		.byte	0
 2043 00ad 03       		.uleb128 0x3
 2044 00ae 0E       		.uleb128 0xe
 2045 00af 3A       		.uleb128 0x3a
 2046 00b0 0B       		.uleb128 0xb
 2047 00b1 3B       		.uleb128 0x3b
 2048 00b2 05       		.uleb128 0x5
 2049 00b3 49       		.uleb128 0x49
 2050 00b4 13       		.uleb128 0x13
 2051 00b5 00       		.byte	0
 2052 00b6 00       		.byte	0
 2053 00b7 10       		.uleb128 0x10
 2054 00b8 13       		.uleb128 0x13
 2055 00b9 01       		.byte	0x1
 2056 00ba 0B       		.uleb128 0xb
 2057 00bb 0B       		.uleb128 0xb
 2058 00bc 3A       		.uleb128 0x3a
 2059 00bd 0B       		.uleb128 0xb
 2060 00be 3B       		.uleb128 0x3b
 2061 00bf 0B       		.uleb128 0xb
 2062 00c0 01       		.uleb128 0x1
 2063 00c1 13       		.uleb128 0x13
 2064 00c2 00       		.byte	0
 2065 00c3 00       		.byte	0
 2066 00c4 11       		.uleb128 0x11
 2067 00c5 0D       		.uleb128 0xd
 2068 00c6 00       		.byte	0
 2069 00c7 03       		.uleb128 0x3
 2070 00c8 0E       		.uleb128 0xe
 2071 00c9 3A       		.uleb128 0x3a
 2072 00ca 0B       		.uleb128 0xb
 2073 00cb 3B       		.uleb128 0x3b
 2074 00cc 0B       		.uleb128 0xb
 2075 00cd 49       		.uleb128 0x49
 2076 00ce 13       		.uleb128 0x13
 2077 00cf 38       		.uleb128 0x38
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 76


 2078 00d0 0B       		.uleb128 0xb
 2079 00d1 00       		.byte	0
 2080 00d2 00       		.byte	0
 2081 00d3 12       		.uleb128 0x12
 2082 00d4 2E       		.uleb128 0x2e
 2083 00d5 00       		.byte	0
 2084 00d6 03       		.uleb128 0x3
 2085 00d7 0E       		.uleb128 0xe
 2086 00d8 3A       		.uleb128 0x3a
 2087 00d9 0B       		.uleb128 0xb
 2088 00da 3B       		.uleb128 0x3b
 2089 00db 05       		.uleb128 0x5
 2090 00dc 27       		.uleb128 0x27
 2091 00dd 19       		.uleb128 0x19
 2092 00de 20       		.uleb128 0x20
 2093 00df 0B       		.uleb128 0xb
 2094 00e0 00       		.byte	0
 2095 00e1 00       		.byte	0
 2096 00e2 13       		.uleb128 0x13
 2097 00e3 2E       		.uleb128 0x2e
 2098 00e4 01       		.byte	0x1
 2099 00e5 03       		.uleb128 0x3
 2100 00e6 0E       		.uleb128 0xe
 2101 00e7 3A       		.uleb128 0x3a
 2102 00e8 0B       		.uleb128 0xb
 2103 00e9 3B       		.uleb128 0x3b
 2104 00ea 05       		.uleb128 0x5
 2105 00eb 27       		.uleb128 0x27
 2106 00ec 19       		.uleb128 0x19
 2107 00ed 20       		.uleb128 0x20
 2108 00ee 0B       		.uleb128 0xb
 2109 00ef 01       		.uleb128 0x1
 2110 00f0 13       		.uleb128 0x13
 2111 00f1 00       		.byte	0
 2112 00f2 00       		.byte	0
 2113 00f3 14       		.uleb128 0x14
 2114 00f4 05       		.uleb128 0x5
 2115 00f5 00       		.byte	0
 2116 00f6 03       		.uleb128 0x3
 2117 00f7 0E       		.uleb128 0xe
 2118 00f8 3A       		.uleb128 0x3a
 2119 00f9 0B       		.uleb128 0xb
 2120 00fa 3B       		.uleb128 0x3b
 2121 00fb 05       		.uleb128 0x5
 2122 00fc 49       		.uleb128 0x49
 2123 00fd 13       		.uleb128 0x13
 2124 00fe 00       		.byte	0
 2125 00ff 00       		.byte	0
 2126 0100 15       		.uleb128 0x15
 2127 0101 2E       		.uleb128 0x2e
 2128 0102 01       		.byte	0x1
 2129 0103 3F       		.uleb128 0x3f
 2130 0104 19       		.uleb128 0x19
 2131 0105 03       		.uleb128 0x3
 2132 0106 0E       		.uleb128 0xe
 2133 0107 3A       		.uleb128 0x3a
 2134 0108 0B       		.uleb128 0xb
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 77


 2135 0109 3B       		.uleb128 0x3b
 2136 010a 0B       		.uleb128 0xb
 2137 010b 27       		.uleb128 0x27
 2138 010c 19       		.uleb128 0x19
 2139 010d 11       		.uleb128 0x11
 2140 010e 01       		.uleb128 0x1
 2141 010f 12       		.uleb128 0x12
 2142 0110 06       		.uleb128 0x6
 2143 0111 40       		.uleb128 0x40
 2144 0112 18       		.uleb128 0x18
 2145 0113 9742     		.uleb128 0x2117
 2146 0115 19       		.uleb128 0x19
 2147 0116 01       		.uleb128 0x1
 2148 0117 13       		.uleb128 0x13
 2149 0118 00       		.byte	0
 2150 0119 00       		.byte	0
 2151 011a 16       		.uleb128 0x16
 2152 011b 34       		.uleb128 0x34
 2153 011c 00       		.byte	0
 2154 011d 03       		.uleb128 0x3
 2155 011e 0E       		.uleb128 0xe
 2156 011f 3A       		.uleb128 0x3a
 2157 0120 0B       		.uleb128 0xb
 2158 0121 3B       		.uleb128 0x3b
 2159 0122 0B       		.uleb128 0xb
 2160 0123 49       		.uleb128 0x49
 2161 0124 13       		.uleb128 0x13
 2162 0125 02       		.uleb128 0x2
 2163 0126 17       		.uleb128 0x17
 2164 0127 00       		.byte	0
 2165 0128 00       		.byte	0
 2166 0129 17       		.uleb128 0x17
 2167 012a 1D       		.uleb128 0x1d
 2168 012b 01       		.byte	0x1
 2169 012c 31       		.uleb128 0x31
 2170 012d 13       		.uleb128 0x13
 2171 012e 11       		.uleb128 0x11
 2172 012f 01       		.uleb128 0x1
 2173 0130 12       		.uleb128 0x12
 2174 0131 06       		.uleb128 0x6
 2175 0132 58       		.uleb128 0x58
 2176 0133 0B       		.uleb128 0xb
 2177 0134 59       		.uleb128 0x59
 2178 0135 0B       		.uleb128 0xb
 2179 0136 01       		.uleb128 0x1
 2180 0137 13       		.uleb128 0x13
 2181 0138 00       		.byte	0
 2182 0139 00       		.byte	0
 2183 013a 18       		.uleb128 0x18
 2184 013b 05       		.uleb128 0x5
 2185 013c 00       		.byte	0
 2186 013d 31       		.uleb128 0x31
 2187 013e 13       		.uleb128 0x13
 2188 013f 02       		.uleb128 0x2
 2189 0140 17       		.uleb128 0x17
 2190 0141 00       		.byte	0
 2191 0142 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 78


 2192 0143 19       		.uleb128 0x19
 2193 0144 1D       		.uleb128 0x1d
 2194 0145 00       		.byte	0
 2195 0146 31       		.uleb128 0x31
 2196 0147 13       		.uleb128 0x13
 2197 0148 11       		.uleb128 0x11
 2198 0149 01       		.uleb128 0x1
 2199 014a 12       		.uleb128 0x12
 2200 014b 06       		.uleb128 0x6
 2201 014c 58       		.uleb128 0x58
 2202 014d 0B       		.uleb128 0xb
 2203 014e 59       		.uleb128 0x59
 2204 014f 05       		.uleb128 0x5
 2205 0150 00       		.byte	0
 2206 0151 00       		.byte	0
 2207 0152 1A       		.uleb128 0x1a
 2208 0153 1D       		.uleb128 0x1d
 2209 0154 01       		.byte	0x1
 2210 0155 31       		.uleb128 0x31
 2211 0156 13       		.uleb128 0x13
 2212 0157 11       		.uleb128 0x11
 2213 0158 01       		.uleb128 0x1
 2214 0159 12       		.uleb128 0x12
 2215 015a 06       		.uleb128 0x6
 2216 015b 58       		.uleb128 0x58
 2217 015c 0B       		.uleb128 0xb
 2218 015d 59       		.uleb128 0x59
 2219 015e 05       		.uleb128 0x5
 2220 015f 01       		.uleb128 0x1
 2221 0160 13       		.uleb128 0x13
 2222 0161 00       		.byte	0
 2223 0162 00       		.byte	0
 2224 0163 1B       		.uleb128 0x1b
 2225 0164 898201   		.uleb128 0x4109
 2226 0167 01       		.byte	0x1
 2227 0168 11       		.uleb128 0x11
 2228 0169 01       		.uleb128 0x1
 2229 016a 31       		.uleb128 0x31
 2230 016b 13       		.uleb128 0x13
 2231 016c 01       		.uleb128 0x1
 2232 016d 13       		.uleb128 0x13
 2233 016e 00       		.byte	0
 2234 016f 00       		.byte	0
 2235 0170 1C       		.uleb128 0x1c
 2236 0171 8A8201   		.uleb128 0x410a
 2237 0174 00       		.byte	0
 2238 0175 02       		.uleb128 0x2
 2239 0176 18       		.uleb128 0x18
 2240 0177 9142     		.uleb128 0x2111
 2241 0179 18       		.uleb128 0x18
 2242 017a 00       		.byte	0
 2243 017b 00       		.byte	0
 2244 017c 1D       		.uleb128 0x1d
 2245 017d 898201   		.uleb128 0x4109
 2246 0180 01       		.byte	0x1
 2247 0181 11       		.uleb128 0x11
 2248 0182 01       		.uleb128 0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 79


 2249 0183 31       		.uleb128 0x31
 2250 0184 13       		.uleb128 0x13
 2251 0185 00       		.byte	0
 2252 0186 00       		.byte	0
 2253 0187 1E       		.uleb128 0x1e
 2254 0188 34       		.uleb128 0x34
 2255 0189 00       		.byte	0
 2256 018a 03       		.uleb128 0x3
 2257 018b 0E       		.uleb128 0xe
 2258 018c 3A       		.uleb128 0x3a
 2259 018d 0B       		.uleb128 0xb
 2260 018e 3B       		.uleb128 0x3b
 2261 018f 0B       		.uleb128 0xb
 2262 0190 49       		.uleb128 0x49
 2263 0191 13       		.uleb128 0x13
 2264 0192 3F       		.uleb128 0x3f
 2265 0193 19       		.uleb128 0x19
 2266 0194 3C       		.uleb128 0x3c
 2267 0195 19       		.uleb128 0x19
 2268 0196 00       		.byte	0
 2269 0197 00       		.byte	0
 2270 0198 1F       		.uleb128 0x1f
 2271 0199 0F       		.uleb128 0xf
 2272 019a 00       		.byte	0
 2273 019b 0B       		.uleb128 0xb
 2274 019c 0B       		.uleb128 0xb
 2275 019d 49       		.uleb128 0x49
 2276 019e 13       		.uleb128 0x13
 2277 019f 00       		.byte	0
 2278 01a0 00       		.byte	0
 2279 01a1 20       		.uleb128 0x20
 2280 01a2 26       		.uleb128 0x26
 2281 01a3 00       		.byte	0
 2282 01a4 49       		.uleb128 0x49
 2283 01a5 13       		.uleb128 0x13
 2284 01a6 00       		.byte	0
 2285 01a7 00       		.byte	0
 2286 01a8 21       		.uleb128 0x21
 2287 01a9 2E       		.uleb128 0x2e
 2288 01aa 00       		.byte	0
 2289 01ab 3F       		.uleb128 0x3f
 2290 01ac 19       		.uleb128 0x19
 2291 01ad 3C       		.uleb128 0x3c
 2292 01ae 19       		.uleb128 0x19
 2293 01af 6E       		.uleb128 0x6e
 2294 01b0 0E       		.uleb128 0xe
 2295 01b1 03       		.uleb128 0x3
 2296 01b2 0E       		.uleb128 0xe
 2297 01b3 3A       		.uleb128 0x3a
 2298 01b4 0B       		.uleb128 0xb
 2299 01b5 3B       		.uleb128 0x3b
 2300 01b6 05       		.uleb128 0x5
 2301 01b7 00       		.byte	0
 2302 01b8 00       		.byte	0
 2303 01b9 00       		.byte	0
 2304              		.section	.debug_loc,"",%progbits
 2305              	.Ldebug_loc0:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 80


 2306              	.LLST0:
 2307 0000 08000000 		.4byte	.LVL0
 2308 0004 3E000000 		.4byte	.LVL1
 2309 0008 0100     		.2byte	0x1
 2310 000a 54       		.byte	0x54
 2311 000b 3E000000 		.4byte	.LVL1
 2312 000f 6C010000 		.4byte	.LVL7
 2313 0013 0100     		.2byte	0x1
 2314 0015 55       		.byte	0x55
 2315 0016 6C010000 		.4byte	.LVL7
 2316 001a 28030000 		.4byte	.LVL15
 2317 001e 0100     		.2byte	0x1
 2318 0020 54       		.byte	0x54
 2319 0021 00000000 		.4byte	0
 2320 0025 00000000 		.4byte	0
 2321              	.LLST1:
 2322 0029 9E000000 		.4byte	.LVL2
 2323 002d B4000000 		.4byte	.LVL3
 2324 0031 0300     		.2byte	0x3
 2325 0033 08       		.byte	0x8
 2326 0034 7A       		.byte	0x7a
 2327 0035 9F       		.byte	0x9f
 2328 0036 00000000 		.4byte	0
 2329 003a 00000000 		.4byte	0
 2330              	.LLST2:
 2331 003e 28010000 		.4byte	.LVL4
 2332 0042 3E010000 		.4byte	.LVL5
 2333 0046 0300     		.2byte	0x3
 2334 0048 08       		.byte	0x8
 2335 0049 7A       		.byte	0x7a
 2336 004a 9F       		.byte	0x9f
 2337 004b 00000000 		.4byte	0
 2338 004f 00000000 		.4byte	0
 2339              	.LLST3:
 2340 0053 C8010000 		.4byte	.LVL8
 2341 0057 DC010000 		.4byte	.LVL9
 2342 005b 0300     		.2byte	0x3
 2343 005d 08       		.byte	0x8
 2344 005e 7A       		.byte	0x7a
 2345 005f 9F       		.byte	0x9f
 2346 0060 00000000 		.4byte	0
 2347 0064 00000000 		.4byte	0
 2348              	.LLST4:
 2349 0068 18020000 		.4byte	.LVL10
 2350 006c 2C020000 		.4byte	.LVL11
 2351 0070 0300     		.2byte	0x3
 2352 0072 08       		.byte	0x8
 2353 0073 7A       		.byte	0x7a
 2354 0074 9F       		.byte	0x9f
 2355 0075 00000000 		.4byte	0
 2356 0079 00000000 		.4byte	0
 2357              	.LLST5:
 2358 007d B0020000 		.4byte	.LVL12
 2359 0081 C4020000 		.4byte	.LVL13
 2360 0085 0300     		.2byte	0x3
 2361 0087 08       		.byte	0x8
 2362 0088 7A       		.byte	0x7a
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 81


 2363 0089 9F       		.byte	0x9f
 2364 008a 00000000 		.4byte	0
 2365 008e 00000000 		.4byte	0
 2366              		.section	.debug_aranges,"",%progbits
 2367 0000 1C000000 		.4byte	0x1c
 2368 0004 0200     		.2byte	0x2
 2369 0006 00000000 		.4byte	.Ldebug_info0
 2370 000a 04       		.byte	0x4
 2371 000b 00       		.byte	0
 2372 000c 0000     		.2byte	0
 2373 000e 0000     		.2byte	0
 2374 0010 00000000 		.4byte	.LFB47
 2375 0014 70030000 		.4byte	.LFE47-.LFB47
 2376 0018 00000000 		.4byte	0
 2377 001c 00000000 		.4byte	0
 2378              		.section	.debug_ranges,"",%progbits
 2379              	.Ldebug_ranges0:
 2380 0000 00000000 		.4byte	.LFB47
 2381 0004 70030000 		.4byte	.LFE47
 2382 0008 00000000 		.4byte	0
 2383 000c 00000000 		.4byte	0
 2384              		.section	.debug_line,"",%progbits
 2385              	.Ldebug_line0:
 2386 0000 71030000 		.section	.debug_str,"MS",%progbits,1
 2386      02005902 
 2386      00000201 
 2386      FB0E0D00 
 2386      01010101 
 2387              	.LASF106:
 2388 0000 70726F74 		.ascii	"protBusMasterMask\000"
 2388      4275734D 
 2388      61737465 
 2388      724D6173 
 2388      6B00
 2389              	.LASF65:
 2390 0012 49435052 		.ascii	"ICPR\000"
 2390      00
 2391              	.LASF116:
 2392 0017 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2392      6843746C 
 2392      4D61696E 
 2392      57733346 
 2392      72657100 
 2393              	.LASF138:
 2394 002b 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2394      50727443 
 2394      6667496E 
 2394      4F666673 
 2394      657400
 2395              	.LASF21:
 2396 003e 4E766963 		.ascii	"NvicMux15_IRQn\000"
 2396      4D757831 
 2396      355F4952 
 2396      516E00
 2397              	.LASF82:
 2398 004d 63727970 		.ascii	"cryptoVersion\000"
 2398      746F5665 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 82


 2398      7273696F 
 2398      6E00
 2399              	.LASF100:
 2400 005b 70657269 		.ascii	"periClockNr\000"
 2400      436C6F63 
 2400      6B4E7200 
 2401              	.LASF78:
 2402 0067 70617373 		.ascii	"passBase\000"
 2402      42617365 
 2402      00
 2403              	.LASF0:
 2404 0070 52657365 		.ascii	"Reset_IRQn\000"
 2404      745F4952 
 2404      516E00
 2405              	.LASF91:
 2406 007b 63707573 		.ascii	"cpussIpcIrqNr\000"
 2406      73497063 
 2406      4972714E 
 2406      7200
 2407              	.LASF43:
 2408 0089 5F5F7569 		.ascii	"__uint8_t\000"
 2408      6E74385F 
 2408      7400
 2409              	.LASF135:
 2410 0093 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2410      44697632 
 2410      345F3543 
 2410      746C4F66 
 2410      66736574 
 2411              	.LASF181:
 2412 00a8 4932435F 		.ascii	"I2C_ISR\000"
 2412      49535200 
 2413              	.LASF142:
 2414 00b0 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 2414      73436D34 
 2414      436C6F63 
 2414      6B43746C 
 2414      4F666673 
 2415              	.LASF171:
 2416 00c7 4932435F 		.ascii	"I2C_mstrRdBufSize\000"
 2416      6D737472 
 2416      52644275 
 2416      6653697A 
 2416      6500
 2417              	.LASF71:
 2418 00d9 63707573 		.ascii	"cpussBase\000"
 2418      73426173 
 2418      6500
 2419              	.LASF32:
 2420 00e3 4E766963 		.ascii	"NvicMux26_IRQn\000"
 2420      4D757832 
 2420      365F4952 
 2420      516E00
 2421              	.LASF120:
 2422 00f2 64774368 		.ascii	"dwChCtlPrioPos\000"
 2422      43746C50 
 2422      72696F50 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 83


 2422      6F7300
 2423              	.LASF175:
 2424 0101 4932435F 		.ascii	"I2C_mstrWrBufIndex\000"
 2424      6D737472 
 2424      57724275 
 2424      66496E64 
 2424      657800
 2425              	.LASF52:
 2426 0114 6C6F6E67 		.ascii	"long long unsigned int\000"
 2426      206C6F6E 
 2426      6720756E 
 2426      7369676E 
 2426      65642069 
 2427              	.LASF124:
 2428 012b 70657269 		.ascii	"periTrCmdOffset\000"
 2428      5472436D 
 2428      644F6666 
 2428      73657400 
 2429              	.LASF148:
 2430 013b 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 2430      73537973 
 2430      5469636B 
 2430      43746C4F 
 2430      66667365 
 2431              	.LASF63:
 2432 0151 49535052 		.ascii	"ISPR\000"
 2432      00
 2433              	.LASF30:
 2434 0156 4E766963 		.ascii	"NvicMux24_IRQn\000"
 2434      4D757832 
 2434      345F4952 
 2434      516E00
 2435              	.LASF109:
 2436 0165 666C6173 		.ascii	"flashPipeRequired\000"
 2436      68506970 
 2436      65526571 
 2436      75697265 
 2436      6400
 2437              	.LASF113:
 2438 0177 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 2438      6843746C 
 2438      4D61696E 
 2438      57733046 
 2438      72657100 
 2439              	.LASF55:
 2440 018b 696E7431 		.ascii	"int16_t\000"
 2440      365F7400 
 2441              	.LASF51:
 2442 0193 6C6F6E67 		.ascii	"long long int\000"
 2442      206C6F6E 
 2442      6720696E 
 2442      7400
 2443              	.LASF41:
 2444 01a1 7369676E 		.ascii	"signed char\000"
 2444      65642063 
 2444      68617200 
 2445              	.LASF129:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 84


 2446 01ad 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2446      44697643 
 2446      6D645479 
 2446      70655365 
 2446      6C506F73 
 2447              	.LASF22:
 2448 01c2 4E766963 		.ascii	"NvicMux16_IRQn\000"
 2448      4D757831 
 2448      365F4952 
 2448      516E00
 2449              	.LASF72:
 2450 01d1 666C6173 		.ascii	"flashcBase\000"
 2450      68634261 
 2450      736500
 2451              	.LASF75:
 2452 01dc 70726F74 		.ascii	"protBase\000"
 2452      42617365 
 2452      00
 2453              	.LASF87:
 2454 01e5 69706356 		.ascii	"ipcVersion\000"
 2454      65727369 
 2454      6F6E00
 2455              	.LASF149:
 2456 01f0 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2456      73436D30 
 2456      4E6D6943 
 2456      746C4F66 
 2456      66736574 
 2457              	.LASF9:
 2458 0205 4E766963 		.ascii	"NvicMux3_IRQn\000"
 2458      4D757833 
 2458      5F495251 
 2458      6E00
 2459              	.LASF76:
 2460 0213 6873696F 		.ascii	"hsiomBase\000"
 2460      6D426173 
 2460      6500
 2461              	.LASF48:
 2462 021d 6C6F6E67 		.ascii	"long int\000"
 2462      20696E74 
 2462      00
 2463              	.LASF139:
 2464 0226 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2464      50727443 
 2464      66674F75 
 2464      744F6666 
 2464      73657400 
 2465              	.LASF173:
 2466 023a 4932435F 		.ascii	"I2C_mstrWrBufPtr\000"
 2466      6D737472 
 2466      57724275 
 2466      66507472 
 2466      00
 2467              	.LASF107:
 2468 024b 63727970 		.ascii	"cryptoMemSize\000"
 2468      746F4D65 
 2468      6D53697A 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 85


 2468      6500
 2469              	.LASF34:
 2470 0259 4E766963 		.ascii	"NvicMux28_IRQn\000"
 2470      4D757832 
 2470      385F4952 
 2470      516E00
 2471              	.LASF73:
 2472 0268 70657269 		.ascii	"periBase\000"
 2472      42617365 
 2472      00
 2473              	.LASF162:
 2474 0271 75696E74 		.ascii	"uint8\000"
 2474      3800
 2475              	.LASF105:
 2476 0277 73797350 		.ascii	"sysPmSimoPresent\000"
 2476      6D53696D 
 2476      6F507265 
 2476      73656E74 
 2476      00
 2477              	.LASF95:
 2478 0288 63707573 		.ascii	"cpussFmIrq\000"
 2478      73466D49 
 2478      727100
 2479              	.LASF161:
 2480 0293 646F7562 		.ascii	"double\000"
 2480      6C6500
 2481              	.LASF134:
 2482 029a 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 2482      44697631 
 2482      365F3543 
 2482      746C4F66 
 2482      66736574 
 2483              	.LASF98:
 2484 02af 73727373 		.ascii	"srssNumPll\000"
 2484      4E756D50 
 2484      6C6C00
 2485              	.LASF132:
 2486 02ba 70657269 		.ascii	"periDiv8CtlOffset\000"
 2486      44697638 
 2486      43746C4F 
 2486      66667365 
 2486      7400
 2487              	.LASF46:
 2488 02cc 73686F72 		.ascii	"short unsigned int\000"
 2488      7420756E 
 2488      7369676E 
 2488      65642069 
 2488      6E7400
 2489              	.LASF2:
 2490 02df 48617264 		.ascii	"HardFault_IRQn\000"
 2490      4661756C 
 2490      745F4952 
 2490      516E00
 2491              	.LASF37:
 2492 02ee 4E766963 		.ascii	"NvicMux31_IRQn\000"
 2492      4D757833 
 2492      315F4952 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 86


 2492      516E00
 2493              	.LASF23:
 2494 02fd 4E766963 		.ascii	"NvicMux17_IRQn\000"
 2494      4D757831 
 2494      375F4952 
 2494      516E00
 2495              	.LASF179:
 2496 030c 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 2496      49435F44 
 2496      69736162 
 2496      6C654952 
 2496      5100
 2497              	.LASF49:
 2498 031e 5F5F7569 		.ascii	"__uint32_t\000"
 2498      6E743332 
 2498      5F7400
 2499              	.LASF102:
 2500 0329 70617373 		.ascii	"passSarChannels\000"
 2500      53617243 
 2500      68616E6E 
 2500      656C7300 
 2501              	.LASF44:
 2502 0339 5F5F696E 		.ascii	"__int16_t\000"
 2502      7431365F 
 2502      7400
 2503              	.LASF10:
 2504 0343 4E766963 		.ascii	"NvicMux4_IRQn\000"
 2504      4D757834 
 2504      5F495251 
 2504      6E00
 2505              	.LASF145:
 2506 0351 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 2506      73436D34 
 2506      50777243 
 2506      746C4F66 
 2506      66736574 
 2507              	.LASF140:
 2508 0366 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2508      50727443 
 2508      66675369 
 2508      6F4F6666 
 2508      73657400 
 2509              	.LASF92:
 2510 037a 63707573 		.ascii	"cpussDwChNr\000"
 2510      73447743 
 2510      684E7200 
 2511              	.LASF177:
 2512 0386 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_INT.c\000"
 2512      72617465 
 2512      645F536F 
 2512      75726365 
 2512      5C50536F 
 2513              	.LASF53:
 2514 03a7 756E7369 		.ascii	"unsigned int\000"
 2514      676E6564 
 2514      20696E74 
 2514      00
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 87


 2515              	.LASF26:
 2516 03b4 4E766963 		.ascii	"NvicMux20_IRQn\000"
 2516      4D757832 
 2516      305F4952 
 2516      516E00
 2517              	.LASF56:
 2518 03c3 75696E74 		.ascii	"uint16_t\000"
 2518      31365F74 
 2518      00
 2519              	.LASF35:
 2520 03cc 4E766963 		.ascii	"NvicMux29_IRQn\000"
 2520      4D757832 
 2520      395F4952 
 2520      516E00
 2521              	.LASF158:
 2522 03db 63686172 		.ascii	"char_t\000"
 2522      5F7400
 2523              	.LASF125:
 2524 03e2 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 2524      5472436D 
 2524      64477253 
 2524      656C4D73 
 2524      6B00
 2525              	.LASF50:
 2526 03f4 6C6F6E67 		.ascii	"long unsigned int\000"
 2526      20756E73 
 2526      69676E65 
 2526      6420696E 
 2526      7400
 2527              	.LASF18:
 2528 0406 4E766963 		.ascii	"NvicMux12_IRQn\000"
 2528      4D757831 
 2528      325F4952 
 2528      516E00
 2529              	.LASF90:
 2530 0415 63707573 		.ascii	"cpussIpcNr\000"
 2530      73497063 
 2530      4E7200
 2531              	.LASF77:
 2532 0420 6770696F 		.ascii	"gpioBase\000"
 2532      42617365 
 2532      00
 2533              	.LASF103:
 2534 0429 65704D6F 		.ascii	"epMonitorNr\000"
 2534      6E69746F 
 2534      724E7200 
 2535              	.LASF115:
 2536 0435 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 2536      6843746C 
 2536      4D61696E 
 2536      57733246 
 2536      72657100 
 2537              	.LASF14:
 2538 0449 4E766963 		.ascii	"NvicMux8_IRQn\000"
 2538      4D757838 
 2538      5F495251 
 2538      6E00
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 88


 2539              	.LASF126:
 2540 0457 70657269 		.ascii	"periTrGrOffset\000"
 2540      54724772 
 2540      4F666673 
 2540      657400
 2541              	.LASF153:
 2542 0466 63707573 		.ascii	"cpussRam1Ctl0\000"
 2542      7352616D 
 2542      3143746C 
 2542      3000
 2543              	.LASF127:
 2544 0474 70657269 		.ascii	"periTrGrSize\000"
 2544      54724772 
 2544      53697A65 
 2544      00
 2545              	.LASF85:
 2546 0481 6770696F 		.ascii	"gpioVersion\000"
 2546      56657273 
 2546      696F6E00 
 2547              	.LASF157:
 2548 048d 63795F73 		.ascii	"cy_stc_device_t\000"
 2548      74635F64 
 2548      65766963 
 2548      655F7400 
 2549              	.LASF27:
 2550 049d 4E766963 		.ascii	"NvicMux21_IRQn\000"
 2550      4D757832 
 2550      315F4952 
 2550      516E00
 2551              	.LASF165:
 2552 04ac 5F5F4453 		.ascii	"__DSB\000"
 2552      4200
 2553              	.LASF150:
 2554 04b2 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 2554      73436D34 
 2554      4E6D6943 
 2554      746C4F66 
 2554      66736574 
 2555              	.LASF5:
 2556 04c7 53797354 		.ascii	"SysTick_IRQn\000"
 2556      69636B5F 
 2556      4952516E 
 2556      00
 2557              	.LASF146:
 2558 04d4 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2558      73547269 
 2558      6D52616D 
 2558      43746C4F 
 2558      66667365 
 2559              	.LASF141:
 2560 04ea 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2560      73436D30 
 2560      436C6F63 
 2560      6B43746C 
 2560      4F666673 
 2561              	.LASF81:
 2562 0501 63707573 		.ascii	"cpussVersion\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 89


 2562      73566572 
 2562      73696F6E 
 2562      00
 2563              	.LASF168:
 2564 050e 4932435F 		.ascii	"I2C_mstrStatus\000"
 2564      6D737472 
 2564      53746174 
 2564      757300
 2565              	.LASF180:
 2566 051d 4952516E 		.ascii	"IRQn\000"
 2566      00
 2567              	.LASF88:
 2568 0522 70657269 		.ascii	"periVersion\000"
 2568      56657273 
 2568      696F6E00 
 2569              	.LASF144:
 2570 052e 63707573 		.ascii	"cpussCm0StatusOffset\000"
 2570      73436D30 
 2570      53746174 
 2570      75734F66 
 2570      66736574 
 2571              	.LASF178:
 2572 0543 433A5C55 		.ascii	"C:\\Users\\shizh\\Desktop\\ECMO\\ecmo_psoc6_ws\\CY8"
 2572      73657273 
 2572      5C736869 
 2572      7A685C44 
 2572      65736B74 
 2573 0570 4350524F 		.ascii	"CPROTO-063-BLE_Master.cydsn\000"
 2573      544F2D30 
 2573      36332D42 
 2573      4C455F4D 
 2573      61737465 
 2574              	.LASF68:
 2575 058c 73697A65 		.ascii	"sizetype\000"
 2575      74797065 
 2575      00
 2576              	.LASF6:
 2577 0595 4E766963 		.ascii	"NvicMux0_IRQn\000"
 2577      4D757830 
 2577      5F495251 
 2577      6E00
 2578              	.LASF118:
 2579 05a3 64774368 		.ascii	"dwChOffset\000"
 2579      4F666673 
 2579      657400
 2580              	.LASF15:
 2581 05ae 4E766963 		.ascii	"NvicMux9_IRQn\000"
 2581      4D757839 
 2581      5F495251 
 2581      6E00
 2582              	.LASF3:
 2583 05bc 53564361 		.ascii	"SVCall_IRQn\000"
 2583      6C6C5F49 
 2583      52516E00 
 2584              	.LASF19:
 2585 05c8 4E766963 		.ascii	"NvicMux13_IRQn\000"
 2585      4D757831 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 90


 2585      335F4952 
 2585      516E00
 2586              	.LASF93:
 2587 05d7 63707573 		.ascii	"cpussFlashPaSize\000"
 2587      73466C61 
 2587      73685061 
 2587      53697A65 
 2587      00
 2588              	.LASF131:
 2589 05e8 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2589      44697643 
 2589      6D645061 
 2589      54797065 
 2589      53656C50 
 2590              	.LASF25:
 2591 05ff 4E766963 		.ascii	"NvicMux19_IRQn\000"
 2591      4D757831 
 2591      395F4952 
 2591      516E00
 2592              	.LASF154:
 2593 060e 63707573 		.ascii	"cpussRam2Ctl0\000"
 2593      7352616D 
 2593      3243746C 
 2593      3000
 2594              	.LASF182:
 2595 061c 746D7043 		.ascii	"tmpCsr\000"
 2595      737200
 2596              	.LASF31:
 2597 0623 4E766963 		.ascii	"NvicMux25_IRQn\000"
 2597      4D757832 
 2597      355F4952 
 2597      516E00
 2598              	.LASF89:
 2599 0632 70726F74 		.ascii	"protVersion\000"
 2599      56657273 
 2599      696F6E00 
 2600              	.LASF122:
 2601 063e 64775374 		.ascii	"dwStatusChIdxPos\000"
 2601      61747573 
 2601      43684964 
 2601      78506F73 
 2601      00
 2602              	.LASF164:
 2603 064f 5F5F4953 		.ascii	"__ISB\000"
 2603      4200
 2604              	.LASF104:
 2605 0655 75646250 		.ascii	"udbPresent\000"
 2605      72657365 
 2605      6E7400
 2606              	.LASF61:
 2607 0660 49434552 		.ascii	"ICER\000"
 2607      00
 2608              	.LASF84:
 2609 0665 666C6173 		.ascii	"flashcVersion\000"
 2609      68635665 
 2609      7273696F 
 2609      6E00
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 91


 2610              	.LASF80:
 2611 0673 63727970 		.ascii	"cryptoBase\000"
 2611      746F4261 
 2611      736500
 2612              	.LASF101:
 2613 067e 736D6966 		.ascii	"smifDeviceNr\000"
 2613      44657669 
 2613      63654E72 
 2613      00
 2614              	.LASF8:
 2615 068b 4E766963 		.ascii	"NvicMux2_IRQn\000"
 2615      4D757832 
 2615      5F495251 
 2615      6E00
 2616              	.LASF160:
 2617 0699 666C6F61 		.ascii	"float\000"
 2617      7400
 2618              	.LASF123:
 2619 069f 64775374 		.ascii	"dwStatusChIdxMsk\000"
 2619      61747573 
 2619      43684964 
 2619      784D736B 
 2619      00
 2620              	.LASF20:
 2621 06b0 4E766963 		.ascii	"NvicMux14_IRQn\000"
 2621      4D757831 
 2621      345F4952 
 2621      516E00
 2622              	.LASF60:
 2623 06bf 52455345 		.ascii	"RESERVED0\000"
 2623      52564544 
 2623      3000
 2624              	.LASF166:
 2625 06c9 63795F64 		.ascii	"cy_device\000"
 2625      65766963 
 2625      6500
 2626              	.LASF66:
 2627 06d3 52455345 		.ascii	"RESERVED3\000"
 2627      52564544 
 2627      3300
 2628              	.LASF151:
 2629 06dd 63707573 		.ascii	"cpussRomCtl\000"
 2629      73526F6D 
 2629      43746C00 
 2630              	.LASF121:
 2631 06e9 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 2631      43746C50 
 2631      7265656D 
 2631      70746162 
 2631      6C65506F 
 2632              	.LASF163:
 2633 06ff 72656738 		.ascii	"reg8\000"
 2633      00
 2634              	.LASF74:
 2635 0704 75646242 		.ascii	"udbBase\000"
 2635      61736500 
 2636              	.LASF57:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 92


 2637 070c 696E7433 		.ascii	"int32_t\000"
 2637      325F7400 
 2638              	.LASF40:
 2639 0714 756E7369 		.ascii	"unsigned char\000"
 2639      676E6564 
 2639      20636861 
 2639      7200
 2640              	.LASF117:
 2641 0722 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 2641      6843746C 
 2641      4D61696E 
 2641      57733446 
 2641      72657100 
 2642              	.LASF156:
 2643 0736 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2643      6F636B53 
 2643      74617475 
 2643      734F6666 
 2643      73657400 
 2644              	.LASF38:
 2645 074a 756E636F 		.ascii	"unconnected_IRQn\000"
 2645      6E6E6563 
 2645      7465645F 
 2645      4952516E 
 2645      00
 2646              	.LASF39:
 2647 075b 73686F72 		.ascii	"short int\000"
 2647      7420696E 
 2647      7400
 2648              	.LASF59:
 2649 0765 49534552 		.ascii	"ISER\000"
 2649      00
 2650              	.LASF69:
 2651 076a 4E564943 		.ascii	"NVIC_Type\000"
 2651      5F547970 
 2651      6500
 2652              	.LASF128:
 2653 0774 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 2653      44697643 
 2653      6D644469 
 2653      7653656C 
 2653      4D736B00 
 2654              	.LASF64:
 2655 0788 52455345 		.ascii	"RESERVED2\000"
 2655      52564544 
 2655      3200
 2656              	.LASF11:
 2657 0792 4E766963 		.ascii	"NvicMux5_IRQn\000"
 2657      4D757835 
 2657      5F495251 
 2657      6E00
 2658              	.LASF99:
 2659 07a0 73727373 		.ascii	"srssNumHfroot\000"
 2659      4E756D48 
 2659      66726F6F 
 2659      7400
 2660              	.LASF67:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 93


 2661 07ae 52455345 		.ascii	"RESERVED4\000"
 2661      52564544 
 2661      3400
 2662              	.LASF112:
 2663 07b8 666C6173 		.ascii	"flashEraseDelay\000"
 2663      68457261 
 2663      73654465 
 2663      6C617900 
 2664              	.LASF58:
 2665 07c8 75696E74 		.ascii	"uint32_t\000"
 2665      33325F74 
 2665      00
 2666              	.LASF4:
 2667 07d1 50656E64 		.ascii	"PendSV_IRQn\000"
 2667      53565F49 
 2667      52516E00 
 2668              	.LASF172:
 2669 07dd 4932435F 		.ascii	"I2C_mstrRdBufIndex\000"
 2669      6D737472 
 2669      52644275 
 2669      66496E64 
 2669      657800
 2670              	.LASF176:
 2671 07f0 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2671      43313120 
 2671      352E342E 
 2671      31203230 
 2671      31363036 
 2672 0823 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0plus -mthumb -"
 2672      20726576 
 2672      6973696F 
 2672      6E203233 
 2672      37373135 
 2673 0856 67202D4F 		.ascii	"g -Og -ffunction-sections -ffat-lto-objects\000"
 2673      67202D66 
 2673      66756E63 
 2673      74696F6E 
 2673      2D736563 
 2674              	.LASF70:
 2675 0882 6C6F6E67 		.ascii	"long double\000"
 2675      20646F75 
 2675      626C6500 
 2676              	.LASF159:
 2677 088e 63686172 		.ascii	"char\000"
 2677      00
 2678              	.LASF24:
 2679 0893 4E766963 		.ascii	"NvicMux18_IRQn\000"
 2679      4D757831 
 2679      385F4952 
 2679      516E00
 2680              	.LASF152:
 2681 08a2 63707573 		.ascii	"cpussRam0Ctl0\000"
 2681      7352616D 
 2681      3043746C 
 2681      3000
 2682              	.LASF45:
 2683 08b0 5F5F7569 		.ascii	"__uint16_t\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 94


 2683      6E743136 
 2683      5F7400
 2684              	.LASF42:
 2685 08bb 4952516E 		.ascii	"IRQn_Type\000"
 2685      5F547970 
 2685      6500
 2686              	.LASF133:
 2687 08c5 70657269 		.ascii	"periDiv16CtlOffset\000"
 2687      44697631 
 2687      3643746C 
 2687      4F666673 
 2687      657400
 2688              	.LASF33:
 2689 08d8 4E766963 		.ascii	"NvicMux27_IRQn\000"
 2689      4D757832 
 2689      375F4952 
 2689      516E00
 2690              	.LASF1:
 2691 08e7 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2691      61736B61 
 2691      626C6549 
 2691      6E745F49 
 2691      52516E00 
 2692              	.LASF47:
 2693 08fb 5F5F696E 		.ascii	"__int32_t\000"
 2693      7433325F 
 2693      7400
 2694              	.LASF86:
 2695 0905 6873696F 		.ascii	"hsiomVersion\000"
 2695      6D566572 
 2695      73696F6E 
 2695      00
 2696              	.LASF16:
 2697 0912 4E766963 		.ascii	"NvicMux10_IRQn\000"
 2697      4D757831 
 2697      305F4952 
 2697      516E00
 2698              	.LASF114:
 2699 0921 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2699      6843746C 
 2699      4D61696E 
 2699      57733146 
 2699      72657100 
 2700              	.LASF183:
 2701 0935 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 2701      79734C69 
 2701      625F4173 
 2701      73657274 
 2701      4661696C 
 2702              	.LASF119:
 2703 094c 64774368 		.ascii	"dwChSize\000"
 2703      53697A65 
 2703      00
 2704              	.LASF155:
 2705 0955 69706353 		.ascii	"ipcStructSize\000"
 2705      74727563 
 2705      7453697A 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 95


 2705      6500
 2706              	.LASF12:
 2707 0963 4E766963 		.ascii	"NvicMux6_IRQn\000"
 2707      4D757836 
 2707      5F495251 
 2707      6E00
 2708              	.LASF94:
 2709 0971 63707573 		.ascii	"cpussIpc0Irq\000"
 2709      73497063 
 2709      30497271 
 2709      00
 2710              	.LASF36:
 2711 097e 4E766963 		.ascii	"NvicMux30_IRQn\000"
 2711      4D757833 
 2711      305F4952 
 2711      516E00
 2712              	.LASF137:
 2713 098d 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 2713      50727443 
 2713      66674F66 
 2713      66736574 
 2713      00
 2714              	.LASF28:
 2715 099e 4E766963 		.ascii	"NvicMux22_IRQn\000"
 2715      4D757832 
 2715      325F4952 
 2715      516E00
 2716              	.LASF167:
 2717 09ad 4932435F 		.ascii	"I2C_state\000"
 2717      73746174 
 2717      6500
 2718              	.LASF174:
 2719 09b7 4932435F 		.ascii	"I2C_mstrWrBufSize\000"
 2719      6D737472 
 2719      57724275 
 2719      6653697A 
 2719      6500
 2720              	.LASF96:
 2721 09c9 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2721      734E6F74 
 2721      436F6E6E 
 2721      65637465 
 2721      64497271 
 2722              	.LASF110:
 2723 09de 666C6173 		.ascii	"flashWriteDelay\000"
 2723      68577269 
 2723      74654465 
 2723      6C617900 
 2724              	.LASF54:
 2725 09ee 75696E74 		.ascii	"uint8_t\000"
 2725      385F7400 
 2726              	.LASF170:
 2727 09f6 4932435F 		.ascii	"I2C_mstrRdBufPtr\000"
 2727      6D737472 
 2727      52644275 
 2727      66507472 
 2727      00
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 96


 2728              	.LASF62:
 2729 0a07 52534552 		.ascii	"RSERVED1\000"
 2729      56454431 
 2729      00
 2730              	.LASF143:
 2731 0a10 63707573 		.ascii	"cpussCm4StatusOffset\000"
 2731      73436D34 
 2731      53746174 
 2731      75734F66 
 2731      66736574 
 2732              	.LASF136:
 2733 0a25 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 2733      50727449 
 2733      6E747243 
 2733      66674F66 
 2733      66736574 
 2734              	.LASF169:
 2735 0a3a 4932435F 		.ascii	"I2C_mstrControl\000"
 2735      6D737472 
 2735      436F6E74 
 2735      726F6C00 
 2736              	.LASF7:
 2737 0a4a 4E766963 		.ascii	"NvicMux1_IRQn\000"
 2737      4D757831 
 2737      5F495251 
 2737      6E00
 2738              	.LASF17:
 2739 0a58 4E766963 		.ascii	"NvicMux11_IRQn\000"
 2739      4D757831 
 2739      315F4952 
 2739      516E00
 2740              	.LASF147:
 2741 0a67 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 2741      73547269 
 2741      6D526F6D 
 2741      43746C4F 
 2741      66667365 
 2742              	.LASF97:
 2743 0a7d 73727373 		.ascii	"srssNumClkpath\000"
 2743      4E756D43 
 2743      6C6B7061 
 2743      746800
 2744              	.LASF83:
 2745 0a8c 64775665 		.ascii	"dwVersion\000"
 2745      7273696F 
 2745      6E00
 2746              	.LASF79:
 2747 0a96 69706342 		.ascii	"ipcBase\000"
 2747      61736500 
 2748              	.LASF13:
 2749 0a9e 4E766963 		.ascii	"NvicMux7_IRQn\000"
 2749      4D757837 
 2749      5F495251 
 2749      6E00
 2750              	.LASF130:
 2751 0aac 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2751      44697643 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLMFfky.s 			page 97


 2751      6D645061 
 2751      44697653 
 2751      656C506F 
 2752              	.LASF111:
 2753 0ac2 666C6173 		.ascii	"flashProgramDelay\000"
 2753      6850726F 
 2753      6772616D 
 2753      44656C61 
 2753      7900
 2754              	.LASF108:
 2755 0ad4 666C6173 		.ascii	"flashRwwRequired\000"
 2755      68527777 
 2755      52657175 
 2755      69726564 
 2755      00
 2756              	.LASF29:
 2757 0ae5 4E766963 		.ascii	"NvicMux23_IRQn\000"
 2757      4D757832 
 2757      335F4952 
 2757      516E00
 2758              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
