$date
	Fri Jun  5 14:40:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fsm $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module test $end
$var wire 1 " clock $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 1 ! out $end
$var reg 2 % state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
0#
0"
0!
$end
#5000
1"
#8000
1#
#10000
0"
#15000
1"
#18000
0$
0#
#20000
0"
#25000
b1 %
1"
#30000
0"
#35000
1"
#38000
1#
#40000
0"
#45000
1!
b10 %
1"
#50000
0"
#55000
0!
1"
#58000
0#
#60000
0"
#65000
1!
b1 %
1"
#68000
0!
b0 %
1$
#70000
0"
#75000
1"
#78000
0$
#80000
0"
#85000
b1 %
1"
#88000
b0 %
1$
1#
#90000
0"
#95000
1"
#98000
0$
#100000
0"
#105000
b10 %
1"
#108000
b0 %
1$
0#
#110000
0"
#115000
1"
#118000
0$
1#
#120000
0"
#125000
b10 %
1"
#128000
b0 %
1$
#130000
0"
#135000
1"
#138000
