$date
	Thu May 19 20:13:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_or $end
$var reg 2 ! x [1:0] $end
$scope module orr $end
$var wire 2 " x [1:0] $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
b0 "
b0 !
$end
#20
b1 !
b1 "
#60
b10 !
b10 "
#120
1#
b11 !
b11 "
#200
