WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2500089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2500089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 9029663 heartbeat IPC: 1.531 cumulative IPC: 1.531 (Simulation time: 00 hr 01 min 45 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 6529576 cumulative IPC: 1.531 (Simulation time: 00 hr 01 min 45 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 6529576 cumulative IPC: 1.531 (Simulation time: 00 hr 01 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_17B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.531 instructions: 10000001 cycles: 6529576
CPU 0 Branch Prediction Accuracy: 96.73% MPKI: 10.62 Average ROB Occupancy at Mispredict: 43.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0038
BRANCH_INDIRECT: 0.0987
BRANCH_CONDITIONAL: 10.5
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0.0011
BRANCH_RETURN: 0.0299

LLC TOTAL        ACCESS:      40619 HIT:       8438 MISS:      32181
LLC LOAD         ACCESS:      33965 HIT:       6400 MISS:      27565
LLC RFO          ACCESS:       1176 HIT:         10 MISS:       1166
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1863 HIT:       1863 MISS:          0
LLC TRANSLATION  ACCESS:       3615 HIT:        165 MISS:       3450
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 907.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1022250 HIT:     992484 MISS:      29766
cpu0_DTLB LOAD         ACCESS:    1022250 HIT:     992484 MISS:      29766
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 263.9 cycles
cpu0_ITLB TOTAL        ACCESS:      72307 HIT:      71835 MISS:        472
cpu0_ITLB LOAD         ACCESS:      72307 HIT:      71835 MISS:        472
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 14.36 cycles
cpu0_L1D TOTAL        ACCESS:    1165585 HIT:    1110808 MISS:      54777
cpu0_L1D LOAD         ACCESS:     761999 HIT:     717570 MISS:      44429
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     383050 HIT:     376777 MISS:       6273
cpu0_L1D TRANSLATION  ACCESS:      20536 HIT:      16461 MISS:       4075
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 533.8 cycles
cpu0_L1I TOTAL        ACCESS:      79899 HIT:      79456 MISS:        443
cpu0_L1I LOAD         ACCESS:      79899 HIT:      79456 MISS:        443
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 58.21 cycles
cpu0_L2C TOTAL        ACCESS:      41277 HIT:       2511 MISS:      38766
cpu0_L2C LOAD         ACCESS:      34444 HIT:        479 MISS:      33965
cpu0_L2C RFO          ACCESS:       1314 HIT:        138 MISS:       1176
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1709 HIT:       1699 MISS:         10
cpu0_L2C TRANSLATION  ACCESS:       3810 HIT:        195 MISS:       3615
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 773.8 cycles
cpu0_STLB TOTAL        ACCESS:      21877 HIT:       1527 MISS:      20350
cpu0_STLB LOAD         ACCESS:      21877 HIT:       1527 MISS:      20350
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 395.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13141
  ROW_BUFFER_MISS:      19040
 AVG DBUS CONGESTED CYCLE: 3.849
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        182
  FULL:       1352
