#FPGA
# ignore Quartus II generated folders
FPGA/*_sim
FPGA/db
FPGA/greybox_tmp
FPGA/incremental_db
FPGA/simulation
FPGA/testbench
FPGA/timing
FPGA/**/.qsys_edit
FPGA/printer_system.asm.rpt.htm_files
FPGA/printer_system.fit.rpt.htm_files
FPGA/printer_system.flow.rpt.htm_files
FPGA/printer_system.map.rpt.htm_files
FPGA/printer_system.sta.rpt.htm_files
FPGA/QSYS_components/adc_control
FPGA/QSYS_components/soc_system
HPS/control_system/bin
HPS/control_system/build
HPS/control_system/.idea

# ignore Quartus II generated files
FPGA/**/*_generation_script*
FPGA/**/*_inst.vhd
FPGA/**/*.bak
FPGA/**/*.cmp
FPGA/**/*.done
FPGA/**/*.eqn
FPGA/**/*.html
FPGA/**/*.jdi
FPGA/**/*.jpg
FPGA/**/*.mif
FPGA/**/*.pin
FPGA/**/*.pof
FPGA/**/*.ptf.*
FPGA/**/*.qar
FPGA/**/*.qarlog
FPGA/**/*.qws
FPGA/**/*.rpt
FPGA/**/*.smsg
FPGA/**/*.sopc_builder
FPGA/**/*.summary
FPGA/**/*.tcl
FPGA/*.txt
FPGA/v*~
FPGA/**/*example*
FPGA/**/*sopc_*
FPGA/PLLJ_PLLSPE_INFO.txt
FPGA/source/testbench/python/.idea/workspace.xml



# ignore ModelSim generated files and directories (temp files and so on)
FPGA/ModelSim/[_@]*

# ignore compilation output of ModelSim
FPGA/ModelSim/*.mti
FPGA/ModelSim/*.dat
FPGA/ModelSim/*.dbs
FPGA/ModelSim/*.psm
FPGA/ModelSim/*.bak
FPGA/ModelSim/*.cmp
FPGA/ModelSim/*.jpg
FPGA/ModelSim/*.html
FPGA/ModelSim/*.bsf

# ignore simulation output of ModelSim
FPGA/ModelSim/wlf*
FPGA/ModelSim/*.wlf
FPGA/ModelSim/*.vstf
FPGA/ModelSim/*.ucdb
FPGA/ModelSim/cov*/
FPGA/ModelSim/transcript*
FPGA/ModelSim/sc_dpiheader.h
FPGA/ModelSim/vsim.dbg

#HPS
