// Seed: 1007184182
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output tri0 id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output wor id_12,
    input tri1 id_13,
    input supply1 id_14,
    output wand id_15
);
  assign id_11 = 1 - (id_0) - 1 > id_1;
  always_latch if (1);
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = id_0;
  assign id_2 = id_0;
  id_3(
      id_0, id_0
  ); module_0(
      id_0, id_2, id_2, id_2, id_2, id_2, id_2, id_0, id_2, id_2, id_2, id_2, id_2, id_0, id_2, id_2
  );
  wire id_4;
endmodule
