/* SPDX-License-Identifier: GPL-2.0 */
/*
 *    Hantro driver public header file.
 *
 *    Copyright (c) 2017 - 2020, VeriSilicon Inc.
 *    Copyright (c) 2020 - 2021, Intel Corporation
 */

#ifndef __HANTRO_H__
#define __HANTRO_H__

#include <linux/platform_device.h>
#include <drm/drm.h>
#include <drm/drm_drv.h>
#include "hantro_metadata.h"

#define CONFIG_HWDEC	BIT(0)
#define CONFIG_HWENC	BIT(1)
#define CONFIG_L2CACHE	BIT(2)
#define CONFIG_DEC400	BIT(3)

#define KCORE(id)	((u32)(id) & 0xff)
#define NODETYPE(id)	(((u32)(id) >> 8) & 0xff)
#define DEVICE_ID(id)	((u32)(id) >> 16)

/*
 * device index definition is unchanged.
 * for dec400/cache NODE(id) refers to its parent core number based on NODETYPE
 * for dec/enc, NODE(id) refers to its core num, and NODETYPE is useless.
 */
/* node type for NODETYPE(id), apply to be expanded */

typedef enum {
	VC8000E,
	VC8000D_0,
	VC8000D_1,
	DECODER_G1_0,
	DECODER_G1_1,
	DECODER_G2_0,
	DECODER_G2_1,
} cache_client_type;

typedef enum {
	DIR_RD = 0,
	DIR_WR,
	DIR_BI
} driver_cache_dir;

struct hantro_drm_fb {
	struct drm_framebuffer fb;
	struct drm_gem_object *obj[4];
};

#define VSI_META_MAGIC		0x34636565

/**
 * The memta data location information exchange IOCTRL parameters.
 */
struct hantro_metainfo_params {
	int handle; /* the handle of current bo */
	struct viv_vidmem_metadata info; /* the meta data */
};

struct dmapriv {
	struct viv_vidmem_metadata meta_data_info;
	u32 magic_num; //should be VSI_META_MAGIC
	void *self; //ptr of parent cma obj
};

struct drm_gem_hantro_object {
	/* base of gem object */
	struct drm_gem_object base;

	/* following is private data for hantro object */
	dma_addr_t paddr;
	struct sg_table *sgt;
	struct device *memdev;

	/* For objects with DMA memory allocated by GEM CMA */
	void *vaddr;
	struct page *pageaddr;
	struct page **pages;
	unsigned long num_pages;
	/* fence ref */
	struct dma_resv kresv;
	unsigned int ctxno;
	int handle;
	int fd;
	struct device_info *pdevice;
	struct drm_file *file_priv;
	int flag;
	/* common meta information for dec400, MUST next to base */
	struct dmapriv dmapriv;
};

struct hantro_fencecheck {
	unsigned int handle;
	int ready;
};

struct hantro_domainset {
	unsigned int handle;
	unsigned int writedomain;
	unsigned int readdomain;
};

struct hantro_addrmap {
	unsigned int handle;
	unsigned long long vm_addr;
	unsigned long long phy_addr;
};

struct hantro_regtransfer {
	unsigned long coreid;
	unsigned long offset;
	unsigned long size;
	const void *data;
	int benc; /* encoder core or decoder core */
	int direction; /* 0=read, 1=write */
};

struct hantro_corenum {
	unsigned int deccore;
	unsigned int enccore;
};

#define HANTRO_FENCE_WRITE 1
struct hantro_acquirebuf {
	unsigned long handle;
	unsigned long flags;
	unsigned long timeout;
	unsigned long fence_handle;
};

struct hantro_releasebuf {
	unsigned long fence_handle;
};

struct core_desc {
	__u32 id; /* id of the core */
	__u32 *regs; /* pointer to user registers */
	__u32 size; /* size of register space */
	__u32 reg_id;
};

struct hantro_client {
	int clientid;
	int deviceid;
	unsigned long width; /*buffer size*/
	unsigned long height;
	int profile;
	int codec;
	struct drm_file *file;
};

/************* some cache related defines   ************/
/* Define Cache&Shaper Offset from common base */
#define SHAPER_OFFSET			(0x8 << 2)
#define CACHE_ONLY_OFFSET		(0x8 << 2)
#define CACHE_WITH_SHAPER_OFFSET	(0x80 << 2)
/************* some cache related defines  end ************/

/* Ioctl definitions */
/* hantro drm related */
#define HANTRO_IOCTL_START (DRM_COMMAND_BASE)
#define DRM_IOCTL_HANTRO_TESTCMD DRM_IOWR(HANTRO_IOCTL_START, unsigned int)
#define DRM_IOCTL_HANTRO_GETPADDR                                              \
	DRM_IOWR(HANTRO_IOCTL_START + 1, struct hantro_addrmap)
#define DRM_IOCTL_HANTRO_HWCFG DRM_IO(HANTRO_IOCTL_START + 2)
#define DRM_IOCTL_HANTRO_TESTREADY                                             \
	DRM_IOWR(HANTRO_IOCTL_START + 3, struct hantro_fencecheck)
#define DRM_IOCTL_HANTRO_SETDOMAIN                                             \
	DRM_IOWR(HANTRO_IOCTL_START + 4, struct hantro_domainset)
#define DRM_IOCTL_HANTRO_ACQUIREBUF                                            \
	DRM_IOWR(HANTRO_IOCTL_START + 6, struct hantro_acquirebuf)
#define DRM_IOCTL_HANTRO_RELEASEBUF                                            \
	DRM_IOWR(HANTRO_IOCTL_START + 7, struct hantro_releasebuf)
#define DRM_IOCTL_HANTRO_GETPRIMEADDR                                          \
	DRM_IOWR(HANTRO_IOCTL_START + 8, unsigned long *)
#define DRM_IOCTL_HANTRO_PTR_PHYADDR                                           \
	DRM_IOWR(HANTRO_IOCTL_START + 9, unsigned long *)
#define DRM_IOCTL_HANTRO_QUERY_METADATA                                        \
	DRM_IOWR(HANTRO_IOCTL_START + 10, struct hantro_metainfo_params)
#define DRM_IOCTL_HANTRO_UPDATE_METADATA                                       \
	DRM_IOWR(HANTRO_IOCTL_START + 11, struct hantro_metainfo_params)
#define DRM_IOCTL_HANTRO_ADD_CLIENT                                            \
	DRM_IOWR(HANTRO_IOCTL_START + 12, struct hantro_client)
#define DRM_IOCTL_HANTRO_REMOVE_CLIENT                                         \
	DRM_IOWR(HANTRO_IOCTL_START + 13, struct hantro_client)

/* hantro enc related */
#define HX280ENC_IOC_START DRM_IO(HANTRO_IOCTL_START + 17)
#define HX280ENC_IOCGHWOFFSET                                                  \
	DRM_IOR(HANTRO_IOCTL_START + 17, unsigned long long *)
#define HX280ENC_IOCGHWIOSIZE DRM_IOWR(HANTRO_IOCTL_START + 18, unsigned long *)
#define HX280ENC_IOC_CLI DRM_IO(HANTRO_IOCTL_START + 19)
#define HX280ENC_IOC_STI DRM_IO(HANTRO_IOCTL_START + 20)
#define HX280ENC_IOCHARDRESET                                                  \
	DRM_IO(HANTRO_IOCTL_START + 21) /* debugging tool */
#define HX280ENC_IOCGSRAMOFFSET                                                \
	DRM_IOR(HANTRO_IOCTL_START + 22, unsigned long long *)
#define HX280ENC_IOCGSRAMEIOSIZE                                               \
	DRM_IOR(HANTRO_IOCTL_START + 23, unsigned int *)
#define HX280ENC_IOCH_ENC_RESERVE                                              \
	DRM_IOWR(HANTRO_IOCTL_START + 24, unsigned long *)
#define HX280ENC_IOCH_ENC_RELEASE                                              \
	DRM_IOW(HANTRO_IOCTL_START + 25, unsigned long *)
#define HX280ENC_IOCG_CORE_NUM DRM_IO(HANTRO_IOCTL_START + 26)
#define HX280ENC_IOCG_CORE_WAIT                                                \
	DRM_IOWR(HANTRO_IOCTL_START + 27, unsigned int *)
#define HX280ENC_IOC_END DRM_IO(HANTRO_IOCTL_START + 32)

/* device related */
#define HANTRODEVICE_IOC_START DRM_IO(HANTRO_IOCTL_START + 33)
#define DRM_IOCTL_HANTRO_GET_DEVICENUM DRM_IO(HANTRO_IOCTL_START + 33)
#define HANTRODEVICE_IOC_END DRM_IO(HANTRO_IOCTL_START + 40)

/* hantro dec related */
#define HANTRODEC_IOC_START DRM_IO(HANTRO_IOCTL_START + 41)
#define HANTRODEC_PP_INSTANCE DRM_IO(HANTRO_IOCTL_START + 41)
#define HANTRODEC_HW_PERFORMANCE DRM_IO(HANTRO_IOCTL_START + 42)
#define HANTRODEC_IOCGHWOFFSET                                                 \
	DRM_IOWR(HANTRO_IOCTL_START + 43, unsigned long long *)
#define HANTRODEC_IOCGHWIOSIZE DRM_IOWR(HANTRO_IOCTL_START + 44, unsigned int *)
#define HANTRODEC_IOC_CLI DRM_IO(HANTRO_IOCTL_START + 45)
#define HANTRODEC_IOC_STI DRM_IO(HANTRO_IOCTL_START + 46)
#define HANTRODEC_IOC_MC_OFFSETS                                               \
	DRM_IOWR(HANTRO_IOCTL_START + 47, unsigned long long *)
#define HANTRODEC_IOC_MC_CORES DRM_IO(HANTRO_IOCTL_START + 48)
#define HANTRODEC_IOCS_DEC_PUSH_REG                                            \
	DRM_IOW(HANTRO_IOCTL_START + 49, struct core_desc *)
#define HANTRODEC_IOCS_PP_PUSH_REG                                             \
	DRM_IOW(HANTRO_IOCTL_START + 50, struct core_desc *)
#define HANTRODEC_IOCH_DEC_RESERVE                                             \
	DRM_IOW(HANTRO_IOCTL_START + 51, unsigned long long *)
#define HANTRODEC_IOCT_DEC_RELEASE DRM_IO(HANTRO_IOCTL_START + 52)
#define HANTRODEC_IOCQ_PP_RESERVE DRM_IO(HANTRO_IOCTL_START + 53)
#define HANTRODEC_IOCT_PP_RELEASE DRM_IO(HANTRO_IOCTL_START + 54)
#define HANTRODEC_IOCX_DEC_WAIT                                                \
	DRM_IOW(HANTRO_IOCTL_START + 55, struct core_desc *)
#define HANTRODEC_IOCX_PP_WAIT                                                 \
	DRM_IOWR(HANTRO_IOCTL_START + 56, struct core_desc *)
#define HANTRODEC_IOCS_DEC_PULL_REG                                            \
	DRM_IOWR(HANTRO_IOCTL_START + 57, struct core_desc *)
#define HANTRODEC_IOCS_PP_PULL_REG                                             \
	DRM_IOWR(HANTRO_IOCTL_START + 58, struct core_desc *)
#define HANTRODEC_IOCG_CORE_WAIT DRM_IO(HANTRO_IOCTL_START + 59)
#define HANTRODEC_IOX_ASIC_ID DRM_IO(HANTRO_IOCTL_START + 60)
#define HANTRODEC_IOCG_CORE_ID                                                 \
	DRM_IOW(HANTRO_IOCTL_START + 61, unsigned long long *)
#define HANTRODEC_IOCS_DEC_WRITE_REG                                           \
	DRM_IOW(HANTRO_IOCTL_START + 62, struct core_desc *)
#define HANTRODEC_IOCS_DEC_READ_REG                                            \
	DRM_IOWR(HANTRO_IOCTL_START + 63, struct core_desc *)
#define HANTRODEC_DEBUG_STATUS DRM_IO(HANTRO_IOCTL_START + 64)
#define HANTRODEC_IOX_ASIC_BUILD_ID                                            \
	DRM_IOWR(HANTRO_IOCTL_START + 65, unsigned int *)

#define HANTRODEC_IOC_END DRM_IO(HANTRO_IOCTL_START + 79)

/* hantro cache related */
#define HANTROCACHE_IOC_START DRM_IO(HANTRO_IOCTL_START + 80)
#define CACHE_IOCGHWOFFSET                                                     \
	DRM_IOR(HANTRO_IOCTL_START + 80, unsigned long long *)
#define CACHE_IOCGHWIOSIZE DRM_IO(HANTRO_IOCTL_START + 81)
#define CACHE_IOCHARDRESET DRM_IO(HANTRO_IOCTL_START + 82) /* debugging tool */
#define CACHE_IOCH_HW_RESERVE                                                  \
	DRM_IOW(HANTRO_IOCTL_START + 83, unsigned long long *)
#define CACHE_IOCH_HW_RELEASE DRM_IO(HANTRO_IOCTL_START + 84)
#define CACHE_IOCG_CORE_NUM DRM_IO(HANTRO_IOCTL_START + 85)
#define CACHE_IOCG_ABORT_WAIT DRM_IO(HANTRO_IOCTL_START + 86)
#define HANTROCACHE_IOC_END DRM_IO(HANTRO_IOCTL_START + 89)
#define HANTRODEC400_IOC_START DRM_IO(HANTRO_IOCTL_START + 90)
#define DEC400_IOCGHWIOSIZE DRM_IO(HANTRO_IOCTL_START + 90)
#define DEC400_IOCS_DEC_WRITE_REG                                              \
	DRM_IOW(HANTRO_IOCTL_START + 91, struct core_desc *)
#define DEC400_IOCS_DEC_READ_REG                                               \
	DRM_IOWR(HANTRO_IOCTL_START + 92, struct core_desc *)
#define DEC400_IOCS_DEC_PUSH_REG                                               \
	DRM_IOW(HANTRO_IOCTL_START + 93, struct core_desc *)
#define DEC400_IOCGHWOFFSET                                                    \
	DRM_IOWR(HANTRO_IOCTL_START + 94, unsigned long long *)
#define HANTRODEC400_IOC_END DRM_IO(HANTRO_IOCTL_START + 99)

#endif /* __HANTRO_H__ */
