<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Robert Thacker | Genetic Logic Lab</title><link>/author/robert-thacker/</link><atom:link href="/author/robert-thacker/index.xml" rel="self" type="application/rss+xml"/><description>Robert Thacker</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Fri, 01 Apr 2011 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Robert Thacker</title><link>/author/robert-thacker/</link></image><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/little-verification-2011/</guid><description/></item><item><title>A New Verification Method For Embedded Systems</title><link>/publication/thacker-new-2009-1/</link><pubDate>Tue, 01 Dec 2009 00:00:00 +0000</pubDate><guid>/publication/thacker-new-2009-1/</guid><description/></item><item><title>Synthesis of timed circuits using BDDs</title><link>/publication/thacker-synthesis-1997/</link><pubDate>Thu, 01 May 1997 00:00:00 +0000</pubDate><guid>/publication/thacker-synthesis-1997/</guid><description/></item></channel></rss>