\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+:\+:\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields Struct Reference}
\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields}\index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aa6af3762c925593d337b907d0c40e65c}{L\+C\+TL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aabf617439c190d91980d447ee2d9cb30}{D\+TW}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_afc2a4d1b01e428c19d343ee37386b075}{D3\+CD}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a74efdc2968daad795cebcbf4d506e1dd}{E\+M\+O\+DE}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aae2b398a2adb9403102b1f22dfb8d5d7}{C\+D\+TL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a2b8fd3f5f7fd223b514ecedff4283cad}{C\+D\+SS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a432f62d94b9b32c6c5fd9e4c424cfead}{D\+M\+AS}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_abaa8920c4a4f71380cbfe55b305a2e45}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 6
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_ac66b9fc57052baeed9766adbda373f01}{S\+A\+B\+G\+R\+EQ}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a8ecc5b816e2e4a739f66461d7b96cd37}{C\+R\+EQ}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a55ed296293769a41ce03b0f73875a4fa}{R\+W\+C\+TL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_add78a47eea96b04c23bdaf27d778c0b3}{I\+A\+BG}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a09209eeb5ab3209c2914fbbe3238d51e}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a1d43aabb771ff15057354c64fc49a31f}{W\+E\+C\+I\+NT}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_adfe2e82324607b89002df1ffa5ee7dc9}{W\+E\+C\+I\+NS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aeb4e4061b8679bd03f32dbfc82595102}{W\+E\+C\+RM}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a11c34509cbdc4a204fac7f6a649c1feb}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 5
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!C\+D\+SS@{C\+D\+SS}}
\index{C\+D\+SS@{C\+D\+SS}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+D\+SS}{CDSS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+C\+D\+SS}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a2b8fd3f5f7fd223b514ecedff4283cad}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a2b8fd3f5f7fd223b514ecedff4283cad}
\mbox{[}7\mbox{]} Card Detect Signal Selection \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!C\+D\+TL@{C\+D\+TL}}
\index{C\+D\+TL@{C\+D\+TL}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+D\+TL}{CDTL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+C\+D\+TL}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aae2b398a2adb9403102b1f22dfb8d5d7}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aae2b398a2adb9403102b1f22dfb8d5d7}
\mbox{[}6\mbox{]} Card Detect Test Level \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!C\+R\+EQ@{C\+R\+EQ}}
\index{C\+R\+EQ@{C\+R\+EQ}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+R\+EQ}{CREQ}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+C\+R\+EQ}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a8ecc5b816e2e4a739f66461d7b96cd37}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a8ecc5b816e2e4a739f66461d7b96cd37}
\mbox{[}17\mbox{]} Continue Request \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!D3\+CD@{D3\+CD}}
\index{D3\+CD@{D3\+CD}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D3\+CD}{D3CD}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+D3\+CD}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_afc2a4d1b01e428c19d343ee37386b075}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_afc2a4d1b01e428c19d343ee37386b075}
\mbox{[}3\mbox{]} D\+A\+T3 As Card Detection Pin \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!D\+M\+AS@{D\+M\+AS}}
\index{D\+M\+AS@{D\+M\+AS}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+M\+AS}{DMAS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+D\+M\+AS}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a432f62d94b9b32c6c5fd9e4c424cfead}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a432f62d94b9b32c6c5fd9e4c424cfead}
\mbox{[}9\+:8\mbox{]} D\+MA Select \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!D\+TW@{D\+TW}}
\index{D\+TW@{D\+TW}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+TW}{DTW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+D\+TW}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aabf617439c190d91980d447ee2d9cb30}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aabf617439c190d91980d447ee2d9cb30}
\mbox{[}2\+:1\mbox{]} Data Transfer Width \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!E\+M\+O\+DE@{E\+M\+O\+DE}}
\index{E\+M\+O\+DE@{E\+M\+O\+DE}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+M\+O\+DE}{EMODE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+E\+M\+O\+DE}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a74efdc2968daad795cebcbf4d506e1dd}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a74efdc2968daad795cebcbf4d506e1dd}
\mbox{[}5\+:4\mbox{]} Endian Mode \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!I\+A\+BG@{I\+A\+BG}}
\index{I\+A\+BG@{I\+A\+BG}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+A\+BG}{IABG}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+I\+A\+BG}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_add78a47eea96b04c23bdaf27d778c0b3}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_add78a47eea96b04c23bdaf27d778c0b3}
\mbox{[}19\mbox{]} Interrupt At Block Gap \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!L\+C\+TL@{L\+C\+TL}}
\index{L\+C\+TL@{L\+C\+TL}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+C\+TL}{LCTL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+L\+C\+TL}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aa6af3762c925593d337b907d0c40e65c}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aa6af3762c925593d337b907d0c40e65c}
\mbox{[}0\mbox{]} L\+ED Control \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_abaa8920c4a4f71380cbfe55b305a2e45}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_abaa8920c4a4f71380cbfe55b305a2e45}
\mbox{[}15\+:10\mbox{]} \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a09209eeb5ab3209c2914fbbe3238d51e}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a09209eeb5ab3209c2914fbbe3238d51e}
\mbox{[}23\+:20\mbox{]} \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a11c34509cbdc4a204fac7f6a649c1feb}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a11c34509cbdc4a204fac7f6a649c1feb}
\mbox{[}31\+:27\mbox{]} \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!R\+W\+C\+TL@{R\+W\+C\+TL}}
\index{R\+W\+C\+TL@{R\+W\+C\+TL}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+W\+C\+TL}{RWCTL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+R\+W\+C\+TL}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a55ed296293769a41ce03b0f73875a4fa}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a55ed296293769a41ce03b0f73875a4fa}
\mbox{[}18\mbox{]} Read Wait Control \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!S\+A\+B\+G\+R\+EQ@{S\+A\+B\+G\+R\+EQ}}
\index{S\+A\+B\+G\+R\+EQ@{S\+A\+B\+G\+R\+EQ}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+A\+B\+G\+R\+EQ}{SABGREQ}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+S\+A\+B\+G\+R\+EQ}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_ac66b9fc57052baeed9766adbda373f01}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_ac66b9fc57052baeed9766adbda373f01}
\mbox{[}16\mbox{]} Stop At Block Gap Request \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!W\+E\+C\+I\+NS@{W\+E\+C\+I\+NS}}
\index{W\+E\+C\+I\+NS@{W\+E\+C\+I\+NS}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+E\+C\+I\+NS}{WECINS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+W\+E\+C\+I\+NS}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_adfe2e82324607b89002df1ffa5ee7dc9}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_adfe2e82324607b89002df1ffa5ee7dc9}
\mbox{[}25\mbox{]} Wakeup Event Enable On SD Card Insertion \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!W\+E\+C\+I\+NT@{W\+E\+C\+I\+NT}}
\index{W\+E\+C\+I\+NT@{W\+E\+C\+I\+NT}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+E\+C\+I\+NT}{WECINT}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+W\+E\+C\+I\+NT}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a1d43aabb771ff15057354c64fc49a31f}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_a1d43aabb771ff15057354c64fc49a31f}
\mbox{[}24\mbox{]} Wakeup Event Enable On Card Interrupt \index{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}!W\+E\+C\+RM@{W\+E\+C\+RM}}
\index{W\+E\+C\+RM@{W\+E\+C\+RM}!\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+E\+C\+RM}{WECRM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+proctl\+::\+\_\+hw\+\_\+sdhc\+\_\+proctl\+\_\+bitfields\+::\+W\+E\+C\+RM}\hypertarget{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aeb4e4061b8679bd03f32dbfc82595102}{}\label{struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_aeb4e4061b8679bd03f32dbfc82595102}
\mbox{[}26\mbox{]} Wakeup Event Enable On SD Card Removal 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
