Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  2 14:59:55 2021
| Host         : DESKTOP-64THS4F running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_fresher_methodology_drc_routed.rpt -pb top_level_fresher_methodology_drc_routed.pb -rpx top_level_fresher_methodology_drc_routed.rpx
| Design       : top_level_fresher
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 76
+---------+----------+-----------------------------------------------------------+------------+
| Rule    | Severity | Description                                               | Violations |
+---------+----------+-----------------------------------------------------------+------------+
| SYNTH-5 | Warning  | Mapped onto distributed RAM because of timing constraints | 76         |
+---------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#9 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#10 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#11 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#12 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#13 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#14 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#15 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#16 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#17 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#18 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#19 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#20 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#21 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_0_63_0_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#22 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_0_63_12_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#23 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_0_63_15_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#24 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_0_63_3_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#25 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_0_63_6_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#26 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_0_63_9_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#27 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_128_191_0_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#28 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_128_191_12_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#29 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_128_191_15_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#30 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_128_191_3_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#31 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_128_191_6_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#32 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_128_191_9_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#33 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_64_127_0_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#34 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_64_127_12_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#35 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_64_127_15_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#36 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_64_127_3_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#37 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_64_127_6_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#38 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_r2_64_127_9_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#39 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#40 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#41 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#42 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#43 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#44 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#45 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#46 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#47 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#48 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#49 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#50 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#51 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#52 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#53 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#54 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#55 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#56 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#57 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#58 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#59 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_0_63_0_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#60 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_0_63_12_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#61 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_0_63_15_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#62 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_0_63_3_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#63 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_0_63_6_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#64 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_0_63_9_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#65 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_128_191_0_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#66 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_128_191_12_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#67 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_128_191_15_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#68 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_128_191_3_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#69 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_128_191_6_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#70 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_128_191_9_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#71 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_64_127_0_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#72 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_64_127_12_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#73 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_64_127_15_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#74 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_64_127_3_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#75 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_64_127_6_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#76 Warning
Mapped onto distributed RAM because of timing constraints  
The instance my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_r2_64_127_9_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>


