// Seed: 1037205430
module module_0 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri1 id_7
);
  assign id_2 = id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output logic id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7,
    input supply1 id_8,
    input tri id_9,
    output tri id_10,
    input logic id_11,
    input supply0 id_12,
    input uwire id_13
);
  always @(negedge 1'b0) begin
    id_2 <= id_11;
  end
  module_0(
      id_8, id_4, id_5, id_0, id_9, id_0, id_6, id_13
  );
endmodule
