Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec 21 23:10:44 2023
| Host         : daem-laptop-ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file processing_wrapper_control_sets_placed.rpt
| Design       : processing_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             273 |           96 |
| Yes          | No                    | No                     |             339 |           78 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           10528 |         3446 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | processing_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready0                                                                           | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              7 |         2.33 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_arready0                                                                           | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |             11 |         3.67 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                7 |             12 |         1.71 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                2 |             12 |         6.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                4 |             12 |         3.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                3 |             12 |         4.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |         3.25 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                2 |             14 |         7.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                2 |             14 |         7.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                         |                3 |             16 |         5.33 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               12 |             20 |         1.67 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                         |                9 |             21 |         2.33 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha512_core/padder_/i0                                                                 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[0]                                                        |                6 |             22 |         3.67 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                         |                9 |             24 |         2.67 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha256_core/padder_/update__1                                                          | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha256_core/padder_/out_n_0                                                   |                8 |             31 |         3.88 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha224_core/padder_/update__1                                                          | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha224_core/padder_/out_n_0                                                   |               11 |             31 |         2.82 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha384_core/padder_/update                                                             | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha384_core/padder_/out__0_n_0                                                |               11 |             31 |         2.82 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha512_core/padder_/update__0                                                          | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha512_core/padder_/out_n_0                                                   |               16 |             31 |         1.94 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                5 |             32 |         6.40 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                7 |             32 |         4.57 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/reg_control[2][31]_i_1_n_0                                                             | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               17 |             32 |         1.88 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/slv_reg_rden                                                                           | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               28 |             32 |         1.14 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/reg_control[1][31]_i_1_n_0                                                             | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               21 |             32 |         1.52 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/reg_control[0][31]_i_1_n_0                                                             | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               22 |             32 |         1.45 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                7 |             32 |         4.57 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/reg_control[3][31]_i_1_n_0                                                             | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               16 |             32 |         2.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/reg_input                                                                              | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               16 |             32 |         2.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/reg_input[0][31]_i_1_n_0                                                               | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               19 |             32 |         1.68 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/reg_input[1][31]_i_1_n_0                                                               | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               13 |             32 |         2.46 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/reg_input[2][31]_i_1_n_0                                                               | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |               15 |             32 |         2.13 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                5 |             32 |         6.40 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha384_core/padder_/i0                                                                 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[1]                                                        |                7 |             33 |         4.71 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha256_core/padder_/i0                                                                 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[2]                                                        |               12 |             44 |         3.67 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                8 |             45 |         5.62 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                8 |             45 |         5.62 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha224_core/padder_/i0                                                                 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[3]                                                        |                7 |             46 |         6.57 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[0]                                                        |               18 |             55 |         3.06 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[1]                                                        |               17 |             56 |         3.29 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[3]                                                        |               20 |             60 |         3.00 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[2]                                                        |               18 |             60 |         3.33 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |               47 |            116 |         2.47 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha512_core/padder_/update__0                                                          | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[0]                                                        |              157 |            545 |         3.47 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha384_core/padder_/update                                                             | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[1]                                                        |              171 |            801 |         4.68 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha256_core/padder_/update__1                                                          | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[2]                                                        |              239 |           1057 |         4.42 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha224_core/padder_/update__1                                                          | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[3]                                                        |              217 |           1121 |         5.17 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha512_core/padder_/E[0]                                                               | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[0]                                                        |              560 |           1600 |         2.86 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha384_core/padder_/E[0]                                                               | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[1]                                                        |              578 |           1600 |         2.77 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha256_core/padder_/E[0]                                                               | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[2]                                                        |              625 |           1600 |         2.56 |
|  processing_i/processing_system7_0/inst/FCLK_CLK0 | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha224_core/padder_/E[0]                                                               | processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[3]                                                        |              637 |           1600 |         2.51 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


