// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Wed Nov  2 20:32:01 2022
// Host        : HeapAsus running 64-bit Ubuntu 22.10
// Command     : write_verilog -force -mode funcsim -rename_top design_1_axisvoter_0_5 -prefix
//               design_1_axisvoter_0_5_ design_1_axisvoter_0_5_sim_netlist.v
// Design      : design_1_axisvoter_0_5
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z100ffg900-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_axisvoter_0_5_MajorityVoter
   (s_axi_out_bresp,
    m02_axi_in_bresp,
    m00_axi_in_bresp,
    m01_axi_in_bresp);
  output [0:0]s_axi_out_bresp;
  input [0:0]m02_axi_in_bresp;
  input [0:0]m00_axi_in_bresp;
  input [0:0]m01_axi_in_bresp;

  wire [0:0]m00_axi_in_bresp;
  wire [0:0]m01_axi_in_bresp;
  wire [0:0]m02_axi_in_bresp;
  wire [0:0]s_axi_out_bresp;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_bresp),
        .I1(m00_axi_in_bresp),
        .I2(m01_axi_in_bresp),
        .O(s_axi_out_bresp));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_0
   (s_axi_out_bresp,
    m02_axi_in_bresp,
    m00_axi_in_bresp,
    m01_axi_in_bresp);
  output [0:0]s_axi_out_bresp;
  input [0:0]m02_axi_in_bresp;
  input [0:0]m00_axi_in_bresp;
  input [0:0]m01_axi_in_bresp;

  wire [0:0]m00_axi_in_bresp;
  wire [0:0]m01_axi_in_bresp;
  wire [0:0]m02_axi_in_bresp;
  wire [0:0]s_axi_out_bresp;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_bresp),
        .I1(m00_axi_in_bresp),
        .I2(m01_axi_in_bresp),
        .O(s_axi_out_bresp));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_1
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_10
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_11
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_12
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_13
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_14
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_15
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_16
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_17
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_18
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_19
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_2
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_20
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_21
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_22
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_23
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_24
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_25
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_26
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_27
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_28
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_29
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_3
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_30
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_31
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_32
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_33
   (s_axi_out_rresp,
    m02_axi_in_rresp,
    m00_axi_in_rresp,
    m01_axi_in_rresp);
  output [0:0]s_axi_out_rresp;
  input [0:0]m02_axi_in_rresp;
  input [0:0]m00_axi_in_rresp;
  input [0:0]m01_axi_in_rresp;

  wire [0:0]m00_axi_in_rresp;
  wire [0:0]m01_axi_in_rresp;
  wire [0:0]m02_axi_in_rresp;
  wire [0:0]s_axi_out_rresp;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rresp),
        .I1(m00_axi_in_rresp),
        .I2(m01_axi_in_rresp),
        .O(s_axi_out_rresp));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_34
   (s_axi_out_rresp,
    m02_axi_in_rresp,
    m00_axi_in_rresp,
    m01_axi_in_rresp);
  output [0:0]s_axi_out_rresp;
  input [0:0]m02_axi_in_rresp;
  input [0:0]m00_axi_in_rresp;
  input [0:0]m01_axi_in_rresp;

  wire [0:0]m00_axi_in_rresp;
  wire [0:0]m01_axi_in_rresp;
  wire [0:0]m02_axi_in_rresp;
  wire [0:0]s_axi_out_rresp;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rresp),
        .I1(m00_axi_in_rresp),
        .I2(m01_axi_in_rresp),
        .O(s_axi_out_rresp));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_35
   (s_axi_out_awready,
    m02_axi_in_awready,
    m00_axi_in_awready,
    m01_axi_in_awready);
  output s_axi_out_awready;
  input m02_axi_in_awready;
  input m00_axi_in_awready;
  input m01_axi_in_awready;

  wire m00_axi_in_awready;
  wire m01_axi_in_awready;
  wire m02_axi_in_awready;
  wire s_axi_out_awready;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_awready),
        .I1(m00_axi_in_awready),
        .I2(m01_axi_in_awready),
        .O(s_axi_out_awready));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_36
   (s_axi_out_wready,
    m02_axi_in_wready,
    m00_axi_in_wready,
    m01_axi_in_wready);
  output s_axi_out_wready;
  input m02_axi_in_wready;
  input m00_axi_in_wready;
  input m01_axi_in_wready;

  wire m00_axi_in_wready;
  wire m01_axi_in_wready;
  wire m02_axi_in_wready;
  wire s_axi_out_wready;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_wready),
        .I1(m00_axi_in_wready),
        .I2(m01_axi_in_wready),
        .O(s_axi_out_wready));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_37
   (s_axi_out_bvalid,
    m02_axi_in_bvalid,
    m00_axi_in_bvalid,
    m01_axi_in_bvalid);
  output s_axi_out_bvalid;
  input m02_axi_in_bvalid;
  input m00_axi_in_bvalid;
  input m01_axi_in_bvalid;

  wire m00_axi_in_bvalid;
  wire m01_axi_in_bvalid;
  wire m02_axi_in_bvalid;
  wire s_axi_out_bvalid;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_bvalid),
        .I1(m00_axi_in_bvalid),
        .I2(m01_axi_in_bvalid),
        .O(s_axi_out_bvalid));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_38
   (s_axi_out_arready,
    m02_axi_in_arready,
    m00_axi_in_arready,
    m01_axi_in_arready);
  output s_axi_out_arready;
  input m02_axi_in_arready;
  input m00_axi_in_arready;
  input m01_axi_in_arready;

  wire m00_axi_in_arready;
  wire m01_axi_in_arready;
  wire m02_axi_in_arready;
  wire s_axi_out_arready;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_arready),
        .I1(m00_axi_in_arready),
        .I2(m01_axi_in_arready),
        .O(s_axi_out_arready));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_39
   (s_axi_out_rvalid,
    m02_axi_in_rvalid,
    m00_axi_in_rvalid,
    m01_axi_in_rvalid);
  output s_axi_out_rvalid;
  input m02_axi_in_rvalid;
  input m00_axi_in_rvalid;
  input m01_axi_in_rvalid;

  wire m00_axi_in_rvalid;
  wire m01_axi_in_rvalid;
  wire m02_axi_in_rvalid;
  wire s_axi_out_rvalid;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rvalid),
        .I1(m00_axi_in_rvalid),
        .I2(m01_axi_in_rvalid),
        .O(s_axi_out_rvalid));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_4
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_5
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_6
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_7
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_8
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

(* ORIG_REF_NAME = "MajorityVoter" *) 
module design_1_axisvoter_0_5_MajorityVoter_9
   (s_axi_out_rdata,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata);
  output [0:0]s_axi_out_rdata;
  input [0:0]m02_axi_in_rdata;
  input [0:0]m00_axi_in_rdata;
  input [0:0]m01_axi_in_rdata;

  wire [0:0]m00_axi_in_rdata;
  wire [0:0]m01_axi_in_rdata;
  wire [0:0]m02_axi_in_rdata;
  wire [0:0]s_axi_out_rdata;

  LUT3 #(
    .INIT(8'hE8)) 
    Y
       (.I0(m02_axi_in_rdata),
        .I1(m00_axi_in_rdata),
        .I2(m01_axi_in_rdata),
        .O(s_axi_out_rdata));
endmodule

module design_1_axisvoter_0_5_axisvoter_v1_0
   (s_axi_out_bresp,
    s_axi_out_rdata,
    s_axi_out_rresp,
    s_axi_out_awready,
    s_axi_out_wready,
    s_axi_out_bvalid,
    s_axi_out_arready,
    s_axi_out_rvalid,
    m02_axi_in_bresp,
    m00_axi_in_bresp,
    m01_axi_in_bresp,
    m02_axi_in_rdata,
    m00_axi_in_rdata,
    m01_axi_in_rdata,
    m02_axi_in_rresp,
    m00_axi_in_rresp,
    m01_axi_in_rresp,
    m02_axi_in_awready,
    m00_axi_in_awready,
    m01_axi_in_awready,
    m02_axi_in_wready,
    m00_axi_in_wready,
    m01_axi_in_wready,
    m02_axi_in_bvalid,
    m00_axi_in_bvalid,
    m01_axi_in_bvalid,
    m02_axi_in_arready,
    m00_axi_in_arready,
    m01_axi_in_arready,
    m02_axi_in_rvalid,
    m00_axi_in_rvalid,
    m01_axi_in_rvalid);
  output [1:0]s_axi_out_bresp;
  output [31:0]s_axi_out_rdata;
  output [1:0]s_axi_out_rresp;
  output s_axi_out_awready;
  output s_axi_out_wready;
  output s_axi_out_bvalid;
  output s_axi_out_arready;
  output s_axi_out_rvalid;
  input [1:0]m02_axi_in_bresp;
  input [1:0]m00_axi_in_bresp;
  input [1:0]m01_axi_in_bresp;
  input [31:0]m02_axi_in_rdata;
  input [31:0]m00_axi_in_rdata;
  input [31:0]m01_axi_in_rdata;
  input [1:0]m02_axi_in_rresp;
  input [1:0]m00_axi_in_rresp;
  input [1:0]m01_axi_in_rresp;
  input m02_axi_in_awready;
  input m00_axi_in_awready;
  input m01_axi_in_awready;
  input m02_axi_in_wready;
  input m00_axi_in_wready;
  input m01_axi_in_wready;
  input m02_axi_in_bvalid;
  input m00_axi_in_bvalid;
  input m01_axi_in_bvalid;
  input m02_axi_in_arready;
  input m00_axi_in_arready;
  input m01_axi_in_arready;
  input m02_axi_in_rvalid;
  input m00_axi_in_rvalid;
  input m01_axi_in_rvalid;

  wire m00_axi_in_arready;
  wire m00_axi_in_awready;
  wire [1:0]m00_axi_in_bresp;
  wire m00_axi_in_bvalid;
  wire [31:0]m00_axi_in_rdata;
  wire [1:0]m00_axi_in_rresp;
  wire m00_axi_in_rvalid;
  wire m00_axi_in_wready;
  wire m01_axi_in_arready;
  wire m01_axi_in_awready;
  wire [1:0]m01_axi_in_bresp;
  wire m01_axi_in_bvalid;
  wire [31:0]m01_axi_in_rdata;
  wire [1:0]m01_axi_in_rresp;
  wire m01_axi_in_rvalid;
  wire m01_axi_in_wready;
  wire m02_axi_in_arready;
  wire m02_axi_in_awready;
  wire [1:0]m02_axi_in_bresp;
  wire m02_axi_in_bvalid;
  wire [31:0]m02_axi_in_rdata;
  wire [1:0]m02_axi_in_rresp;
  wire m02_axi_in_rvalid;
  wire m02_axi_in_wready;
  wire s_axi_out_arready;
  wire s_axi_out_awready;
  wire [1:0]s_axi_out_bresp;
  wire s_axi_out_bvalid;
  wire [31:0]s_axi_out_rdata;
  wire [1:0]s_axi_out_rresp;
  wire s_axi_out_rvalid;
  wire s_axi_out_wready;

  design_1_axisvoter_0_5_MajorityVoter \genblk1[0].majorityVoterC 
       (.m00_axi_in_bresp(m00_axi_in_bresp[0]),
        .m01_axi_in_bresp(m01_axi_in_bresp[0]),
        .m02_axi_in_bresp(m02_axi_in_bresp[0]),
        .s_axi_out_bresp(s_axi_out_bresp[0]));
  design_1_axisvoter_0_5_MajorityVoter_0 \genblk1[1].majorityVoterC 
       (.m00_axi_in_bresp(m00_axi_in_bresp[1]),
        .m01_axi_in_bresp(m01_axi_in_bresp[1]),
        .m02_axi_in_bresp(m02_axi_in_bresp[1]),
        .s_axi_out_bresp(s_axi_out_bresp[1]));
  design_1_axisvoter_0_5_MajorityVoter_1 \genblk2[0].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[0]),
        .m01_axi_in_rdata(m01_axi_in_rdata[0]),
        .m02_axi_in_rdata(m02_axi_in_rdata[0]),
        .s_axi_out_rdata(s_axi_out_rdata[0]));
  design_1_axisvoter_0_5_MajorityVoter_2 \genblk2[10].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[10]),
        .m01_axi_in_rdata(m01_axi_in_rdata[10]),
        .m02_axi_in_rdata(m02_axi_in_rdata[10]),
        .s_axi_out_rdata(s_axi_out_rdata[10]));
  design_1_axisvoter_0_5_MajorityVoter_3 \genblk2[11].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[11]),
        .m01_axi_in_rdata(m01_axi_in_rdata[11]),
        .m02_axi_in_rdata(m02_axi_in_rdata[11]),
        .s_axi_out_rdata(s_axi_out_rdata[11]));
  design_1_axisvoter_0_5_MajorityVoter_4 \genblk2[12].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[12]),
        .m01_axi_in_rdata(m01_axi_in_rdata[12]),
        .m02_axi_in_rdata(m02_axi_in_rdata[12]),
        .s_axi_out_rdata(s_axi_out_rdata[12]));
  design_1_axisvoter_0_5_MajorityVoter_5 \genblk2[13].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[13]),
        .m01_axi_in_rdata(m01_axi_in_rdata[13]),
        .m02_axi_in_rdata(m02_axi_in_rdata[13]),
        .s_axi_out_rdata(s_axi_out_rdata[13]));
  design_1_axisvoter_0_5_MajorityVoter_6 \genblk2[14].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[14]),
        .m01_axi_in_rdata(m01_axi_in_rdata[14]),
        .m02_axi_in_rdata(m02_axi_in_rdata[14]),
        .s_axi_out_rdata(s_axi_out_rdata[14]));
  design_1_axisvoter_0_5_MajorityVoter_7 \genblk2[15].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[15]),
        .m01_axi_in_rdata(m01_axi_in_rdata[15]),
        .m02_axi_in_rdata(m02_axi_in_rdata[15]),
        .s_axi_out_rdata(s_axi_out_rdata[15]));
  design_1_axisvoter_0_5_MajorityVoter_8 \genblk2[16].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[16]),
        .m01_axi_in_rdata(m01_axi_in_rdata[16]),
        .m02_axi_in_rdata(m02_axi_in_rdata[16]),
        .s_axi_out_rdata(s_axi_out_rdata[16]));
  design_1_axisvoter_0_5_MajorityVoter_9 \genblk2[17].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[17]),
        .m01_axi_in_rdata(m01_axi_in_rdata[17]),
        .m02_axi_in_rdata(m02_axi_in_rdata[17]),
        .s_axi_out_rdata(s_axi_out_rdata[17]));
  design_1_axisvoter_0_5_MajorityVoter_10 \genblk2[18].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[18]),
        .m01_axi_in_rdata(m01_axi_in_rdata[18]),
        .m02_axi_in_rdata(m02_axi_in_rdata[18]),
        .s_axi_out_rdata(s_axi_out_rdata[18]));
  design_1_axisvoter_0_5_MajorityVoter_11 \genblk2[19].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[19]),
        .m01_axi_in_rdata(m01_axi_in_rdata[19]),
        .m02_axi_in_rdata(m02_axi_in_rdata[19]),
        .s_axi_out_rdata(s_axi_out_rdata[19]));
  design_1_axisvoter_0_5_MajorityVoter_12 \genblk2[1].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[1]),
        .m01_axi_in_rdata(m01_axi_in_rdata[1]),
        .m02_axi_in_rdata(m02_axi_in_rdata[1]),
        .s_axi_out_rdata(s_axi_out_rdata[1]));
  design_1_axisvoter_0_5_MajorityVoter_13 \genblk2[20].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[20]),
        .m01_axi_in_rdata(m01_axi_in_rdata[20]),
        .m02_axi_in_rdata(m02_axi_in_rdata[20]),
        .s_axi_out_rdata(s_axi_out_rdata[20]));
  design_1_axisvoter_0_5_MajorityVoter_14 \genblk2[21].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[21]),
        .m01_axi_in_rdata(m01_axi_in_rdata[21]),
        .m02_axi_in_rdata(m02_axi_in_rdata[21]),
        .s_axi_out_rdata(s_axi_out_rdata[21]));
  design_1_axisvoter_0_5_MajorityVoter_15 \genblk2[22].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[22]),
        .m01_axi_in_rdata(m01_axi_in_rdata[22]),
        .m02_axi_in_rdata(m02_axi_in_rdata[22]),
        .s_axi_out_rdata(s_axi_out_rdata[22]));
  design_1_axisvoter_0_5_MajorityVoter_16 \genblk2[23].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[23]),
        .m01_axi_in_rdata(m01_axi_in_rdata[23]),
        .m02_axi_in_rdata(m02_axi_in_rdata[23]),
        .s_axi_out_rdata(s_axi_out_rdata[23]));
  design_1_axisvoter_0_5_MajorityVoter_17 \genblk2[24].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[24]),
        .m01_axi_in_rdata(m01_axi_in_rdata[24]),
        .m02_axi_in_rdata(m02_axi_in_rdata[24]),
        .s_axi_out_rdata(s_axi_out_rdata[24]));
  design_1_axisvoter_0_5_MajorityVoter_18 \genblk2[25].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[25]),
        .m01_axi_in_rdata(m01_axi_in_rdata[25]),
        .m02_axi_in_rdata(m02_axi_in_rdata[25]),
        .s_axi_out_rdata(s_axi_out_rdata[25]));
  design_1_axisvoter_0_5_MajorityVoter_19 \genblk2[26].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[26]),
        .m01_axi_in_rdata(m01_axi_in_rdata[26]),
        .m02_axi_in_rdata(m02_axi_in_rdata[26]),
        .s_axi_out_rdata(s_axi_out_rdata[26]));
  design_1_axisvoter_0_5_MajorityVoter_20 \genblk2[27].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[27]),
        .m01_axi_in_rdata(m01_axi_in_rdata[27]),
        .m02_axi_in_rdata(m02_axi_in_rdata[27]),
        .s_axi_out_rdata(s_axi_out_rdata[27]));
  design_1_axisvoter_0_5_MajorityVoter_21 \genblk2[28].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[28]),
        .m01_axi_in_rdata(m01_axi_in_rdata[28]),
        .m02_axi_in_rdata(m02_axi_in_rdata[28]),
        .s_axi_out_rdata(s_axi_out_rdata[28]));
  design_1_axisvoter_0_5_MajorityVoter_22 \genblk2[29].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[29]),
        .m01_axi_in_rdata(m01_axi_in_rdata[29]),
        .m02_axi_in_rdata(m02_axi_in_rdata[29]),
        .s_axi_out_rdata(s_axi_out_rdata[29]));
  design_1_axisvoter_0_5_MajorityVoter_23 \genblk2[2].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[2]),
        .m01_axi_in_rdata(m01_axi_in_rdata[2]),
        .m02_axi_in_rdata(m02_axi_in_rdata[2]),
        .s_axi_out_rdata(s_axi_out_rdata[2]));
  design_1_axisvoter_0_5_MajorityVoter_24 \genblk2[30].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[30]),
        .m01_axi_in_rdata(m01_axi_in_rdata[30]),
        .m02_axi_in_rdata(m02_axi_in_rdata[30]),
        .s_axi_out_rdata(s_axi_out_rdata[30]));
  design_1_axisvoter_0_5_MajorityVoter_25 \genblk2[31].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[31]),
        .m01_axi_in_rdata(m01_axi_in_rdata[31]),
        .m02_axi_in_rdata(m02_axi_in_rdata[31]),
        .s_axi_out_rdata(s_axi_out_rdata[31]));
  design_1_axisvoter_0_5_MajorityVoter_26 \genblk2[3].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[3]),
        .m01_axi_in_rdata(m01_axi_in_rdata[3]),
        .m02_axi_in_rdata(m02_axi_in_rdata[3]),
        .s_axi_out_rdata(s_axi_out_rdata[3]));
  design_1_axisvoter_0_5_MajorityVoter_27 \genblk2[4].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[4]),
        .m01_axi_in_rdata(m01_axi_in_rdata[4]),
        .m02_axi_in_rdata(m02_axi_in_rdata[4]),
        .s_axi_out_rdata(s_axi_out_rdata[4]));
  design_1_axisvoter_0_5_MajorityVoter_28 \genblk2[5].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[5]),
        .m01_axi_in_rdata(m01_axi_in_rdata[5]),
        .m02_axi_in_rdata(m02_axi_in_rdata[5]),
        .s_axi_out_rdata(s_axi_out_rdata[5]));
  design_1_axisvoter_0_5_MajorityVoter_29 \genblk2[6].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[6]),
        .m01_axi_in_rdata(m01_axi_in_rdata[6]),
        .m02_axi_in_rdata(m02_axi_in_rdata[6]),
        .s_axi_out_rdata(s_axi_out_rdata[6]));
  design_1_axisvoter_0_5_MajorityVoter_30 \genblk2[7].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[7]),
        .m01_axi_in_rdata(m01_axi_in_rdata[7]),
        .m02_axi_in_rdata(m02_axi_in_rdata[7]),
        .s_axi_out_rdata(s_axi_out_rdata[7]));
  design_1_axisvoter_0_5_MajorityVoter_31 \genblk2[8].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[8]),
        .m01_axi_in_rdata(m01_axi_in_rdata[8]),
        .m02_axi_in_rdata(m02_axi_in_rdata[8]),
        .s_axi_out_rdata(s_axi_out_rdata[8]));
  design_1_axisvoter_0_5_MajorityVoter_32 \genblk2[9].majorityVoterF 
       (.m00_axi_in_rdata(m00_axi_in_rdata[9]),
        .m01_axi_in_rdata(m01_axi_in_rdata[9]),
        .m02_axi_in_rdata(m02_axi_in_rdata[9]),
        .s_axi_out_rdata(s_axi_out_rdata[9]));
  design_1_axisvoter_0_5_MajorityVoter_33 \genblk3[0].majorityVoterG 
       (.m00_axi_in_rresp(m00_axi_in_rresp[0]),
        .m01_axi_in_rresp(m01_axi_in_rresp[0]),
        .m02_axi_in_rresp(m02_axi_in_rresp[0]),
        .s_axi_out_rresp(s_axi_out_rresp[0]));
  design_1_axisvoter_0_5_MajorityVoter_34 \genblk3[1].majorityVoterG 
       (.m00_axi_in_rresp(m00_axi_in_rresp[1]),
        .m01_axi_in_rresp(m01_axi_in_rresp[1]),
        .m02_axi_in_rresp(m02_axi_in_rresp[1]),
        .s_axi_out_rresp(s_axi_out_rresp[1]));
  design_1_axisvoter_0_5_MajorityVoter_35 majorityVoterA
       (.m00_axi_in_awready(m00_axi_in_awready),
        .m01_axi_in_awready(m01_axi_in_awready),
        .m02_axi_in_awready(m02_axi_in_awready),
        .s_axi_out_awready(s_axi_out_awready));
  design_1_axisvoter_0_5_MajorityVoter_36 majorityVoterB
       (.m00_axi_in_wready(m00_axi_in_wready),
        .m01_axi_in_wready(m01_axi_in_wready),
        .m02_axi_in_wready(m02_axi_in_wready),
        .s_axi_out_wready(s_axi_out_wready));
  design_1_axisvoter_0_5_MajorityVoter_37 majorityVoterD
       (.m00_axi_in_bvalid(m00_axi_in_bvalid),
        .m01_axi_in_bvalid(m01_axi_in_bvalid),
        .m02_axi_in_bvalid(m02_axi_in_bvalid),
        .s_axi_out_bvalid(s_axi_out_bvalid));
  design_1_axisvoter_0_5_MajorityVoter_38 majorityVoterE
       (.m00_axi_in_arready(m00_axi_in_arready),
        .m01_axi_in_arready(m01_axi_in_arready),
        .m02_axi_in_arready(m02_axi_in_arready),
        .s_axi_out_arready(s_axi_out_arready));
  design_1_axisvoter_0_5_MajorityVoter_39 majorityVoterH
       (.m00_axi_in_rvalid(m00_axi_in_rvalid),
        .m01_axi_in_rvalid(m01_axi_in_rvalid),
        .m02_axi_in_rvalid(m02_axi_in_rvalid),
        .s_axi_out_rvalid(s_axi_out_rvalid));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axisvoter_0_5,axisvoter_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axisvoter_v1_0,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module design_1_axisvoter_0_5
   (s_axi_out_aclk,
    s_axi_out_aresetn,
    s_axi_out_awaddr,
    s_axi_out_awprot,
    s_axi_out_awvalid,
    s_axi_out_awready,
    s_axi_out_wdata,
    s_axi_out_wstrb,
    s_axi_out_wvalid,
    s_axi_out_wready,
    s_axi_out_bresp,
    s_axi_out_bvalid,
    s_axi_out_bready,
    s_axi_out_araddr,
    s_axi_out_arprot,
    s_axi_out_arvalid,
    s_axi_out_arready,
    s_axi_out_rdata,
    s_axi_out_rresp,
    s_axi_out_rvalid,
    s_axi_out_rready,
    m00_axi_in_aclk,
    m00_axi_in_aresetn,
    m00_axi_in_awaddr,
    m00_axi_in_awprot,
    m00_axi_in_awvalid,
    m00_axi_in_awready,
    m00_axi_in_wdata,
    m00_axi_in_wstrb,
    m00_axi_in_wvalid,
    m00_axi_in_wready,
    m00_axi_in_bresp,
    m00_axi_in_bvalid,
    m00_axi_in_bready,
    m00_axi_in_araddr,
    m00_axi_in_arprot,
    m00_axi_in_arvalid,
    m00_axi_in_arready,
    m00_axi_in_rdata,
    m00_axi_in_rresp,
    m00_axi_in_rvalid,
    m00_axi_in_rready,
    m01_axi_in_aclk,
    m01_axi_in_aresetn,
    m01_axi_in_awaddr,
    m01_axi_in_awprot,
    m01_axi_in_awvalid,
    m01_axi_in_awready,
    m01_axi_in_wdata,
    m01_axi_in_wstrb,
    m01_axi_in_wvalid,
    m01_axi_in_wready,
    m01_axi_in_bresp,
    m01_axi_in_bvalid,
    m01_axi_in_bready,
    m01_axi_in_araddr,
    m01_axi_in_arprot,
    m01_axi_in_arvalid,
    m01_axi_in_arready,
    m01_axi_in_rdata,
    m01_axi_in_rresp,
    m01_axi_in_rvalid,
    m01_axi_in_rready,
    m02_axi_in_aclk,
    m02_axi_in_aresetn,
    m02_axi_in_awaddr,
    m02_axi_in_awprot,
    m02_axi_in_awvalid,
    m02_axi_in_awready,
    m02_axi_in_wdata,
    m02_axi_in_wstrb,
    m02_axi_in_wvalid,
    m02_axi_in_wready,
    m02_axi_in_bresp,
    m02_axi_in_bvalid,
    m02_axi_in_bready,
    m02_axi_in_araddr,
    m02_axi_in_arprot,
    m02_axi_in_arvalid,
    m02_axi_in_arready,
    m02_axi_in_rdata,
    m02_axi_in_rresp,
    m02_axi_in_rvalid,
    m02_axi_in_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_OUT_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_OUT_CLK, ASSOCIATED_BUSIF S_AXI_OUT, ASSOCIATED_RESET s_axi_out_aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_out_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_OUT_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_OUT_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_out_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT AWADDR" *) input [31:0]s_axi_out_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT AWPROT" *) input [2:0]s_axi_out_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT AWVALID" *) input s_axi_out_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT AWREADY" *) output s_axi_out_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT WDATA" *) input [31:0]s_axi_out_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT WSTRB" *) input [3:0]s_axi_out_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT WVALID" *) input s_axi_out_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT WREADY" *) output s_axi_out_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT BRESP" *) output [1:0]s_axi_out_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT BVALID" *) output s_axi_out_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT BREADY" *) input s_axi_out_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT ARADDR" *) input [31:0]s_axi_out_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT ARPROT" *) input [2:0]s_axi_out_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT ARVALID" *) input s_axi_out_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT ARREADY" *) output s_axi_out_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT RDATA" *) output [31:0]s_axi_out_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT RRESP" *) output [1:0]s_axi_out_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT RVALID" *) output s_axi_out_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_OUT RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_OUT, WIZ_DATA_WIDTH 32, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_out_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M00_AXI_IN_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI_IN_CLK, ASSOCIATED_BUSIF M00_AXI_IN, ASSOCIATED_RESET m00_axi_in_aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m00_axi_in_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 M00_AXI_IN_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI_IN_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m00_axi_in_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN AWADDR" *) output [31:0]m00_axi_in_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN AWPROT" *) output [2:0]m00_axi_in_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN AWVALID" *) output m00_axi_in_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN AWREADY" *) input m00_axi_in_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN WDATA" *) output [31:0]m00_axi_in_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN WSTRB" *) output [3:0]m00_axi_in_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN WVALID" *) output m00_axi_in_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN WREADY" *) input m00_axi_in_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN BRESP" *) input [1:0]m00_axi_in_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN BVALID" *) input m00_axi_in_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN BREADY" *) output m00_axi_in_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN ARADDR" *) output [31:0]m00_axi_in_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN ARPROT" *) output [2:0]m00_axi_in_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN ARVALID" *) output m00_axi_in_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN ARREADY" *) input m00_axi_in_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN RDATA" *) input [31:0]m00_axi_in_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN RRESP" *) input [1:0]m00_axi_in_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN RVALID" *) input m00_axi_in_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI_IN RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI_IN, WIZ_DATA_WIDTH 32, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m00_axi_in_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M01_AXI_IN_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M01_AXI_IN_CLK, ASSOCIATED_BUSIF M01_AXI_IN, ASSOCIATED_RESET m01_axi_in_aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m01_axi_in_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 M01_AXI_IN_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M01_AXI_IN_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m01_axi_in_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN AWADDR" *) output [31:0]m01_axi_in_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN AWPROT" *) output [2:0]m01_axi_in_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN AWVALID" *) output m01_axi_in_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN AWREADY" *) input m01_axi_in_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN WDATA" *) output [31:0]m01_axi_in_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN WSTRB" *) output [3:0]m01_axi_in_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN WVALID" *) output m01_axi_in_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN WREADY" *) input m01_axi_in_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN BRESP" *) input [1:0]m01_axi_in_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN BVALID" *) input m01_axi_in_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN BREADY" *) output m01_axi_in_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN ARADDR" *) output [31:0]m01_axi_in_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN ARPROT" *) output [2:0]m01_axi_in_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN ARVALID" *) output m01_axi_in_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN ARREADY" *) input m01_axi_in_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN RDATA" *) input [31:0]m01_axi_in_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN RRESP" *) input [1:0]m01_axi_in_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN RVALID" *) input m01_axi_in_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M01_AXI_IN RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M01_AXI_IN, WIZ_DATA_WIDTH 32, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m01_axi_in_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M02_AXI_IN_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M02_AXI_IN_CLK, ASSOCIATED_BUSIF M02_AXI_IN, ASSOCIATED_RESET m02_axi_in_aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m02_axi_in_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 M02_AXI_IN_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M02_AXI_IN_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m02_axi_in_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN AWADDR" *) output [31:0]m02_axi_in_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN AWPROT" *) output [2:0]m02_axi_in_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN AWVALID" *) output m02_axi_in_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN AWREADY" *) input m02_axi_in_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN WDATA" *) output [31:0]m02_axi_in_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN WSTRB" *) output [3:0]m02_axi_in_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN WVALID" *) output m02_axi_in_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN WREADY" *) input m02_axi_in_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN BRESP" *) input [1:0]m02_axi_in_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN BVALID" *) input m02_axi_in_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN BREADY" *) output m02_axi_in_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN ARADDR" *) output [31:0]m02_axi_in_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN ARPROT" *) output [2:0]m02_axi_in_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN ARVALID" *) output m02_axi_in_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN ARREADY" *) input m02_axi_in_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN RDATA" *) input [31:0]m02_axi_in_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN RRESP" *) input [1:0]m02_axi_in_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN RVALID" *) input m02_axi_in_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M02_AXI_IN RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M02_AXI_IN, WIZ_DATA_WIDTH 32, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m02_axi_in_rready;

  wire m00_axi_in_arready;
  wire m00_axi_in_awready;
  wire [1:0]m00_axi_in_bresp;
  wire m00_axi_in_bvalid;
  wire [31:0]m00_axi_in_rdata;
  wire [1:0]m00_axi_in_rresp;
  wire m00_axi_in_rvalid;
  wire m00_axi_in_wready;
  wire m01_axi_in_arready;
  wire m01_axi_in_awready;
  wire [1:0]m01_axi_in_bresp;
  wire m01_axi_in_bvalid;
  wire [31:0]m01_axi_in_rdata;
  wire [1:0]m01_axi_in_rresp;
  wire m01_axi_in_rvalid;
  wire m01_axi_in_wready;
  wire m02_axi_in_arready;
  wire m02_axi_in_awready;
  wire [1:0]m02_axi_in_bresp;
  wire m02_axi_in_bvalid;
  wire [31:0]m02_axi_in_rdata;
  wire [1:0]m02_axi_in_rresp;
  wire m02_axi_in_rvalid;
  wire m02_axi_in_wready;
  wire [31:0]s_axi_out_araddr;
  wire [2:0]s_axi_out_arprot;
  wire s_axi_out_arready;
  wire s_axi_out_arvalid;
  wire [31:0]s_axi_out_awaddr;
  wire [2:0]s_axi_out_awprot;
  wire s_axi_out_awready;
  wire s_axi_out_awvalid;
  wire s_axi_out_bready;
  wire [1:0]s_axi_out_bresp;
  wire s_axi_out_bvalid;
  wire [31:0]s_axi_out_rdata;
  wire s_axi_out_rready;
  wire [1:0]s_axi_out_rresp;
  wire s_axi_out_rvalid;
  wire [31:0]s_axi_out_wdata;
  wire s_axi_out_wready;
  wire [3:0]s_axi_out_wstrb;
  wire s_axi_out_wvalid;

  assign m00_axi_in_araddr[31:0] = s_axi_out_araddr;
  assign m00_axi_in_arprot[2:0] = s_axi_out_arprot;
  assign m00_axi_in_arvalid = s_axi_out_arvalid;
  assign m00_axi_in_awaddr[31:0] = s_axi_out_awaddr;
  assign m00_axi_in_awprot[2:0] = s_axi_out_awprot;
  assign m00_axi_in_awvalid = s_axi_out_awvalid;
  assign m00_axi_in_bready = s_axi_out_bready;
  assign m00_axi_in_rready = s_axi_out_rready;
  assign m00_axi_in_wdata[31:0] = s_axi_out_wdata;
  assign m00_axi_in_wstrb[3:0] = s_axi_out_wstrb;
  assign m00_axi_in_wvalid = s_axi_out_wvalid;
  assign m01_axi_in_araddr[31:0] = s_axi_out_araddr;
  assign m01_axi_in_arprot[2:0] = s_axi_out_arprot;
  assign m01_axi_in_arvalid = s_axi_out_arvalid;
  assign m01_axi_in_awaddr[31:0] = s_axi_out_awaddr;
  assign m01_axi_in_awprot[2:0] = s_axi_out_awprot;
  assign m01_axi_in_awvalid = s_axi_out_awvalid;
  assign m01_axi_in_bready = s_axi_out_bready;
  assign m01_axi_in_rready = s_axi_out_rready;
  assign m01_axi_in_wdata[31:0] = s_axi_out_wdata;
  assign m01_axi_in_wstrb[3:0] = s_axi_out_wstrb;
  assign m01_axi_in_wvalid = s_axi_out_wvalid;
  assign m02_axi_in_araddr[31:0] = s_axi_out_araddr;
  assign m02_axi_in_arprot[2:0] = s_axi_out_arprot;
  assign m02_axi_in_arvalid = s_axi_out_arvalid;
  assign m02_axi_in_awaddr[31:0] = s_axi_out_awaddr;
  assign m02_axi_in_awprot[2:0] = s_axi_out_awprot;
  assign m02_axi_in_awvalid = s_axi_out_awvalid;
  assign m02_axi_in_bready = s_axi_out_bready;
  assign m02_axi_in_rready = s_axi_out_rready;
  assign m02_axi_in_wdata[31:0] = s_axi_out_wdata;
  assign m02_axi_in_wstrb[3:0] = s_axi_out_wstrb;
  assign m02_axi_in_wvalid = s_axi_out_wvalid;
  design_1_axisvoter_0_5_axisvoter_v1_0 inst
       (.m00_axi_in_arready(m00_axi_in_arready),
        .m00_axi_in_awready(m00_axi_in_awready),
        .m00_axi_in_bresp(m00_axi_in_bresp),
        .m00_axi_in_bvalid(m00_axi_in_bvalid),
        .m00_axi_in_rdata(m00_axi_in_rdata),
        .m00_axi_in_rresp(m00_axi_in_rresp),
        .m00_axi_in_rvalid(m00_axi_in_rvalid),
        .m00_axi_in_wready(m00_axi_in_wready),
        .m01_axi_in_arready(m01_axi_in_arready),
        .m01_axi_in_awready(m01_axi_in_awready),
        .m01_axi_in_bresp(m01_axi_in_bresp),
        .m01_axi_in_bvalid(m01_axi_in_bvalid),
        .m01_axi_in_rdata(m01_axi_in_rdata),
        .m01_axi_in_rresp(m01_axi_in_rresp),
        .m01_axi_in_rvalid(m01_axi_in_rvalid),
        .m01_axi_in_wready(m01_axi_in_wready),
        .m02_axi_in_arready(m02_axi_in_arready),
        .m02_axi_in_awready(m02_axi_in_awready),
        .m02_axi_in_bresp(m02_axi_in_bresp),
        .m02_axi_in_bvalid(m02_axi_in_bvalid),
        .m02_axi_in_rdata(m02_axi_in_rdata),
        .m02_axi_in_rresp(m02_axi_in_rresp),
        .m02_axi_in_rvalid(m02_axi_in_rvalid),
        .m02_axi_in_wready(m02_axi_in_wready),
        .s_axi_out_arready(s_axi_out_arready),
        .s_axi_out_awready(s_axi_out_awready),
        .s_axi_out_bresp(s_axi_out_bresp),
        .s_axi_out_bvalid(s_axi_out_bvalid),
        .s_axi_out_rdata(s_axi_out_rdata),
        .s_axi_out_rresp(s_axi_out_rresp),
        .s_axi_out_rvalid(s_axi_out_rvalid),
        .s_axi_out_wready(s_axi_out_wready));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
