[05/03 14:53:18      0s] 
[05/03 14:53:18      0s] Cadence Innovus(TM) Implementation System.
[05/03 14:53:18      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/03 14:53:18      0s] 
[05/03 14:53:18      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[05/03 14:53:18      0s] Options:	-stylus 
[05/03 14:53:18      0s] Date:		Sat May  3 14:53:18 2025
[05/03 14:53:18      0s] Host:		engnx04a.utdallas.edu (x86_64 w/Linux 4.18.0-553.46.1.el8_10.x86_64) (8cores*32cpus*AMD EPYC 7F32 8-Core Processor 512KB)
[05/03 14:53:18      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[05/03 14:53:18      0s] 
[05/03 14:53:18      0s] License:
[05/03 14:53:18      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/03 14:53:18      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[05/03 14:53:23      4s] 
[05/03 14:53:23      4s] 
[05/03 14:53:30      8s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/03 14:53:30      8s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[05/03 14:53:30      8s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/03 14:53:30      8s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[05/03 14:53:30      8s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[05/03 14:53:30      8s] @(#)CDS: CPE v19.11-s006
[05/03 14:53:30      8s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/03 14:53:30      8s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[05/03 14:53:30      8s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[05/03 14:53:30      8s] @(#)CDS: RCDB 11.14.18
[05/03 14:53:30      8s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[05/03 14:53:30      8s] Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8.

[05/03 14:53:30      8s] Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8.
[05/03 14:53:30      8s] 
[05/03 14:53:30      8s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[05/03 14:53:31      8s] 
[05/03 14:53:31      8s] **INFO:  MMMC transition support version v31-84 
[05/03 14:53:31      8s] 
[05/03 14:53:32      9s] @innovus 1> source par.tcl
#@ Begin verbose source par.tcl (pre)
[05/03 14:55:05     15s] @file 1: #Start up Innovus with "innovus -stylus"
[05/03 14:55:05     15s] @file 2: # 1. Set root attributes
[05/03 14:55:05     15s] @file 3: set_db design_process_node 7
[05/03 14:55:05     15s] ##  Process: 7             (User Set)               
[05/03 14:55:05     15s] ##     Node: (not set)                           
[05/03 14:55:05     15s] 
[05/03 14:55:05     15s] ##  Check design process and node:  
[05/03 14:55:05     15s] ##  Design tech node is not set.
[05/03 14:55:05     15s] 
[05/03 14:55:05     15s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/03 14:55:05     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/03 14:55:05     15s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[05/03 14:55:05     15s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[05/03 14:55:05     15s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/03 14:55:05     15s] @file 4: #set_multi_cpu_usage -local_cpu 8
[05/03 14:55:05     15s] @file 5: set_db timing_analysis_cppr both
[05/03 14:55:05     15s] @file 6: set_db timing_analysis_type ocv
[05/03 14:55:05     15s] @file 7: set_library_unit -time 1ps
[05/03 14:55:05     15s] @file 8:
[05/03 14:55:05     15s] @file 9: # 2. Read libraries and SRAM macros
[05/03 14:55:05     15s] @file 10: read_physical -lef { \
[05/03 14:55:05     15s] /proj/cad/library/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef \
[05/03 14:55:05     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef \
[05/03 14:55:05     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef \
[05/03 14:55:05     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef \
[05/03 14:55:05     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef \
[05/03 14:55:05     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef \
[05/03 14:55:05     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef \
[05/03 14:55:05     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef }
[05/03 14:55:05     15s] 
[05/03 14:55:05     15s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef ...
[05/03 14:55:05     15s] 
[05/03 14:55:05     15s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef ...
[05/03 14:55:05     15s] Set DBUPerIGU to M1 pitch 576.
[05/03 14:55:05     15s] 
[05/03 14:55:05     15s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef ...
[05/03 14:55:05     15s] 
[05/03 14:55:05     15s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef ...
[05/03 14:55:06     15s] 
[05/03 14:55:06     15s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef ...
[05/03 14:55:06     15s] 
[05/03 14:55:06     15s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef ...
[05/03 14:55:06     15s] 
[05/03 14:55:06     15s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef ...
[05/03 14:55:06     15s] 
[05/03 14:55:06     15s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef ...
[05/03 14:55:06     15s] 
[05/03 14:55:06     15s] viaInitial starts at Sat May  3 14:55:06 2025
[05/03 14:55:06     15s] viaInitial ends at Sat May  3 14:55:06 2025
[05/03 14:55:06     15s] 
[05/03 14:55:06     15s] ##  Check design process and node:  
[05/03 14:55:06     15s] ##  Design tech node is not set.
[05/03 14:55:06     15s] 
[05/03 14:55:06     15s] @file 19:
[05/03 14:55:06     15s] @file 20: # 3. Define corners
[05/03 14:55:06     15s] @file 21: read_mmmc mmmc.tcl
[05/03 14:55:06     15s] #@ Begin verbose source mmmc.tcl (pre)
[05/03 14:55:06     15s] @file 1: create_constraint_mode -name my_constraint_mode -sdc_files [list ../Syn/clock_constraints_fragment.sdc ../Syn/pin_constraints_fragment.sdc ../Syn/MSDAP_mapped.sdc]
[05/03 14:55:06     15s] @file 2:
[05/03 14:55:06     15s] @file 3: create_library_set -name PVT_0P63V_100C.setup_set -timing [list \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib \
[05/03 14:55:06     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib \
[05/03 14:55:06     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib \
[05/03 14:55:06     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib]
[05/03 14:55:06     15s] @file 27:
[05/03 14:55:06     15s] @file 28: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
[05/03 14:55:06     15s] @file 29: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 14:55:06     15s] @file 30: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/03 14:55:06     15s] @file 31: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/03 14:55:06     15s] @file 32:
[05/03 14:55:06     15s] @file 33: create_library_set -name PVT_0P77V_0C.hold_set -timing [list \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib \
[05/03 14:55:06     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib \
[05/03 14:55:06     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib \
[05/03 14:55:06     15s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib]
[05/03 14:55:06     15s] @file 57:
[05/03 14:55:06     15s] @file 58: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
[05/03 14:55:06     15s] @file 59: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 14:55:06     15s] @file 60: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/03 14:55:06     15s] @file 61: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/03 14:55:06     15s] @file 62: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
[05/03 14:55:06     15s] #@ End verbose source mmmc.tcl
[05/03 14:55:06     15s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib' ...
[05/03 14:55:06     15s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 11365)
[05/03 14:55:06     15s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 14263)
[05/03 14:55:06     15s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
[05/03 14:55:06     15s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib' ...
[05/03 14:55:06     15s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 11365)
[05/03 14:55:06     15s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 14263)
[05/03 14:55:06     15s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
[05/03 14:55:06     15s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib' ...
[05/03 14:55:06     15s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 11365)
[05/03 14:55:06     15s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 14263)
[05/03 14:55:06     15s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
[05/03 14:55:06     15s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib' ...
[05/03 14:55:06     15s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 11365)
[05/03 14:55:06     15s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 14263)
[05/03 14:55:06     15s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
[05/03 14:55:06     15s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib' ...
[05/03 14:55:07     16s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
[05/03 14:55:07     16s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib' ...
[05/03 14:55:08     17s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
[05/03 14:55:08     17s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib' ...
[05/03 14:55:09     17s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
[05/03 14:55:09     17s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib' ...
[05/03 14:55:09     18s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
[05/03 14:55:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib' ...
[05/03 14:55:10     19s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
[05/03 14:55:10     19s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib' ...
[05/03 14:55:11     20s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
[05/03 14:55:11     20s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib' ...
[05/03 14:55:12     20s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
[05/03 14:55:12     21s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib' ...
[05/03 14:55:12     21s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
[05/03 14:55:12     21s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib' ...
[05/03 14:55:12     21s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
[05/03 14:55:12     21s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
[05/03 14:55:12     21s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
[05/03 14:55:12     21s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib' ...
[05/03 14:55:12     21s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
[05/03 14:55:12     21s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
[05/03 14:55:12     21s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
[05/03 14:55:12     21s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib' ...
[05/03 14:55:12     21s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
[05/03 14:55:12     21s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
[05/03 14:55:12     21s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
[05/03 14:55:13     21s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib' ...
[05/03 14:55:13     21s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
[05/03 14:55:13     21s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
[05/03 14:55:13     22s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib' ...
[05/03 14:55:13     22s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib' ...
[05/03 14:55:13     22s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib' ...
[05/03 14:55:13     22s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib' ...
[05/03 14:55:13     22s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
[05/03 14:55:13     22s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
[05/03 14:55:13     22s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:55:13     22s] Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/03 14:55:13     22s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
[05/03 14:55:13     22s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib' ...
[05/03 14:55:13     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 11387)
[05/03 14:55:13     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 14287)
[05/03 14:55:13     22s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib' ...
[05/03 14:55:13     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 11365)
[05/03 14:55:13     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 14263)
[05/03 14:55:13     22s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib' ...
[05/03 14:55:13     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 11365)
[05/03 14:55:13     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 14263)
[05/03 14:55:13     22s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib' ...
[05/03 14:55:13     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 11365)
[05/03 14:55:13     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 14263)
[05/03 14:55:13     22s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
[05/03 14:55:13     22s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib' ...
[05/03 14:55:14     23s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
[05/03 14:55:14     23s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib' ...
[05/03 14:55:15     24s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
[05/03 14:55:15     24s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib' ...
[05/03 14:55:15     25s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
[05/03 14:55:15     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib' ...
[05/03 14:55:16     25s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
[05/03 14:55:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib' ...
[05/03 14:55:17     26s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
[05/03 14:55:17     26s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib' ...
[05/03 14:55:18     27s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
[05/03 14:55:18     27s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib' ...
[05/03 14:55:19     28s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
[05/03 14:55:19     28s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib' ...
[05/03 14:55:19     28s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
[05/03 14:55:19     28s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib' ...
[05/03 14:55:19     29s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
[05/03 14:55:19     29s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib' ...
[05/03 14:55:19     29s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
[05/03 14:55:19     29s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
[05/03 14:55:19     29s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
[05/03 14:55:19     29s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib' ...
[05/03 14:55:19     29s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
[05/03 14:55:19     29s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
[05/03 14:55:20     29s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
[05/03 14:55:20     29s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib' ...
[05/03 14:55:20     29s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
[05/03 14:55:20     29s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib' ...
[05/03 14:55:20     29s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
[05/03 14:55:20     29s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib' ...
[05/03 14:55:20     29s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
[05/03 14:55:20     29s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib' ...
[05/03 14:55:20     29s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
[05/03 14:55:20     29s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib' ...
[05/03 14:55:20     29s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
[05/03 14:55:20     29s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
[05/03 14:55:20     29s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
[05/03 14:55:20     29s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
[05/03 14:55:20     29s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
[05/03 14:55:20     29s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
[05/03 14:55:20     29s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
[05/03 14:55:20     29s] @file 22:
[05/03 14:55:20     29s] @file 23: # 4. Read netlist
[05/03 14:55:20     29s] @file 24: read_netlist { /home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v } -top MSDAP
[05/03 14:55:20     29s] #% Begin Load netlist data ... (date=05/03 14:55:20, mem=685.0M)
[05/03 14:55:20     29s] *** Begin netlist parsing (mem=872.2M) ***
[05/03 14:55:20     29s] Created 811 new cells from 46 timing libraries.
[05/03 14:55:20     29s] Reading netlist ...
[05/03 14:55:20     29s] Backslashed names will retain backslash and a trailing blank character.
[05/03 14:55:20     29s] Reading verilog netlist '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v'
[05/03 14:55:20     29s] 
[05/03 14:55:20     29s] *** Memory Usage v#1 (Current mem = 872.223M, initial mem = 270.188M) ***
[05/03 14:55:20     29s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=872.2M) ***
[05/03 14:55:20     29s] #% End Load netlist data ... (date=05/03 14:55:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=767.8M, current mem=767.8M)
[05/03 14:55:20     29s] Set top cell to MSDAP.
[05/03 14:55:21     31s] Hooked 1622 DB cells to tlib cells.
[05/03 14:55:21     31s] Starting recursive module instantiation check.
[05/03 14:55:21     31s] No recursion found.
[05/03 14:55:21     31s] Building hierarchical netlist for Cell MSDAP ...
[05/03 14:55:21     31s] *** Netlist is unique.
[05/03 14:55:21     31s] Set DBUPerIGU to techSite asap7sc7p5t width 864.
[05/03 14:55:21     31s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[05/03 14:55:21     31s] ** info: there are 1678 modules.
[05/03 14:55:21     31s] ** info: there are 2162 stdCell insts.
[05/03 14:55:21     31s] ** info: there are 14 macros.
[05/03 14:55:21     31s] 
[05/03 14:55:21     31s] *** Memory Usage v#1 (Current mem = 992.637M, initial mem = 270.188M) ***
[05/03 14:55:21     31s] @file 25: init_design
[05/03 14:55:21     31s] Set Default Net Delay as 1000 ps.
[05/03 14:55:21     31s] Set Default Net Load as 0.5 pF. 
[05/03 14:55:21     31s] Set Default Input Pin Transition as 0.1 ps.
[05/03 14:55:22     31s] Extraction setup Started 
[05/03 14:55:22     31s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/03 14:55:22     31s] Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/03 14:55:22     31s] Generating auto layer map file.
[05/03 14:55:22     31s] Restore PreRoute Pattern Extraction data failed.
[05/03 14:55:22     31s] Importing multi-corner technology file(s) for preRoute extraction...
[05/03 14:55:22     31s] /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 14:55:23     32s] Generating auto layer map file.
[05/03 14:55:24     33s] Completed (cpu: 0:00:02.5 real: 0:00:02.0)
[05/03 14:55:24     33s] Set Shrink Factor to 1.00000
[05/03 14:55:24     33s] Summary of Active RC-Corners : 
[05/03 14:55:24     33s]  
[05/03 14:55:24     33s]  Analysis View: PVT_0P63V_100C.setup_view
[05/03 14:55:24     33s]     RC-Corner Name        : PVT_0P63V_100C.setup_rc
[05/03 14:55:24     33s]     RC-Corner Index       : 0
[05/03 14:55:24     33s]     RC-Corner Temperature : 100 Celsius
[05/03 14:55:24     33s]     RC-Corner Cap Table   : ''
[05/03 14:55:24     33s]     RC-Corner PreRoute Res Factor         : 1
[05/03 14:55:24     33s]     RC-Corner PreRoute Cap Factor         : 1
[05/03 14:55:24     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/03 14:55:24     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/03 14:55:24     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/03 14:55:24     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/03 14:55:24     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/03 14:55:24     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/03 14:55:24     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/03 14:55:24     33s]     RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[05/03 14:55:24     33s]  
[05/03 14:55:24     33s]  Analysis View: PVT_0P77V_0C.hold_view
[05/03 14:55:24     33s]     RC-Corner Name        : PVT_0P77V_0C.hold_rc
[05/03 14:55:24     33s]     RC-Corner Index       : 1
[05/03 14:55:24     33s]     RC-Corner Temperature : 0 Celsius
[05/03 14:55:24     33s]     RC-Corner Cap Table   : ''
[05/03 14:55:24     33s]     RC-Corner PreRoute Res Factor         : 1
[05/03 14:55:24     33s]     RC-Corner PreRoute Cap Factor         : 1
[05/03 14:55:24     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/03 14:55:24     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/03 14:55:24     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/03 14:55:24     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/03 14:55:24     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)][05/03 14:55:24     33s] Technology file '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06' associated with first view 'PVT_0P63V_100C.setup_view' will be used as the primary corner for the multi-corner extraction.

[05/03 14:55:24     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/03 14:55:24     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/03 14:55:24     33s]     RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[05/03 14:55:24     33s] LayerId::1 widthSet size::1
[05/03 14:55:24     33s] LayerId::2 widthSet size::1
[05/03 14:55:24     33s] LayerId::3 widthSet size::1
[05/03 14:55:24     33s] LayerId::4 widthSet size::1
[05/03 14:55:24     33s] LayerId::5 widthSet size::1
[05/03 14:55:24     33s] LayerId::6 widthSet size::1
[05/03 14:55:24     33s] LayerId::7 widthSet size::1
[05/03 14:55:24     33s] LayerId::8 widthSet size::1
[05/03 14:55:24     33s] LayerId::9 widthSet size::1
[05/03 14:55:24     33s] LayerId::10 widthSet size::1
[05/03 14:55:24     33s] Updating RC grid for preRoute extraction ...
[05/03 14:55:24     33s] Initializing multi-corner resistance tables ...
[05/03 14:55:24     33s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[05/03 14:55:24     33s] *Info: initialize multi-corner CTS.
[05/03 14:55:24     34s] Reading timing constraints file '../Syn/clock_constraints_fragment.sdc' ...
[05/03 14:55:25     34s] Current (total cpu=0:00:34.0, real=0:02:07, peak res=1131.8M, current mem=1119.4M)
[05/03 14:55:25     34s] INFO (CTE): Constraints read successfully.
[05/03 14:55:25     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.1M, current mem=1137.1M)
[05/03 14:55:25     34s] Current (total cpu=0:00:34.1, real=0:02:07, peak res=1137.1M, current mem=1137.1M)
[05/03 14:55:25     34s] Reading timing constraints file '../Syn/pin_constraints_fragment.sdc' ...
[05/03 14:55:25     34s] Current (total cpu=0:00:34.1, real=0:02:07, peak res=1137.1M, current mem=1137.1M)
[05/03 14:55:25     34s] INFO (CTE): Constraints read successfully.
[05/03 14:55:25     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.5M, current mem=1137.5M)
[05/03 14:55:25     34s] Current (total cpu=0:00:34.2, real=0:02:07, peak res=1137.5M, current mem=1137.5M)
[05/03 14:55:25     34s] Reading timing constraints file '../Syn/MSDAP_mapped.sdc' ...
[05/03 14:55:25     34s] Current (total cpu=0:00:34.2, real=0:02:07, peak res=1137.5M, current mem=1137.5M)
[05/03 14:55:25     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 9).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 10).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] MSDAP
[05/03 14:55:25     34s] **WARN: (TCLCMD-1598):	A clock with name Dclk was already defined in the design. Previously defined clock definition of Dclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 15).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'Dclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 15).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-1598):	A clock with name Dclk was already defined in the design. Previously defined clock definition of Dclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 15).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'Dclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 15).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-1598):	A clock with name Sclk was already defined in the design. Previously defined clock definition of Sclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 16).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'Sclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 16).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-1598):	A clock with name Sclk was already defined in the design. Previously defined clock definition of Sclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 16).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'Sclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 16).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 21).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 21).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-1086):	Clock group '__default_2' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 22).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] **WARN: (TCLCMD-1086):	Clock group '__default_2' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 22).
[05/03 14:55:25     34s] 
[05/03 14:55:25     34s] INFO (CTE): Reading of timing constraints file ../Syn/MSDAP_mapped.sdc completed, with 14 WARNING
[05/03 14:55:25     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.0M, current mem=1138.0M)
[05/03 14:55:25     34s] Current (total cpu=0:00:34.3, real=0:02:07, peak res=1138.0M, current mem=1138.0M)
[05/03 14:55:25     34s] Creating Cell Server ...(0, 1, 1, 1)
[05/03 14:55:25     34s] Summary for sequential cells identification: 
[05/03 14:55:25     34s]   Identified SBFF number: 68
[05/03 14:55:25     34s]   Identified MBFF number: 0
[05/03 14:55:25     34s]   Identified SB Latch number: 0
[05/03 14:55:25     34s]   Identified MB Latch number: 0
[05/03 14:55:25     34s]   Not identified SBFF number: 0
[05/03 14:55:25     34s]   Not identified MBFF number: 0
[05/03 14:55:25     34s]   Not identified SB Latch number: 0
[05/03 14:55:25     34s]   Not identified MB Latch number: 0
[05/03 14:55:25     34s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:25     34s] Total number of combinational cells: 676
[05/03 14:55:25     34s] Total number of sequential cells: 132
[05/03 14:55:25     34s] Total number of tristate cells: 0
[05/03 14:55:25     34s] Total number of level shifter cells: 0
[05/03 14:55:25     34s] Total number of power gating cells: 0
[05/03 14:55:25     34s] Total number of isolation cells: 0
[05/03 14:55:25     34s] Total number of power switch cells: 0
[05/03 14:55:25     34s] Total number of pulse generator cells: 0
[05/03 14:55:25     34s] Total number of always on buffers: 0
[05/03 14:55:25     34s] Total number of retention cells: 0
[05/03 14:55:25     34s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/03 14:55:25     34s] Total number of usable buffers: 53
[05/03 14:55:25     34s] List of unusable buffers:
[05/03 14:55:25     34s] Total number of unusable buffers: 0
[05/03 14:55:25     34s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/03 14:55:25     34s] Total number of usable inverters: 84
[05/03 14:55:25     34s] List of unusable inverters:
[05/03 14:55:25     34s] Total number of unusable inverters: 0
[05/03 14:55:25     34s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/03 14:55:25     34s] Total number of identified usable delay cells: 11
[05/03 14:55:25     34s] List of identified unusable delay cells:[05/03 14:55:25     34s] Creating Cell Server, finished. 
[05/03 14:55:25     34s] 

[05/03 14:55:25     34s] Total number of identified unusable delay cells: 0
[05/03 14:55:25     34s] Deleting Cell Server ...
[05/03 14:55:25     34s] @file 26:
[05/03 14:55:25     34s] @file 27: # 5. Setup power intent
[05/03 14:55:25     34s] @file 28: read_power_intent -cpf power_spec.cpf
[05/03 14:55:25     34s] Loading CPF file power_spec.cpf ...
[05/03 14:55:25     34s] INFO: processed 12 CPF commands in 12 lines from file power_spec.cpf, with 0 errors
[05/03 14:55:25     34s] Checking CPF file ...
[05/03 14:55:25     34s] INFO: The CPF has only one domain defined.
[05/03 14:55:25     34s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[05/03 14:55:25     34s] @file 29: commit_power_intent
[05/03 14:55:25     34s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.09 real=0:00:00.00
[05/03 14:55:25     34s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:25     34s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:25     34s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:25     34s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:25     34s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[05/03 14:55:25     34s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.02 real=0:00:00.00
[05/03 14:55:25     34s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:00.00
[05/03 14:55:25     34s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:25     34s] Current (total cpu=0:00:34.6, real=0:02:07, peak res=1228.8M, current mem=1224.2M)
[05/03 14:55:25     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
[05/03 14:55:25     34s] Current (total cpu=0:00:34.7, real=0:02:07, peak res=1234.8M, current mem=1234.8M)
[05/03 14:55:25     34s] Current (total cpu=0:00:34.7, real=0:02:07, peak res=1234.8M, current mem=1234.8M)
[05/03 14:55:25     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1235.0M, current mem=1235.0M)
[05/03 14:55:26     34s] Current (total cpu=0:00:34.7, real=0:02:08, peak res=1235.0M, current mem=1235.0M)
[05/03 14:55:26     34s] Current (total cpu=0:00:34.8, real=0:02:08, peak res=1235.0M, current mem=1235.0M)
[05/03 14:55:26     34s] MSDAP
[05/03 14:55:26     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1235.5M, current mem=1235.5M)
[05/03 14:55:26     34s] Current (total cpu=0:00:34.8, real=0:02:08, peak res=1235.5M, current mem=1235.5M)
[05/03 14:55:26     34s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.32 real=0:00:01.00
[05/03 14:55:26     34s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:26     34s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:26     34s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:26     34s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.01 real=0:00:00.00
[05/03 14:55:26     34s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:26     34s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:26     34s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:26     34s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:55:26     34s] Creating Cell Server ...(0, 1, 1, 1)
[05/03 14:55:26     34s] Summary for sequential cells identification: 
[05/03 14:55:26     34s]   Identified SBFF number: 68
[05/03 14:55:26     34s]   Identified MBFF number: 0
[05/03 14:55:26     34s]   Identified SB Latch number: 0
[05/03 14:55:26     34s]   Identified MB Latch number: 0
[05/03 14:55:26     34s]   Not identified SBFF number: 0
[05/03 14:55:26     34s]   Not identified MBFF number: 0
[05/03 14:55:26     34s]   Not identified SB Latch number: 0
[05/03 14:55:26     34s]   Not identified MB Latch number: 0
[05/03 14:55:26     34s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:26     34s] Total number of combinational cells: 676
[05/03 14:55:26     34s] Total number of sequential cells: 132
[05/03 14:55:26     34s] Total number of tristate cells: 0
[05/03 14:55:26     34s] Total number of level shifter cells: 0
[05/03 14:55:26     34s] Total number of power gating cells: 0
[05/03 14:55:26     34s] Total number of isolation cells: 0
[05/03 14:55:26     34s] Total number of power switch cells: 0
[05/03 14:55:26     34s] Total number of pulse generator cells: 0
[05/03 14:55:26     34s] Total number of always on buffers: 0
[05/03 14:55:26     34s] Total number of retention cells: 0
[05/03 14:55:26     34s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/03 14:55:26     34s] Total number of usable buffers: 53
[05/03 14:55:26     34s] List of unusable buffers:
[05/03 14:55:26     34s] Total number of unusable buffers: 0
[05/03 14:55:26     34s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/03 14:55:26     34s] Total number of usable inverters: 84
[05/03 14:55:26     34s] List of unusable inverters:
[05/03 14:55:26     34s] Total number of unusable inverters: 0
[05/03 14:55:26     34s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/03 14:55:26     34s] Total number of identified usable delay cells: 11
[05/03 14:55:26     34s] List of identified unusable delay cells:[05/03 14:55:26     34s] Creating Cell Server, finished. 
[05/03 14:55:26     34s] 

[05/03 14:55:26     34s] Total number of identified unusable delay cells: 0
[05/03 14:55:26     34s] Deleting Cell Server ...
[05/03 14:55:26     34s] -noImplicitRules false                     # bool, default=false, private
[05/03 14:55:26     34s] No isolation cell in libraries.
[05/03 14:55:26     34s] No level shifter cell in libraries.
[05/03 14:55:26     34s] @file 30:
[05/03 14:55:26     34s] @file 31: # 6. Exclude standard cells that may cause error
[05/03 14:55:26     34s] #@ Begin verbose source set_dont_use.tcl (pre)
[05/03 14:55:26     34s] @file 1: # Exclude standard cells that may cause error
[05/03 14:55:26     34s] @file 2: if { [get_db lib_cells */ICGx*DC*] ne "" } {
[05/03 14:55:26     34s] @file 3: set_dont_use [get_db lib_cells */ICGx*DC*]
[05/03 14:55:26     34s] @file 4: }
[05/03 14:55:26     34s] @file 7:
[05/03 14:55:26     34s] @file 8: if { [get_db lib_cells */AND4x1*] ne "" } {
[05/03 14:55:26     34s] @file 9: set_dont_use [get_db lib_cells */AND4x1*]
[05/03 14:55:26     34s] @file 10: }
[05/03 14:55:26     34s] @file 13:
[05/03 14:55:26     34s] @file 14: if { [get_db lib_cells */SDFLx2*] ne "" } {
[05/03 14:55:26     34s] @file 15: set_dont_use [get_db lib_cells */SDFLx2*]
[05/03 14:55:26     34s] @file 16: }
[05/03 14:55:26     34s] @file 19:
[05/03 14:55:26     34s] @file 20: if { [get_db lib_cells */AO21x1*] ne "" } {
[05/03 14:55:26     34s] @file 21: set_dont_use [get_db lib_cells */AO21x1*]
[05/03 14:55:26     34s] @file 22: }
[05/03 14:55:26     34s] @file 25:
[05/03 14:55:26     34s] @file 26: if { [get_db lib_cells */XOR2x2*] ne "" } {
[05/03 14:55:26     34s] @file 27: set_dont_use [get_db lib_cells */XOR2x2*]
[05/03 14:55:26     34s] @file 28: }
[05/03 14:55:26     34s] @file 31:
[05/03 14:55:26     34s] @file 32: if { [get_db lib_cells */OAI31xp33*] ne "" } {
[05/03 14:55:26     34s] @file 33: set_dont_use [get_db lib_cells */OAI31xp33*]
[05/03 14:55:26     34s] @file 34: }
[05/03 14:55:26     34s] @file 37:
[05/03 14:55:26     34s] @file 38: if { [get_db lib_cells */OAI221xp5*] ne "" } {
[05/03 14:55:26     34s] @file 39: set_dont_use [get_db lib_cells */OAI221xp5*]
[05/03 14:55:26     34s] @file 40: }
[05/03 14:55:26     34s] @file 43:
[05/03 14:55:26     34s] @file 44: if { [get_db lib_cells */SDFLx3*] ne "" } {
[05/03 14:55:26     34s] @file 45: set_dont_use [get_db lib_cells */SDFLx3*]
[05/03 14:55:26     34s] @file 46: }
[05/03 14:55:26     34s] @file 49:
[05/03 14:55:26     34s] @file 50: if { [get_db lib_cells */SDFLx1*] ne "" } {
[05/03 14:55:26     34s] @file 51: set_dont_use [get_db lib_cells */SDFLx1*]
[05/03 14:55:26     34s] @file 52: }
[05/03 14:55:26     34s] @file 55:
[05/03 14:55:26     34s] @file 56: if { [get_db lib_cells */AOI211xp5*] ne "" } {
[05/03 14:55:26     34s] @file 57: set_dont_use [get_db lib_cells */AOI211xp5*]
[05/03 14:55:26     34s] @file 58: }
[05/03 14:55:26     34s] @file 61:
[05/03 14:55:26     34s] @file 62: if { [get_db lib_cells */OAI322xp33*] ne "" } {
[05/03 14:55:26     34s] @file 63: set_dont_use [get_db lib_cells */OAI322xp33*]
[05/03 14:55:26     34s] @file 64: }
[05/03 14:55:26     34s] @file 67:
[05/03 14:55:26     34s] @file 68: if { [get_db lib_cells */OR2x6*] ne "" } {
[05/03 14:55:26     34s] @file 69: set_dont_use [get_db lib_cells */OR2x6*]
[05/03 14:55:26     34s] @file 70: }
[05/03 14:55:26     34s] @file 73:
[05/03 14:55:26     34s] @file 74: if { [get_db lib_cells */A2O1A1O1Ixp25*] ne "" } {
[05/03 14:55:26     34s] @file 75: set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
[05/03 14:55:26     34s] @file 76: }
[05/03 14:55:26     34s] @file 79:
[05/03 14:55:26     34s] @file 80: if { [get_db lib_cells */XNOR2x1*] ne "" } {
[05/03 14:55:26     34s] @file 81: set_dont_use [get_db lib_cells */XNOR2x1*]
[05/03 14:55:26     34s] @file 82: }
[05/03 14:55:26     34s] @file 85:
[05/03 14:55:26     34s] @file 86: if { [get_db lib_cells */OAI32xp33*] ne "" } {
[05/03 14:55:26     35s] @file 87: set_dont_use [get_db lib_cells */OAI32xp33*]
[05/03 14:55:26     35s] @file 88: }
[05/03 14:55:26     35s] @file 91:
[05/03 14:55:26     35s] @file 92: if { [get_db lib_cells */FAx1*] ne "" } {
[05/03 14:55:26     35s] @file 93: set_dont_use [get_db lib_cells */FAx1*]
[05/03 14:55:26     35s] @file 94: }
[05/03 14:55:26     35s] @file 97:
[05/03 14:55:26     35s] @file 98:
[05/03 14:55:26     35s] @file 99: if { [get_db lib_cells */OAI21x1*] ne "" } {
[05/03 14:55:26     35s] @file 100: set_dont_use [get_db lib_cells */OAI21x1*]
[05/03 14:55:26     35s] @file 101: }
[05/03 14:55:26     35s] @file 104:
[05/03 14:55:26     35s] @file 105: if { [get_db lib_cells */OAI31xp67*] ne "" } {
[05/03 14:55:26     35s] @file 106: set_dont_use [get_db lib_cells */OAI31xp67*]
[05/03 14:55:26     35s] @file 107: }
[05/03 14:55:26     35s] @file 110:
[05/03 14:55:26     35s] @file 111: if { [get_db lib_cells */OAI33xp33*] ne "" } {
[05/03 14:55:26     35s] @file 112: set_dont_use [get_db lib_cells */OAI33xp33*]
[05/03 14:55:26     35s] @file 113: }
[05/03 14:55:26     35s] @file 116:
[05/03 14:55:26     35s] @file 117: if { [get_db lib_cells */AO21x2*] ne "" } {
[05/03 14:55:26     35s] @file 118: set_dont_use [get_db lib_cells */AO21x2*]
[05/03 14:55:26     35s] @file 119: }
[05/03 14:55:26     35s] @file 122:
[05/03 14:55:26     35s] @file 123: if { [get_db lib_cells */AOI32xp33*] ne "" } {
[05/03 14:55:26     35s] @file 124: set_dont_use [get_db lib_cells */AOI32xp33*]
[05/03 14:55:26     35s] @file 125: }
[05/03 14:55:26     35s] @file 128:
[05/03 14:55:26     35s] @file 129:
[05/03 14:55:26     35s] #@ End verbose source set_dont_use.tcl
[05/03 14:55:26     35s] @file 33:
[05/03 14:55:26     35s] @file 34: # 7. Set other attributes
[05/03 14:55:26     35s] @file 35: set_db design_flow_effort standard
[05/03 14:55:26     35s] @file 36: set_db route_design_bottom_routing_layer 2
[05/03 14:55:26     35s] @file 37: set_db route_design_top_routing_layer 7
[05/03 14:55:26     35s] @file 38: #Ignore 1e+31 removal arcs for ASYNC DFF cells
[05/03 14:55:26     35s] @file 39: set_db timing_analysis_async_checks no_async
[05/03 14:55:26     35s] @file 40: #Via preferences for stripes
[05/03 14:55:26     35s] @file 41: set_db generate_special_via_rule_preference { M7_M6widePWR1p152 M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 M3_M2widePWR0p936 }
[05/03 14:55:26     35s] @file 42: #Prevent extending M1 pins in cells
[05/03 14:55:26     35s] @file 43: set_db route_design_with_via_in_pin true
[05/03 14:55:26     35s] @file 44:
[05/03 14:55:26     35s] @file 45: # 8. Read floorplan
[05/03 14:55:26     35s] #@ Begin verbose source floorplan.tcl (pre)
[05/03 14:55:26     35s] @file 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site asap7sc7p5t -die_size { 236.864 180.328 0 0 0 0 }
[05/03 14:55:26     35s] Adjusting die size togrid(PlacementGrid): width :236.88 height : 180.288
[05/03 14:55:26     35s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/03 14:55:26     35s] @file 2:
[05/03 14:55:26     35s] @file 3: place_inst R_mem_L/mem_0_0 44.768 60.384 my
[05/03 14:55:26     35s] @file 4: create_place_halo -insts R_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 5: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_L/mem_0_0
[05/03 14:55:26     35s] @file 6:
[05/03 14:55:26     35s] @file 7: place_inst R_mem_R/mem_0_0 180.288 60.384 my
[05/03 14:55:26     35s] @file 8: create_place_halo -insts R_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 9: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_R/mem_0_0
[05/03 14:55:26     35s] @file 10:
[05/03 14:55:26     35s] @file 11: place_inst Co_mem_L/mem_0_0 1.92 121.824 my
[05/03 14:55:26     35s] @file 12: create_place_halo -insts Co_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 13: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_0
[05/03 14:55:26     35s] @file 14:
[05/03 14:55:26     35s] @file 15: place_inst Co_mem_L/mem_0_1 30.688 121.824 my
[05/03 14:55:26     35s] @file 16: create_place_halo -insts Co_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 17: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_1
[05/03 14:55:26     35s] @file 18:
[05/03 14:55:26     35s] @file 19: place_inst Co_mem_L/mem_0_2 59.456 121.824 my
[05/03 14:55:26     35s] @file 20: create_place_halo -insts Co_mem_L/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 21: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_2
[05/03 14:55:26     35s] @file 22:
[05/03 14:55:26     35s] @file 23: place_inst Co_mem_L/mem_0_3 88.224 121.824 my
[05/03 14:55:26     35s] @file 24: create_place_halo -insts Co_mem_L/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 25: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_3
[05/03 14:55:26     35s] @file 26:
[05/03 14:55:26     35s] @file 27: place_inst Co_mem_R/mem_0_0 209.056 121.824 r0
[05/03 14:55:26     35s] @file 28: create_place_halo -insts Co_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 29: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_0
[05/03 14:55:26     35s] @file 30:
[05/03 14:55:26     35s] @file 31: place_inst Co_mem_R/mem_0_1 180.288 121.824 r0
[05/03 14:55:26     35s] @file 32: create_place_halo -insts Co_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 33: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_1
[05/03 14:55:26     35s] @file 34:
[05/03 14:55:26     35s] @file 35: place_inst Co_mem_R/mem_0_2 151.52 121.824 r0
[05/03 14:55:26     35s] @file 36: create_place_halo -insts Co_mem_R/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 37: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_2
[05/03 14:55:26     35s] @file 38:
[05/03 14:55:26     35s] @file 39: place_inst Co_mem_R/mem_0_3 122.752 121.824 r0
[05/03 14:55:26     35s] @file 40: create_place_halo -insts Co_mem_R/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 41: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_3
[05/03 14:55:26     35s] @file 42:
[05/03 14:55:26     35s] @file 43: place_inst Data_mem_L/mem_0_0 1.92 1.824 my
[05/03 14:55:26     35s] @file 44: create_place_halo -insts Data_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 45: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_0
[05/03 14:55:26     35s] @file 46:
[05/03 14:55:26     35s] @file 47: place_inst Data_mem_L/mem_0_1 1.92 60.384 my
[05/03 14:55:26     35s] @file 48: create_place_halo -insts Data_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 49: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_1
[05/03 14:55:26     35s] @file 50:
[05/03 14:55:26     35s] @file 51: place_inst Data_mem_R/mem_0_0 202.016 1.824 r0
[05/03 14:55:26     35s] @file 52: create_place_halo -insts Data_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 53: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_0
[05/03 14:55:26     35s] @file 54:
[05/03 14:55:26     35s] @file 55: place_inst Data_mem_R/mem_0_1 202.016 60.384 r0
[05/03 14:55:26     35s] @file 56: create_place_halo -insts Data_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:55:26     35s] @file 57: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_1
[05/03 14:55:26     35s] @file 58:
[05/03 14:55:26     35s] #@ End verbose source floorplan.tcl
[05/03 14:55:26     35s] @file 47:
[05/03 14:55:26     35s] @file 48: # 9. Create routing tracks
[05/03 14:55:26     35s] @file 49: add_tracks -honor_pitch -offsets { M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.064 M7 vert 0.064 }
[05/03 14:55:26     35s] @file 50:
[05/03 14:55:26     35s] @file 51: # 10. Create place blockage on top & bottom row (fixes wiring issue + power vias for DRC/LVS)
[05/03 14:55:26     35s] @file 52: set core_lly [get_db current_design .core_bbox.ll.y]
[05/03 14:55:26     35s] @file 53: set core_ury [expr [get_db current_design .core_bbox.ur.y] - 1.08]
[05/03 14:55:26     35s] @file 54: set botrow [get_db rows -if {.rect.ll.y == $core_lly}]
[05/03 14:55:26     35s] @file 55: set toprow [get_db rows -if {.rect.ur.y > $core_ury}]
[05/03 14:55:26     35s] @file 56: create_place_blockage -area [get_db $botrow .rect] -name ROW_BLOCK_BOT
[05/03 14:55:26     35s] @file 57: create_place_blockage -area [get_db $toprow .rect] -name ROW_BLOCK_TOP
[05/03 14:55:26     35s] @file 58:
[05/03 14:55:26     35s] @file 59: # 11. Add well-tap cells
[05/03 14:55:26     35s] @file 60: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
[05/03 14:55:26     35s] @file 61: add_well_taps -cell_interval 50 -in_row_offset 10.564
[05/03 14:55:26     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1283.0M
[05/03 14:55:26     35s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:55:26     35s] OPERPROF:   Starting FgcInit at level 2, MEM:1283.0M
[05/03 14:55:26     35s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:55:26     35s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:55:26     35s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:55:26     35s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 14:55:26     35s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 14:55:26     35s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[05/03 14:55:26     35s] OPERPROF:   Finished FgcInit at level 2, CPU:0.317, REAL:0.278, MEM:1278.0M
[05/03 14:55:26     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1286.0M
[05/03 14:55:26     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1286.0M
[05/03 14:55:26     35s] Core basic site is asap7sc7p5t
[05/03 14:55:26     35s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:26     35s] Use non-trimmed site array because memory saving is not enough.
[05/03 14:55:26     35s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:55:26     35s] SiteArray: use 851,968 bytes
[05/03 14:55:26     35s] SiteArray: current memory after site array memory allocation 1286.8M
[05/03 14:55:26     35s] SiteArray: FP blocked sites are writable
[05/03 14:55:26     35s] Estimated cell power/ground rail width = 0.135 um
[05/03 14:55:26     35s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:55:26     35s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1286.8M
[05/03 14:55:26     35s] Process 0 wires and vias for routing blockage and capacity analysis
[05/03 14:55:26     35s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1286.8M
[05/03 14:55:26     35s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.059, REAL:0.061, MEM:1290.8M
[05/03 14:55:26     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:1290.8M
[05/03 14:55:26     35s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1290.8MB).
[05/03 14:55:26     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.401, REAL:0.365, MEM:1290.8M
[05/03 14:55:26     35s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.216 microns
[05/03 14:55:26     35s] Type 'man IMPSP-5134' for more detail.
[05/03 14:55:26     35s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.216 microns
[05/03 14:55:26     35s] Type 'man IMPSP-5134' for more detail.
[05/03 14:55:26     35s] For 1090 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 14:55:26     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1292.0M
[05/03 14:55:26     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1291.2M
[05/03 14:55:26     35s] OPERPROF: Starting FgcCleanup at level 1, MEM:1291.2M
[05/03 14:55:26     35s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1291.2M
[05/03 14:55:26     35s] All LLGs are deleted
[05/03 14:55:26     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1291.2M
[05/03 14:55:26     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1291.2M
[05/03 14:55:26     35s] Inserted 1090 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
[05/03 14:55:26     35s] @file 62:
[05/03 14:55:26     35s] @file 63: # 12. Create power straps
[05/03 14:55:26     35s] #@ Begin verbose source power_straps.tcl (pre)
[05/03 14:55:26     35s] @file 1: # Power strap definition for layer M1 (rails):
[05/03 14:55:26     35s] @file 2:
[05/03 14:55:26     35s] @file 3: reset_db -category add_stripes
[05/03 14:55:26     35s] @file 4: set_db add_stripes_stacked_via_bottom_layer M1
[05/03 14:55:26     35s] @file 5: set_db add_stripes_stacked_via_top_layer M1
[05/03 14:55:26     35s] @file 6: set_db add_stripes_spacing_from_block 0.000
[05/03 14:55:26     35s] Offset for stripe breaking is set to 0.
[05/03 14:55:26     35s] @file 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
[05/03 14:55:26     35s] #% Begin add_stripes (date=05/03 14:55:26, mem=1280.1M)
[05/03 14:55:26     35s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:55:26     35s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:55:26     35s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/03 14:55:26     35s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/03 14:55:26     35s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/03 14:55:26     35s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/03 14:55:26     35s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/03 14:55:26     35s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/03 14:55:26     35s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/03 14:55:26     35s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/03 14:55:26     35s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/03 14:55:26     35s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/03 14:55:26     35s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/03 14:55:26     35s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/03 14:55:26     35s] 
[05/03 14:55:26     35s] Initialize fgc environment(mem: 1291.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.0M)
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (35.208000 1.044000) (35.639999 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.264000 1.044000) (60.695999 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.160004 1.044000) (110.592003 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.056000 1.044000) (160.488007 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (201.311996 1.044000) (201.744003 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (235.223999 1.044000) (235.656006 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (35.208000 2.124000) (35.639999 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (60.264000 2.124000) (60.695999 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (110.160004 2.124000) (110.592003 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (160.056000 2.124000) (160.488007 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (201.311996 2.124000) (201.744003 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (235.223999 2.124000) (235.656006 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (35.208000 3.204000) (35.639999 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (60.264000 3.204000) (60.695999 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (110.160004 3.204000) (110.592003 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (160.056000 3.204000) (160.488007 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (201.311996 3.204000) (201.744003 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (235.223999 3.204000) (235.656006 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (35.208000 4.284000) (35.639999 5.436000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (60.264000 4.284000) (60.695999 5.436000) because pins or obstructions were outside the original block boundary.
[05/03 14:55:26     35s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/03 14:55:26     35s] To increase the message display limit, refer to the product command reference manual.
[05/03 14:55:26     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.0M)
[05/03 14:55:26     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.0M)
[05/03 14:55:26     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.0M)
[05/03 14:55:26     35s] Starting stripe generation ...
[05/03 14:55:26     35s] Non-Default Mode Option Settings :
[05/03 14:55:26     35s]   -use_exact_spacing  1
[05/03 14:55:26     35s]   -preventive_color_opt false
[05/03 14:55:26     35s]   -use_fgc true
[05/03 14:55:26     35s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/03 14:55:26     35s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/03 14:55:26     35s] Stripe generation is complete.
[05/03 14:55:26     35s] add_stripes created 829 wires.
[05/03 14:55:26     35s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/03 14:55:26     35s] +--------+----------------+----------------+
[05/03 14:55:26     35s] |  Layer |     Created    |     Deleted    |
[05/03 14:55:26     35s] +--------+----------------+----------------+
[05/03 14:55:26     35s] |   M1   |       829      |       NA       |
[05/03 14:55:26     35s] +--------+----------------+----------------+
[05/03 14:55:26     35s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/03 14:55:26     35s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/03 14:55:26     35s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/03 14:55:26     35s] set_db add_stripes_use_fgc is reset to default value: false.
[05/03 14:55:26     35s] set_db add_stripes_use_pthread is reset to default value: false.
[05/03 14:55:26     35s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/03 14:55:26     35s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/03 14:55:26     35s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/03 14:55:26     35s] setViaGenMode -use_cce is reset to default value: false.
[05/03 14:55:26     35s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/03 14:55:26     35s] #% End add_stripes (date=05/03 14:55:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=1286.5M, current mem=1285.3M)
[05/03 14:55:26     35s] @file 8:
[05/03 14:55:26     35s] @file 9: # Power strap definition for layer M3:
[05/03 14:55:26     35s] @file 10:
[05/03 14:55:26     35s] @file 11: #reset_db -category add_stripes
[05/03 14:55:26     35s] @file 12: #set_db add_stripes_stacked_via_top_layer M3
[05/03 14:55:26     35s] @file 13: #set_db add_stripes_stacked_via_bottom_layer M1
[05/03 14:55:26     35s] @file 14: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:55:26     35s] @file 15: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:55:26     35s] @file 16: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 10.080 -spacing 4.104 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
[05/03 14:55:26     35s] @file 17:
[05/03 14:55:26     35s] @file 18: # Power strap definition for layer M4:
[05/03 14:55:26     35s] @file 19:
[05/03 14:55:26     35s] @file 20: #reset_db -category add_stripes
[05/03 14:55:26     35s] @file 21: #set_db add_stripes_stacked_via_top_layer M4
[05/03 14:55:26     35s] @file 22: #set_db add_stripes_stacked_via_bottom_layer M3
[05/03 14:55:26     35s] @file 23: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:55:26     35s] @file 24: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:55:26     35s] @file 25: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.304]
[05/03 14:55:26     35s] @file 26:
[05/03 14:55:26     35s] @file 27: # Power strap definition for layer M5:
[05/03 14:55:26     35s] @file 28:
[05/03 14:55:26     35s] @file 29: #reset_db -category add_stripes
[05/03 14:55:26     35s] @file 30: #set_db add_stripes_stacked_via_top_layer M5
[05/03 14:55:26     35s] @file 31: #set_db add_stripes_stacked_via_bottom_layer M4
[05/03 14:55:26     35s] @file 32: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:55:26     35s] @file 33: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:55:26     35s] @file 34: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.304]
[05/03 14:55:26     35s] @file 35:
[05/03 14:55:26     35s] @file 36: # Power strap definition for layer M6:
[05/03 14:55:26     35s] @file 37:
[05/03 14:55:26     35s] @file 38: reset_db -category add_stripes
[05/03 14:55:27     35s] @file 39: set_db add_stripes_stacked_via_top_layer M6
[05/03 14:55:27     35s] @file 40: set_db add_stripes_stacked_via_bottom_layer M5
[05/03 14:55:27     35s] @file 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:55:27     35s] The power planner will set stripe antenna targets to stripe.
[05/03 14:55:27     35s] @file 42: set_db add_stripes_spacing_from_block 0.000
[05/03 14:55:27     35s] Offset for stripe breaking is set to 0.
[05/03 14:55:27     35s] @file 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.976]
[05/03 14:55:27     35s] #% Begin add_stripes (date=05/03 14:55:27, mem=1285.3M)
[05/03 14:55:27     35s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:55:27     35s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:55:27     35s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/03 14:55:27     35s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/03 14:55:27     35s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/03 14:55:27     35s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/03 14:55:27     35s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/03 14:55:27     35s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/03 14:55:27     35s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/03 14:55:27     35s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/03 14:55:27     35s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/03 14:55:27     35s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/03 14:55:27     35s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/03 14:55:27     35s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/03 14:55:27     35s] 
[05/03 14:55:27     35s] **WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 14:55:27     35s] Initialize fgc environment(mem: 1294.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Starting stripe generation ...
[05/03 14:55:27     35s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:55:27     35s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:55:27     35s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:55:27     35s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:55:27     35s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:55:27     35s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:55:27     35s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:55:27     35s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:55:27     35s] Non-Default Mode Option Settings :
[05/03 14:55:27     35s]   -trim_antenna_back_to_shape   stripe
[05/03 14:55:27     35s]   -trim_antenna_max_distance  0.00
[05/03 14:55:27     35s]   -use_exact_spacing  1
[05/03 14:55:27     35s]   -preventive_color_opt false
[05/03 14:55:27     35s]   -use_fgc true
[05/03 14:55:27     35s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] *** Stripes and vias are being generated (current mem: 1293.965)***
[05/03 14:55:27     35s]   Generate VSS stripes and vias
[05/03 14:55:27     35s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]   Generate VDD stripes and vias
[05/03 14:55:27     35s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s] Stripe generation is complete.
[05/03 14:55:27     35s] add_stripes created 26 wires.
[05/03 14:55:27     35s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/03 14:55:27     35s] +--------+----------------+----------------+
[05/03 14:55:27     35s] |  Layer |     Created    |     Deleted    |
[05/03 14:55:27     35s] +--------+----------------+----------------+
[05/03 14:55:27     35s] |   M6   |       26       |       NA       |
[05/03 14:55:27     35s] +--------+----------------+----------------+
[05/03 14:55:27     35s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/03 14:55:27     35s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/03 14:55:27     35s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/03 14:55:27     35s] set_db add_stripes_use_fgc is reset to default value: false.
[05/03 14:55:27     35s] set_db add_stripes_use_pthread is reset to default value: false.
[05/03 14:55:27     35s] setViaGenMode -use_cce is reset to default value: false.
[05/03 14:55:27     35s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/03 14:55:27     35s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/03 14:55:27     35s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/03 14:55:27     35s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/03 14:55:27     35s] #% End add_stripes (date=05/03 14:55:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1285.6M, current mem=1285.6M)
[05/03 14:55:27     35s] @file 44:
[05/03 14:55:27     35s] @file 45: # Power strap definition for layer M7:
[05/03 14:55:27     35s] @file 46:
[05/03 14:55:27     35s] @file 47: reset_db -category add_stripes
[05/03 14:55:27     35s] @file 48: set_db add_stripes_stacked_via_top_layer M7
[05/03 14:55:27     35s] @file 49: set_db add_stripes_stacked_via_bottom_layer M6
[05/03 14:55:27     35s] @file 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:55:27     35s] The power planner will set stripe antenna targets to stripe.
[05/03 14:55:27     35s] @file 51: set_db add_stripes_spacing_from_block 0.000
[05/03 14:55:27     35s] Offset for stripe breaking is set to 0.
[05/03 14:55:27     35s] @file 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.976]
[05/03 14:55:27     35s] #% Begin add_stripes (date=05/03 14:55:27, mem=1285.6M)
[05/03 14:55:27     35s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:55:27     35s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:55:27     35s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/03 14:55:27     35s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/03 14:55:27     35s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/03 14:55:27     35s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/03 14:55:27     35s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/03 14:55:27     35s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/03 14:55:27     35s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/03 14:55:27     35s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/03 14:55:27     35s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/03 14:55:27     35s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/03 14:55:27     35s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/03 14:55:27     35s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/03 14:55:27     35s] 
[05/03 14:55:27     35s] **WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 14:55:27     35s] Initialize fgc environment(mem: 1294.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Starting stripe generation ...
[05/03 14:55:27     35s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:55:27     35s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:55:27     35s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:55:27     35s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:55:27     35s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:55:27     35s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:55:27     35s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:55:27     35s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:55:27     35s] Non-Default Mode Option Settings :
[05/03 14:55:27     35s]   -trim_antenna_back_to_shape   stripe
[05/03 14:55:27     35s]   -trim_antenna_max_distance  0.00
[05/03 14:55:27     35s]   -use_exact_spacing  1
[05/03 14:55:27     35s]   -preventive_color_opt false
[05/03 14:55:27     35s]   -use_fgc true
[05/03 14:55:27     35s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
[05/03 14:55:27     35s] *** Stripes and vias are being generated (current mem: 1293.965)***
[05/03 14:55:27     35s]   Generate VSS stripes and vias
[05/03 14:55:27     35s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]   Generate VDD stripes and vias
[05/03 14:55:27     35s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1293.965M)
[05/03 14:55:27     35s] Stripe generation is complete.
[05/03 14:55:27     35s] add_stripes created 34 wires.
[05/03 14:55:27     35s] ViaGen created 442 vias, deleted 0 via to avoid violation.
[05/03 14:55:27     35s] +--------+----------------+----------------+
[05/03 14:55:27     35s] |  Layer |     Created    |     Deleted    |
[05/03 14:55:27     35s] +--------+----------------+----------------+
[05/03 14:55:27     35s] |   V6   |       442      |        0       |
[05/03 14:55:27     35s] |   M7   |       34       |       NA       |
[05/03 14:55:27     35s] +--------+----------------+----------------+
[05/03 14:55:27     35s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/03 14:55:27     35s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/03 14:55:27     35s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/03 14:55:27     35s] set_db add_stripes_use_fgc is reset to default value: false.
[05/03 14:55:27     35s] set_db add_stripes_use_pthread is reset to default value: false.
[05/03 14:55:27     35s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/03 14:55:27     35s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/03 14:55:27     35s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/03 14:55:27     35s] setViaGenMode -use_cce is reset to default value: false.
[05/03 14:55:27     35s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/03 14:55:27     35s] #% End add_stripes (date=05/03 14:55:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1286.4M, current mem=1286.4M)
[05/03 14:55:27     35s] @file 53:
[05/03 14:55:27     35s] @file 54: # Power strap definition for layer M8:
[05/03 14:55:27     35s] @file 55:
[05/03 14:55:27     35s] @file 56: #reset_db -category add_stripes
[05/03 14:55:27     35s] @file 57: #set_db add_stripes_stacked_via_top_layer M8
[05/03 14:55:27     35s] @file 58: #set_db add_stripes_stacked_via_bottom_layer M7
[05/03 14:55:27     35s] @file 59: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:55:27     35s] @file 60: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:55:27     35s] @file 61: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
[05/03 14:55:27     35s] @file 62:
[05/03 14:55:27     35s] @file 63: # Power strap definition for layer M9:
[05/03 14:55:27     35s] @file 64:
[05/03 14:55:27     35s] @file 65: #reset_db -category add_stripes
[05/03 14:55:27     35s] @file 66: #set_db add_stripes_stacked_via_top_layer M9
[05/03 14:55:27     35s] @file 67: #set_db add_stripes_stacked_via_bottom_layer M8
[05/03 14:55:27     35s] @file 68: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:55:27     35s] @file 69: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:55:27     35s] @file 70: #add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
[05/03 14:55:27     35s] #@ End verbose source power_straps.tcl
[05/03 14:55:27     35s] @file 65:
[05/03 14:55:27     35s] @file 66: # 13. Set I/O pin locations
[05/03 14:55:27     35s] @file 67: set_db assign_pins_edit_in_batch true
[05/03 14:55:27     35s] @file 68: #Innovus automatically places the pin in given range
[05/03 14:55:27     35s] @file 69: edit_pin -fixed_pin -pin * -hinst MSDAP -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 236.864 0 } -end { 0 0 }   
[05/03 14:55:27     35s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[05/03 14:55:27     35s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[05/03 14:55:27     35s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
[05/03 14:55:27     35s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 561 out of 561 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[05/03 14:55:27     35s] Type 'man IMPTR-2108' for more detail.
[05/03 14:55:27     35s]  As a result, your trialRoute congestion could be incorrect.
[05/03 14:55:27     35s] Successfully spread [41] pins.
[05/03 14:55:27     35s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1299.0M).
[05/03 14:55:27     35s] @file 70: set_db assign_pins_edit_in_batch false
[05/03 14:55:27     35s] @file 71:
[05/03 14:55:27     35s] @file 72: # 14. Place cells
[05/03 14:55:27     35s] @file 73: place_opt_design
[05/03 14:55:27     35s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/03 14:55:27     35s] 'set_default_switching_activity' finished successfully.
[05/03 14:55:27     35s] *** Starting GigaPlace ***
[05/03 14:55:27     35s] **INFO: user set options
[05/03 14:55:27     35s] ====================================================================================================================================================================================
[05/03 14:55:27     35s] = Category: opt
[05/03 14:55:27     35s] ====================================================================================================================================================================================
[05/03 14:55:27     35s] Attribute Name                                        Current Value                                                                                                                   
[05/03 14:55:27     35s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:55:27     35s] ====================================================================================================================================================================================
[05/03 14:55:27     35s] = Category: place
[05/03 14:55:27     35s] ====================================================================================================================================================================================
[05/03 14:55:27     35s] Attribute Name                                        Current Value                                                                                                                   
[05/03 14:55:27     35s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:55:27     35s] #optDebug: fT-E <X 2 3 1 0>
[05/03 14:55:27     35s] #optDebug: fT-E <X 2 3 1 0>
[05/03 14:55:27     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1301.0M
[05/03 14:55:27     35s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:55:27     35s] OPERPROF:   Starting FgcInit at level 2, MEM:1301.0M
[05/03 14:55:27     35s] OPERPROF:   Finished FgcInit at level 2, CPU:0.008, REAL:0.008, MEM:1298.0M
[05/03 14:55:27     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1300.0M
[05/03 14:55:27     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1300.0M
[05/03 14:55:27     35s] Core basic site is asap7sc7p5t
[05/03 14:55:27     36s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:27     36s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:55:27     36s] SiteArray: use 851,968 bytes
[05/03 14:55:27     36s] SiteArray: current memory after site array memory allocation 1300.8M
[05/03 14:55:27     36s] SiteArray: FP blocked sites are writable
[05/03 14:55:27     36s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:55:27     36s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1300.8M
[05/03 14:55:27     36s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:55:27     36s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1300.8M
[05/03 14:55:27     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.065, REAL:0.066, MEM:1300.8M
[05/03 14:55:27     36s] OPERPROF:     Starting CMU at level 3, MEM:1300.8M
[05/03 14:55:27     36s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1300.8M
[05/03 14:55:27     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.069, MEM:1300.8M
[05/03 14:55:27     36s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1300.8MB).
[05/03 14:55:27     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.087, MEM:1300.8M
[05/03 14:55:27     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1300.8M
[05/03 14:55:27     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1300.0M
[05/03 14:55:27     36s] OPERPROF: Starting FgcCleanup at level 1, MEM:1300.0M
[05/03 14:55:27     36s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1300.0M
[05/03 14:55:27     36s] All LLGs are deleted
[05/03 14:55:27     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1300.0M
[05/03 14:55:27     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1300.0M
[05/03 14:55:27     36s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 14:55:27     36s] -place_design_floorplan_mode false         # bool, default=false
[05/03 14:55:27     36s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 418, percentage of missing scan cell = 0.00% (0 / 418)
[05/03 14:55:27     36s] no activity file in design. spp won't run.
[05/03 14:55:27     36s] 
[05/03 14:55:27     36s] pdi colorize_geometry "" ""
[05/03 14:55:27     36s] 
[05/03 14:55:27     36s] ### Time Record (colorize_geometry) is installed.
[05/03 14:55:27     36s] #Start colorize_geometry on Sat May  3 14:55:27 2025
[05/03 14:55:27     36s] #
[05/03 14:55:27     36s] ### Time Record (Pre Callback) is installed.
[05/03 14:55:27     36s] ### Time Record (Pre Callback) is uninstalled.
[05/03 14:55:27     36s] ### Time Record (DB Import) is installed.
[05/03 14:55:27     36s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 14:55:27     36s] ### Time Record (DB Import) is uninstalled.
[05/03 14:55:27     36s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[05/03 14:55:27     36s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:55:27     36s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:55:27     36s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:55:27     36s] ### Time Record (Post Callback) is installed.
[05/03 14:55:27     36s] ### Time Record (Post Callback) is uninstalled.
[05/03 14:55:27     36s] #Cpu time = 00:00:00
[05/03 14:55:27     36s] #Elapsed time = 00:00:00
[05/03 14:55:27     36s] #Increased memory = -0.53 (MB)
[05/03 14:55:27     36s] #Total memory = 1298.66 (MB)
[05/03 14:55:27     36s] #Peak memory = 1299.19 (MB)
[05/03 14:55:27     36s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat May  3 14:55:27 2025
[05/03 14:55:27     36s] #
[05/03 14:55:27     36s] ### Time Record (colorize_geometry) is uninstalled.
[05/03 14:55:27     36s] ### 
[05/03 14:55:27     36s] ###   Scalability Statistics
[05/03 14:55:27     36s] ### 
[05/03 14:55:27     36s] ### ------------------------+----------------+----------------+----------------+
[05/03 14:55:27     36s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/03 14:55:27     36s] ### ------------------------+----------------+----------------+----------------+
[05/03 14:55:27     36s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/03 14:55:27     36s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/03 14:55:27     36s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/03 14:55:27     36s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/03 14:55:27     36s] ### ------------------------+----------------+----------------+----------------+
[05/03 14:55:27     36s] ### 
[05/03 14:55:27     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.2 mem=1302.0M
[05/03 14:55:27     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.2 mem=1302.0M
[05/03 14:55:27     36s] *** Start delete_buffer_trees ***
[05/03 14:55:27     36s] Info: Detect buffers to remove automatically.
[05/03 14:55:27     36s] Analyzing netlist ...
[05/03 14:55:27     36s] Updating netlist
[05/03 14:55:27     36s] AAE DB initialization (MEM=1362 CPU=0:00:00.2 REAL=0:00:00.0) 
[05/03 14:55:28     36s] Start AAE Lib Loading. (MEM=1362)
[05/03 14:55:28     36s] End AAE Lib Loading. (MEM=1390.62 CPU=0:00:00.1 Real=0:00:00.0)
[05/03 14:55:28     36s] 
[05/03 14:55:28     36s] *summary: 34 instances (buffers/inverters) removed
[05/03 14:55:28     36s] *** Finish delete_buffer_trees (0:00:00.7) ***
[05/03 14:55:28     36s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/03 14:55:28     36s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1390.6M
[05/03 14:55:28     36s] Deleted 0 physical inst  (cell - / prefix -).
[05/03 14:55:28     36s] Did not delete 1090 physical insts as they were marked preplaced.
[05/03 14:55:28     36s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1390.6M
[05/03 14:55:28     36s] INFO: #ExclusiveGroups=0
[05/03 14:55:28     36s] INFO: There are no Exclusive Groups.
[05/03 14:55:28     36s] Extracting standard cell pins and blockage ...... 
[05/03 14:55:28     37s] Pin and blockage extraction finished
[05/03 14:55:28     37s] Extracting macro/IO cell pins and blockage ...... 
[05/03 14:55:28     37s] Pin and blockage extraction finished
[05/03 14:55:28     37s] No user-set net weight.
[05/03 14:55:28     37s] Net fanout histogram:
[05/03 14:55:28     37s] 2		: 1230 (53.8%) nets
[05/03 14:55:28     37s] 3		: 533 (23.3%) nets
[05/03 14:55:28     37s] 4     -	14	: 493 (21.5%) nets
[05/03 14:55:28     37s] 15    -	39	: 21 (0.9%) nets
[05/03 14:55:28     37s] 40    -	79	: 10 (0.4%) nets
[05/03 14:55:28     37s] 80    -	159	: 0 (0.0%) nets
[05/03 14:55:28     37s] 160   -	319	: 0 (0.0%) nets
[05/03 14:55:28     37s] 320   -	639	: 1 (0.0%) nets
[05/03 14:55:28     37s] 640   -	1279	: 0 (0.0%) nets
[05/03 14:55:28     37s] 1280  -	2559	: 0 (0.0%) nets
[05/03 14:55:28     37s] no activity file in design. spp won't run.
[05/03 14:55:28     37s] 2560  -	5119	: 0 (0.0%) nets
[05/03 14:55:28     37s] 5120+		: 0 (0.0%) nets
[05/03 14:55:28     37s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/03 14:55:28     37s] Scan chains were not defined.
[05/03 14:55:28     37s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:28     37s] #std cell=3221 (1090 fixed + 2131 movable) #buf cell=0 #inv cell=247 #block=14 (0 floating + 14 preplaced)
[05/03 14:55:28     37s] #ioInst=0 #net=2288 #term=8059 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=41, #floatPin=0
[05/03 14:55:28     37s] stdCell: 3221 single + 0 double + 0 multi
[05/03 14:55:28     37s] Total standard cell length = 4.4695 (mm), area = 0.0048 (mm^2)
[05/03 14:55:28     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1390.6M
[05/03 14:55:28     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1390.6M
[05/03 14:55:28     37s] Core basic site is asap7sc7p5t
[05/03 14:55:28     37s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:28     37s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:55:28     37s] SiteArray: use 851,968 bytes
[05/03 14:55:28     37s] SiteArray: current memory after site array memory allocation 1391.4M
[05/03 14:55:28     37s] SiteArray: FP blocked sites are writable
[05/03 14:55:28     37s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:55:28     37s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1391.4M
[05/03 14:55:28     37s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:55:28     37s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.064, REAL:0.065, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.078, REAL:0.078, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF: Starting pre-place ADS at level 1, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.002, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:1391.4M
[05/03 14:55:28     37s] ADSU 0.218 -> 0.222. GS 8.640
[05/03 14:55:28     37s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.008, REAL:0.008, MEM:1391.4M
[05/03 14:55:28     37s] Average module density = 0.222.
[05/03 14:55:28     37s] Density for the design = 0.222.
[05/03 14:55:28     37s]        = stdcell_area 18512 sites (4318 um^2) / alloc_area 83329 sites (19439 um^2).
[05/03 14:55:28     37s] Pin Density = 0.04430.
[05/03 14:55:28     37s]             = total # of pins 8059 / total area 181936.
[05/03 14:55:28     37s] OPERPROF: Starting spMPad at level 1, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:   Starting spContextMPad at level 2, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1391.4M
[05/03 14:55:28     37s] MP  (2131): mp=1.125. U=0.222.
[05/03 14:55:28     37s] InitP A=37024.000, MA=2314.000.
[05/03 14:55:28     37s] Initial padding reaches pin density 0.476 for top
[05/03 14:55:28     37s] InitPadU 0.222 -> 0.300 for top
[05/03 14:55:28     37s] 
[05/03 14:55:28     37s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1391.4M
[05/03 14:55:28     37s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1391.4M
[05/03 14:55:28     37s] === lastAutoLevel = 9 
[05/03 14:55:28     37s] OPERPROF: Starting spInitNetWt at level 1, MEM:1391.4M
[05/03 14:55:28     37s] 0 delay mode for cte enabled initNetWt.
[05/03 14:55:28     37s] no activity file in design. spp won't run.
[05/03 14:55:28     37s] [spp] 0
[05/03 14:55:28     37s] [adp] 0:1:1:3
[05/03 14:55:28     37s] 0 delay mode for cte disabled initNetWt.
[05/03 14:55:28     37s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.164, REAL:0.165, MEM:1400.2M
[05/03 14:55:28     37s] no activity file in design. spp won't run.
[05/03 14:55:28     37s] no activity file in design. spp won't run.
[05/03 14:55:28     37s] Clock gating cells determined by native netlist tracing.
[05/03 14:55:28     37s] Init WL Bound For Global Placement... 
[05/03 14:55:28     37s] OPERPROF: Starting npMain at level 1, MEM:1400.2M
[05/03 14:55:29     37s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:55:29     37s] OPERPROF:   Starting npPlace at level 2, MEM:1400.2M
[05/03 14:55:29     37s] Iteration  1: Total net bbox = 3.451e+04 (2.01e+04 1.44e+04)
[05/03 14:55:29     37s]               Est.  stn bbox = 3.851e+04 (2.23e+04 1.62e+04)
[05/03 14:55:29     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1394.2M
[05/03 14:55:29     37s] Iteration  2: Total net bbox = 3.451e+04 (2.01e+04 1.44e+04)
[05/03 14:55:29     37s]               Est.  stn bbox = 3.851e+04 (2.23e+04 1.62e+04)
[05/03 14:55:29     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1394.2M
[05/03 14:55:29     37s] OPERPROF:     Starting InitSKP at level 3, MEM:1398.4M
[05/03 14:55:42     50s] *** Finished SKP initialization (cpu=0:00:12.7, real=0:00:13.0)***
[05/03 14:55:42     50s] OPERPROF:     Finished InitSKP at level 3, CPU:12.721, REAL:12.797, MEM:1723.7M
[05/03 14:55:42     50s] exp_mt_sequential is set from setPlaceMode option to 1
[05/03 14:55:42     50s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/03 14:55:42     50s] place_exp_mt_interval set to default 32
[05/03 14:55:42     50s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/03 14:55:42     50s] Iteration  3: Total net bbox = 2.784e+04 (1.58e+04 1.20e+04)
[05/03 14:55:42     50s]               Est.  stn bbox = 3.342e+04 (1.91e+04 1.44e+04)
[05/03 14:55:42     50s]               cpu = 0:00:12.9 real = 0:00:13.0 mem = 1655.7M
[05/03 14:55:42     50s] Iteration  4: Total net bbox = 2.670e+04 (1.51e+04 1.16e+04)
[05/03 14:55:42     50s]               Est.  stn bbox = 3.220e+04 (1.83e+04 1.39e+04)
[05/03 14:55:42     50s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1660.6M
[05/03 14:55:42     50s] Iteration  5: Total net bbox = 2.670e+04 (1.51e+04 1.16e+04)
[05/03 14:55:42     50s]               Est.  stn bbox = 3.220e+04 (1.83e+04 1.39e+04)
[05/03 14:55:42     50s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1660.6M
[05/03 14:55:42     50s] OPERPROF:   Finished npPlace at level 2, CPU:12.957, REAL:13.036, MEM:1660.6M
[05/03 14:55:42     50s] OPERPROF: Finished npMain at level 1, CPU:12.965, REAL:14.046, MEM:1660.6M
[05/03 14:55:42     50s] OPERPROF: Starting npMain at level 1, MEM:1660.6M
[05/03 14:55:42     50s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:55:42     50s] OPERPROF:   Starting npPlace at level 2, MEM:1660.6M
[05/03 14:55:43     50s] Iteration  6: Total net bbox = 2.722e+04 (1.50e+04 1.22e+04)
[05/03 14:55:43     50s]               Est.  stn bbox = 3.313e+04 (1.83e+04 1.49e+04)
[05/03 14:55:43     50s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1644.6M
[05/03 14:55:43     50s] OPERPROF:   Finished npPlace at level 2, CPU:0.420, REAL:0.424, MEM:1644.6M
[05/03 14:55:43     50s] OPERPROF: Finished npMain at level 1, CPU:0.430, REAL:0.433, MEM:1644.6M
[05/03 14:55:43     50s] 
[05/03 14:55:43     50s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1644.6M
[05/03 14:55:43     50s] Starting Early Global Route rough congestion estimation: mem = 1644.6M
[05/03 14:55:43     50s] (I)       Started Loading and Dumping File ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Reading DB...
[05/03 14:55:43     50s] (I)       Read data from FE... (mem=1644.6M)
[05/03 14:55:43     50s] (I)       Read nodes and places... (mem=1644.6M)
[05/03 14:55:43     50s] (I)       Done Read nodes and places (cpu=0.002s, mem=1644.6M)
[05/03 14:55:43     50s] (I)       Read nets... (mem=1644.6M)
[05/03 14:55:43     50s] (I)       Done Read nets (cpu=0.003s, mem=1644.6M)
[05/03 14:55:43     50s] (I)       Done Read data from FE (cpu=0.005s, mem=1644.6M)
[05/03 14:55:43     50s] (I)       before initializing RouteDB syMemory usage = 1644.6 MB
[05/03 14:55:43     50s] (I)       Print mode             : 2
[05/03 14:55:43     50s] (I)       Stop if highly congested: false
[05/03 14:55:43     50s] (I)       Honor MSV route constraint: false
[05/03 14:55:43     50s] (I)       Maximum routing layer  : 7
[05/03 14:55:43     50s] (I)       Minimum routing layer  : 2
[05/03 14:55:43     50s] (I)       Supply scale factor H  : 1.00
[05/03 14:55:43     50s] (I)       Supply scale factor V  : 1.00
[05/03 14:55:43     50s] (I)       Tracks used by clock wire: 0
[05/03 14:55:43     50s] (I)       Reverse direction      : 
[05/03 14:55:43     50s] (I)       Honor partition pin guides: true
[05/03 14:55:43     50s] (I)       Route selected nets only: false
[05/03 14:55:43     50s] (I)       Route secondary PG pins: false
[05/03 14:55:43     50s] (I)       Second PG max fanout   : 2147483647
[05/03 14:55:43     50s] (I)       Assign partition pins  : false
[05/03 14:55:43     50s] (I)       Support large GCell    : true
[05/03 14:55:43     50s] (I)       Number of rows per GCell: 12
[05/03 14:55:43     50s] (I)       Max num rows per GCell : 32
[05/03 14:55:43     50s] (I)       Apply function for special wires: true
[05/03 14:55:43     50s] (I)       Layer by layer blockage reading: true
[05/03 14:55:43     50s] (I)       Offset calculation fix : true
[05/03 14:55:43     50s] (I)       Route stripe layer range: 
[05/03 14:55:43     50s] (I)       Honor partition fences : 
[05/03 14:55:43     50s] (I)       Honor partition pin    : 
[05/03 14:55:43     50s] (I)       Honor partition fences with feedthrough: 
[05/03 14:55:43     50s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:55:43     50s] (I)       build grid graph
[05/03 14:55:43     50s] (I)       build grid graph start
[05/03 14:55:43     50s] [NR-eGR] Track table information for default rule: 
[05/03 14:55:43     50s] [NR-eGR] M1 has no routable track
[05/03 14:55:43     50s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:55:43     50s] [NR-eGR] M3 has single uniform track structure
[05/03 14:55:43     50s] [NR-eGR] M4 has single uniform track structure
[05/03 14:55:43     50s] [NR-eGR] M5 has single uniform track structure
[05/03 14:55:43     50s] [NR-eGR] M6 has single uniform track structure
[05/03 14:55:43     50s] [NR-eGR] M7 has single uniform track structure
[05/03 14:55:43     50s] (I)       build grid graph end
[05/03 14:55:43     50s] (I)       ===========================================================================
[05/03 14:55:43     50s] (I)       == Report All Rule Vias ==
[05/03 14:55:43     50s] (I)       ===========================================================================
[05/03 14:55:43     50s] (I)        Via Rule : (Default)
[05/03 14:55:43     50s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:55:43     50s] (I)       ---------------------------------------------------------------------------
[05/03 14:55:43     50s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:55:43     50s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:55:43     50s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:55:43     50s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:55:43     50s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:55:43     50s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:55:43     50s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:55:43     50s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:55:43     50s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:55:43     50s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:55:43     50s] (I)       ===========================================================================
[05/03 14:55:43     50s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Num PG vias on layer 1 : 0
[05/03 14:55:43     50s] (I)       Num PG vias on layer 2 : 0
[05/03 14:55:43     50s] (I)       Num PG vias on layer 3 : 0
[05/03 14:55:43     50s] (I)       Num PG vias on layer 4 : 0
[05/03 14:55:43     50s] (I)       Num PG vias on layer 5 : 0
[05/03 14:55:43     50s] (I)       Num PG vias on layer 6 : 0
[05/03 14:55:43     50s] (I)       Num PG vias on layer 7 : 0
[05/03 14:55:43     50s] [NR-eGR] Read 944 PG shapes
[05/03 14:55:43     50s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:55:43     50s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:55:43     50s] [NR-eGR] #PG Blockages       : 944
[05/03 14:55:43     50s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:55:43     50s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:55:43     50s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:55:43     50s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:55:43     50s] (I)       readDataFromPlaceDB
[05/03 14:55:43     50s] (I)       Read net information..
[05/03 14:55:43     50s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/03 14:55:43     50s] (I)       Read testcase time = 0.001 seconds
[05/03 14:55:43     50s] 
[05/03 14:55:43     50s] (I)       early_global_route_priority property id does not exist.
[05/03 14:55:43     50s] (I)       Start initializing grid graph
[05/03 14:55:43     50s] (I)       End initializing grid graph
[05/03 14:55:43     50s] (I)       Model blockages into capacity
[05/03 14:55:43     50s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:55:43     50s] (I)       Started Modeling ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Started Modeling Layer 1 ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Started Modeling Layer 2 ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:55:43     50s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Started Modeling Layer 3 ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:55:43     50s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Started Modeling Layer 4 ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:55:43     50s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Started Modeling Layer 5 ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:55:43     50s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Started Modeling Layer 6 ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:55:43     50s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Started Modeling Layer 7 ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:55:43     50s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Number of ignored nets = 0
[05/03 14:55:43     50s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:55:43     50s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:55:43     50s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:55:43     50s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:55:43     50s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:55:43     50s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:55:43     50s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:55:43     50s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:55:43     50s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:55:43     50s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:55:43     50s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1644.6 MB
[05/03 14:55:43     50s] (I)       Ndr track 0 does not exist
[05/03 14:55:43     50s] (I)       Layer1  viaCost=100.00
[05/03 14:55:43     50s] (I)       Layer2  viaCost=100.00
[05/03 14:55:43     50s] (I)       Layer3  viaCost=100.00
[05/03 14:55:43     50s] (I)       Layer4  viaCost=100.00
[05/03 14:55:43     50s] (I)       Layer5  viaCost=100.00
[05/03 14:55:43     50s] (I)       Layer6  viaCost=100.00
[05/03 14:55:43     50s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:55:43     50s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:55:43     50s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:55:43     50s] (I)       Site width          :   864  (dbu)
[05/03 14:55:43     50s] (I)       Row height          :  4320  (dbu)
[05/03 14:55:43     50s] (I)       GCell width         : 51840  (dbu)
[05/03 14:55:43     50s] (I)       GCell height        : 51840  (dbu)
[05/03 14:55:43     50s] (I)       Grid                :    19    14     7
[05/03 14:55:43     50s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:55:43     50s] (I)       Vertical capacity   :     0     0 51840     0 51840     0 51840
[05/03 14:55:43     50s] (I)       Horizontal capacity :     0 51840     0 51840     0 51840     0
[05/03 14:55:43     50s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:55:43     50s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:55:43     50s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:55:43     50s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:55:43     50s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:55:43     50s] (I)       Num tracks per GCell: 90.00 90.00 90.00 67.50 67.50 50.62 50.62
[05/03 14:55:43     50s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:55:43     50s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:55:43     50s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:55:43     50s] (I)       --------------------------------------------------------
[05/03 14:55:43     50s] 
[05/03 14:55:43     50s] [NR-eGR] ============ Routing rule table ============
[05/03 14:55:43     50s] [NR-eGR] Rule id: 0  Nets: 2288 
[05/03 14:55:43     50s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:55:43     50s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:55:43     50s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:43     50s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:43     50s] [NR-eGR] ========================================
[05/03 14:55:43     50s] [NR-eGR] 
[05/03 14:55:43     50s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:55:43     50s] (I)       blocked tracks on layer2 : = 13495 / 22192 (60.81%)
[05/03 14:55:43     50s] (I)       blocked tracks on layer3 : = 9993 / 23016 (43.42%)
[05/03 14:55:43     50s] (I)       blocked tracks on layer4 : = 815 / 17822 (4.57%)
[05/03 14:55:43     50s] (I)       blocked tracks on layer5 : = 0 / 17262 (0.00%)
[05/03 14:55:43     50s] (I)       blocked tracks on layer6 : = 3211 / 13357 (24.04%)
[05/03 14:55:43     50s] (I)       blocked tracks on layer7 : = 3094 / 12936 (23.92%)
[05/03 14:55:43     50s] (I)       After initializing earlyGlobalRoute syMemory usage = 1644.6 MB
[05/03 14:55:43     50s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       ============= Initialization =============
[05/03 14:55:43     50s] (I)       numLocalWires=8652  numGlobalNetBranches=2072  numLocalNetBranches=2272
[05/03 14:55:43     50s] (I)       totalPins=8059  totalGlobalPin=2291 (28.43%)
[05/03 14:55:43     50s] (I)       Started Build MST ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Generate topology with single threads
[05/03 14:55:43     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       total 2D Cap : 81183 = (40316 H, 40867 V)
[05/03 14:55:43     50s] (I)       ============  Phase 1a Route ============
[05/03 14:55:43     50s] (I)       Started Phase 1a ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:55:43     50s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.57 MB )
[05/03 14:55:43     50s] (I)       Usage: 2315 = (1353 H, 962 V) = (3.36% H, 2.35% V) = (1.753e+04um H, 1.247e+04um V)
[05/03 14:55:43     50s] (I)       
[05/03 14:55:43     50s] (I)       ============  Phase 1b Route ============
[05/03 14:55:43     50s] (I)       Usage: 2315 = (1353 H, 962 V) = (3.36% H, 2.35% V) = (1.753e+04um H, 1.247e+04um V)
[05/03 14:55:43     50s] (I)       
[05/03 14:55:43     50s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/03 14:55:43     50s] 
[05/03 14:55:43     50s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:55:43     50s] Finished Early Global Route rough congestion estimation: mem = 1644.6M
[05/03 14:55:43     50s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.018, REAL:0.018, MEM:1644.6M
[05/03 14:55:43     50s] earlyGlobalRoute rough estimation gcell size 12 row height
[05/03 14:55:43     50s] OPERPROF: Starting CDPad at level 1, MEM:1644.6M
[05/03 14:55:43     50s] CDPadU 0.300 -> 0.300. R=0.222, N=2131, GS=12.960
[05/03 14:55:43     50s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1644.6M
[05/03 14:55:43     50s] OPERPROF: Starting npMain at level 1, MEM:1644.6M
[05/03 14:55:43     50s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:55:43     50s] OPERPROF:   Starting npPlace at level 2, MEM:1644.6M
[05/03 14:55:43     50s] OPERPROF:   Finished npPlace at level 2, CPU:0.031, REAL:0.031, MEM:1642.6M
[05/03 14:55:43     50s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1642.6M
[05/03 14:55:43     50s] Global placement CDP skipped at cutLevel 7.
[05/03 14:55:43     50s] Iteration  7: Total net bbox = 2.840e+04 (1.61e+04 1.23e+04)
[05/03 14:55:43     50s]               Est.  stn bbox = 3.435e+04 (1.95e+04 1.49e+04)
[05/03 14:55:43     50s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1642.6M
[05/03 14:55:43     50s] Iteration  8: Total net bbox = 2.840e+04 (1.61e+04 1.23e+04)
[05/03 14:55:43     50s]               Est.  stn bbox = 3.435e+04 (1.95e+04 1.49e+04)
[05/03 14:55:43     50s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1642.6M
[05/03 14:55:43     50s] OPERPROF: Starting npMain at level 1, MEM:1642.6M
[05/03 14:55:43     50s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:55:43     50s] OPERPROF:   Starting npPlace at level 2, MEM:1642.6M
[05/03 14:55:43     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.531, REAL:0.537, MEM:1642.6M
[05/03 14:55:43     51s] OPERPROF: Finished npMain at level 1, CPU:0.540, REAL:0.546, MEM:1642.6M
[05/03 14:55:43     51s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1642.6M
[05/03 14:55:43     51s] Starting Early Global Route rough congestion estimation: mem = 1642.6M
[05/03 14:55:43     51s] (I)       Started Loading and Dumping File ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Reading DB...
[05/03 14:55:43     51s] (I)       Read data from FE... (mem=1642.6M)
[05/03 14:55:43     51s] (I)       Read nodes and places... (mem=1642.6M)
[05/03 14:55:43     51s] (I)       Done Read nodes and places (cpu=0.002s, mem=1642.6M)
[05/03 14:55:43     51s] (I)       Read nets... (mem=1642.6M)
[05/03 14:55:43     51s] (I)       Done Read nets (cpu=0.003s, mem=1642.6M)
[05/03 14:55:43     51s] (I)       Done Read data from FE (cpu=0.005s, mem=1642.6M)
[05/03 14:55:43     51s] (I)       before initializing RouteDB syMemory usage = 1642.6 MB
[05/03 14:55:43     51s] (I)       Print mode             : 2
[05/03 14:55:43     51s] (I)       Stop if highly congested: false
[05/03 14:55:43     51s] (I)       Honor MSV route constraint: false
[05/03 14:55:43     51s] (I)       Maximum routing layer  : 7
[05/03 14:55:43     51s] (I)       Minimum routing layer  : 2
[05/03 14:55:43     51s] (I)       Supply scale factor H  : 1.00
[05/03 14:55:43     51s] (I)       Supply scale factor V  : 1.00
[05/03 14:55:43     51s] (I)       Tracks used by clock wire: 0
[05/03 14:55:43     51s] (I)       Reverse direction      : 
[05/03 14:55:43     51s] (I)       Honor partition pin guides: true
[05/03 14:55:43     51s] (I)       Route selected nets only: false
[05/03 14:55:43     51s] (I)       Route secondary PG pins: false
[05/03 14:55:43     51s] (I)       Second PG max fanout   : 2147483647
[05/03 14:55:43     51s] (I)       Assign partition pins  : false
[05/03 14:55:43     51s] (I)       Support large GCell    : true
[05/03 14:55:43     51s] (I)       Number of rows per GCell: 6
[05/03 14:55:43     51s] (I)       Max num rows per GCell : 32
[05/03 14:55:43     51s] (I)       Apply function for special wires: true
[05/03 14:55:43     51s] (I)       Layer by layer blockage reading: true
[05/03 14:55:43     51s] (I)       Offset calculation fix : true
[05/03 14:55:43     51s] (I)       Route stripe layer range: 
[05/03 14:55:43     51s] (I)       Honor partition fences : 
[05/03 14:55:43     51s] (I)       Honor partition pin    : 
[05/03 14:55:43     51s] (I)       Honor partition fences with feedthrough: 
[05/03 14:55:43     51s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:55:43     51s] (I)       build grid graph
[05/03 14:55:43     51s] (I)       build grid graph start
[05/03 14:55:43     51s] [NR-eGR] Track table information for default rule: 
[05/03 14:55:43     51s] [NR-eGR] M1 has no routable track
[05/03 14:55:43     51s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:55:43     51s] [NR-eGR] M3 has single uniform track structure
[05/03 14:55:43     51s] [NR-eGR] M4 has single uniform track structure
[05/03 14:55:43     51s] [NR-eGR] M5 has single uniform track structure
[05/03 14:55:43     51s] [NR-eGR] M6 has single uniform track structure
[05/03 14:55:43     51s] [NR-eGR] M7 has single uniform track structure
[05/03 14:55:43     51s] (I)       build grid graph end
[05/03 14:55:43     51s] (I)       ===========================================================================
[05/03 14:55:43     51s] (I)       == Report All Rule Vias ==
[05/03 14:55:43     51s] (I)       ===========================================================================
[05/03 14:55:43     51s] (I)        Via Rule : (Default)
[05/03 14:55:43     51s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:55:43     51s] (I)       ---------------------------------------------------------------------------
[05/03 14:55:43     51s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:55:43     51s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:55:43     51s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:55:43     51s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:55:43     51s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:55:43     51s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:55:43     51s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:55:43     51s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:55:43     51s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:55:43     51s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:55:43     51s] (I)       ===========================================================================
[05/03 14:55:43     51s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Num PG vias on layer 1 : 0
[05/03 14:55:43     51s] (I)       Num PG vias on layer 2 : 0
[05/03 14:55:43     51s] (I)       Num PG vias on layer 3 : 0
[05/03 14:55:43     51s] (I)       Num PG vias on layer 4 : 0
[05/03 14:55:43     51s] (I)       Num PG vias on layer 5 : 0
[05/03 14:55:43     51s] (I)       Num PG vias on layer 6 : 0
[05/03 14:55:43     51s] (I)       Num PG vias on layer 7 : 0
[05/03 14:55:43     51s] [NR-eGR] Read 944 PG shapes
[05/03 14:55:43     51s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:55:43     51s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:55:43     51s] [NR-eGR] #PG Blockages       : 944
[05/03 14:55:43     51s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:55:43     51s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:55:43     51s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:55:43     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:55:43     51s] (I)       readDataFromPlaceDB
[05/03 14:55:43     51s] (I)       Read net information..
[05/03 14:55:43     51s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/03 14:55:43     51s] (I)       Read testcase time = 0.001 seconds
[05/03 14:55:43     51s] 
[05/03 14:55:43     51s] (I)       early_global_route_priority property id does not exist.
[05/03 14:55:43     51s] (I)       Start initializing grid graph
[05/03 14:55:43     51s] (I)       End initializing grid graph
[05/03 14:55:43     51s] (I)       Model blockages into capacity
[05/03 14:55:43     51s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:55:43     51s] (I)       Started Modeling ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Started Modeling Layer 1 ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Started Modeling Layer 2 ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:55:43     51s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Started Modeling Layer 3 ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:55:43     51s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Started Modeling Layer 4 ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:55:43     51s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Started Modeling Layer 5 ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:55:43     51s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Started Modeling Layer 6 ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:55:43     51s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Started Modeling Layer 7 ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:55:43     51s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Number of ignored nets = 0
[05/03 14:55:43     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:55:43     51s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:55:43     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:55:43     51s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:55:43     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:55:43     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:55:43     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:55:43     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:55:43     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:55:43     51s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:55:43     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1642.6 MB
[05/03 14:55:43     51s] (I)       Ndr track 0 does not exist
[05/03 14:55:43     51s] (I)       Layer1  viaCost=100.00
[05/03 14:55:43     51s] (I)       Layer2  viaCost=100.00
[05/03 14:55:43     51s] (I)       Layer3  viaCost=100.00
[05/03 14:55:43     51s] (I)       Layer4  viaCost=100.00
[05/03 14:55:43     51s] (I)       Layer5  viaCost=100.00
[05/03 14:55:43     51s] (I)       Layer6  viaCost=100.00
[05/03 14:55:43     51s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:55:43     51s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:55:43     51s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:55:43     51s] (I)       Site width          :   864  (dbu)
[05/03 14:55:43     51s] (I)       Row height          :  4320  (dbu)
[05/03 14:55:43     51s] (I)       GCell width         : 25920  (dbu)
[05/03 14:55:43     51s] (I)       GCell height        : 25920  (dbu)
[05/03 14:55:43     51s] (I)       Grid                :    37    28     7
[05/03 14:55:43     51s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:55:43     51s] (I)       Vertical capacity   :     0     0 25920     0 25920     0 25920
[05/03 14:55:43     51s] (I)       Horizontal capacity :     0 25920     0 25920     0 25920     0
[05/03 14:55:43     51s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:55:43     51s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:55:43     51s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:55:43     51s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:55:43     51s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:55:43     51s] (I)       Num tracks per GCell: 45.00 45.00 45.00 33.75 33.75 25.31 25.31
[05/03 14:55:43     51s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:55:43     51s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:55:43     51s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:55:43     51s] (I)       --------------------------------------------------------
[05/03 14:55:43     51s] 
[05/03 14:55:43     51s] [NR-eGR] ============ Routing rule table ============
[05/03 14:55:43     51s] [NR-eGR] Rule id: 0  Nets: 2288 
[05/03 14:55:43     51s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:55:43     51s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:55:43     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:43     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:43     51s] [NR-eGR] ========================================
[05/03 14:55:43     51s] [NR-eGR] 
[05/03 14:55:43     51s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:55:43     51s] (I)       blocked tracks on layer2 : = 23630 / 43216 (54.68%)
[05/03 14:55:43     51s] (I)       blocked tracks on layer3 : = 19875 / 46032 (43.18%)
[05/03 14:55:43     51s] (I)       blocked tracks on layer4 : = 1294 / 34706 (3.73%)
[05/03 14:55:43     51s] (I)       blocked tracks on layer5 : = 0 / 34524 (0.00%)
[05/03 14:55:43     51s] (I)       blocked tracks on layer6 : = 6253 / 26011 (24.04%)
[05/03 14:55:43     51s] (I)       blocked tracks on layer7 : = 6188 / 25872 (23.92%)
[05/03 14:55:43     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1642.6 MB
[05/03 14:55:43     51s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       ============= Initialization =============
[05/03 14:55:43     51s] (I)       numLocalWires=6480  numGlobalNetBranches=2030  numLocalNetBranches=1231
[05/03 14:55:43     51s] (I)       totalPins=8059  totalGlobalPin=3897 (48.36%)
[05/03 14:55:43     51s] (I)       Started Build MST ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Generate topology with single threads
[05/03 14:55:43     51s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       total 2D Cap : 159619 = (77868 H, 81751 V)
[05/03 14:55:43     51s] (I)       ============  Phase 1a Route ============
[05/03 14:55:43     51s] (I)       Started Phase 1a ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:55:43     51s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1642.57 MB )
[05/03 14:55:43     51s] (I)       Usage: 5073 = (2919 H, 2154 V) = (3.75% H, 2.63% V) = (1.892e+04um H, 1.396e+04um V)
[05/03 14:55:43     51s] (I)       
[05/03 14:55:43     51s] (I)       ============  Phase 1b Route ============
[05/03 14:55:43     51s] (I)       Usage: 5073 = (2919 H, 2154 V) = (3.75% H, 2.63% V) = (1.892e+04um H, 1.396e+04um V)
[05/03 14:55:43     51s] (I)       
[05/03 14:55:43     51s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/03 14:55:43     51s] 
[05/03 14:55:43     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:55:43     51s] Finished Early Global Route rough congestion estimation: mem = 1642.6M
[05/03 14:55:43     51s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.016, REAL:0.016, MEM:1642.6M
[05/03 14:55:43     51s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/03 14:55:43     51s] OPERPROF: Starting CDPad at level 1, MEM:1642.6M
[05/03 14:55:43     51s] CDPadU 0.300 -> 0.299. R=0.222, N=2131, GS=6.480
[05/03 14:55:43     51s] OPERPROF: Finished CDPad at level 1, CPU:0.011, REAL:0.011, MEM:1642.6M
[05/03 14:55:43     51s] OPERPROF: Starting npMain at level 1, MEM:1642.6M
[05/03 14:55:43     51s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:55:43     51s] OPERPROF:   Starting npPlace at level 2, MEM:1642.6M
[05/03 14:55:43     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.032, REAL:0.033, MEM:1642.6M
[05/03 14:55:43     51s] OPERPROF: Finished npMain at level 1, CPU:0.042, REAL:0.042, MEM:1642.6M
[05/03 14:55:43     51s] Global placement CDP skipped at cutLevel 9.
[05/03 14:55:43     51s] Iteration  9: Total net bbox = 2.969e+04 (1.67e+04 1.29e+04)
[05/03 14:55:43     51s]               Est.  stn bbox = 3.583e+04 (2.02e+04 1.56e+04)
[05/03 14:55:43     51s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1642.6M
[05/03 14:55:43     51s] Iteration 10: Total net bbox = 2.969e+04 (1.67e+04 1.29e+04)
[05/03 14:55:43     51s]               Est.  stn bbox = 3.583e+04 (2.02e+04 1.56e+04)
[05/03 14:55:43     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1642.6M
[05/03 14:55:43     51s] OPERPROF: Starting npMain at level 1, MEM:1642.6M
[05/03 14:55:43     51s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:55:43     51s] OPERPROF:   Starting npPlace at level 2, MEM:1642.6M
[05/03 14:55:44     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.279, REAL:0.282, MEM:1636.6M
[05/03 14:55:44     51s] OPERPROF: Finished npMain at level 1, CPU:0.288, REAL:0.291, MEM:1636.6M
[05/03 14:55:44     51s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1636.6M
[05/03 14:55:44     51s] Starting Early Global Route rough congestion estimation: mem = 1636.6M
[05/03 14:55:44     51s] (I)       Started Loading and Dumping File ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Reading DB...
[05/03 14:55:44     51s] (I)       Read data from FE... (mem=1636.6M)
[05/03 14:55:44     51s] (I)       Read nodes and places... (mem=1636.6M)
[05/03 14:55:44     51s] (I)       Done Read nodes and places (cpu=0.002s, mem=1636.6M)
[05/03 14:55:44     51s] (I)       Read nets... (mem=1636.6M)
[05/03 14:55:44     51s] (I)       Done Read nets (cpu=0.003s, mem=1636.6M)
[05/03 14:55:44     51s] (I)       Done Read data from FE (cpu=0.005s, mem=1636.6M)
[05/03 14:55:44     51s] (I)       before initializing RouteDB syMemory usage = 1636.6 MB
[05/03 14:55:44     51s] (I)       Print mode             : 2
[05/03 14:55:44     51s] (I)       Stop if highly congested: false
[05/03 14:55:44     51s] (I)       Honor MSV route constraint: false
[05/03 14:55:44     51s] (I)       Maximum routing layer  : 7
[05/03 14:55:44     51s] (I)       Minimum routing layer  : 2
[05/03 14:55:44     51s] (I)       Supply scale factor H  : 1.00
[05/03 14:55:44     51s] (I)       Supply scale factor V  : 1.00
[05/03 14:55:44     51s] (I)       Tracks used by clock wire: 0
[05/03 14:55:44     51s] (I)       Reverse direction      : 
[05/03 14:55:44     51s] (I)       Honor partition pin guides: true
[05/03 14:55:44     51s] (I)       Route selected nets only: false
[05/03 14:55:44     51s] (I)       Route secondary PG pins: false
[05/03 14:55:44     51s] (I)       Second PG max fanout   : 2147483647
[05/03 14:55:44     51s] (I)       Assign partition pins  : false
[05/03 14:55:44     51s] (I)       Support large GCell    : true
[05/03 14:55:44     51s] (I)       Number of rows per GCell: 3
[05/03 14:55:44     51s] (I)       Max num rows per GCell : 32
[05/03 14:55:44     51s] (I)       Apply function for special wires: true
[05/03 14:55:44     51s] (I)       Layer by layer blockage reading: true
[05/03 14:55:44     51s] (I)       Offset calculation fix : true
[05/03 14:55:44     51s] (I)       Route stripe layer range: 
[05/03 14:55:44     51s] (I)       Honor partition fences : 
[05/03 14:55:44     51s] (I)       Honor partition pin    : 
[05/03 14:55:44     51s] (I)       Honor partition fences with feedthrough: 
[05/03 14:55:44     51s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:55:44     51s] (I)       build grid graph
[05/03 14:55:44     51s] (I)       build grid graph start
[05/03 14:55:44     51s] [NR-eGR] Track table information for default rule: 
[05/03 14:55:44     51s] [NR-eGR] M1 has no routable track
[05/03 14:55:44     51s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:55:44     51s] [NR-eGR] M3 has single uniform track structure
[05/03 14:55:44     51s] [NR-eGR] M4 has single uniform track structure
[05/03 14:55:44     51s] [NR-eGR] M5 has single uniform track structure
[05/03 14:55:44     51s] [NR-eGR] M6 has single uniform track structure
[05/03 14:55:44     51s] [NR-eGR] M7 has single uniform track structure
[05/03 14:55:44     51s] (I)       build grid graph end
[05/03 14:55:44     51s] (I)       ===========================================================================
[05/03 14:55:44     51s] (I)       == Report All Rule Vias ==
[05/03 14:55:44     51s] (I)       ===========================================================================
[05/03 14:55:44     51s] (I)        Via Rule : (Default)
[05/03 14:55:44     51s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:55:44     51s] (I)       ---------------------------------------------------------------------------
[05/03 14:55:44     51s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:55:44     51s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:55:44     51s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:55:44     51s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:55:44     51s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:55:44     51s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:55:44     51s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:55:44     51s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:55:44     51s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:55:44     51s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:55:44     51s] (I)       ===========================================================================
[05/03 14:55:44     51s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Num PG vias on layer 1 : 0
[05/03 14:55:44     51s] (I)       Num PG vias on layer 2 : 0
[05/03 14:55:44     51s] (I)       Num PG vias on layer 3 : 0
[05/03 14:55:44     51s] (I)       Num PG vias on layer 4 : 0
[05/03 14:55:44     51s] (I)       Num PG vias on layer 5 : 0
[05/03 14:55:44     51s] (I)       Num PG vias on layer 6 : 0
[05/03 14:55:44     51s] (I)       Num PG vias on layer 7 : 0
[05/03 14:55:44     51s] [NR-eGR] Read 944 PG shapes
[05/03 14:55:44     51s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:55:44     51s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:55:44     51s] [NR-eGR] #PG Blockages       : 944
[05/03 14:55:44     51s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:55:44     51s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:55:44     51s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:55:44     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:55:44     51s] (I)       readDataFromPlaceDB
[05/03 14:55:44     51s] (I)       Read net information..
[05/03 14:55:44     51s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/03 14:55:44     51s] (I)       Read testcase time = 0.001 seconds
[05/03 14:55:44     51s] 
[05/03 14:55:44     51s] (I)       early_global_route_priority property id does not exist.
[05/03 14:55:44     51s] (I)       Start initializing grid graph
[05/03 14:55:44     51s] (I)       End initializing grid graph
[05/03 14:55:44     51s] (I)       Model blockages into capacity
[05/03 14:55:44     51s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:55:44     51s] (I)       Started Modeling ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Started Modeling Layer 1 ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Started Modeling Layer 2 ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:55:44     51s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Started Modeling Layer 3 ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:55:44     51s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Started Modeling Layer 4 ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:55:44     51s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Started Modeling Layer 5 ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:55:44     51s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Started Modeling Layer 6 ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:55:44     51s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Started Modeling Layer 7 ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:55:44     51s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Number of ignored nets = 0
[05/03 14:55:44     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:55:44     51s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:55:44     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:55:44     51s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:55:44     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:55:44     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:55:44     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:55:44     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:55:44     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:55:44     51s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:55:44     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1636.6 MB
[05/03 14:55:44     51s] (I)       Ndr track 0 does not exist
[05/03 14:55:44     51s] (I)       Layer1  viaCost=100.00
[05/03 14:55:44     51s] (I)       Layer2  viaCost=100.00
[05/03 14:55:44     51s] (I)       Layer3  viaCost=100.00
[05/03 14:55:44     51s] (I)       Layer4  viaCost=100.00
[05/03 14:55:44     51s] (I)       Layer5  viaCost=100.00
[05/03 14:55:44     51s] (I)       Layer6  viaCost=100.00
[05/03 14:55:44     51s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:55:44     51s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:55:44     51s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:55:44     51s] (I)       Site width          :   864  (dbu)
[05/03 14:55:44     51s] (I)       Row height          :  4320  (dbu)
[05/03 14:55:44     51s] (I)       GCell width         : 12960  (dbu)
[05/03 14:55:44     51s] (I)       GCell height        : 12960  (dbu)
[05/03 14:55:44     51s] (I)       Grid                :    74    56     7
[05/03 14:55:44     51s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:55:44     51s] (I)       Vertical capacity   :     0     0 12960     0 12960     0 12960
[05/03 14:55:44     51s] (I)       Horizontal capacity :     0 12960     0 12960     0 12960     0
[05/03 14:55:44     51s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:55:44     51s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:55:44     51s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:55:44     51s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:55:44     51s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:55:44     51s] (I)       Num tracks per GCell: 22.50 22.50 22.50 16.88 16.88 12.66 12.66
[05/03 14:55:44     51s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:55:44     51s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:55:44     51s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:55:44     51s] (I)       --------------------------------------------------------
[05/03 14:55:44     51s] 
[05/03 14:55:44     51s] [NR-eGR] ============ Routing rule table ============
[05/03 14:55:44     51s] [NR-eGR] Rule id: 0  Nets: 2288 
[05/03 14:55:44     51s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:55:44     51s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:55:44     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:44     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:44     51s] [NR-eGR] ========================================
[05/03 14:55:44     51s] [NR-eGR] 
[05/03 14:55:44     51s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:55:44     51s] (I)       blocked tracks on layer2 : = 41746 / 86432 (48.30%)
[05/03 14:55:44     51s] (I)       blocked tracks on layer3 : = 37185 / 92064 (40.39%)
[05/03 14:55:44     51s] (I)       blocked tracks on layer4 : = 2243 / 69412 (3.23%)
[05/03 14:55:44     51s] (I)       blocked tracks on layer5 : = 0 / 69048 (0.00%)
[05/03 14:55:44     51s] (I)       blocked tracks on layer6 : = 12506 / 52022 (24.04%)
[05/03 14:55:44     51s] (I)       blocked tracks on layer7 : = 12376 / 51744 (23.92%)
[05/03 14:55:44     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1636.6 MB
[05/03 14:55:44     51s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       ============= Initialization =============
[05/03 14:55:44     51s] (I)       numLocalWires=3778  numGlobalNetBranches=1346  numLocalNetBranches=554
[05/03 14:55:44     51s] (I)       totalPins=8059  totalGlobalPin=5684 (70.53%)
[05/03 14:55:44     51s] (I)       Started Build MST ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Generate topology with single threads
[05/03 14:55:44     51s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       total 2D Cap : 319568 = (155939 H, 163629 V)
[05/03 14:55:44     51s] (I)       ============  Phase 1a Route ============
[05/03 14:55:44     51s] (I)       Started Phase 1a ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:55:44     51s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.57 MB )
[05/03 14:55:44     51s] (I)       Usage: 10463 = (5945 H, 4518 V) = (3.81% H, 2.76% V) = (1.926e+04um H, 1.464e+04um V)
[05/03 14:55:44     51s] (I)       
[05/03 14:55:44     51s] (I)       ============  Phase 1b Route ============
[05/03 14:55:44     51s] (I)       Usage: 10463 = (5945 H, 4518 V) = (3.81% H, 2.76% V) = (1.926e+04um H, 1.464e+04um V)
[05/03 14:55:44     51s] (I)       
[05/03 14:55:44     51s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/03 14:55:44     51s] 
[05/03 14:55:44     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:55:44     51s] Finished Early Global Route rough congestion estimation: mem = 1636.6M
[05/03 14:55:44     51s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.020, MEM:1636.6M
[05/03 14:55:44     51s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/03 14:55:44     51s] OPERPROF: Starting CDPad at level 1, MEM:1636.6M
[05/03 14:55:44     51s] CDPadU 0.299 -> 0.299. R=0.222, N=2131, GS=3.240
[05/03 14:55:44     51s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.019, MEM:1636.6M
[05/03 14:55:44     51s] OPERPROF: Starting npMain at level 1, MEM:1636.6M
[05/03 14:55:44     51s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:55:44     51s] OPERPROF:   Starting npPlace at level 2, MEM:1636.6M
[05/03 14:55:44     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.033, REAL:0.033, MEM:1636.6M
[05/03 14:55:44     51s] OPERPROF: Finished npMain at level 1, CPU:0.042, REAL:0.042, MEM:1636.6M
[05/03 14:55:44     51s] Global placement CDP skipped at cutLevel 11.
[05/03 14:55:44     51s] Iteration 11: Total net bbox = 3.024e+04 (1.70e+04 1.33e+04)
[05/03 14:55:44     51s]               Est.  stn bbox = 3.639e+04 (2.04e+04 1.60e+04)
[05/03 14:55:44     51s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1636.6M
[05/03 14:55:44     51s] Iteration 12: Total net bbox = 3.024e+04 (1.70e+04 1.33e+04)
[05/03 14:55:44     51s]               Est.  stn bbox = 3.639e+04 (2.04e+04 1.60e+04)
[05/03 14:55:44     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.6M
[05/03 14:55:44     51s] OPERPROF: Starting npMain at level 1, MEM:1636.6M
[05/03 14:55:44     51s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:55:44     51s] OPERPROF:   Starting npPlace at level 2, MEM:1636.6M
[05/03 14:55:45     52s] OPERPROF:   Finished npPlace at level 2, CPU:1.219, REAL:1.230, MEM:1636.6M
[05/03 14:55:45     52s] OPERPROF: Finished npMain at level 1, CPU:1.228, REAL:1.240, MEM:1636.6M
[05/03 14:55:45     52s] Iteration 13: Total net bbox = 3.237e+04 (1.81e+04 1.43e+04)
[05/03 14:55:45     52s]               Est.  stn bbox = 3.863e+04 (2.16e+04 1.70e+04)
[05/03 14:55:45     52s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1636.6M
[05/03 14:55:45     52s] Iteration 14: Total net bbox = 3.237e+04 (1.81e+04 1.43e+04)
[05/03 14:55:45     52s]               Est.  stn bbox = 3.863e+04 (2.16e+04 1.70e+04)
[05/03 14:55:45     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.6M
[05/03 14:55:45     52s] [adp] clock
[05/03 14:55:45     52s] [adp] weight, nr nets, wire length
[05/03 14:55:45     52s] [adp]      0        4  550.249250
[05/03 14:55:45     52s] [adp] data
[05/03 14:55:45     52s] [adp] weight, nr nets, wire length
[05/03 14:55:45     52s] [adp]      0     2284  31816.018750
[05/03 14:55:45     52s] [adp] 0.000000|0.000000|0.000000
[05/03 14:55:45     52s] Iteration 15: Total net bbox = 3.237e+04 (1.81e+04 1.43e+04)
[05/03 14:55:45     52s]               Est.  stn bbox = 3.863e+04 (2.16e+04 1.70e+04)
[05/03 14:55:45     52s] Clear WL Bound Manager after Global Placement... 
[05/03 14:55:45     52s] Clear Wl Manager.
[05/03 14:55:45     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.6M
[05/03 14:55:45     52s] Finished Global Placement (cpu=0:00:15.7, real=0:00:17.0, mem=1636.6M)
[05/03 14:55:45     52s] 0 delay mode for cte disabled.
[05/03 14:55:45     52s] SKP cleared!
[05/03 14:55:45     52s] Info: 2 clock gating cells identified, 0 (on average) moved 0/7
[05/03 14:55:45     52s] net ignore based on current view = 0
[05/03 14:55:45     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1636.6M
[05/03 14:55:45     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1635.8M
[05/03 14:55:45     52s] Solver runtime cpu: 0:00:02.2 real: 0:00:02.2
[05/03 14:55:45     52s] Core Placement runtime cpu: 0:00:15.6 real: 0:00:17.0
[05/03 14:55:45     52s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/03 14:55:45     52s] Type 'man IMPSP-9025' for more detail.
[05/03 14:55:45     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1635.8M
[05/03 14:55:45     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1635.8M
[05/03 14:55:45     52s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:45     52s] All LLGs are deleted
[05/03 14:55:45     52s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1635.8M
[05/03 14:55:45     52s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1635.8M
[05/03 14:55:45     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1635.8M
[05/03 14:55:45     52s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1635.8M
[05/03 14:55:45     52s] Core basic site is asap7sc7p5t
[05/03 14:55:45     53s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:45     53s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:55:45     53s] SiteArray: use 851,968 bytes
[05/03 14:55:45     53s] SiteArray: current memory after site array memory allocation 1636.6M
[05/03 14:55:45     53s] SiteArray: FP blocked sites are writable
[05/03 14:55:45     53s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:55:45     53s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1636.6M
[05/03 14:55:45     53s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:55:45     53s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.001, REAL:0.001, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.061, REAL:0.062, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:       Starting CMU at level 4, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.065, REAL:0.066, MEM:1636.6M
[05/03 14:55:45     53s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1636.6MB).
[05/03 14:55:45     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.075, REAL:0.076, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.075, REAL:0.076, MEM:1636.6M
[05/03 14:55:45     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.1
[05/03 14:55:45     53s] OPERPROF: Starting RefinePlace at level 1, MEM:1636.6M
[05/03 14:55:45     53s] *** Starting place_detail (0:00:53.1 mem=1636.6M) ***
[05/03 14:55:45     53s] Total net bbox length = 3.237e+04 (1.810e+04 1.427e+04) (ext = 1.778e+03)
[05/03 14:55:45     53s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/03 14:55:45     53s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:55:45     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:55:45     53s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1636.6M
[05/03 14:55:45     53s] Starting refinePlace ...
[05/03 14:55:45     53s]   Spread Effort: high, standalone mode, useDDP on.
[05/03 14:55:45     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1636.6MB) @(0:00:53.1 - 0:00:53.1).
[05/03 14:55:45     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:55:45     53s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 14:55:45     53s] Placement tweakage begins.
[05/03 14:55:45     53s] wire length = 3.805e+04
[05/03 14:55:45     53s] wire length = 3.665e+04
[05/03 14:55:45     53s] Placement tweakage ends.
[05/03 14:55:45     53s] Move report: tweak moves 113 insts, mean move: 2.14 um, max move: 5.56 um
[05/03 14:55:45     53s] 	Max move on inst (Co_mem_L/g723__1617): (107.45, 97.64) --> (111.31, 95.94)
[05/03 14:55:45     53s] 
[05/03 14:55:45     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:55:45     53s] Move report: legalization moves 2131 insts, mean move: 0.68 um, max move: 3.17 um
[05/03 14:55:45     53s] 	Max move on inst (PISOL/register_dataout_reg[38]): (56.55, 46.85) --> (55.94, 44.28)
[05/03 14:55:45     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1636.6MB) @(0:00:53.1 - 0:00:53.2).
[05/03 14:55:45     53s] Move report: Detail placement moves 2131 insts, mean move: 0.76 um, max move: 6.40 um
[05/03 14:55:45     53s] 	Max move on inst (Co_mem_L/g723__1617): (107.45, 97.64) --> (111.24, 95.04)
[05/03 14:55:45     53s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1636.6MB
[05/03 14:55:45     53s] Statistics of distance of Instance movement in refine placement:
[05/03 14:55:45     53s]   maximum (X+Y) =         6.40 um
[05/03 14:55:45     53s]   inst (Co_mem_L/g723__1617) with max move: (107.449, 97.6448) -> (111.24, 95.04)
[05/03 14:55:45     53s]   mean    (X+Y) =         0.76 um
[05/03 14:55:45     53s] Total instances moved : 2131
[05/03 14:55:45     53s] Summary Report:
[05/03 14:55:45     53s] Instances move: 2131 (out of 2131 movable)
[05/03 14:55:45     53s] Instances flipped: 0
[05/03 14:55:45     53s] Mean displacement: 0.76 um
[05/03 14:55:45     53s] Max displacement: 6.40 um (Instance: Co_mem_L/g723__1617) (107.449, 97.6448) -> (111.24, 95.04)
[05/03 14:55:45     53s] 	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AO22x2_ASAP7_75t_SL
[05/03 14:55:45     53s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.087, REAL:0.087, MEM:1636.6M
[05/03 14:55:45     53s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1636.6MB) @(0:00:53.1 - 0:00:53.2).
[05/03 14:55:45     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.1
[05/03 14:55:45     53s] OPERPROF: Finished RefinePlace at level 1, CPU:0.096, REAL:0.096, MEM:1636.6M
[05/03 14:55:45     53s] Total net bbox length = 3.110e+04 (1.679e+04 1.431e+04) (ext = 1.761e+03)
[05/03 14:55:45     53s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1636.6MB
[05/03 14:55:45     53s] *** Finished place_detail (0:00:53.2 mem=1636.6M) ***
[05/03 14:55:45     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1635.8M
[05/03 14:55:45     53s] All LLGs are deleted
[05/03 14:55:45     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.8M
[05/03 14:55:45     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1635.8M
[05/03 14:55:45     53s] *** Finished Initial Placement (cpu=0:00:16.2, real=0:00:17.0, mem=1635.8M) ***
[05/03 14:55:45     53s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:45     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1635.8M
[05/03 14:55:45     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1635.8M
[05/03 14:55:45     53s] Core basic site is asap7sc7p5t
[05/03 14:55:45     53s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:45     53s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:55:45     53s] SiteArray: use 851,968 bytes
[05/03 14:55:45     53s] SiteArray: current memory after site array memory allocation 1636.6M
[05/03 14:55:45     53s] SiteArray: FP blocked sites are writable
[05/03 14:55:45     53s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:55:45     53s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1636.6M
[05/03 14:55:45     53s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:55:45     53s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.069, REAL:0.070, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.073, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.003, REAL:0.003, MEM:1636.6M
[05/03 14:55:45     53s] Density distribution unevenness ratio = 26.612%
[05/03 14:55:45     53s] powerDomain AO: bins with density > 0.750 = 48.40 % ( 181 / 374 )
[05/03 14:55:45     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1636.6M
[05/03 14:55:45     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1635.8M
[05/03 14:55:45     53s] All LLGs are deleted
[05/03 14:55:45     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.8M
[05/03 14:55:45     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1635.8M
[05/03 14:55:45     53s] UM:   timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:55:45     53s] UM:*                                      final
[05/03 14:55:45     53s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:55:45     53s] UM:*                                      global_place
[05/03 14:55:45     53s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/03 14:55:45     53s] User Input Parameters:
[05/03 14:55:45     53s] 
[05/03 14:55:45     53s] *** Start incrementalPlace ***
[05/03 14:55:45     53s] - Congestion Driven    : On
[05/03 14:55:45     53s] - Timing Driven        : On
[05/03 14:55:45     53s] - Area-Violation Based : On
[05/03 14:55:45     53s] - Start Rollback Level : -5
[05/03 14:55:45     53s] - Legalized            : On
[05/03 14:55:45     53s] - Window Based         : Off
[05/03 14:55:45     53s] - eDen incr mode       : Off
[05/03 14:55:45     53s] 
[05/03 14:55:45     53s] Init WL Bound for IncrIp in placeDesign ... 
[05/03 14:55:45     53s] No Views given, use default active views for adaptive view pruning
[05/03 14:55:45     53s] SKP will enable view:
[05/03 14:55:45     53s]   PVT_0P63V_100C.setup_view
[05/03 14:55:45     53s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1635.8M
[05/03 14:55:45     53s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1635.8M
[05/03 14:55:45     53s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1635.8M
[05/03 14:55:45     53s] Starting Early Global Route congestion estimation: mem = 1635.8M
[05/03 14:55:45     53s] (I)       Started Loading and Dumping File ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Reading DB...
[05/03 14:55:45     53s] (I)       Read data from FE... (mem=1635.8M)
[05/03 14:55:45     53s] (I)       Read nodes and places... (mem=1635.8M)
[05/03 14:55:45     53s] (I)       Done Read nodes and places (cpu=0.002s, mem=1635.8M)
[05/03 14:55:45     53s] (I)       Read nets... (mem=1635.8M)
[05/03 14:55:45     53s] (I)       Done Read nets (cpu=0.003s, mem=1635.8M)
[05/03 14:55:45     53s] (I)       Done Read data from FE (cpu=0.005s, mem=1635.8M)
[05/03 14:55:45     53s] (I)       before initializing RouteDB syMemory usage = 1635.8 MB
[05/03 14:55:45     53s] (I)       Honor MSV route constraint: false
[05/03 14:55:45     53s] (I)       Maximum routing layer  : 7
[05/03 14:55:45     53s] (I)       Minimum routing layer  : 2
[05/03 14:55:45     53s] (I)       Supply scale factor H  : 1.00
[05/03 14:55:45     53s] (I)       Supply scale factor V  : 1.00
[05/03 14:55:45     53s] (I)       Tracks used by clock wire: 0
[05/03 14:55:45     53s] (I)       Reverse direction      : 
[05/03 14:55:45     53s] (I)       Honor partition pin guides: true
[05/03 14:55:45     53s] (I)       Route selected nets only: false
[05/03 14:55:45     53s] (I)       Route secondary PG pins: false
[05/03 14:55:45     53s] (I)       Second PG max fanout   : 2147483647
[05/03 14:55:45     53s] (I)       Apply function for special wires: true
[05/03 14:55:45     53s] (I)       Layer by layer blockage reading: true
[05/03 14:55:45     53s] (I)       Offset calculation fix : true
[05/03 14:55:45     53s] (I)       Route stripe layer range: 
[05/03 14:55:45     53s] (I)       Honor partition fences : 
[05/03 14:55:45     53s] (I)       Honor partition pin    : 
[05/03 14:55:45     53s] (I)       Honor partition fences with feedthrough: 
[05/03 14:55:45     53s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:55:45     53s] (I)       build grid graph
[05/03 14:55:45     53s] (I)       build grid graph start
[05/03 14:55:45     53s] [NR-eGR] Track table information for default rule: 
[05/03 14:55:45     53s] [NR-eGR] M1 has no routable track
[05/03 14:55:45     53s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:55:45     53s] [NR-eGR] M3 has single uniform track structure
[05/03 14:55:45     53s] [NR-eGR] M4 has single uniform track structure
[05/03 14:55:45     53s] [NR-eGR] M5 has single uniform track structure
[05/03 14:55:45     53s] [NR-eGR] M6 has single uniform track structure
[05/03 14:55:45     53s] [NR-eGR] M7 has single uniform track structure
[05/03 14:55:45     53s] (I)       build grid graph end
[05/03 14:55:45     53s] (I)       ===========================================================================
[05/03 14:55:45     53s] (I)       == Report All Rule Vias ==
[05/03 14:55:45     53s] (I)       ===========================================================================
[05/03 14:55:45     53s] (I)        Via Rule : (Default)
[05/03 14:55:45     53s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:55:45     53s] (I)       ---------------------------------------------------------------------------
[05/03 14:55:45     53s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:55:45     53s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:55:45     53s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:55:45     53s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:55:45     53s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:55:45     53s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:55:45     53s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:55:45     53s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:55:45     53s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:55:45     53s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:55:45     53s] (I)       ===========================================================================
[05/03 14:55:45     53s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Num PG vias on layer 1 : 0
[05/03 14:55:45     53s] (I)       Num PG vias on layer 2 : 0
[05/03 14:55:45     53s] (I)       Num PG vias on layer 3 : 0
[05/03 14:55:45     53s] (I)       Num PG vias on layer 4 : 0
[05/03 14:55:45     53s] (I)       Num PG vias on layer 5 : 0
[05/03 14:55:45     53s] (I)       Num PG vias on layer 6 : 0
[05/03 14:55:45     53s] (I)       Num PG vias on layer 7 : 0
[05/03 14:55:45     53s] [NR-eGR] Read 944 PG shapes
[05/03 14:55:45     53s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:55:45     53s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:55:45     53s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:55:45     53s] [NR-eGR] #PG Blockages       : 944
[05/03 14:55:45     53s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:55:45     53s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:55:45     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:55:45     53s] (I)       readDataFromPlaceDB
[05/03 14:55:45     53s] (I)       Read net information..
[05/03 14:55:45     53s] (I)       Read testcase time = 0.001 seconds
[05/03 14:55:45     53s] 
[05/03 14:55:45     53s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/03 14:55:45     53s] (I)       early_global_route_priority property id does not exist.
[05/03 14:55:45     53s] (I)       Start initializing grid graph
[05/03 14:55:45     53s] (I)       End initializing grid graph
[05/03 14:55:45     53s] (I)       Model blockages into capacity
[05/03 14:55:45     53s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:55:45     53s] (I)       Started Modeling ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Modeling Layer 1 ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Modeling Layer 2 ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:55:45     53s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Modeling Layer 3 ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:55:45     53s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Modeling Layer 4 ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:55:45     53s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Modeling Layer 5 ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:55:45     53s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Modeling Layer 6 ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:55:45     53s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Modeling Layer 7 ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:55:45     53s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Number of ignored nets = 0
[05/03 14:55:45     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:55:45     53s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:55:45     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:55:45     53s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:55:45     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:55:45     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:55:45     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:55:45     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:55:45     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:55:45     53s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:55:45     53s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1635.8 MB
[05/03 14:55:45     53s] (I)       Ndr track 0 does not exist
[05/03 14:55:45     53s] (I)       Layer1  viaCost=100.00
[05/03 14:55:45     53s] (I)       Layer2  viaCost=100.00
[05/03 14:55:45     53s] (I)       Layer3  viaCost=100.00
[05/03 14:55:45     53s] (I)       Layer4  viaCost=100.00
[05/03 14:55:45     53s] (I)       Layer5  viaCost=100.00
[05/03 14:55:45     53s] (I)       Layer6  viaCost=100.00
[05/03 14:55:45     53s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:55:45     53s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:55:45     53s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:55:45     53s] (I)       Site width          :   864  (dbu)
[05/03 14:55:45     53s] (I)       Row height          :  4320  (dbu)
[05/03 14:55:45     53s] (I)       GCell width         :  4320  (dbu)
[05/03 14:55:45     53s] (I)       GCell height        :  4320  (dbu)
[05/03 14:55:45     53s] (I)       Grid                :   220   167     7
[05/03 14:55:45     53s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:55:45     53s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:55:45     53s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:55:45     53s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:55:45     53s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:55:45     53s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:55:45     53s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:55:45     53s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:55:45     53s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:55:45     53s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:55:45     53s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:55:45     53s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:55:45     53s] (I)       --------------------------------------------------------
[05/03 14:55:45     53s] 
[05/03 14:55:45     53s] (I)       ID:0  Default:yes[05/03 14:55:45     53s] [NR-eGR] ============ Routing rule table ============
[05/03 14:55:45     53s] [NR-eGR] Rule id: 0  Nets: 2288 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:55:45     53s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:55:45     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:45     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:45     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:55:45     53s] [NR-eGR] ========================================
[05/03 14:55:45     53s] [NR-eGR] 
[05/03 14:55:45     53s] (I)       blocked tracks on layer2 : = 114792 / 256960 (44.67%)
[05/03 14:55:45     53s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:55:45     53s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:55:45     53s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:55:45     53s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:55:45     53s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:55:45     53s] (I)       After initializing earlyGlobalRoute syMemory usage = 1635.8 MB
[05/03 14:55:45     53s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Global Routing ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       ============= Initialization =============
[05/03 14:55:45     53s] (I)       totalPins=8059  totalGlobalPin=8038 (99.74%)
[05/03 14:55:45     53s] (I)       Started Build MST ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Generate topology with single threads
[05/03 14:55:45     53s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       total 2D Cap : 951112 = (464223 H, 486889 V)
[05/03 14:55:45     53s] (I)       ============  Phase 1a Route ============
[05/03 14:55:45     53s] [NR-eGR] Layer group 1: route 2288 net(s) in layer range [2, 7]
[05/03 14:55:45     53s] (I)       Started Phase 1a ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/03 14:55:45     53s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Usage: 32872 = (18009 H, 14863 V) = (3.88% H, 3.05% V) = (1.945e+04um H, 1.605e+04um V)
[05/03 14:55:45     53s] (I)       
[05/03 14:55:45     53s] (I)       ============  Phase 1b Route ============
[05/03 14:55:45     53s] (I)       Started Phase 1b ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Usage: 32887 = (18024 H, 14863 V) = (3.88% H, 3.05% V) = (1.947e+04um H, 1.605e+04um V)
[05/03 14:55:45     53s] (I)       
[05/03 14:55:45     53s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.551796e+04um
[05/03 14:55:45     53s] (I)       ============  Phase 1c Route ============
[05/03 14:55:45     53s] (I)       Started Phase 1c ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Level2 Grid: 44 x 34
[05/03 14:55:45     53s] (I)       Started Two Level Routing ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Usage: 32889 = (18024 H, 14865 V) = (3.88% H, 3.05% V) = (1.947e+04um H, 1.605e+04um V)
[05/03 14:55:45     53s] (I)       
[05/03 14:55:45     53s] (I)       ============  Phase 1d Route ============
[05/03 14:55:45     53s] (I)       Started Phase 1d ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Usage: 32892 = (18027 H, 14865 V) = (3.88% H, 3.05% V) = (1.947e+04um H, 1.605e+04um V)
[05/03 14:55:45     53s] (I)       
[05/03 14:55:45     53s] (I)       ============  Phase 1e Route ============
[05/03 14:55:45     53s] (I)       Started Phase 1e ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Usage: 32892 = (18027 H, 14865 V) = (3.88% H, 3.05% V) = (1.947e+04um H, 1.605e+04um V)
[05/03 14:55:45     53s] (I)       
[05/03 14:55:45     53s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.552336e+04um
[05/03 14:55:45     53s] [NR-eGR] 
[05/03 14:55:45     53s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:55:45     53s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       ============  Phase 1l Route ============
[05/03 14:55:45     53s] (I)       
[05/03 14:55:45     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:55:45     53s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:55:45     53s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:55:45     53s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:55:45     53s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:55:45     53s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:55:45     53s] [NR-eGR]      M2  (2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:55:45     53s] [NR-eGR]      M3  (3)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:55:45     53s] [NR-eGR]      M4  (4)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:55:45     53s] [NR-eGR]      M5  (5)         7( 0.02%)         2( 0.01%)   ( 0.02%) 
[05/03 14:55:45     53s] [NR-eGR]      M6  (6)        18( 0.06%)         0( 0.00%)   ( 0.06%) 
[05/03 14:55:45     53s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:55:45     53s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:55:45     53s] [NR-eGR] Total               40( 0.02%)         2( 0.00%)   ( 0.02%) 
[05/03 14:55:45     53s] [NR-eGR] 
[05/03 14:55:45     53s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       total 2D Cap : 952778 = (465419 H, 487359 V)
[05/03 14:55:45     53s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[05/03 14:55:45     53s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[05/03 14:55:45     53s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1635.8M
[05/03 14:55:45     53s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.051, REAL:0.101, MEM:1635.8M
[05/03 14:55:45     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:1635.8M
[05/03 14:55:45     53s] [hotspot] +------------+---------------+---------------+
[05/03 14:55:45     53s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:55:45     53s] [hotspot] +------------+---------------+---------------+
[05/03 14:55:45     53s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:55:45     53s] [hotspot] +------------+---------------+---------------+
[05/03 14:55:45     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:55:45     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:55:45     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1635.8M
[05/03 14:55:45     53s] Skipped repairing congestion.
[05/03 14:55:45     53s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1635.8M
[05/03 14:55:45     53s] Starting Early Global Route wiring: mem = 1635.8M
[05/03 14:55:45     53s] (I)       ============= track Assignment ============
[05/03 14:55:45     53s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Started Greedy Track Assignment ( Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:55:45     53s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] (I)       Run Multi-thread track assignment
[05/03 14:55:45     53s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1635.75 MB )
[05/03 14:55:45     53s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:55:45     53s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7524
[05/03 14:55:45     53s] [NR-eGR]     M2  (2H) length: 1.058918e+04um, number of vias: 11411
[05/03 14:55:45     53s] [NR-eGR]     M3  (3V) length: 1.355970e+04um, number of vias: 976
[05/03 14:55:45     53s] [NR-eGR]     M4  (4H) length: 5.910472e+03um, number of vias: 501
[05/03 14:55:45     53s] [NR-eGR]     M5  (5V) length: 2.580140e+03um, number of vias: 345
[05/03 14:55:45     53s] [NR-eGR]     M6  (6H) length: 3.480576e+03um, number of vias: 43
[05/03 14:55:45     53s] [NR-eGR]     M7  (7V) length: 2.992080e+02um, number of vias: 0
[05/03 14:55:45     53s] [NR-eGR] Total length: 3.641928e+04um, number of vias: 20800
[05/03 14:55:45     53s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:55:45     53s] [NR-eGR] Total eGR-routed clock nets wire length: 1.731304e+03um 
[05/03 14:55:45     53s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:55:45     53s] Early Global Route wiring runtime: 0.04 seconds, mem = 1628.8M
[05/03 14:55:45     53s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.041, REAL:0.041, MEM:1628.8M
[05/03 14:55:45     53s] SKP cleared!
[05/03 14:55:45     53s] Clear Wl Manager.
[05/03 14:55:45     53s] Tdgp not successfully inited but do clear!
[05/03 14:55:45     53s] 0 delay mode for cte disabled.
[05/03 14:55:45     53s] Clear WL bound data that no need be kept to net call of ip
[05/03 14:55:45     53s] 
[05/03 14:55:45     53s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[05/03 14:55:45     53s] ***** Total cpu  0:0:17
[05/03 14:55:45     53s] ***** Total real time  0:0:18
[05/03 14:55:46     53s] **place_design ... cpu = 0: 0:18, real = 0: 0:19, mem = 1628.8M **
[05/03 14:55:46     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 14:55:46     53s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:55:46     53s] UM:*                                      final
[05/03 14:55:46     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1628.8M
[05/03 14:55:46     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1628.8M
[05/03 14:55:46     53s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1629.6M
[05/03 14:55:46     53s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1629.6M
[05/03 14:55:46     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:1629.6M
[05/03 14:55:46     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:1629.6M
[05/03 14:55:46     53s] 
[05/03 14:55:46     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1629.6M
[05/03 14:55:46     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1628.8M
[05/03 14:55:46     53s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:55:46     53s] UM:                                       place_design
[05/03 14:55:46     53s] VSMManager cleared!
[05/03 14:55:46     54s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1507.2M, totSessionCpu=0:00:54 **
[05/03 14:55:46     54s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/03 14:55:46     54s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/03 14:55:46     54s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/03 14:55:46     54s] Info: 1 threads available for lower-level modules during optimization.
[05/03 14:55:46     54s] GigaOpt running with 1 threads.
[05/03 14:55:46     54s] Enable maxLocalDensity for 7nm : 0.920
[05/03 14:55:46     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1626.8M
[05/03 14:55:46     54s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:46     54s] All LLGs are deleted
[05/03 14:55:46     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1626.8M
[05/03 14:55:46     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1626.8M
[05/03 14:55:46     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1626.8M
[05/03 14:55:46     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1626.8M
[05/03 14:55:46     54s] Core basic site is asap7sc7p5t
[05/03 14:55:46     54s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:46     54s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:55:46     54s] SiteArray: use 851,968 bytes
[05/03 14:55:46     54s] SiteArray: current memory after site array memory allocation 1627.6M
[05/03 14:55:46     54s] SiteArray: FP blocked sites are writable
[05/03 14:55:46     54s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:55:46     54s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1627.6M
[05/03 14:55:46     54s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:55:46     54s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1627.6M
[05/03 14:55:46     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.057, REAL:0.057, MEM:1627.6M
[05/03 14:55:46     54s] OPERPROF:     Starting CMU at level 3, MEM:1627.6M
[05/03 14:55:46     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1627.6M
[05/03 14:55:46     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:1627.6M
[05/03 14:55:46     54s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1627.6MB).
[05/03 14:55:46     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.069, MEM:1627.6M
[05/03 14:55:46     54s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/03 14:55:46     54s] 	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:55:46     54s] 	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:55:46     54s] 	...
[05/03 14:55:46     54s] 	Reporting only the 20 first cells found...
[05/03 14:55:46     54s] .
[05/03 14:55:46     54s] LayerId::1 widthSet size::1
[05/03 14:55:46     54s] LayerId::2 widthSet size::1
[05/03 14:55:46     54s] LayerId::3 widthSet size::1
[05/03 14:55:46     54s] LayerId::4 widthSet size::1
[05/03 14:55:46     54s] LayerId::5 widthSet size::1
[05/03 14:55:46     54s] LayerId::6 widthSet size::1
[05/03 14:55:46     54s] LayerId::7 widthSet size::1
[05/03 14:55:46     54s] LayerId::8 widthSet size::1
[05/03 14:55:46     54s] LayerId::9 widthSet size::1
[05/03 14:55:46     54s] LayerId::10 widthSet size::1
[05/03 14:55:46     54s] Updating RC grid for preRoute extraction ...
[05/03 14:55:46     54s] Initializing multi-corner resistance tables ...
[05/03 14:55:46     54s] 
[05/03 14:55:46     54s] Creating Lib Analyzer ...
[05/03 14:55:46     54s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 14:55:46     54s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/03 14:55:46     54s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:55:46     54s] 
[05/03 14:55:48     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.6 mem=1649.6M
[05/03 14:55:48     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.7 mem=1649.6M
[05/03 14:55:48     55s] Creating Lib Analyzer, finished. 
[05/03 14:55:48     55s] #optDebug: fT-S <1 2 3 1 0>
[05/03 14:55:48     55s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/03 14:55:48     55s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/03 14:55:48     55s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1514.2M, totSessionCpu=0:00:56 **
[05/03 14:55:48     55s] *** opt_design -pre_cts ***
[05/03 14:55:48     55s] DRC Margin: user margin 0.0; extra margin 0.2
[05/03 14:55:48     55s] Setup Target Slack: user slack 0; extra slack 0.0
[05/03 14:55:48     55s] Hold Target Slack: user slack 0
[05/03 14:55:48     55s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/03 14:55:48     55s] Type 'man IMPOPT-3195' for more detail.
[05/03 14:55:48     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1649.6M
[05/03 14:55:48     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.063, REAL:0.063, MEM:1649.6M
[05/03 14:55:48     55s] Deleting Cell Server ...
[05/03 14:55:48     55s] Deleting Lib Analyzer.
[05/03 14:55:48     55s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:55:48     55s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:55:48     55s] Summary for sequential cells identification: 
[05/03 14:55:48     55s]   Identified SBFF number: 68
[05/03 14:55:48     55s]   Identified MBFF number: 0
[05/03 14:55:48     55s]   Identified SB Latch number: 0
[05/03 14:55:48     55s]   Identified MB Latch number: 0
[05/03 14:55:48     55s]   Not identified SBFF number: 0
[05/03 14:55:48     55s]   Not identified MBFF number: 0
[05/03 14:55:48     55s]   Not identified SB Latch number: 0
[05/03 14:55:48     55s]   Not identified MB Latch number: 0
[05/03 14:55:48     55s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:48     55s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:55:48     55s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:55:48     55s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:55:48     55s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:55:48     55s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:55:48     55s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:55:48     55s]  Setting StdDelay to 2.60
[05/03 14:55:48     55s] Creating Cell Server, finished. 
[05/03 14:55:48     55s] 
[05/03 14:55:48     56s] Deleting Cell Server ...
[05/03 14:55:48     56s] 
[05/03 14:55:48     56s] Creating Lib Analyzer ...
[05/03 14:55:48     56s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:55:48     56s] Summary for sequential cells identification: 
[05/03 14:55:48     56s]   Identified SBFF number: 68
[05/03 14:55:48     56s]   Identified MBFF number: 0
[05/03 14:55:48     56s]   Identified SB Latch number: 0
[05/03 14:55:48     56s]   Identified MB Latch number: 0
[05/03 14:55:48     56s]   Not identified SBFF number: 0
[05/03 14:55:48     56s]   Not identified MBFF number: 0
[05/03 14:55:48     56s]   Not identified SB Latch number: 0
[05/03 14:55:48     56s]   Not identified MB Latch number: 0
[05/03 14:55:48     56s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:48     56s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:55:48     56s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:55:48     56s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:55:48     56s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:55:48     56s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:55:48     56s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:55:48     56s]  Setting StdDelay to 2.60
[05/03 14:55:48     56s] Creating Cell Server, finished. 
[05/03 14:55:48     56s] 
[05/03 14:55:48     56s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:55:48     56s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:55:48     56s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:55:48     56s] 
[05/03 14:55:49     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.8 mem=1649.6M
[05/03 14:55:49     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.9 mem=1649.6M
[05/03 14:55:49     56s] Creating Lib Analyzer, finished. 
[05/03 14:55:49     56s] All LLGs are deleted
[05/03 14:55:49     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1649.6M
[05/03 14:55:49     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1648.8M
[05/03 14:55:49     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.9 mem=1648.8M
[05/03 14:55:49     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.9 mem=1648.8M
[05/03 14:55:49     56s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Loading and Dumping File ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Reading DB...
[05/03 14:55:49     56s] (I)       Read data from FE... (mem=1648.8M)
[05/03 14:55:49     56s] (I)       Read nodes and places... (mem=1648.8M)
[05/03 14:55:49     56s] (I)       Number of ignored instance 0
[05/03 14:55:49     56s] (I)       Number of inbound cells 14
[05/03 14:55:49     56s] (I)       numMoveCells=2131, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/03 14:55:49     56s] (I)       Done Read nodes and places (cpu=0.002s, mem=1648.8M)
[05/03 14:55:49     56s] (I)       Read nets... (mem=1648.8M)
[05/03 14:55:49     56s] (I)       numNets=2288  ignoredNets=40
[05/03 14:55:49     56s] (I)       Done Read nets (cpu=0.003s, mem=1648.8M)
[05/03 14:55:49     56s] (I)       Read rows... (mem=1648.8M)
[05/03 14:55:49     56s] (I)       Done Read rows (cpu=0.000s, mem=1648.8M)
[05/03 14:55:49     56s] (I)       Identified Clock instances: Flop 432, Clock buffer/inverter 2, Gate 0, Logic 0
[05/03 14:55:49     56s] (I)       Read module constraints... (mem=1648.8M)
[05/03 14:55:49     56s] (I)       Done Read module constraints (cpu=0.000s, mem=1648.8M)
[05/03 14:55:49     56s] (I)       Done Read data from FE (cpu=0.006s, mem=1648.8M)
[05/03 14:55:49     56s] (I)       before initializing RouteDB syMemory usage = 1648.8 MB
[05/03 14:55:49     56s] (I)       Honor MSV route constraint: false
[05/03 14:55:49     56s] (I)       Maximum routing layer  : 7
[05/03 14:55:49     56s] (I)       Minimum routing layer  : 2
[05/03 14:55:49     56s] (I)       Supply scale factor H  : 1.00
[05/03 14:55:49     56s] (I)       Supply scale factor V  : 1.00
[05/03 14:55:49     56s] (I)       Tracks used by clock wire: 0
[05/03 14:55:49     56s] (I)       Reverse direction      : 
[05/03 14:55:49     56s] (I)       Honor partition pin guides: true
[05/03 14:55:49     56s] (I)       Route selected nets only: false
[05/03 14:55:49     56s] (I)       Route secondary PG pins: false
[05/03 14:55:49     56s] (I)       Second PG max fanout   : 2147483647
[05/03 14:55:49     56s] (I)       Buffering-aware routing: true
[05/03 14:55:49     56s] (I)       Spread congestion away from blockages: true
[05/03 14:55:49     56s] (I)       Overflow penalty cost  : 10
[05/03 14:55:49     56s] (I)       punchThroughDistance   : 1618.52
[05/03 14:55:49     56s] (I)       source-to-sink ratio   : 0.30
[05/03 14:55:49     56s] (I)       Apply function for special wires: true
[05/03 14:55:49     56s] (I)       Layer by layer blockage reading: true
[05/03 14:55:49     56s] (I)       Offset calculation fix : true
[05/03 14:55:49     56s] (I)       Route stripe layer range: 
[05/03 14:55:49     56s] (I)       Honor partition fences : 
[05/03 14:55:49     56s] (I)       Honor partition pin    : 
[05/03 14:55:49     56s] (I)       Honor partition fences with feedthrough: 
[05/03 14:55:49     56s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:55:49     56s] (I)       build grid graph
[05/03 14:55:49     56s] (I)       build grid graph start
[05/03 14:55:49     56s] [NR-eGR] Track table information for default rule: 
[05/03 14:55:49     56s] [NR-eGR] M1 has no routable track
[05/03 14:55:49     56s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:55:49     56s] [NR-eGR] M3 has single uniform track structure
[05/03 14:55:49     56s] [NR-eGR] M4 has single uniform track structure
[05/03 14:55:49     56s] [NR-eGR] M5 has single uniform track structure
[05/03 14:55:49     56s] [NR-eGR] M6 has single uniform track structure
[05/03 14:55:49     56s] [NR-eGR] M7 has single uniform track structure
[05/03 14:55:49     56s] (I)       build grid graph end
[05/03 14:55:49     56s] (I)       ===========================================================================
[05/03 14:55:49     56s] (I)       == Report All Rule Vias ==
[05/03 14:55:49     56s] (I)       ===========================================================================
[05/03 14:55:49     56s] (I)        Via Rule : (Default)
[05/03 14:55:49     56s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:55:49     56s] (I)       ---------------------------------------------------------------------------
[05/03 14:55:49     56s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:55:49     56s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:55:49     56s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:55:49     56s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:55:49     56s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:55:49     56s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:55:49     56s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:55:49     56s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:55:49     56s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:55:49     56s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:55:49     56s] (I)       ===========================================================================
[05/03 14:55:49     56s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Num PG vias on layer 1 : 0
[05/03 14:55:49     56s] (I)       Num PG vias on layer 2 : 0
[05/03 14:55:49     56s] (I)       Num PG vias on layer 3 : 0
[05/03 14:55:49     56s] (I)       Num PG vias on layer 4 : 0
[05/03 14:55:49     56s] (I)       Num PG vias on layer 5 : 0
[05/03 14:55:49     56s] (I)       Num PG vias on layer 6 : 0
[05/03 14:55:49     56s] (I)       Num PG vias on layer 7 : 0
[05/03 14:55:49     56s] [NR-eGR] Read 944 PG shapes
[05/03 14:55:49     56s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:55:49     56s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:55:49     56s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:55:49     56s] [NR-eGR] #PG Blockages       : 944
[05/03 14:55:49     56s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:55:49     56s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:55:49     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:55:49     56s] (I)       readDataFromPlaceDB
[05/03 14:55:49     56s] (I)       Read net information..
[05/03 14:55:49     56s] (I)       Read testcase time = 0.001 seconds
[05/03 14:55:49     56s] 
[05/03 14:55:49     56s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/03 14:55:49     56s] (I)       early_global_route_priority property id does not exist.
[05/03 14:55:49     56s] (I)       Start initializing grid graph
[05/03 14:55:49     56s] (I)       End initializing grid graph
[05/03 14:55:49     56s] (I)       Model blockages into capacity
[05/03 14:55:49     56s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:55:49     56s] (I)       Started Modeling ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Modeling Layer 1 ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Modeling Layer 2 ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:55:49     56s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Modeling Layer 3 ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:55:49     56s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Modeling Layer 4 ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:55:49     56s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Modeling Layer 5 ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:55:49     56s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Modeling Layer 6 ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:55:49     56s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Modeling Layer 7 ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:55:49     56s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Number of ignored nets = 0
[05/03 14:55:49     56s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:55:49     56s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:55:49     56s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:55:49     56s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:55:49     56s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:55:49     56s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:55:49     56s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:55:49     56s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:55:49     56s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:55:49     56s] (I)       Constructing bin map
[05/03 14:55:49     56s] (I)       Initialize bin information with width=8640 height=8640
[05/03 14:55:49     56s] (I)       Done constructing bin map
[05/03 14:55:49     56s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:55:49     56s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1648.8 MB
[05/03 14:55:49     56s] (I)       Ndr track 0 does not exist
[05/03 14:55:49     56s] (I)       Layer1  viaCost=100.00
[05/03 14:55:49     56s] (I)       Layer2  viaCost=100.00
[05/03 14:55:49     56s] (I)       Layer3  viaCost=100.00
[05/03 14:55:49     56s] (I)       Layer4  viaCost=100.00
[05/03 14:55:49     56s] (I)       Layer5  viaCost=100.00
[05/03 14:55:49     56s] (I)       Layer6  viaCost=100.00
[05/03 14:55:49     56s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:55:49     56s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:55:49     56s] (I)       Core area           : (0, 0) - (946944, 717120)
[05/03 14:55:49     56s] (I)       Site width          :   864  (dbu)
[05/03 14:55:49     56s] (I)       Row height          :  4320  (dbu)
[05/03 14:55:49     56s] (I)       GCell width         :  4320  (dbu)
[05/03 14:55:49     56s] (I)       GCell height        :  4320  (dbu)
[05/03 14:55:49     56s] (I)       Grid                :   220   167     7
[05/03 14:55:49     56s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:55:49     56s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:55:49     56s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:55:49     56s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:55:49     56s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:55:49     56s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:55:49     56s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:55:49     56s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:55:49     56s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:55:49     56s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:55:49     56s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:55:49     56s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:55:49     56s] (I)       --------------------------------------------------------
[05/03 14:55:49     56s] 
[05/03 14:55:49     56s] (I)       ID:0  Default:yes[05/03 14:55:49     56s] [NR-eGR] ============ Routing rule table ============
[05/03 14:55:49     56s] [NR-eGR] Rule id: 0  Nets: 2288 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:55:49     56s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:55:49     56s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:49     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:55:49     56s] (I)       [05/03 14:55:49     56s] [NR-eGR] ========================================
[05/03 14:55:49     56s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:55:49     56s] (I)       blocked tracks on layer2 : = 114792 / 256960 (44.67%)
[05/03 14:55:49     56s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:55:49     56s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:55:49     56s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:55:49     56s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:55:49     56s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:55:49     56s] (I)       After initializing earlyGlobalRoute syMemory usage = 1648.8 MB
[05/03 14:55:49     56s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Global Routing ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       ============= Initialization =============
[05/03 14:55:49     56s] (I)       totalPins=8059  totalGlobalPin=8038 (99.74%)
[05/03 14:55:49     56s] (I)       Started Build MST ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Generate topology with single threads
[05/03 14:55:49     56s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       total 2D Cap : 951112 = (464223 H, 486889 V)
[05/03 14:55:49     56s] (I)       #blocked areas for congestion spreading : 30
[05/03 14:55:49     56s] (I)       ============  Phase 1a Route ============
[05/03 14:55:49     56s] [NR-eGR] Layer group 1: route 2288 net(s) in layer range [2, 7]
[05/03 14:55:49     56s] (I)       Started Phase 1a ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:55:49     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Usage: 33048 = (18057 H, 14991 V) = (3.89% H, 3.08% V) = (1.950e+04um H, 1.619e+04um V)
[05/03 14:55:49     56s] (I)       
[05/03 14:55:49     56s] (I)       ============  Phase 1b Route ============
[05/03 14:55:49     56s] (I)       Started Phase 1b ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Usage: 33050 = (18059 H, 14991 V) = (3.89% H, 3.08% V) = (1.950e+04um H, 1.619e+04um V)
[05/03 14:55:49     56s] (I)       
[05/03 14:55:49     56s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.569400e+04um
[05/03 14:55:49     56s] (I)       ============  Phase 1c Route ============
[05/03 14:55:49     56s] (I)       Started Phase 1c ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Level2 Grid: 44 x 34
[05/03 14:55:49     56s] (I)       Started Two Level Routing ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Usage: 33052 = (18059 H, 14993 V) = (3.89% H, 3.08% V) = (1.950e+04um H, 1.619e+04um V)
[05/03 14:55:49     56s] (I)       
[05/03 14:55:49     56s] (I)       ============  Phase 1d Route ============
[05/03 14:55:49     56s] (I)       Started Phase 1d ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Usage: 33056 = (18059 H, 14997 V) = (3.89% H, 3.08% V) = (1.950e+04um H, 1.620e+04um V)
[05/03 14:55:49     56s] (I)       
[05/03 14:55:49     56s] (I)       ============  Phase 1e Route ============
[05/03 14:55:49     56s] (I)       Started Phase 1e ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Usage: 33056 = (18059 H, 14997 V) = (3.89% H, 3.08% V) = (1.950e+04um H, 1.620e+04um V)
[05/03 14:55:49     56s] (I)       
[05/03 14:55:49     56s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.570048e+04um
[05/03 14:55:49     56s] [NR-eGR] 
[05/03 14:55:49     56s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:55:49     56s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       ============  Phase 1l Route ============
[05/03 14:55:49     56s] (I)       
[05/03 14:55:49     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:55:49     56s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:55:49     56s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:55:49     56s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:55:49     56s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:55:49     56s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:55:49     56s] [NR-eGR]      M2  (2)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:55:49     56s] [NR-eGR]      M3  (3)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:55:49     56s] [NR-eGR]      M4  (4)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:55:49     56s] [NR-eGR]      M5  (5)         9( 0.02%)         2( 0.01%)   ( 0.03%) 
[05/03 14:55:49     56s] [NR-eGR]      M6  (6)        17( 0.06%)         0( 0.00%)   ( 0.06%) 
[05/03 14:55:49     56s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:55:49     56s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:55:49     56s] [NR-eGR] Total               41( 0.02%)         2( 0.00%)   ( 0.02%) 
[05/03 14:55:49     56s] [NR-eGR] 
[05/03 14:55:49     56s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       total 2D Cap : 952778 = (465419 H, 487359 V)
[05/03 14:55:49     56s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[05/03 14:55:49     56s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[05/03 14:55:49     56s] (I)       ============= track Assignment ============
[05/03 14:55:49     56s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Started Greedy Track Assignment ( Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:55:49     56s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] (I)       Run Multi-thread track assignment
[05/03 14:55:49     56s] (I)       Finished Greedy Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:55:49     56s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7524
[05/03 14:55:49     56s] [NR-eGR]     M2  (2H) length: 1.066082e+04um, number of vias: 11426
[05/03 14:55:49     56s] [NR-eGR]     M3  (3V) length: 1.368320e+04um, number of vias: 1015
[05/03 14:55:49     56s] [NR-eGR]     M4  (4H) length: 5.918528e+03um, number of vias: 484
[05/03 14:55:49     56s] [NR-eGR]     M5  (5V) length: 2.618880e+03um, number of vias: 348
[05/03 14:55:49     56s] [NR-eGR]     M6  (6H) length: 3.435056e+03um, number of vias: 42
[05/03 14:55:49     56s] [NR-eGR]     M7  (7V) length: 2.976560e+02um, number of vias: 0
[05/03 14:55:49     56s] [NR-eGR] Total length: 3.661415e+04um, number of vias: 20839
[05/03 14:55:49     56s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:55:49     56s] [NR-eGR] Total eGR-routed clock nets wire length: 1.814664e+03um 
[05/03 14:55:49     56s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:55:49     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.15 sec, Curr Mem: 1648.77 MB )
[05/03 14:55:49     56s] Extraction called for design 'MSDAP' of instances=3235 and nets=2822 using extraction engine 'pre_route' .
[05/03 14:55:49     56s] pre_route RC Extraction called for design MSDAP.
[05/03 14:55:49     56s] RC Extraction called in multi-corner(2) mode.
[05/03 14:55:49     56s] RCMode: PreRoute
[05/03 14:55:49     56s]       RC Corner Indexes            0       1   
[05/03 14:55:49     56s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:55:49     56s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:55:49     56s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:55:49     56s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:55:49     56s] Shrink Factor                : 1.00000
[05/03 14:55:49     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:55:49     56s] Using Quantus QRC technology file ...
[05/03 14:55:49     57s] LayerId::1 widthSet size::1
[05/03 14:55:49     57s] LayerId::2 widthSet size::1
[05/03 14:55:49     57s] LayerId::3 widthSet size::1
[05/03 14:55:49     57s] LayerId::4 widthSet size::1
[05/03 14:55:49     57s] LayerId::5 widthSet size::1
[05/03 14:55:49     57s] LayerId::6 widthSet size::1
[05/03 14:55:49     57s] LayerId::7 widthSet size::1
[05/03 14:55:49     57s] LayerId::8 widthSet size::1
[05/03 14:55:49     57s] LayerId::9 widthSet size::1
[05/03 14:55:49     57s] LayerId::10 widthSet size::1
[05/03 14:55:49     57s] Updating RC grid for preRoute extraction ...
[05/03 14:55:49     57s] Initializing multi-corner resistance tables ...
[05/03 14:55:49     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1648.770M)
[05/03 14:55:49     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1648.8M
[05/03 14:55:49     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1648.8M
[05/03 14:55:49     57s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1649.6M
[05/03 14:55:49     57s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1649.6M
[05/03 14:55:49     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.056, REAL:0.056, MEM:1649.6M
[05/03 14:55:49     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.059, MEM:1649.6M
[05/03 14:55:49     57s] Starting delay calculation for Setup views
[05/03 14:55:49     57s] #################################################################################
[05/03 14:55:49     57s] # Design Stage: PreRoute
[05/03 14:55:49     57s] # Design Name: MSDAP
[05/03 14:55:49     57s] # Design Mode: 7nm
[05/03 14:55:49     57s] # Analysis Mode: MMMC OCV 
[05/03 14:55:49     57s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:55:49     57s] # Signoff Settings: SI Off 
[05/03 14:55:49     57s] #################################################################################
[05/03 14:55:49     57s] Calculate early delays in OCV mode...
[05/03 14:55:49     57s] Calculate late delays in OCV mode...
[05/03 14:55:49     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 1667.1M, InitMEM = 1667.1M)
[05/03 14:55:49     57s] Start delay calculation (fullDC) (1 T). (MEM=1667.14)
[05/03 14:55:49     57s] End AAE Lib Interpolated Model. (MEM=1691.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:55:49     57s] First Iteration Infinite Tw... 
[05/03 14:55:50     57s] Total number of fetched objects 2367
[05/03 14:55:50     57s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:55:50     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:55:50     57s] End delay calculation. (MEM=1775.86 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 14:55:50     57s] End delay calculation (fullDC). (MEM=1775.86 CPU=0:00:00.8 REAL=0:00:01.0)
[05/03 14:55:50     57s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1775.9M) ***
[05/03 14:55:50     58s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:58.0 mem=1767.9M)
[05/03 14:55:50     58s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[05/03 14:55:50     58s] 
[05/03 14:55:50     58s] ------------------------------------------------------------
[05/03 14:55:50     58s]              Initial Summary                             
[05/03 14:55:50     58s] ------------------------------------------------------------
[05/03 14:55:50     58s] 
[05/03 14:55:50     58s] Setup views included:
[05/03 14:55:50     58s]  PVT_0P63V_100C.setup_view 
[05/03 14:55:50     58s] 
[05/03 14:55:50     58s] +--------------------+---------+
[05/03 14:55:50     58s] |     Setup mode     |   all   |
[05/03 14:55:50     58s] +--------------------+---------+
[05/03 14:55:50     58s] |           WNS (ns):| 15.538  |
[05/03 14:55:50     58s] |           TNS (ns):|  0.000  |
[05/03 14:55:50     58s] |    Violating Paths:|    0    |
[05/03 14:55:50     58s] |          All Paths:|   490   |
[05/03 14:55:50     58s] +--------------------+---------+
[05/03 14:55:50     58s] 
[05/03 14:55:50     58s] +----------------+-------------------------------+------------------+
[05/03 14:55:50     58s] |                |              Real             |       Total      |
[05/03 14:55:50     58s] |    DRVs        +------------------+------------+------------------|
[05/03 14:55:50     58s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 14:55:50     58s] +----------------+------------------+------------+------------------+
[05/03 14:55:50     58s] |   max_cap      |     18 (18)      |   -0.054   |     18 (18)      |
[05/03 14:55:50     58s] |   max_tran     |     70 (440)     |   -1.108   |     70 (451)     |
[05/03 14:55:50     58s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:55:50     58s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:55:50     58s] +----------------+------------------+------------+------------------+
[05/03 14:55:50     58s] 
[05/03 14:55:50     58s] Density: 20.562%
[05/03 14:55:50     58s] ------------------------------------------------------------
[05/03 14:55:50     58s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1422.0M, totSessionCpu=0:00:58 **
[05/03 14:55:50     58s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/03 14:55:50     58s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:55:50     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.1 mem=1722.9M
[05/03 14:55:50     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1722.9M
[05/03 14:55:50     58s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:50     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1722.9M
[05/03 14:55:50     58s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:50     58s] OPERPROF:     Starting CMU at level 3, MEM:1722.9M
[05/03 14:55:50     58s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1722.9M
[05/03 14:55:50     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.061, MEM:1722.9M
[05/03 14:55:50     58s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1722.9MB).
[05/03 14:55:50     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:1722.9M
[05/03 14:55:50     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.2 mem=1722.9M
[05/03 14:55:50     58s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:55:50     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.2 mem=1722.9M
[05/03 14:55:50     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1722.9M
[05/03 14:55:50     58s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:50     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1722.9M
[05/03 14:55:50     58s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:50     58s] OPERPROF:     Starting CMU at level 3, MEM:1722.9M
[05/03 14:55:50     58s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1722.9M
[05/03 14:55:50     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:1722.9M
[05/03 14:55:50     58s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1722.9MB).
[05/03 14:55:50     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.067, MEM:1722.9M
[05/03 14:55:50     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.3 mem=1722.9M
[05/03 14:55:50     58s] *** Starting optimizing excluded clock nets MEM= 1722.9M) ***
[05/03 14:55:50     58s] *info: No excluded clock nets to be optimized.
[05/03 14:55:50     58s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1722.9M) ***
[05/03 14:55:50     58s] The useful skew maximum allowed delay is: 0.3
[05/03 14:55:50     58s] Deleting Cell Server ...
[05/03 14:55:50     58s] Deleting Lib Analyzer.
[05/03 14:55:50     58s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:55:50     58s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:55:50     58s] Summary for sequential cells identification: 
[05/03 14:55:50     58s]   Identified SBFF number: 68
[05/03 14:55:50     58s]   Identified MBFF number: 0
[05/03 14:55:50     58s]   Identified SB Latch number: 0
[05/03 14:55:50     58s]   Identified MB Latch number: 0
[05/03 14:55:50     58s]   Not identified SBFF number: 0
[05/03 14:55:50     58s]   Not identified MBFF number: 0
[05/03 14:55:50     58s]   Not identified SB Latch number: 0
[05/03 14:55:50     58s]   Not identified MB Latch number: 0
[05/03 14:55:50     58s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:50     58s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:55:50     58s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:55:50     58s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:55:50     58s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:55:50     58s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:55:50     58s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:55:50     58s]  Setting StdDelay to 2.60
[05/03 14:55:50     58s] Creating Cell Server, finished. 
[05/03 14:55:50     58s] 
[05/03 14:55:50     58s] Deleting Cell Server ...
[05/03 14:55:50     58s] Info: 4 clock nets excluded from IPO operation.
[05/03 14:55:50     58s] ### Creating LA Mngr. totSessionCpu=0:00:58.5 mem=1722.9M
[05/03 14:55:50     58s] ### Creating LA Mngr, finished. totSessionCpu=0:00:58.5 mem=1722.9M
[05/03 14:55:50     58s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:55:51     58s] Summary for sequential cells identification: 
[05/03 14:55:51     58s]   Identified SBFF number: 68
[05/03 14:55:51     58s]   Identified MBFF number: 0
[05/03 14:55:51     58s]   Identified SB Latch number: 0
[05/03 14:55:51     58s]   Identified MB Latch number: 0
[05/03 14:55:51     58s]   Not identified SBFF number: 0
[05/03 14:55:51     58s]   Not identified MBFF number: 0
[05/03 14:55:51     58s]   Not identified SB Latch number: 0
[05/03 14:55:51     58s]   Not identified MB Latch number: 0
[05/03 14:55:51     58s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:51     58s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:55:51     58s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:55:51     58s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:55:51     58s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:55:51     58s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:55:51     58s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:55:51     58s]  Setting StdDelay to 2.60
[05/03 14:55:51     58s] Creating Cell Server, finished. 
[05/03 14:55:51     58s] 
[05/03 14:55:51     58s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (163.8), totSession cpu/real = 0:00:58.6/0:02:31.6 (0.4), mem = 1722.9M
[05/03 14:55:51     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.1
[05/03 14:55:51     58s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:55:51     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.6 mem=1730.9M
[05/03 14:55:51     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1730.9M
[05/03 14:55:51     58s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:51     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1730.9M
[05/03 14:55:51     58s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:51     58s] OPERPROF:     Starting CMU at level 3, MEM:1730.9M
[05/03 14:55:51     58s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1730.9M
[05/03 14:55:51     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.058, MEM:1730.9M
[05/03 14:55:51     58s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1730.9MB).
[05/03 14:55:51     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.067, MEM:1730.9M
[05/03 14:55:51     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.6 mem=1730.9M
[05/03 14:55:51     58s] 
[05/03 14:55:51     58s] Footprint cell information for calculating maxBufDist
[05/03 14:55:51     58s] *info: There are 19 candidate Buffer cells
[05/03 14:55:51     58s] *info: There are 20 candidate Inverter cells
[05/03 14:55:51     58s] 
[05/03 14:55:51     59s] 
[05/03 14:55:51     59s] Creating Lib Analyzer ...
[05/03 14:55:51     59s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:55:51     59s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:55:51     59s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:55:51     59s] 
[05/03 14:55:52     59s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:59.7 mem=1840.2M
[05/03 14:55:52     59s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:59.8 mem=1840.2M
[05/03 14:55:52     59s] Creating Lib Analyzer, finished. 
[05/03 14:55:52     59s] 
[05/03 14:55:52     59s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 14:55:53     60s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1859.3M
[05/03 14:55:53     60s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1859.3M
[05/03 14:55:53     60s] 
[05/03 14:55:53     60s] Netlist preparation processing... 
[05/03 14:55:53     60s] Removed 0 instance
[05/03 14:55:53     60s] *info: Marking 0 isolation instances dont touch
[05/03 14:55:53     60s] *info: Marking 0 level shifter instances dont touch
[05/03 14:55:53     60s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.1
[05/03 14:55:53     60s] *** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:00.5/0:02:33.6 (0.4), mem = 1840.2M
[05/03 14:55:53     60s] Deleting Cell Server ...
[05/03 14:55:53     60s] Deleting Lib Analyzer.
[05/03 14:55:53     60s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:55:53     60s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:55:53     60s] Summary for sequential cells identification: 
[05/03 14:55:53     60s]   Identified SBFF number: 68
[05/03 14:55:53     60s]   Identified MBFF number: 0
[05/03 14:55:53     60s]   Identified SB Latch number: 0
[05/03 14:55:53     60s]   Identified MB Latch number: 0
[05/03 14:55:53     60s]   Not identified SBFF number: 0
[05/03 14:55:53     60s]   Not identified MBFF number: 0
[05/03 14:55:53     60s]   Not identified SB Latch number: 0
[05/03 14:55:53     60s]   Not identified MB Latch number: 0
[05/03 14:55:53     60s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:53     60s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:55:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:55:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:55:53     60s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:55:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:55:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:55:53     60s]  Setting StdDelay to 2.60
[05/03 14:55:53     60s] Creating Cell Server, finished. 
[05/03 14:55:53     60s] 
[05/03 14:55:53     60s] Deleting Cell Server ...
[05/03 14:55:53     60s] Begin: GigaOpt high fanout net optimization
[05/03 14:55:53     60s] GigaOpt HFN: use maxLocalDensity 1.2
[05/03 14:55:53     60s] GigaOpt HFN: use maxLocalDensity 1.2
[05/03 14:55:53     60s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:55:53     60s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:55:53     60s] Info: 4 clock nets excluded from IPO operation.
[05/03 14:55:53     60s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:00.7/0:02:33.8 (0.4), mem = 1782.2M
[05/03 14:55:53     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.2
[05/03 14:55:53     60s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:55:53     60s] ### Creating PhyDesignMc. totSessionCpu=0:01:01 mem=1782.2M
[05/03 14:55:53     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1782.2M
[05/03 14:55:53     60s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:53     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1782.2M
[05/03 14:55:53     60s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:53     60s] OPERPROF:     Starting CMU at level 3, MEM:1782.2M
[05/03 14:55:53     60s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1782.2M
[05/03 14:55:53     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:1782.2M
[05/03 14:55:53     60s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1782.2MB).
[05/03 14:55:53     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.066, MEM:1782.2M
[05/03 14:55:53     60s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:01 mem=1782.2M
[05/03 14:55:53     60s] 
[05/03 14:55:53     60s] Creating Lib Analyzer ...
[05/03 14:55:53     60s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:55:53     60s] Summary for sequential cells identification: 
[05/03 14:55:53     60s]   Identified SBFF number: 68
[05/03 14:55:53     60s]   Identified MBFF number: 0
[05/03 14:55:53     60s]   Identified SB Latch number: 0
[05/03 14:55:53     60s]   Identified MB Latch number: 0
[05/03 14:55:53     60s]   Not identified SBFF number: 0
[05/03 14:55:53     60s]   Not identified MBFF number: 0
[05/03 14:55:53     60s]   Not identified SB Latch number: 0
[05/03 14:55:53     60s]   Not identified MB Latch number: 0
[05/03 14:55:53     60s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:53     60s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:55:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:55:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:55:53     60s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:55:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:55:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:55:53     60s]  Setting StdDelay to 2.60
[05/03 14:55:53     60s] Creating Cell Server, finished. 
[05/03 14:55:53     60s] 
[05/03 14:55:53     60s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:55:53     60s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:55:53     60s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:55:53     60s] 
[05/03 14:55:53     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=1782.2M
[05/03 14:55:54     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=1782.2M
[05/03 14:55:54     61s] Creating Lib Analyzer, finished. 
[05/03 14:55:54     61s] 
[05/03 14:55:54     61s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/03 14:55:55     63s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:55:55     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.2
[05/03 14:55:55     63s] *** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:03.4/0:02:36.5 (0.4), mem = 1782.2M
[05/03 14:55:55     63s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/03 14:55:55     63s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/03 14:55:55     63s] End: GigaOpt high fanout net optimization
[05/03 14:55:55     63s] Begin: GigaOpt DRV Optimization
[05/03 14:55:55     63s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:55:55     63s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:55:55     63s] Info: 4 clock nets excluded from IPO operation.
[05/03 14:55:55     63s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:03.4/0:02:36.5 (0.4), mem = 1782.2M
[05/03 14:55:55     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.3
[05/03 14:55:55     63s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:55:55     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=1782.2M
[05/03 14:55:55     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1782.2M
[05/03 14:55:55     63s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:55     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1782.2M
[05/03 14:55:55     63s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:56     63s] OPERPROF:     Starting CMU at level 3, MEM:1782.2M
[05/03 14:55:56     63s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1782.2M
[05/03 14:55:56     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.062, MEM:1782.2M
[05/03 14:55:56     63s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1782.2MB).
[05/03 14:55:56     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1782.2M
[05/03 14:55:56     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1782.2M
[05/03 14:55:56     63s] 
[05/03 14:55:56     63s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/03 14:55:57     65s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1801.3M
[05/03 14:55:57     65s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1801.3M
[05/03 14:55:57     65s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:55:57     65s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/03 14:55:57     65s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:55:57     65s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/03 14:55:57     65s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:55:57     65s] Info: violation cost 1083.758057 (cap = 29.147591, tran = 1054.609985, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:55:57     65s] |    98|   668|    -1.17|    19|    19|    -0.06|     0|     0|     0|     0|    15.54|     0.00|       0|       0|       0|  20.58|          |         |
[05/03 14:55:58     65s] Info: violation cost 0.874219 (cap = 0.000000, tran = 0.874219, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:55:58     65s] |    13|    26|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    15.54|     0.00|      55|       0|      42|  20.94| 0:00:01.0|  1855.1M|
[05/03 14:55:58     65s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:55:58     65s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.54|     0.00|       0|       0|      11|  20.95| 0:00:00.0|  1855.1M|
[05/03 14:55:58     65s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:55:58     65s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:55:58     65s] Layer 4 has 15 constrained nets 
[05/03 14:55:58     65s] **** End NDR-Layer Usage Statistics ****
[05/03 14:55:58     65s] 
[05/03 14:55:58     65s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1855.1M) ***
[05/03 14:55:58     65s] 
[05/03 14:55:58     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.3
[05/03 14:55:58     65s] *** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:01:05.8/0:02:38.9 (0.4), mem = 1836.0M
[05/03 14:55:58     65s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
[05/03 14:55:58     65s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
[05/03 14:55:58     65s] End: GigaOpt DRV Optimization
[05/03 14:55:58     65s] **opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 1604.3M, totSessionCpu=0:01:06 **
[05/03 14:55:58     65s] 
[05/03 14:55:58     65s] Active setup views:
[05/03 14:55:58     65s]  PVT_0P63V_100C.setup_view
[05/03 14:55:58     65s]   Dominating endpoints: 0
[05/03 14:55:58     65s]   Dominating TNS: -0.000
[05/03 14:55:58     65s] 
[05/03 14:55:58     65s] Deleting Cell Server ...
[05/03 14:55:58     65s] Deleting Lib Analyzer.
[05/03 14:55:58     65s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:55:58     65s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:55:58     65s] Summary for sequential cells identification: 
[05/03 14:55:58     65s]   Identified SBFF number: 68
[05/03 14:55:58     65s]   Identified MBFF number: 0
[05/03 14:55:58     65s]   Identified SB Latch number: 0
[05/03 14:55:58     65s]   Identified MB Latch number: 0
[05/03 14:55:58     65s]   Not identified SBFF number: 0
[05/03 14:55:58     65s]   Not identified MBFF number: 0
[05/03 14:55:58     65s]   Not identified SB Latch number: 0
[05/03 14:55:58     65s]   Not identified MB Latch number: 0
[05/03 14:55:58     65s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:58     65s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:55:58     65s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:55:58     65s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:55:58     65s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:55:58     65s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:55:58     65s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:55:58     65s]  Setting StdDelay to 2.60
[05/03 14:55:58     65s] Creating Cell Server, finished. 
[05/03 14:55:58     65s] 
[05/03 14:55:58     65s] Deleting Cell Server ...
[05/03 14:55:58     65s] Begin: GigaOpt Global Optimization
[05/03 14:55:58     65s] *info: use new DP (enabled)
[05/03 14:55:58     65s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/03 14:55:58     65s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/03 14:55:58     65s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/03 14:55:58     65s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/03 14:55:58     65s] Info: 4 clock nets excluded from IPO operation.
[05/03 14:55:58     65s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:06.0/0:02:39.0 (0.4), mem = 1792.0M
[05/03 14:55:58     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.4
[05/03 14:55:58     65s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:55:58     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=1792.0M
[05/03 14:55:58     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1792.0M
[05/03 14:55:58     65s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:55:58     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1792.0M
[05/03 14:55:58     66s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:55:58     66s] OPERPROF:     Starting CMU at level 3, MEM:1792.0M
[05/03 14:55:58     66s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1792.0M
[05/03 14:55:58     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:1792.0M
[05/03 14:55:58     66s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1792.0MB).
[05/03 14:55:58     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.067, MEM:1792.0M
[05/03 14:55:58     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=1792.0M
[05/03 14:55:58     66s] 
[05/03 14:55:58     66s] Creating Lib Analyzer ...
[05/03 14:55:58     66s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:55:58     66s] Summary for sequential cells identification: 
[05/03 14:55:58     66s]   Identified SBFF number: 68
[05/03 14:55:58     66s]   Identified MBFF number: 0
[05/03 14:55:58     66s]   Identified SB Latch number: 0
[05/03 14:55:58     66s]   Identified MB Latch number: 0
[05/03 14:55:58     66s]   Not identified SBFF number: 0
[05/03 14:55:58     66s]   Not identified MBFF number: 0
[05/03 14:55:58     66s]   Not identified SB Latch number: 0
[05/03 14:55:58     66s]   Not identified MB Latch number: 0
[05/03 14:55:58     66s]   Number of sequential cells which are not FFs: 64
[05/03 14:55:58     66s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:55:58     66s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:55:58     66s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:55:58     66s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:55:58     66s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:55:58     66s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:55:58     66s]  Setting StdDelay to 2.60
[05/03 14:55:58     66s] Creating Cell Server, finished. 
[05/03 14:55:58     66s] 
[05/03 14:55:58     66s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:55:58     66s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:55:58     66s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:55:58     66s] 
[05/03 14:55:59     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=1792.0M
[05/03 14:55:59     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=1792.0M
[05/03 14:55:59     66s] Creating Lib Analyzer, finished. 
[05/03 14:55:59     66s] 
[05/03 14:55:59     66s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 14:56:02     70s] *info: 4 clock nets excluded
[05/03 14:56:02     70s] *info: 2 special nets excluded.
[05/03 14:56:02     70s] *info: 494 no-driver nets excluded.
[05/03 14:56:04     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1811.1M
[05/03 14:56:04     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1811.1M
[05/03 14:56:04     71s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/03 14:56:04     71s] +--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
[05/03 14:56:04     71s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                  End Point                  |
[05/03 14:56:04     71s] +--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
[05/03 14:56:04     71s] |   0.000|   0.000|    20.95%|   0:00:00.0| 1827.1M|PVT_0P63V_100C.setup_view|       NA| NA                                          |
[05/03 14:56:04     71s] +--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
[05/03 14:56:04     71s] 
[05/03 14:56:04     71s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1827.1M) ***
[05/03 14:56:04     71s] 
[05/03 14:56:04     71s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1827.1M) ***
[05/03 14:56:04     71s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:56:04     71s] Layer 4 has 15 constrained nets 
[05/03 14:56:04     71s] **** End NDR-Layer Usage Statistics ****
[05/03 14:56:04     71s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/03 14:56:04     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.4
[05/03 14:56:04     71s] *** SetupOpt [finish] : cpu/real = 0:00:05.9/0:00:06.0 (1.0), totSession cpu/real = 0:01:11.9/0:02:45.0 (0.4), mem = 1792.0M
[05/03 14:56:04     71s] Global Opt: restore maxLocalDensity to 0.92
[05/03 14:56:04     71s] Global Opt: restore maxLocalDensity to 0.92
[05/03 14:56:04     71s] End: GigaOpt Global Optimization
[05/03 14:56:04     71s] *** Timing Is met
[05/03 14:56:04     71s] *** Check timing (0:00:00.0)
[05/03 14:56:04     71s] Deleting Cell Server ...
[05/03 14:56:04     71s] Deleting Lib Analyzer.
[05/03 14:56:04     71s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:56:04     71s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:56:04     71s] Summary for sequential cells identification: 
[05/03 14:56:04     71s]   Identified SBFF number: 68
[05/03 14:56:04     71s]   Identified MBFF number: 0
[05/03 14:56:04     71s]   Identified SB Latch number: 0
[05/03 14:56:04     71s]   Identified MB Latch number: 0
[05/03 14:56:04     71s]   Not identified SBFF number: 0
[05/03 14:56:04     71s]   Not identified MBFF number: 0
[05/03 14:56:04     71s]   Not identified SB Latch number: 0
[05/03 14:56:04     71s]   Not identified MB Latch number: 0
[05/03 14:56:04     71s]   Number of sequential cells which are not FFs: 64
[05/03 14:56:04     71s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:56:04     71s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:56:04     71s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:56:04     71s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:56:04     71s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:56:04     71s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:56:04     71s]  Setting StdDelay to 2.60
[05/03 14:56:04     71s] Creating Cell Server, finished. 
[05/03 14:56:04     71s] 
[05/03 14:56:04     72s] Deleting Cell Server ...
[05/03 14:56:04     72s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/03 14:56:04     72s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/03 14:56:04     72s] Info: 4 clock nets excluded from IPO operation.
[05/03 14:56:04     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1790.0M
[05/03 14:56:04     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1790.0M
[05/03 14:56:04     72s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:56:04     72s] Summary for sequential cells identification: 
[05/03 14:56:04     72s]   Identified SBFF number: 68
[05/03 14:56:04     72s]   Identified MBFF number: 0
[05/03 14:56:04     72s]   Identified SB Latch number: 0
[05/03 14:56:04     72s]   Identified MB Latch number: 0
[05/03 14:56:04     72s]   Not identified SBFF number: 0
[05/03 14:56:04     72s]   Not identified MBFF number: 0
[05/03 14:56:04     72s]   Not identified SB Latch number: 0
[05/03 14:56:04     72s]   Not identified MB Latch number: 0
[05/03 14:56:04     72s]   Number of sequential cells which are not FFs: 64
[05/03 14:56:04     72s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:56:04     72s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:56:04     72s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:56:04     72s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:56:04     72s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:56:04     72s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:56:04     72s]  Setting StdDelay to 2.60
[05/03 14:56:04     72s] Creating Cell Server, finished. 
[05/03 14:56:04     72s] 
[05/03 14:56:04     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1790.0M
[05/03 14:56:04     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.059, REAL:0.059, MEM:1790.0M
[05/03 14:56:04     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1786.0M
[05/03 14:56:04     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.063, REAL:0.063, MEM:1786.0M
[05/03 14:56:04     72s] **INFO: Flow update: Design is easy to close.
[05/03 14:56:04     72s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/03 14:56:04     72s] User Input Parameters:
[05/03 14:56:04     72s] - Congestion Driven    : On
[05/03 14:56:04     72s] - Timing Driven        : On
[05/03 14:56:04     72s] - Area-Violation Based : On
[05/03 14:56:04     72s] 
[05/03 14:56:04     72s] *** Start incrementalPlace ***
[05/03 14:56:04     72s] - Start Rollback Level : -5
[05/03 14:56:04     72s] - Legalized            : On
[05/03 14:56:04     72s] - Window Based         : Off
[05/03 14:56:04     72s] - eDen incr mode       : Off
[05/03 14:56:04     72s] 
[05/03 14:56:04     72s] no activity file in design. spp won't run.
[05/03 14:56:04     72s] Effort level <high> specified for reg2reg path_group
[05/03 14:56:05     72s] Collecting buffer chain nets ...
[05/03 14:56:05     72s] No Views given, use default active views for adaptive view pruning
[05/03 14:56:05     72s] SKP will enable view:
[05/03 14:56:05     72s]   PVT_0P63V_100C.setup_view
[05/03 14:56:05     72s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1788.0M
[05/03 14:56:05     72s] Starting Early Global Route congestion estimation: mem = 1788.0M
[05/03 14:56:05     72s] (I)       Started Loading and Dumping File ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Reading DB...
[05/03 14:56:05     72s] (I)       Read data from FE... (mem=1788.0M)
[05/03 14:56:05     72s] (I)       Read nodes and places... (mem=1788.0M)
[05/03 14:56:05     72s] (I)       Done Read nodes and places (cpu=0.002s, mem=1788.0M)
[05/03 14:56:05     72s] (I)       Read nets... (mem=1788.0M)
[05/03 14:56:05     72s] (I)       Done Read nets (cpu=0.004s, mem=1788.0M)
[05/03 14:56:05     72s] (I)       Done Read data from FE (cpu=0.006s, mem=1788.0M)
[05/03 14:56:05     72s] (I)       before initializing RouteDB syMemory usage = 1788.0 MB
[05/03 14:56:05     72s] (I)       Honor MSV route constraint: false
[05/03 14:56:05     72s] (I)       Maximum routing layer  : 7
[05/03 14:56:05     72s] (I)       Minimum routing layer  : 2
[05/03 14:56:05     72s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:05     72s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:05     72s] (I)       Tracks used by clock wire: 0
[05/03 14:56:05     72s] (I)       Reverse direction      : 
[05/03 14:56:05     72s] (I)       Honor partition pin guides: true
[05/03 14:56:05     72s] (I)       Route selected nets only: false
[05/03 14:56:05     72s] (I)       Route secondary PG pins: false
[05/03 14:56:05     72s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:05     72s] (I)       Apply function for special wires: true
[05/03 14:56:05     72s] (I)       Layer by layer blockage reading: true
[05/03 14:56:05     72s] (I)       Offset calculation fix : true
[05/03 14:56:05     72s] (I)       Route stripe layer range: 
[05/03 14:56:05     72s] (I)       Honor partition fences : 
[05/03 14:56:05     72s] (I)       Honor partition pin    : 
[05/03 14:56:05     72s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:05     72s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:05     72s] (I)       build grid graph
[05/03 14:56:05     72s] (I)       build grid graph start
[05/03 14:56:05     72s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:05     72s] [NR-eGR] M1 has no routable track
[05/03 14:56:05     72s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:05     72s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:05     72s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:05     72s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:05     72s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:05     72s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:05     72s] (I)       build grid graph end
[05/03 14:56:05     72s] (I)       ===========================================================================
[05/03 14:56:05     72s] (I)       == Report All Rule Vias ==
[05/03 14:56:05     72s] (I)       ===========================================================================
[05/03 14:56:05     72s] (I)        Via Rule : (Default)
[05/03 14:56:05     72s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:05     72s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:05     72s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:05     72s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:05     72s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:05     72s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:05     72s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:05     72s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:05     72s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:05     72s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:05     72s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:05     72s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:05     72s] (I)       ===========================================================================
[05/03 14:56:05     72s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:05     72s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:05     72s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:05     72s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:05     72s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:05     72s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:05     72s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:05     72s] [NR-eGR] Read 944 PG shapes
[05/03 14:56:05     72s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:05     72s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:05     72s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:05     72s] [NR-eGR] #PG Blockages       : 944
[05/03 14:56:05     72s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:05     72s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:05     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:56:05     72s] (I)       readDataFromPlaceDB
[05/03 14:56:05     72s] (I)       Read net information..
[05/03 14:56:05     72s] (I)       Read testcase time = 0.001 seconds
[05/03 14:56:05     72s] 
[05/03 14:56:05     72s] [NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[05/03 14:56:05     72s] (I)       early_global_route_priority property id does not exist.
[05/03 14:56:05     72s] (I)       Start initializing grid graph
[05/03 14:56:05     72s] (I)       End initializing grid graph
[05/03 14:56:05     72s] (I)       Model blockages into capacity
[05/03 14:56:05     72s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:56:05     72s] (I)       Started Modeling ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Modeling Layer 1 ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Modeling Layer 2 ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:56:05     72s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Modeling Layer 3 ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:56:05     72s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Modeling Layer 4 ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:56:05     72s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Modeling Layer 5 ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:56:05     72s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Modeling Layer 6 ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:56:05     72s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Modeling Layer 7 ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:56:05     72s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Number of ignored nets = 0
[05/03 14:56:05     72s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:56:05     72s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:56:05     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:05     72s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:05     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:05     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:05     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:05     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:05     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:05     72s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:56:05     72s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1788.0 MB
[05/03 14:56:05     72s] (I)       Ndr track 0 does not exist
[05/03 14:56:05     72s] (I)       Layer1  viaCost=100.00
[05/03 14:56:05     72s] (I)       Layer2  viaCost=100.00
[05/03 14:56:05     72s] (I)       Layer3  viaCost=100.00
[05/03 14:56:05     72s] (I)       Layer4  viaCost=100.00
[05/03 14:56:05     72s] (I)       Layer5  viaCost=100.00
[05/03 14:56:05     72s] (I)       Layer6  viaCost=100.00
[05/03 14:56:05     72s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:05     72s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:05     72s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:05     72s] (I)       Site width          :   864  (dbu)
[05/03 14:56:05     72s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:05     72s] (I)       GCell width         :  4320  (dbu)
[05/03 14:56:05     72s] (I)       GCell height        :  4320  (dbu)
[05/03 14:56:05     72s] (I)       Grid                :   220   167     7
[05/03 14:56:05     72s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:56:05     72s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:56:05     72s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:56:05     72s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:05     72s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:05     72s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:05     72s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:05     72s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:05     72s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:56:05     72s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:05     72s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:05     72s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:05     72s] (I)       --------------------------------------------------------
[05/03 14:56:05     72s] 
[05/03 14:56:05     72s] (I)       ID:0 [05/03 14:56:05     72s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:05     72s] [NR-eGR] Rule id: 0 Default:yes NDR Track ID:0 NDR Via ID:-1  Nets: 2343 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:05     72s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:05     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:05     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:05     72s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:05     72s] [NR-eGR] ========================================
[05/03 14:56:05     72s] [NR-eGR] 
[05/03 14:56:05     72s] (I)       blocked tracks on layer2 : = 114792 / 256960 (44.67%)
[05/03 14:56:05     72s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:56:05     72s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:56:05     72s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:56:05     72s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:56:05     72s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:56:05     72s] (I)       After initializing earlyGlobalRoute syMemory usage = 1788.0 MB
[05/03 14:56:05     72s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Global Routing ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       ============= Initialization =============
[05/03 14:56:05     72s] (I)       totalPins=8169  totalGlobalPin=8145 (99.71%)
[05/03 14:56:05     72s] (I)       Started Build MST ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Generate topology with single threads
[05/03 14:56:05     72s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       total 2D Cap : 641988 = (318676 H, 323312 V)
[05/03 14:56:05     72s] (I)       ============  Phase 1a Route ============
[05/03 14:56:05     72s] [NR-eGR] Layer group 1: route 15 net(s) in layer range [4, 7]
[05/03 14:56:05     72s] (I)       Started Phase 1a ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:56:05     72s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 1753 = (814 H, 939 V) = (0.26% H, 0.29% V) = (8.791e+02um H, 1.014e+03um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] (I)       ============  Phase 1b Route ============
[05/03 14:56:05     72s] (I)       Started Phase 1b ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 1753 = (814 H, 939 V) = (0.26% H, 0.29% V) = (8.791e+02um H, 1.014e+03um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.893240e+03um
[05/03 14:56:05     72s] (I)       ============  Phase 1c Route ============
[05/03 14:56:05     72s] (I)       Started Phase 1c ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Level2 Grid: 44 x 34
[05/03 14:56:05     72s] (I)       Started Two Level Routing ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 1755 = (814 H, 941 V) = (0.26% H, 0.29% V) = (8.791e+02um H, 1.016e+03um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] (I)       ============  Phase 1d Route ============
[05/03 14:56:05     72s] (I)       Started Phase 1d ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 1755 = (814 H, 941 V) = (0.26% H, 0.29% V) = (8.791e+02um H, 1.016e+03um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] (I)       ============  Phase 1e Route ============
[05/03 14:56:05     72s] (I)       Started Phase 1e ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 1755 = (814 H, 941 V) = (0.26% H, 0.29% V) = (8.791e+02um H, 1.016e+03um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.895400e+03um
[05/03 14:56:05     72s] [NR-eGR] 
[05/03 14:56:05     72s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:05     72s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Build MST ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Generate topology with single threads
[05/03 14:56:05     72s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       total 2D Cap : 951123 = (464234 H, 486889 V)
[05/03 14:56:05     72s] (I)       ============  Phase 1a Route ============
[05/03 14:56:05     72s] [NR-eGR] Layer group 2: route 2328 net(s) in layer range [2, 7]
[05/03 14:56:05     72s] (I)       Started Phase 1a ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/03 14:56:05     72s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 32937 = (18022 H, 14915 V) = (3.88% H, 3.06% V) = (1.946e+04um H, 1.611e+04um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] (I)       ============  Phase 1b Route ============
[05/03 14:56:05     72s] (I)       Started Phase 1b ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 32953 = (18038 H, 14915 V) = (3.89% H, 3.06% V) = (1.948e+04um H, 1.611e+04um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] (I)       earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 3.558924e+04um
[05/03 14:56:05     72s] (I)       ============  Phase 1c Route ============
[05/03 14:56:05     72s] (I)       Started Phase 1c ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Level2 Grid: 44 x 34
[05/03 14:56:05     72s] (I)       Started Two Level Routing ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 32955 = (18038 H, 14917 V) = (3.89% H, 3.06% V) = (1.948e+04um H, 1.611e+04um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] (I)       ============  Phase 1d Route ============
[05/03 14:56:05     72s] (I)       Started Phase 1d ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 32955 = (18038 H, 14917 V) = (3.89% H, 3.06% V) = (1.948e+04um H, 1.611e+04um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] (I)       ============  Phase 1e Route ============
[05/03 14:56:05     72s] (I)       Started Phase 1e ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Usage: 32955 = (18038 H, 14917 V) = (3.89% H, 3.06% V) = (1.948e+04um H, 1.611e+04um V)
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 3.559140e+04um
[05/03 14:56:05     72s] [NR-eGR] 
[05/03 14:56:05     72s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:05     72s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       ============  Phase 1l Route ============
[05/03 14:56:05     72s] (I)       
[05/03 14:56:05     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:56:05     72s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:56:05     72s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:56:05     72s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:56:05     72s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:56:05     72s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:05     72s] [NR-eGR]      M2  (2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/03 14:56:05     72s] [NR-eGR]      M3  (3)         1( 0.00%)         1( 0.00%)   ( 0.01%) 
[05/03 14:56:05     72s] [NR-eGR]      M4  (4)         9( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:56:05     72s] [NR-eGR]      M5  (5)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:56:05     72s] [NR-eGR]      M6  (6)         9( 0.03%)         3( 0.01%)   ( 0.04%) 
[05/03 14:56:05     72s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:05     72s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:56:05     72s] [NR-eGR] Total               33( 0.02%)         4( 0.00%)   ( 0.02%) 
[05/03 14:56:05     72s] [NR-eGR] 
[05/03 14:56:05     72s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1788.00 MB )
[05/03 14:56:05     72s] (I)       total 2D Cap : 952789 = (465430 H, 487359 V)
[05/03 14:56:05     72s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:56:05     72s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 14:56:05     72s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1788.0M
[05/03 14:56:05     72s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.059, REAL:0.107, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:1788.0M
[05/03 14:56:05     72s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:05     72s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:56:05     72s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:05     72s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:56:05     72s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:05     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:56:05     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:56:05     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1788.0M
[05/03 14:56:05     72s] 
[05/03 14:56:05     72s] === incrementalPlace Internal Loop 1 ===
[05/03 14:56:05     72s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[05/03 14:56:05     72s] OPERPROF: Starting IPInitSPData at level 1, MEM:1788.0M
[05/03 14:56:05     72s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:56:05     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1788.0M
[05/03 14:56:05     72s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:05     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.068, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF:   Starting post-place ADS at level 2, MEM:1788.0M
[05/03 14:56:05     72s] ADSU 0.222 -> 0.222. GS 8.640
[05/03 14:56:05     72s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.009, REAL:0.009, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF:   Starting spMPad at level 2, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF:     Starting spContextMPad at level 3, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1788.0M
[05/03 14:56:05     72s] MP  (2186): mp=1.125. U=0.222.
[05/03 14:56:05     72s] OPERPROF:   Finished spMPad at level 2, CPU:0.002, REAL:0.002, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1788.0M
[05/03 14:56:05     72s] no activity file in design. spp won't run.
[05/03 14:56:05     72s] [spp] 0
[05/03 14:56:05     72s] [adp] 0:1:1:3
[05/03 14:56:05     72s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:1788.0M
[05/03 14:56:05     72s] SP #FI/SF FL/PI 0/0 2186/0
[05/03 14:56:05     72s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.089, REAL:0.090, MEM:1788.0M
[05/03 14:56:05     72s] PP off. flexM 0
[05/03 14:56:05     72s] OPERPROF: Starting CDPad at level 1, MEM:1788.0M
[05/03 14:56:05     72s] 3DP is on.
[05/03 14:56:05     72s] 3DP OF M2 0.000, M4 0.001. Diff 0
[05/03 14:56:05     72s] design sh 0.163.
[05/03 14:56:05     72s] design sh 0.163.
[05/03 14:56:05     72s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/03 14:56:05     72s] design sh 0.144.
[05/03 14:56:05     72s] CDPadU 0.421 -> 0.277. R=0.222, N=2186, GS=1.080
[05/03 14:56:05     72s] OPERPROF: Finished CDPad at level 1, CPU:0.083, REAL:0.084, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF: Starting InitSKP at level 1, MEM:1788.0M
[05/03 14:56:05     72s] no activity file in design. spp won't run.
[05/03 14:56:05     72s] no activity file in design. spp won't run.
[05/03 14:56:05     72s] OPERPROF: Finished InitSKP at level 1, CPU:0.271, REAL:0.274, MEM:1788.0M
[05/03 14:56:05     72s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[05/03 14:56:05     72s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:05     72s] no activity file in design. spp won't run.
[05/03 14:56:05     72s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:05     72s] 
[05/03 14:56:05     72s] AB Est...
[05/03 14:56:05     72s] OPERPROF: Starting npPlace at level 1, MEM:1788.0M
[05/03 14:56:05     72s] OPERPROF: Finished npPlace at level 1, CPU:0.028, REAL:0.029, MEM:1797.2M
[05/03 14:56:05     72s] Iteration  4: Skipped, with CDP Off
[05/03 14:56:05     72s] 
[05/03 14:56:05     72s] AB Est...
[05/03 14:56:05     72s] no activity file in design. spp won't run.
[05/03 14:56:05     72s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:05     72s] no activity file in design. spp won't run.
[05/03 14:56:05     72s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:05     72s] OPERPROF: Starting npPlace at level 1, MEM:1797.2M
[05/03 14:56:05     73s] OPERPROF: Finished npPlace at level 1, CPU:0.024, REAL:0.024, MEM:1797.2M
[05/03 14:56:05     73s] Iteration  5: Skipped, with CDP Off
[05/03 14:56:05     73s] 
[05/03 14:56:05     73s] AB Est...
[05/03 14:56:05     73s] no activity file in design. spp won't run.
[05/03 14:56:05     73s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:05     73s] no activity file in design. spp won't run.
[05/03 14:56:05     73s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:05     73s] OPERPROF: Starting npPlace at level 1, MEM:1797.2M
[05/03 14:56:05     73s] OPERPROF: Finished npPlace at level 1, CPU:0.025, REAL:0.025, MEM:1797.2M
[05/03 14:56:05     73s] Iteration  6: Skipped, with CDP Off
[05/03 14:56:05     73s] no activity file in design. spp won't run.
[05/03 14:56:05     73s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:05     73s] no activity file in design. spp won't run.
[05/03 14:56:05     73s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:05     73s] OPERPROF: Starting npPlace at level 1, MEM:1797.2M
[05/03 14:56:05     73s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/03 14:56:05     73s] No instances found in the vector
[05/03 14:56:05     73s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1797.2M, DRC: 0)
[05/03 14:56:05     73s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:56:05     73s] Iteration  7: Total net bbox = 2.962e+04 (1.68e+04 1.29e+04)
[05/03 14:56:05     73s]               Est.  stn bbox = 3.454e+04 (1.96e+04 1.49e+04)
[05/03 14:56:05     73s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1755.8M
[05/03 14:56:05     73s] OPERPROF: Finished npPlace at level 1, CPU:0.234, REAL:0.237, MEM:1755.8M
[05/03 14:56:05     73s] no activity file in design. spp won't run.
[05/03 14:56:05     73s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:05     73s] no activity file in design. spp won't run.
[05/03 14:56:05     73s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:05     73s] OPERPROF: Starting npPlace at level 1, MEM:1755.8M
[05/03 14:56:05     73s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/03 14:56:05     73s] No instances found in the vector
[05/03 14:56:05     73s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1755.8M, DRC: 0)
[05/03 14:56:05     73s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:56:06     73s] Iteration  8: Total net bbox = 2.963e+04 (1.67e+04 1.29e+04)
[05/03 14:56:06     73s]               Est.  stn bbox = 3.457e+04 (1.96e+04 1.50e+04)
[05/03 14:56:06     73s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1752.8M
[05/03 14:56:06     73s] OPERPROF: Finished npPlace at level 1, CPU:0.378, REAL:0.381, MEM:1752.8M
[05/03 14:56:06     73s] no activity file in design. spp won't run.
[05/03 14:56:06     73s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:06     73s] no activity file in design. spp won't run.
[05/03 14:56:06     73s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:06     73s] OPERPROF: Starting npPlace at level 1, MEM:1752.8M
[05/03 14:56:06     73s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/03 14:56:06     73s] No instances found in the vector
[05/03 14:56:06     73s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1752.8M, DRC: 0)
[05/03 14:56:06     73s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:56:06     74s] Iteration  9: Total net bbox = 3.028e+04 (1.71e+04 1.32e+04)
[05/03 14:56:06     74s]               Est.  stn bbox = 3.524e+04 (2.01e+04 1.52e+04)
[05/03 14:56:06     74s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1752.8M
[05/03 14:56:06     74s] OPERPROF: Finished npPlace at level 1, CPU:0.469, REAL:0.472, MEM:1752.8M
[05/03 14:56:06     74s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1752.8M
[05/03 14:56:06     74s] Starting Early Global Route rough congestion estimation: mem = 1752.8M
[05/03 14:56:06     74s] (I)       Started Loading and Dumping File ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Reading DB...
[05/03 14:56:06     74s] (I)       Read data from FE... (mem=1752.8M)
[05/03 14:56:06     74s] (I)       Read nodes and places... (mem=1752.8M)
[05/03 14:56:06     74s] (I)       Done Read nodes and places (cpu=0.002s, mem=1752.8M)
[05/03 14:56:06     74s] (I)       Read nets... (mem=1752.8M)
[05/03 14:56:06     74s] (I)       Done Read nets (cpu=0.003s, mem=1752.8M)
[05/03 14:56:06     74s] (I)       Done Read data from FE (cpu=0.005s, mem=1752.8M)
[05/03 14:56:06     74s] (I)       before initializing RouteDB syMemory usage = 1752.8 MB
[05/03 14:56:06     74s] (I)       Print mode             : 2
[05/03 14:56:06     74s] (I)       Stop if highly congested: false
[05/03 14:56:06     74s] (I)       Honor MSV route constraint: false
[05/03 14:56:06     74s] (I)       Maximum routing layer  : 7
[05/03 14:56:06     74s] (I)       Minimum routing layer  : 2
[05/03 14:56:06     74s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:06     74s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:06     74s] (I)       Tracks used by clock wire: 0
[05/03 14:56:06     74s] (I)       Reverse direction      : 
[05/03 14:56:06     74s] (I)       Honor partition pin guides: true
[05/03 14:56:06     74s] (I)       Route selected nets only: false
[05/03 14:56:06     74s] (I)       Route secondary PG pins: false
[05/03 14:56:06     74s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:06     74s] (I)       Assign partition pins  : false
[05/03 14:56:06     74s] (I)       Support large GCell    : true
[05/03 14:56:06     74s] (I)       Max num rows per GCell : 32
[05/03 14:56:06     74s] (I)       Apply function for special wires: true
[05/03 14:56:06     74s] (I)       Layer by layer blockage reading: true
[05/03 14:56:06     74s] (I)       Offset calculation fix : true
[05/03 14:56:06     74s] (I)       Route stripe layer range: 
[05/03 14:56:06     74s] (I)       Honor partition fences : 
[05/03 14:56:06     74s] (I)       Honor partition pin    : 
[05/03 14:56:06     74s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:06     74s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:06     74s] (I)       build grid graph
[05/03 14:56:06     74s] (I)       build grid graph start
[05/03 14:56:06     74s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:06     74s] [NR-eGR] M1 has no routable track
[05/03 14:56:06     74s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:06     74s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:06     74s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:06     74s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:06     74s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:06     74s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:06     74s] (I)       build grid graph end
[05/03 14:56:06     74s] (I)       ===========================================================================
[05/03 14:56:06     74s] (I)       == Report All Rule Vias ==
[05/03 14:56:06     74s] (I)       ===========================================================================
[05/03 14:56:06     74s] (I)        Via Rule : (Default)
[05/03 14:56:06     74s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:06     74s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:06     74s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:06     74s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:06     74s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:06     74s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:06     74s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:06     74s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:06     74s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:06     74s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:06     74s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:06     74s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:06     74s] (I)       ===========================================================================
[05/03 14:56:06     74s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:06     74s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:06     74s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:06     74s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:06     74s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:06     74s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:06     74s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:06     74s] [NR-eGR] Read 944 PG shapes
[05/03 14:56:06     74s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:06     74s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:06     74s] [NR-eGR] #PG Blockages       : 944
[05/03 14:56:06     74s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:06     74s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:06     74s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:06     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:56:06     74s] (I)       readDataFromPlaceDB
[05/03 14:56:06     74s] (I)       Read net information..
[05/03 14:56:06     74s] [NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[05/03 14:56:06     74s] (I)       Read testcase time = 0.001 seconds
[05/03 14:56:06     74s] 
[05/03 14:56:06     74s] (I)       early_global_route_priority property id does not exist.
[05/03 14:56:06     74s] (I)       Start initializing grid graph
[05/03 14:56:06     74s] (I)       End initializing grid graph
[05/03 14:56:06     74s] (I)       Model blockages into capacity
[05/03 14:56:06     74s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:56:06     74s] (I)       Started Modeling ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Started Modeling Layer 1 ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Started Modeling Layer 2 ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:56:06     74s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Started Modeling Layer 3 ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:56:06     74s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Started Modeling Layer 4 ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:56:06     74s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Started Modeling Layer 5 ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:56:06     74s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Started Modeling Layer 6 ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:56:06     74s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Started Modeling Layer 7 ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:56:06     74s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Number of ignored nets = 0
[05/03 14:56:06     74s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:56:06     74s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:56:06     74s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:06     74s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:06     74s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:06     74s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:06     74s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:06     74s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:06     74s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:06     74s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:56:06     74s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1752.8 MB
[05/03 14:56:06     74s] (I)       Ndr track 0 does not exist
[05/03 14:56:06     74s] (I)       Layer1  viaCost=100.00
[05/03 14:56:06     74s] (I)       Layer2  viaCost=100.00
[05/03 14:56:06     74s] (I)       Layer3  viaCost=100.00
[05/03 14:56:06     74s] (I)       Layer4  viaCost=100.00
[05/03 14:56:06     74s] (I)       Layer5  viaCost=100.00
[05/03 14:56:06     74s] (I)       Layer6  viaCost=100.00
[05/03 14:56:06     74s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:06     74s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:06     74s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:06     74s] (I)       Site width          :   864  (dbu)
[05/03 14:56:06     74s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:06     74s] (I)       GCell width         :  4320  (dbu)
[05/03 14:56:06     74s] (I)       GCell height        :  4320  (dbu)
[05/03 14:56:06     74s] (I)       Grid                :   220   167     7
[05/03 14:56:06     74s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:56:06     74s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:56:06     74s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:56:06     74s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:06     74s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:06     74s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:06     74s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:06     74s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:06     74s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:56:06     74s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:06     74s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:06     74s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:06     74s] (I)       --------------------------------------------------------
[05/03 14:56:06     74s] 
[05/03 14:56:06     74s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:06     74s] [NR-eGR] Rule id: 0  Nets: 2343 
[05/03 14:56:06     74s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:06     74s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:06     74s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:06     74s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:06     74s] [NR-eGR] ========================================
[05/03 14:56:06     74s] [NR-eGR] 
[05/03 14:56:06     74s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:06     74s] (I)       blocked tracks on layer2 : = 116821 / 256960 (45.46%)
[05/03 14:56:06     74s] (I)       blocked tracks on layer3 : = 111555 / 274548 (40.63%)
[05/03 14:56:06     74s] (I)       blocked tracks on layer4 : = 6002 / 206360 (2.91%)
[05/03 14:56:06     74s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:56:06     74s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:56:06     74s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:56:06     74s] (I)       After initializing earlyGlobalRoute syMemory usage = 1752.8 MB
[05/03 14:56:06     74s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       ============= Initialization =============
[05/03 14:56:06     74s] (I)       numLocalWires=938  numGlobalNetBranches=329  numLocalNetBranches=145
[05/03 14:56:06     74s] (I)       totalPins=8169  totalGlobalPin=7559 (92.53%)
[05/03 14:56:06     74s] (I)       Started Build MST ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Generate topology with single threads
[05/03 14:56:06     74s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       total 2D Cap : 949272 = (462101 H, 487171 V)
[05/03 14:56:06     74s] (I)       ============  Phase 1a Route ============
[05/03 14:56:06     74s] (I)       Started Phase 1a ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:56:06     74s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Usage: 31831 = (18103 H, 13728 V) = (3.92% H, 2.82% V) = (1.955e+04um H, 1.483e+04um V)
[05/03 14:56:06     74s] (I)       
[05/03 14:56:06     74s] (I)       ============  Phase 1b Route ============
[05/03 14:56:06     74s] (I)       Started Phase 1b ( Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:06     74s] (I)       Usage: 31851 = (18110 H, 13741 V) = (3.92% H, 2.82% V) = (1.956e+04um H, 1.484e+04um V)
[05/03 14:56:06     74s] (I)       
[05/03 14:56:06     74s] (I)       earlyGlobalRoute overflow: 0.10% H + 0.00% V
[05/03 14:56:06     74s] 
[05/03 14:56:06     74s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.00% V
[05/03 14:56:06     74s] Finished Early Global Route rough congestion estimation: mem = 1752.8M
[05/03 14:56:06     74s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.034, REAL:0.035, MEM:1752.8M
[05/03 14:56:06     74s] earlyGlobalRoute rough estimation gcell size 1 row height
[05/03 14:56:06     74s] OPERPROF: Starting CDPad at level 1, MEM:1752.8M
[05/03 14:56:06     74s] CDPadU 0.288 -> 0.278. R=0.222, N=2186, GS=1.080
[05/03 14:56:06     74s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.080, MEM:1752.8M
[05/03 14:56:06     74s] no activity file in design. spp won't run.
[05/03 14:56:06     74s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:06     74s] no activity file in design. spp won't run.
[05/03 14:56:06     74s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:06     74s] OPERPROF: Starting npPlace at level 1, MEM:1752.8M
[05/03 14:56:06     74s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/03 14:56:06     74s] No instances found in the vector
[05/03 14:56:06     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1752.8M, DRC: 0)
[05/03 14:56:06     74s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:56:07     74s] OPERPROF: Finished npPlace at level 1, CPU:0.103, REAL:0.103, MEM:1752.8M
[05/03 14:56:07     74s] no activity file in design. spp won't run.
[05/03 14:56:07     74s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:07     74s] no activity file in design. spp won't run.
[05/03 14:56:07     74s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:07     74s] OPERPROF: Starting npPlace at level 1, MEM:1752.8M
[05/03 14:56:07     74s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/03 14:56:07     74s] No instances found in the vector
[05/03 14:56:07     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1752.8M, DRC: 0)
[05/03 14:56:07     74s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:56:07     74s] Iteration 10: Total net bbox = 3.194e+04 (1.80e+04 1.40e+04)
[05/03 14:56:07     74s]               Est.  stn bbox = 3.696e+04 (2.09e+04 1.60e+04)
[05/03 14:56:07     74s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1752.8M
[05/03 14:56:07     74s] OPERPROF: Finished npPlace at level 1, CPU:0.414, REAL:0.419, MEM:1752.8M
[05/03 14:56:07     74s] no activity file in design. spp won't run.
[05/03 14:56:07     74s] NP #FI/FS/SF FL/PI: 1104/0/0 2186/0
[05/03 14:56:07     74s] no activity file in design. spp won't run.
[05/03 14:56:07     74s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:56:07     74s] OPERPROF: Starting npPlace at level 1, MEM:1752.8M
[05/03 14:56:07     74s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/03 14:56:07     74s] No instances found in the vector
[05/03 14:56:07     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1752.8M, DRC: 0)
[05/03 14:56:07     74s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:56:08     75s] Iteration 11: Total net bbox = 3.231e+04 (1.82e+04 1.41e+04)
[05/03 14:56:08     75s]               Est.  stn bbox = 3.736e+04 (2.12e+04 1.62e+04)
[05/03 14:56:08     75s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1752.8M
[05/03 14:56:08     75s] OPERPROF: Finished npPlace at level 1, CPU:0.623, REAL:0.628, MEM:1752.8M
[05/03 14:56:08     75s] Move report: Timing Driven Placement moves 2186 insts, mean move: 3.72 um, max move: 36.55 um
[05/03 14:56:08     75s] 	Max move on inst (FE_OFC34_Clear): (124.85, 42.12) --> (145.35, 26.07)
[05/03 14:56:08     75s] no activity file in design. spp won't run.
[05/03 14:56:08     75s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1752.0M
[05/03 14:56:08     75s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.008, REAL:0.008, MEM:1752.0M
[05/03 14:56:08     75s] 
[05/03 14:56:08     75s] Finished Incremental Placement (cpu=0:00:03.0, real=0:00:03.0, mem=1752.0M)
[05/03 14:56:08     75s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/03 14:56:08     75s] Type 'man IMPSP-9025' for more detail.
[05/03 14:56:08     75s] CongRepair sets shifter mode to gplace
[05/03 14:56:08     75s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1752.0M
[05/03 14:56:08     75s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1752.0M
[05/03 14:56:08     75s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1752.0M
[05/03 14:56:08     75s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:56:08     75s] All LLGs are deleted
[05/03 14:56:08     75s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1752.0M
[05/03 14:56:08     75s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1752.0M
[05/03 14:56:08     75s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1752.0M
[05/03 14:56:08     75s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1752.0M
[05/03 14:56:08     75s] Core basic site is asap7sc7p5t
[05/03 14:56:08     75s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:08     75s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:56:08     75s] SiteArray: use 851,968 bytes
[05/03 14:56:08     75s] SiteArray: current memory after site array memory allocation 1752.8M
[05/03 14:56:08     75s] SiteArray: FP blocked sites are writable
[05/03 14:56:08     75s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:56:08     75s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1752.8M
[05/03 14:56:08     75s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:56:08     75s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.001, REAL:0.001, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.057, REAL:0.057, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:         Starting CMU at level 5, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.061, MEM:1752.8M
[05/03 14:56:08     75s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1752.8MB).
[05/03 14:56:08     75s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.069, REAL:0.069, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.069, REAL:0.069, MEM:1752.8M
[05/03 14:56:08     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.2
[05/03 14:56:08     75s] OPERPROF:   Starting RefinePlace at level 2, MEM:1752.8M
[05/03 14:56:08     75s] *** Starting place_detail (0:01:16 mem=1752.8M) ***
[05/03 14:56:08     75s] Total net bbox length = 3.316e+04 (1.903e+04 1.414e+04) (ext = 1.783e+03)
[05/03 14:56:08     75s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/03 14:56:08     75s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:56:08     75s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:08     75s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1752.8M
[05/03 14:56:08     75s] Starting refinePlace ...
[05/03 14:56:08     75s]   Spread Effort: high, pre-route mode, useDDP on.
[05/03 14:56:08     75s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1752.8MB) @(0:01:16 - 0:01:16).
[05/03 14:56:08     75s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:08     75s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 14:56:08     75s] Placement tweakage begins.
[05/03 14:56:08     75s] wire length = 3.758e+04
[05/03 14:56:08     75s] wire length = 3.619e+04
[05/03 14:56:08     75s] Placement tweakage ends.
[05/03 14:56:08     75s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:08     75s] 
[05/03 14:56:08     75s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:56:08     75s] Move report: legalization moves 2186 insts, mean move: 0.68 um, max move: 1.84 um
[05/03 14:56:08     75s] 	Max move on inst (shiftL/tempreg_reg[36]): (59.78, 51.69) --> (60.70, 50.76)
[05/03 14:56:08     75s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1752.8MB) @(0:01:16 - 0:01:16).
[05/03 14:56:08     75s] Move report: Detail placement moves 2186 insts, mean move: 0.68 um, max move: 1.84 um
[05/03 14:56:08     75s] 	Max move on inst (shiftL/tempreg_reg[36]): (59.78, 51.69) --> (60.70, 50.76)
[05/03 14:56:08     75s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1752.8MB
[05/03 14:56:08     75s] Statistics of distance of Instance movement in refine placement:
[05/03 14:56:08     75s]   maximum (X+Y) =         1.84 um
[05/03 14:56:08     75s]   inst (shiftL/tempreg_reg[36]) with max move: (59.7845, 51.6923) -> (60.696, 50.76)
[05/03 14:56:08     75s]   mean    (X+Y) =         0.68 um
[05/03 14:56:08     75s] Summary Report:
[05/03 14:56:08     75s] Instances move: 2186 (out of 2186 movable)
[05/03 14:56:08     75s] Instances flipped: 0
[05/03 14:56:08     75s] Mean displacement: 0.68 um
[05/03 14:56:08     75s] Max displacement: 1.84 um (Instance: shiftL/tempreg_reg[36]) (59.7845, 51.6923) -> (60.696, 50.76)
[05/03 14:56:08     75s] Total instances moved : 2186
[05/03 14:56:08     75s] 	Length: 20 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFLQNx1_ASAP7_75t_SL
[05/03 14:56:08     75s] 	Violation at original loc: Placement Blockage Violation
[05/03 14:56:08     75s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.062, REAL:0.062, MEM:1752.8M
[05/03 14:56:08     75s] Total net bbox length = 3.188e+04 (1.771e+04 1.417e+04) (ext = 1.772e+03)
[05/03 14:56:08     75s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1752.8MB
[05/03 14:56:08     75s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1752.8MB) @(0:01:16 - 0:01:16).
[05/03 14:56:08     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.2
[05/03 14:56:08     75s] *** Finished place_detail (0:01:16 mem=1752.8M) ***
[05/03 14:56:08     75s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.071, REAL:0.071, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.146, REAL:0.146, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1752.8M
[05/03 14:56:08     75s] Starting Early Global Route congestion estimation: mem = 1752.8M
[05/03 14:56:08     75s] (I)       Started Loading and Dumping File ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Reading DB...
[05/03 14:56:08     75s] (I)       Read data from FE... (mem=1752.8M)
[05/03 14:56:08     75s] (I)       Read nodes and places... (mem=1752.8M)
[05/03 14:56:08     75s] (I)       Done Read nodes and places (cpu=0.002s, mem=1752.8M)
[05/03 14:56:08     75s] (I)       Read nets... (mem=1752.8M)
[05/03 14:56:08     75s] (I)       Done Read nets (cpu=0.003s, mem=1752.8M)
[05/03 14:56:08     75s] (I)       Done Read data from FE (cpu=0.005s, mem=1752.8M)
[05/03 14:56:08     75s] (I)       before initializing RouteDB syMemory usage = 1752.8 MB
[05/03 14:56:08     75s] (I)       Honor MSV route constraint: false
[05/03 14:56:08     75s] (I)       Maximum routing layer  : 7
[05/03 14:56:08     75s] (I)       Minimum routing layer  : 2
[05/03 14:56:08     75s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:08     75s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:08     75s] (I)       Tracks used by clock wire: 0
[05/03 14:56:08     75s] (I)       Reverse direction      : 
[05/03 14:56:08     75s] (I)       Honor partition pin guides: true
[05/03 14:56:08     75s] (I)       Route selected nets only: false
[05/03 14:56:08     75s] (I)       Route secondary PG pins: false
[05/03 14:56:08     75s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:08     75s] (I)       Apply function for special wires: true
[05/03 14:56:08     75s] (I)       Layer by layer blockage reading: true
[05/03 14:56:08     75s] (I)       Offset calculation fix : true
[05/03 14:56:08     75s] (I)       Route stripe layer range: 
[05/03 14:56:08     75s] (I)       Honor partition fences : 
[05/03 14:56:08     75s] (I)       Honor partition pin    : 
[05/03 14:56:08     75s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:08     75s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:08     75s] (I)       build grid graph
[05/03 14:56:08     75s] (I)       build grid graph start
[05/03 14:56:08     75s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:08     75s] [NR-eGR] M1 has no routable track
[05/03 14:56:08     75s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:08     75s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:08     75s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:08     75s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:08     75s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:08     75s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:08     75s] (I)       build grid graph end
[05/03 14:56:08     75s] (I)       ===========================================================================
[05/03 14:56:08     75s] (I)       == Report All Rule Vias ==
[05/03 14:56:08     75s] (I)       ===========================================================================
[05/03 14:56:08     75s] (I)        Via Rule : (Default)
[05/03 14:56:08     75s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:08     75s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:08     75s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:08     75s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:08     75s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:08     75s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:08     75s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:08     75s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:08     75s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:08     75s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:08     75s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:08     75s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:08     75s] (I)       ===========================================================================
[05/03 14:56:08     75s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:08     75s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:08     75s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:08     75s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:08     75s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:08     75s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:08     75s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:08     75s] [NR-eGR] Read 944 PG shapes
[05/03 14:56:08     75s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:08     75s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:08     75s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:08     75s] [NR-eGR] #PG Blockages       : 944
[05/03 14:56:08     75s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:08     75s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:08     75s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:56:08     75s] (I)       readDataFromPlaceDB
[05/03 14:56:08     75s] (I)       Read net information..
[05/03 14:56:08     75s] (I)       Read testcase time = 0.000 seconds
[05/03 14:56:08     75s] 
[05/03 14:56:08     75s] [NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[05/03 14:56:08     75s] (I)       early_global_route_priority property id does not exist.
[05/03 14:56:08     75s] (I)       Start initializing grid graph
[05/03 14:56:08     75s] (I)       End initializing grid graph
[05/03 14:56:08     75s] (I)       Model blockages into capacity
[05/03 14:56:08     75s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:56:08     75s] (I)       Started Modeling ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Modeling Layer 1 ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Modeling Layer 2 ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:56:08     75s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Modeling Layer 3 ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:56:08     75s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Modeling Layer 4 ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:56:08     75s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Modeling Layer 5 ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:56:08     75s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Modeling Layer 6 ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:56:08     75s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Modeling Layer 7 ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:56:08     75s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Number of ignored nets = 0
[05/03 14:56:08     75s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:56:08     75s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:56:08     75s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:08     75s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:08     75s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:08     75s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:08     75s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:08     75s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:08     75s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:08     75s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:56:08     75s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1752.8 MB
[05/03 14:56:08     75s] (I)       Ndr track 0 does not exist
[05/03 14:56:08     75s] (I)       Layer1  viaCost=100.00
[05/03 14:56:08     75s] (I)       Layer2  viaCost=100.00
[05/03 14:56:08     75s] (I)       Layer3  viaCost=100.00
[05/03 14:56:08     75s] (I)       Layer4  viaCost=100.00
[05/03 14:56:08     75s] (I)       Layer5  viaCost=100.00
[05/03 14:56:08     75s] (I)       Layer6  viaCost=100.00
[05/03 14:56:08     75s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:08     75s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:08     75s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:08     75s] (I)       Site width          :   864  (dbu)
[05/03 14:56:08     75s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:08     75s] (I)       GCell width         :  4320  (dbu)
[05/03 14:56:08     75s] (I)       GCell height        :  4320  (dbu)
[05/03 14:56:08     75s] (I)       Grid                :   220   167     7
[05/03 14:56:08     75s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:56:08     75s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:56:08     75s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:56:08     75s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:08     75s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:08     75s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:08     75s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:08     75s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:08     75s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:56:08     75s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:08     75s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:08     75s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:08     75s] (I)       --------------------------------------------------------
[05/03 14:56:08     75s] 
[05/03 14:56:08     75s] (I)       ID:0  Default:yes[05/03 14:56:08     75s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:08     75s] [NR-eGR] Rule id: 0  Nets: 2343 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:08     75s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:08     75s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:08     75s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:08     75s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:08     75s] [NR-eGR] ========================================
[05/03 14:56:08     75s] [NR-eGR] 
[05/03 14:56:08     75s] (I)       blocked tracks on layer2 : = 114798 / 256960 (44.68%)
[05/03 14:56:08     75s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:56:08     75s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:56:08     75s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:56:08     75s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:56:08     75s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:56:08     75s] (I)       After initializing earlyGlobalRoute syMemory usage = 1752.8 MB
[05/03 14:56:08     75s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Global Routing ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       ============= Initialization =============
[05/03 14:56:08     75s] (I)       totalPins=8169  totalGlobalPin=8106 (99.23%)
[05/03 14:56:08     75s] (I)       Started Build MST ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Generate topology with single threads
[05/03 14:56:08     75s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       total 2D Cap : 641988 = (318676 H, 323312 V)
[05/03 14:56:08     75s] (I)       ============  Phase 1a Route ============
[05/03 14:56:08     75s] [NR-eGR] Layer group 1: route 15 net(s) in layer range [4, 7]
[05/03 14:56:08     75s] (I)       Started Phase 1a ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/03 14:56:08     75s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 1810 = (830 H, 980 V) = (0.26% H, 0.30% V) = (8.964e+02um H, 1.058e+03um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] (I)       ============  Phase 1b Route ============
[05/03 14:56:08     75s] (I)       Started Phase 1b ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 1810 = (830 H, 980 V) = (0.26% H, 0.30% V) = (8.964e+02um H, 1.058e+03um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 1.954800e+03um
[05/03 14:56:08     75s] (I)       ============  Phase 1c Route ============
[05/03 14:56:08     75s] (I)       Started Phase 1c ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Level2 Grid: 44 x 34
[05/03 14:56:08     75s] (I)       Started Two Level Routing ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 1810 = (830 H, 980 V) = (0.26% H, 0.30% V) = (8.964e+02um H, 1.058e+03um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] (I)       ============  Phase 1d Route ============
[05/03 14:56:08     75s] (I)       Started Phase 1d ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 1810 = (830 H, 980 V) = (0.26% H, 0.30% V) = (8.964e+02um H, 1.058e+03um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] (I)       ============  Phase 1e Route ============
[05/03 14:56:08     75s] (I)       Started Phase 1e ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 1810 = (830 H, 980 V) = (0.26% H, 0.30% V) = (8.964e+02um H, 1.058e+03um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.954800e+03um
[05/03 14:56:08     75s] [NR-eGR] 
[05/03 14:56:08     75s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:08     75s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Build MST ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Generate topology with single threads
[05/03 14:56:08     75s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       total 2D Cap : 951120 = (464231 H, 486889 V)
[05/03 14:56:08     75s] (I)       ============  Phase 1a Route ============
[05/03 14:56:08     75s] [NR-eGR] Layer group 2: route 2328 net(s) in layer range [2, 7]
[05/03 14:56:08     75s] (I)       Started Phase 1a ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:56:08     75s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 32542 = (17793 H, 14749 V) = (3.83% H, 3.03% V) = (1.922e+04um H, 1.593e+04um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] (I)       ============  Phase 1b Route ============
[05/03 14:56:08     75s] (I)       Started Phase 1b ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 32546 = (17793 H, 14753 V) = (3.83% H, 3.03% V) = (1.922e+04um H, 1.593e+04um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] (I)       earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.514968e+04um
[05/03 14:56:08     75s] (I)       ============  Phase 1c Route ============
[05/03 14:56:08     75s] (I)       Started Phase 1c ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Level2 Grid: 44 x 34
[05/03 14:56:08     75s] (I)       Started Two Level Routing ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 32548 = (17793 H, 14755 V) = (3.83% H, 3.03% V) = (1.922e+04um H, 1.594e+04um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] (I)       ============  Phase 1d Route ============
[05/03 14:56:08     75s] (I)       Started Phase 1d ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 32552 = (17795 H, 14757 V) = (3.83% H, 3.03% V) = (1.922e+04um H, 1.594e+04um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] (I)       ============  Phase 1e Route ============
[05/03 14:56:08     75s] (I)       Started Phase 1e ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Usage: 32552 = (17795 H, 14757 V) = (3.83% H, 3.03% V) = (1.922e+04um H, 1.594e+04um V)
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.515616e+04um
[05/03 14:56:08     75s] [NR-eGR] 
[05/03 14:56:08     75s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:08     75s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       ============  Phase 1l Route ============
[05/03 14:56:08     75s] (I)       
[05/03 14:56:08     75s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:56:08     75s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:56:08     75s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:56:08     75s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[05/03 14:56:08     75s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:56:08     75s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:08     75s] [NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:08     75s] [NR-eGR]      M3  (3)        13( 0.06%)         0( 0.00%)   ( 0.06%) 
[05/03 14:56:08     75s] [NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:56:08     75s] [NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:56:08     75s] [NR-eGR]      M6  (6)        11( 0.04%)         3( 0.01%)   ( 0.05%) 
[05/03 14:56:08     75s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:08     75s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:56:08     75s] [NR-eGR] Total               33( 0.02%)         3( 0.00%)   ( 0.02%) 
[05/03 14:56:08     75s] [NR-eGR] 
[05/03 14:56:08     75s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       total 2D Cap : 952800 = (465441 H, 487359 V)
[05/03 14:56:08     75s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:56:08     75s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:56:08     75s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1752.8M
[05/03 14:56:08     75s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.056, REAL:0.111, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF: Starting HotSpotCal at level 1, MEM:1752.8M
[05/03 14:56:08     75s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:08     75s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:56:08     75s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:08     75s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:56:08     75s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:08     75s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:56:08     75s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:56:08     75s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1752.8M
[05/03 14:56:08     75s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1752.8M
[05/03 14:56:08     75s] Starting Early Global Route wiring: mem = 1752.8M
[05/03 14:56:08     75s] (I)       ============= track Assignment ============
[05/03 14:56:08     75s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Started Greedy Track Assignment ( Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:56:08     75s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] (I)       Run Multi-thread track assignment
[05/03 14:56:08     75s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1752.79 MB )
[05/03 14:56:08     75s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:08     75s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7634
[05/03 14:56:08     75s] [NR-eGR]     M2  (2H) length: 1.061266e+04um, number of vias: 11492
[05/03 14:56:08     75s] [NR-eGR]     M3  (3V) length: 1.320500e+04um, number of vias: 1121
[05/03 14:56:08     75s] [NR-eGR]     M4  (4H) length: 6.002752e+03um, number of vias: 638
[05/03 14:56:08     75s] [NR-eGR]     M5  (5V) length: 2.929716e+03um, number of vias: 347
[05/03 14:56:08     75s] [NR-eGR]     M6  (6H) length: 3.145120e+03um, number of vias: 41
[05/03 14:56:08     75s] [NR-eGR]     M7  (7V) length: 1.937440e+02um, number of vias: 0
[05/03 14:56:08     75s] [NR-eGR] Total length: 3.608898e+04um, number of vias: 21273
[05/03 14:56:08     75s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:08     75s] [NR-eGR] Total eGR-routed clock nets wire length: 1.730908e+03um 
[05/03 14:56:08     75s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:08     75s] Early Global Route wiring runtime: 0.04 seconds, mem = 1746.8M
[05/03 14:56:08     75s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.042, REAL:0.043, MEM:1746.8M
[05/03 14:56:08     75s] SKP cleared!
[05/03 14:56:08     75s] Clear Wl Manager.
[05/03 14:56:08     75s] 0 delay mode for cte disabled.
[05/03 14:56:08     75s] Clear WL bound data that no need be kept to net call of ip
[05/03 14:56:08     75s] 
[05/03 14:56:08     75s] *** Finished incrementalPlace (cpu=0:00:03.4, real=0:00:04.0)***
[05/03 14:56:08     75s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/03 14:56:08     75s] All LLGs are deleted
[05/03 14:56:08     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1746.8M
[05/03 14:56:08     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1746.0M
[05/03 14:56:08     75s] Start to check current routing status for nets...
[05/03 14:56:08     75s] All nets are already routed correctly.
[05/03 14:56:08     75s] End to check current routing status for nets (mem=1746.0M)
[05/03 14:56:08     75s] Extraction called for design 'MSDAP' of instances=3290 and nets=2877 using extraction engine 'pre_route' .
[05/03 14:56:08     75s] pre_route RC Extraction called for design MSDAP.
[05/03 14:56:08     75s] RC Extraction called in multi-corner(2) mode.
[05/03 14:56:08     75s] RCMode: PreRoute
[05/03 14:56:08     75s]       RC Corner Indexes            0       1   
[05/03 14:56:08     75s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:56:08     75s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:08     75s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:08     75s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:08     75s] Shrink Factor                : 1.00000
[05/03 14:56:08     75s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:56:08     75s] Using Quantus QRC technology file ...
[05/03 14:56:08     75s] LayerId::1 widthSet size::1
[05/03 14:56:08     75s] LayerId::2 widthSet size::1
[05/03 14:56:08     75s] LayerId::3 widthSet size::1
[05/03 14:56:08     75s] LayerId::4 widthSet size::1
[05/03 14:56:08     75s] LayerId::5 widthSet size::1
[05/03 14:56:08     75s] LayerId::6 widthSet size::1
[05/03 14:56:08     75s] LayerId::7 widthSet size::1
[05/03 14:56:08     75s] LayerId::8 widthSet size::1
[05/03 14:56:08     75s] LayerId::9 widthSet size::1
[05/03 14:56:08     75s] LayerId::10 widthSet size::1
[05/03 14:56:08     75s] Updating RC grid for preRoute extraction ...
[05/03 14:56:08     75s] Initializing multi-corner resistance tables ...
[05/03 14:56:08     75s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1745.980M)
[05/03 14:56:08     75s] Compute RC Scale Done ...
[05/03 14:56:08     75s] **opt_design ... cpu = 0:00:22, real = 0:00:22, mem = 1553.2M, totSessionCpu=0:01:16 **
[05/03 14:56:08     75s] #################################################################################
[05/03 14:56:08     75s] # Design Stage: PreRoute
[05/03 14:56:08     75s] # Design Name: MSDAP
[05/03 14:56:08     75s] # Design Mode: 7nm
[05/03 14:56:08     75s] # Analysis Mode: MMMC OCV 
[05/03 14:56:08     75s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:56:08     75s] # Signoff Settings: SI Off 
[05/03 14:56:08     75s] #################################################################################
[05/03 14:56:08     76s] Calculate early delays in OCV mode...
[05/03 14:56:08     76s] Calculate late delays in OCV mode...
[05/03 14:56:08     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 1753.5M, InitMEM = 1753.5M)
[05/03 14:56:08     76s] Start delay calculation (fullDC) (1 T). (MEM=1753.54)
[05/03 14:56:08     76s] End AAE Lib Interpolated Model. (MEM=1777.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:09     76s] Total number of fetched objects 2422
[05/03 14:56:09     76s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:56:09     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:09     76s] End delay calculation. (MEM=1818.64 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 14:56:09     76s] End delay calculation (fullDC). (MEM=1818.64 CPU=0:00:00.5 REAL=0:00:01.0)
[05/03 14:56:09     76s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1818.6M) ***
[05/03 14:56:09     76s] *** Timing Is met
[05/03 14:56:09     76s] *** Check timing (0:00:00.0)
[05/03 14:56:09     76s] *** Timing Is met
[05/03 14:56:09     76s] *** Check timing (0:00:00.0)
[05/03 14:56:09     76s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/03 14:56:09     76s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/03 14:56:09     76s] Info: 4 clock nets excluded from IPO operation.
[05/03 14:56:09     76s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=1818.6M
[05/03 14:56:09     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=1818.6M
[05/03 14:56:09     76s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:56:09     76s] ### Creating PhyDesignMc. totSessionCpu=0:01:17 mem=1837.7M
[05/03 14:56:09     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1837.7M
[05/03 14:56:09     76s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:56:09     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1837.7M
[05/03 14:56:09     76s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1837.7M
[05/03 14:56:09     76s] Core basic site is asap7sc7p5t
[05/03 14:56:09     76s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:09     76s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:56:09     76s] SiteArray: use 851,968 bytes
[05/03 14:56:09     76s] SiteArray: current memory after site array memory allocation 1838.5M
[05/03 14:56:09     76s] SiteArray: FP blocked sites are writable
[05/03 14:56:09     76s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:56:09     76s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1838.5M
[05/03 14:56:09     76s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:56:09     76s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1838.5M
[05/03 14:56:09     76s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.058, REAL:0.058, MEM:1838.5M
[05/03 14:56:09     76s] OPERPROF:     Starting CMU at level 3, MEM:1838.5M
[05/03 14:56:09     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1838.5M
[05/03 14:56:09     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.061, MEM:1838.5M
[05/03 14:56:09     76s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1838.5MB).
[05/03 14:56:09     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.071, REAL:0.072, MEM:1838.5M
[05/03 14:56:09     76s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:17 mem=1838.5M
[05/03 14:56:09     76s] 
[05/03 14:56:09     76s] Creating Lib Analyzer ...
[05/03 14:56:09     76s] Begin: Area Reclaim Optimization
[05/03 14:56:09     77s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:56:09     77s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:56:09     77s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:56:09     77s] 
[05/03 14:56:10     77s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=1854.5M
[05/03 14:56:10     77s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=1854.5M
[05/03 14:56:10     77s] Creating Lib Analyzer, finished. 
[05/03 14:56:10     77s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:17.7/0:02:51.0 ([05/03 14:56:10     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.5
0.5), mem = 1854.5M
[05/03 14:56:10     77s] 
[05/03 14:56:10     77s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 14:56:10     77s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=1854.5M
[05/03 14:56:10     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=1854.5M
[05/03 14:56:11     78s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1854.5M
[05/03 14:56:11     78s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1854.5M
[05/03 14:56:11     78s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 20.95
[05/03 14:56:11     78s] +----------+---------+--------+--------+------------+--------+
[05/03 14:56:11     78s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/03 14:56:11     78s] +----------+---------+--------+--------+------------+--------+
[05/03 14:56:11     78s] |    20.95%|        -|   0.000|   0.000|   0:00:00.0| 1854.5M|
[05/03 14:56:11     78s] #optDebug: <stH: 1.0800 MiSeL: 30.7620>
[05/03 14:56:11     78s] |    20.95%|       15|   0.000|   0.000|   0:00:00.0| 1873.6M|
[05/03 14:56:11     78s] |    20.95%|        0|   0.000|   0.000|   0:00:00.0| 1873.6M|
[05/03 14:56:11     78s] |    20.93%|       22|   0.000|   0.000|   0:00:00.0| 1881.6M|
[05/03 14:56:11     78s] |    20.93%|        2|   0.000|   0.000|   0:00:00.0| 1881.6M|
[05/03 14:56:11     78s] |    20.93%|        2|   0.000|   0.000|   0:00:00.0| 1881.6M|
[05/03 14:56:11     78s] |    20.93%|        2|   0.000|   0.000|   0:00:00.0| 1881.6M|
[05/03 14:56:11     78s] |    20.93%|        2|   0.000|   0.000|   0:00:00.0| 1881.6M[05/03 14:56:11     78s] #optDebug: <stH: 1.0800 MiSeL: 30.7620>
|
[05/03 14:56:11     78s] |    20.93%|        0|   0.000|   0.000|   0:00:00.0| 1881.6M|
[05/03 14:56:11     78s] +----------+---------+--------+--------+------------+--------+
[05/03 14:56:11     78s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 20.93
[05/03 14:56:11     78s] 
[05/03 14:56:11     78s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 20 **
[05/03 14:56:11     78s] --------------------------------------------------------------
[05/03 14:56:11     78s] |                                   | Total     | Sequential |
[05/03 14:56:11     78s] --------------------------------------------------------------
[05/03 14:56:11     78s] | Num insts resized                 |      20  |       0    |
[05/03 14:56:11     78s] | Num insts undone                  |      10  |       0    |
[05/03 14:56:11     78s] | Num insts Downsized               |      20  |       0    |
[05/03 14:56:11     78s] | Num insts Samesized               |       0  |       0    |
[05/03 14:56:11     78s] | Num insts Upsized                 |       0  |       0    |
[05/03 14:56:11     78s] | Num multiple commits+uncommits    |       0  |       -    |
[05/03 14:56:11     78s] --------------------------------------------------------------
[05/03 14:56:11     78s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:56:11     78s] 0 Ndr or Layer constraints added by optimization 
[05/03 14:56:11     78s] **** End NDR-Layer Usage Statistics ****
[05/03 14:56:11     78s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[05/03 14:56:11     78s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:       Starting CMU at level 4, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.058, REAL:0.059, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.067, REAL:0.067, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.067, REAL:0.067, MEM:1881.6M
[05/03 14:56:11     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.3
[05/03 14:56:11     78s] OPERPROF: Starting RefinePlace at level 1, MEM:1881.6M
[05/03 14:56:11     78s] *** Starting place_detail (0:01:19 mem=1881.6M) ***
[05/03 14:56:11     78s] Total net bbox length = 3.188e+04 (1.771e+04 1.417e+04) (ext = 1.772e+03)
[05/03 14:56:11     78s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:56:11     78s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:56:11     78s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:11     78s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1881.6M
[05/03 14:56:11     78s] Starting refinePlace ...
[05/03 14:56:11     78s] 
[05/03 14:56:11     78s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:56:11     78s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:11     78s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1881.6MB) @(0:01:19 - 0:01:19).
[05/03 14:56:11     78s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:11     78s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.6MB
[05/03 14:56:11     78s] Statistics of distance of Instance movement in refine placement:
[05/03 14:56:11     78s]   maximum (X+Y) =         0.00 um
[05/03 14:56:11     78s]   mean    (X+Y) =         0.00 um
[05/03 14:56:11     78s] Total instances moved : 0
[05/03 14:56:11     78s] Summary Report:
[05/03 14:56:11     78s] Instances move: 0 (out of 2186 movable)
[05/03 14:56:11     78s] Instances flipped: 0
[05/03 14:56:11     78s] Mean displacement: 0.00 um
[05/03 14:56:11     78s] Max displacement: 0.00 um 
[05/03 14:56:11     78s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.021, REAL:0.021, MEM:1881.6M
[05/03 14:56:11     78s] Total net bbox length = 3.188e+04 (1.771e+04 1.417e+04) (ext = 1.772e+03)
[05/03 14:56:11     78s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.6MB
[05/03 14:56:11     78s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1881.6MB) @(0:01:19 - 0:01:19).
[05/03 14:56:11     78s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.3
[05/03 14:56:11     78s] *** Finished place_detail (0:01:19 mem=1881.6M) ***
[05/03 14:56:11     78s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.030, MEM:1881.6M
[05/03 14:56:11     78s] *** maximum move = 0.00 um ***
[05/03 14:56:11     78s] *** Finished re-routing un-routed nets (1881.6M) ***
[05/03 14:56:11     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:     Starting CMU at level 3, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1881.6M
[05/03 14:56:11     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.069, REAL:0.069, MEM:1881.6M
[05/03 14:56:11     78s] 
[05/03 14:56:11     78s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1881.6M) ***
[05/03 14:56:11     78s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.5
[05/03 14:56:11     78s] *** AreaOpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:19.0/0:02:52.3 (0.5), mem = 1881.6M
[05/03 14:56:11     78s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1795.54M, totSessionCpu=0:01:19).
[05/03 14:56:11     79s] **INFO: Flow update: Design timing is met.
[05/03 14:56:11     79s] 
[05/03 14:56:11     79s] Active setup views:
[05/03 14:56:11     79s]  PVT_0P63V_100C.setup_view
[05/03 14:56:11     79s]   Dominating endpoints: 0
[05/03 14:56:11     79s]   Dominating TNS: -0.000
[05/03 14:56:11     79s] 
[05/03 14:56:11     79s] Extraction called for design 'MSDAP' of instances=3290 and nets=2877 using extraction engine 'pre_route' .
[05/03 14:56:11     79s] pre_route RC Extraction called for design MSDAP.
[05/03 14:56:11     79s] RC Extraction called in multi-corner(2) mode.
[05/03 14:56:11     79s] RCMode: PreRoute
[05/03 14:56:11     79s]       RC Corner Indexes            0       1   
[05/03 14:56:11     79s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:56:11     79s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:11     79s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:11     79s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:11     79s] Shrink Factor                : 1.00000
[05/03 14:56:11     79s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:56:11     79s] Using Quantus QRC technology file ...
[05/03 14:56:11     79s] RC Grid backup saved.
[05/03 14:56:11     79s] LayerId::1 widthSet size::1
[05/03 14:56:11     79s] LayerId::2 widthSet size::1
[05/03 14:56:11     79s] LayerId::3 widthSet size::1
[05/03 14:56:11     79s] LayerId::4 widthSet size::1
[05/03 14:56:11     79s] LayerId::5 widthSet size::1
[05/03 14:56:11     79s] LayerId::6 widthSet size::1
[05/03 14:56:11     79s] LayerId::7 widthSet size::1
[05/03 14:56:11     79s] LayerId::8 widthSet size::1
[05/03 14:56:11     79s] LayerId::9 widthSet size::1
[05/03 14:56:11     79s] LayerId::10 widthSet size::1
[05/03 14:56:11     79s] Skipped RC grid update for preRoute extraction.
[05/03 14:56:11     79s] Initializing multi-corner resistance tables ...
[05/03 14:56:11     79s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1752.121M)
[05/03 14:56:11     79s] Skewing Data Summary (End_of_FINAL)
[05/03 14:56:11     79s] --------------------------------------------------
[05/03 14:56:11     79s]  Total skewed count:0
[05/03 14:56:11     79s] --------------------------------------------------
[05/03 14:56:11     79s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Loading and Dumping File ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Reading DB...
[05/03 14:56:11     79s] (I)       Read data from FE... (mem=1771.4M)
[05/03 14:56:11     79s] (I)       Read nodes and places... (mem=1771.4M)
[05/03 14:56:11     79s] (I)       Done Read nodes and places (cpu=0.002s, mem=1771.4M)
[05/03 14:56:11     79s] (I)       Read nets... (mem=1771.4M)
[05/03 14:56:11     79s] (I)       Done Read nets (cpu=0.003s, mem=1771.4M)
[05/03 14:56:11     79s] (I)       Done Read data from FE (cpu=0.006s, mem=1771.4M)
[05/03 14:56:11     79s] (I)       before initializing RouteDB syMemory usage = 1771.4 MB
[05/03 14:56:11     79s] (I)       Build term to term wires: false
[05/03 14:56:11     79s] (I)       Honor MSV route constraint: false
[05/03 14:56:11     79s] (I)       Maximum routing layer  : 7
[05/03 14:56:11     79s] (I)       Minimum routing layer  : 2
[05/03 14:56:11     79s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:11     79s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:11     79s] (I)       Tracks used by clock wire: 0
[05/03 14:56:11     79s] (I)       Reverse direction      : 
[05/03 14:56:11     79s] (I)       Honor partition pin guides: true
[05/03 14:56:11     79s] (I)       Route selected nets only: false
[05/03 14:56:11     79s] (I)       Route secondary PG pins: false
[05/03 14:56:11     79s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:11     79s] (I)       Apply function for special wires: true
[05/03 14:56:11     79s] (I)       Layer by layer blockage reading: true
[05/03 14:56:11     79s] (I)       Offset calculation fix : true
[05/03 14:56:11     79s] (I)       Route stripe layer range: 
[05/03 14:56:11     79s] (I)       Honor partition fences : 
[05/03 14:56:11     79s] (I)       Honor partition pin    : 
[05/03 14:56:11     79s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:11     79s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:11     79s] (I)       build grid graph
[05/03 14:56:11     79s] (I)       build grid graph start
[05/03 14:56:11     79s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:11     79s] [NR-eGR] M1 has no routable track
[05/03 14:56:11     79s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:11     79s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:11     79s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:11     79s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:11     79s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:11     79s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:11     79s] (I)       build grid graph end
[05/03 14:56:11     79s] (I)       ===========================================================================
[05/03 14:56:11     79s] (I)       == Report All Rule Vias ==
[05/03 14:56:11     79s] (I)       ===========================================================================
[05/03 14:56:11     79s] (I)        Via Rule : (Default)
[05/03 14:56:11     79s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:11     79s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:11     79s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:11     79s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:11     79s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:11     79s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:11     79s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:11     79s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:11     79s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:11     79s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:11     79s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:11     79s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:11     79s] (I)       ===========================================================================
[05/03 14:56:11     79s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:11     79s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:11     79s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:11     79s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:11     79s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:11     79s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:11     79s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:11     79s] [NR-eGR] Read 944 PG shapes
[05/03 14:56:11     79s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:11     79s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:11     79s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:11     79s] [NR-eGR] #PG Blockages       : 944
[05/03 14:56:11     79s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:11     79s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:11     79s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:56:11     79s] (I)       readDataFromPlaceDB
[05/03 14:56:11     79s] (I)       Read net information..
[05/03 14:56:11     79s] (I)       Read testcase time = 0.001 seconds
[05/03 14:56:11     79s] 
[05/03 14:56:11     79s] [NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[05/03 14:56:11     79s] (I)       early_global_route_priority property id does not exist.
[05/03 14:56:11     79s] (I)       Start initializing grid graph
[05/03 14:56:11     79s] (I)       End initializing grid graph
[05/03 14:56:11     79s] (I)       Model blockages into capacity
[05/03 14:56:11     79s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:56:11     79s] (I)       Started Modeling ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Modeling Layer 1 ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Modeling Layer 2 ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:56:11     79s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Modeling Layer 3 ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:56:11     79s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Modeling Layer 4 ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:56:11     79s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Modeling Layer 5 ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:56:11     79s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Modeling Layer 6 ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:56:11     79s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Modeling Layer 7 ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:56:11     79s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Number of ignored nets = 0
[05/03 14:56:11     79s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:56:11     79s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:56:11     79s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:11     79s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:11     79s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:11     79s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:11     79s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:11     79s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:11     79s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:11     79s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/03 14:56:11     79s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1771.4 MB
[05/03 14:56:11     79s] (I)       Ndr track 0 does not exist
[05/03 14:56:11     79s] (I)       Layer1  viaCost=100.00
[05/03 14:56:11     79s] (I)       Layer2  viaCost=100.00
[05/03 14:56:11     79s] (I)       Layer3  viaCost=100.00
[05/03 14:56:11     79s] (I)       Layer4  viaCost=100.00
[05/03 14:56:11     79s] (I)       Layer5  viaCost=100.00
[05/03 14:56:11     79s] (I)       Layer6  viaCost=100.00
[05/03 14:56:11     79s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:11     79s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:11     79s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:11     79s] (I)       Site width          :   864  (dbu)
[05/03 14:56:11     79s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:11     79s] (I)       GCell width         :  4320  (dbu)
[05/03 14:56:11     79s] (I)       GCell height        :  4320  (dbu)
[05/03 14:56:11     79s] (I)       Grid                :   220   167     7
[05/03 14:56:11     79s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:56:11     79s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:56:11     79s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:56:11     79s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:11     79s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:11     79s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:11     79s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:11     79s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:11     79s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:56:11     79s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:11     79s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:11     79s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:11     79s] (I)       --------------------------------------------------------
[05/03 14:56:11     79s] 
[05/03 14:56:11     79s] (I)       ID:0 [05/03 14:56:11     79s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:11     79s] [NR-eGR] Rule id: 0 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0  Nets: 2343 
 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:11     79s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:11     79s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:11     79s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:11     79s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:11     79s] [NR-eGR] ========================================
[05/03 14:56:11     79s] [NR-eGR] 
[05/03 14:56:11     79s] (I)       blocked tracks on layer2 : = 114798 / 256960 (44.68%)
[05/03 14:56:11     79s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:56:11     79s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:56:11     79s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:56:11     79s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:56:11     79s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:56:11     79s] (I)       After initializing earlyGlobalRoute syMemory usage = 1771.4 MB
[05/03 14:56:11     79s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Global Routing ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       ============= Initialization =============
[05/03 14:56:11     79s] (I)       totalPins=8169  totalGlobalPin=8106 (99.23%)
[05/03 14:56:11     79s] (I)       Started Build MST ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Generate topology with single threads
[05/03 14:56:11     79s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       total 2D Cap : 951109 = (464220 H, 486889 V)
[05/03 14:56:11     79s] (I)       ============  Phase 1a Route ============
[05/03 14:56:11     79s] [NR-eGR] Layer group 1: route 2343 net(s) in layer range [2, 7]
[05/03 14:56:11     79s] (I)       Started Phase 1a ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:56:11     79s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Usage: 32534 = (17789 H, 14745 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.592e+04um V)
[05/03 14:56:11     79s] (I)       
[05/03 14:56:11     79s] (I)       ============  Phase 1b Route ============
[05/03 14:56:11     79s] (I)       Started Phase 1b ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Usage: 32539 = (17789 H, 14750 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.593e+04um V)
[05/03 14:56:11     79s] (I)       
[05/03 14:56:11     79s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.514212e+04um
[05/03 14:56:11     79s] (I)       ============  Phase 1c Route ============
[05/03 14:56:11     79s] (I)       Started Phase 1c ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Level2 Grid: 44 x 34
[05/03 14:56:11     79s] (I)       Started Two Level Routing ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Usage: 32541 = (17789 H, 14752 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.593e+04um V)
[05/03 14:56:11     79s] (I)       
[05/03 14:56:11     79s] (I)       ============  Phase 1d Route ============
[05/03 14:56:11     79s] (I)       Started Phase 1d ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Usage: 32543 = (17791 H, 14752 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.593e+04um V)
[05/03 14:56:11     79s] (I)       
[05/03 14:56:11     79s] (I)       ============  Phase 1e Route ============
[05/03 14:56:11     79s] (I)       Started Phase 1e ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Usage: 32543 = (17791 H, 14752 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.593e+04um V)
[05/03 14:56:11     79s] (I)       
[05/03 14:56:11     79s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.514644e+04um
[05/03 14:56:11     79s] [NR-eGR] 
[05/03 14:56:11     79s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:11     79s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:11     79s] (I)       ============  Phase 1l Route ============
[05/03 14:56:11     79s] (I)       
[05/03 14:56:11     79s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:56:12     79s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/03 14:56:12     79s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/03 14:56:12     79s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/03 14:56:12     79s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:56:12     79s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:12     79s] [NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:12     79s] [NR-eGR]      M3  (3)        15( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[05/03 14:56:12     79s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/03 14:56:12     79s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:12     79s] [NR-eGR]      M6  (6)         5( 0.02%)         0( 0.00%)         3( 0.01%)   ( 0.03%) 
[05/03 14:56:12     79s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:12     79s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:56:12     79s] [NR-eGR] Total               26( 0.01%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[05/03 14:56:12     79s] [NR-eGR] 
[05/03 14:56:12     79s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:12     79s] (I)       total 2D Cap : 952789 = (465430 H, 487359 V)
[05/03 14:56:12     79s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:56:12     79s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:56:12     79s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.12 sec, Curr Mem: 1771.43 MB )
[05/03 14:56:12     79s] OPERPROF: Starting HotSpotCal at level 1, MEM:1771.4M
[05/03 14:56:12     79s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:12     79s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:56:12     79s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:12     79s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:56:12     79s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:56:12     79s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:12     79s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:56:12     79s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1771.4M
[05/03 14:56:12     79s] Starting delay calculation for Setup views
[05/03 14:56:12     79s] #################################################################################
[05/03 14:56:12     79s] # Design Stage: PreRoute
[05/03 14:56:12     79s] # Design Name: MSDAP
[05/03 14:56:12     79s] # Design Mode: 7nm
[05/03 14:56:12     79s] # Analysis Mode: MMMC OCV 
[05/03 14:56:12     79s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:56:12     79s] # Signoff Settings: SI Off 
[05/03 14:56:12     79s] #################################################################################
[05/03 14:56:12     79s] Calculate early delays in OCV mode...
[05/03 14:56:12     79s] Calculate late delays in OCV mode...
[05/03 14:56:12     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 1761.4M, InitMEM = 1761.4M)
[05/03 14:56:12     79s] Start delay calculation (fullDC) (1 T). (MEM=1761.43)
[05/03 14:56:12     79s] End AAE Lib Interpolated Model. (MEM=1785.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:12     79s] Total number of fetched objects 2422
[05/03 14:56:12     79s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:56:12     79s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:12     79s] End delay calculation. (MEM=1833.54 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 14:56:12     79s] End delay calculation (fullDC). (MEM=1833.54 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 14:56:12     79s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1833.5M) ***
[05/03 14:56:12     79s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:20 mem=1833.5M)
[05/03 14:56:12     79s] Reported timing to dir ./timingReports
[05/03 14:56:12     79s] **opt_design ... cpu = 0:00:26, real = 0:00:26, mem = 1694.2M, totSessionCpu=0:01:20 **
[05/03 14:56:12     79s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1788.5M
[05/03 14:56:12     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.063, REAL:0.064, MEM:1788.5M
[05/03 14:56:13     80s] 2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:56:13     80s] 2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:56:13     80s] 2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:56:13     80s] 2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:56:13     80s] 2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:56:13     80s] 2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:56:13     80s] 2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:56:13     80s] 2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:56:13     80s] 2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:56:13     80s] 2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:56:13     80s] 2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:56:13     80s] 2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:56:13     80s] 2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:56:13     80s] 2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:56:13     80s] 2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:56:13     80s] 2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:56:13     80s] 
[05/03 14:56:13     80s] ------------------------------------------------------------
[05/03 14:56:13     80s]      opt_design Final Summary                             
[05/03 14:56:13     80s] ------------------------------------------------------------
[05/03 14:56:13     80s] 
[05/03 14:56:13     80s] Setup views included:
[05/03 14:56:13     80s]  PVT_0P63V_100C.setup_view 
[05/03 14:56:13     80s] 
[05/03 14:56:13     80s] +--------------------+---------+---------+---------+
[05/03 14:56:13     80s] |     Setup mode     |   all   | reg2reg | default |
[05/03 14:56:13     80s] +--------------------+---------+---------+---------+
[05/03 14:56:13     80s] |           WNS (ns):| 15.545  | 15.545  | 32.905  |
[05/03 14:56:13     80s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 14:56:13     80s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 14:56:13     80s] |          All Paths:|   490   |   489   |   117   |
[05/03 14:56:13     80s] +--------------------+---------+---------+---------+
[05/03 14:56:13     80s] 
[05/03 14:56:13     80s] +----------------+-------------------------------+------------------+
[05/03 14:56:13     80s] |                |              Real             |       Total      |
[05/03 14:56:13     80s] |    DRVs        +------------------+------------+------------------|
[05/03 14:56:13     80s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 14:56:13     80s] +----------------+------------------+------------+------------------+
[05/03 14:56:13     80s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:56:13     80s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:56:13     80s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:56:13     80s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:56:13     80s] +----------------+------------------+------------+------------------+
[05/03 14:56:13     80s] 
[05/03 14:56:13     80s] Density: 20.912%
[05/03 14:56:13     80s] Routing Overflow: 0.01% H and 0.01% V
[05/03 14:56:13     80s] ------------------------------------------------------------
[05/03 14:56:13     80s] **opt_design ... cpu = 0:00:26, real = 0:00:27, mem = 1696.6M, totSessionCpu=0:01:20 **
[05/03 14:56:13     80s] Deleting Cell Server ...
[05/03 14:56:13     80s] Deleting Lib Analyzer.
[05/03 14:56:13     80s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/03 14:56:13     80s] Type 'man IMPOPT-3195' for more detail.
[05/03 14:56:13     80s] *** Finished opt_design ***
[05/03 14:56:13     80s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:13     80s] UM:*          0.000 ns         15.545 ns  final
[05/03 14:56:13     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1788.6M
[05/03 14:56:13     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.059, REAL:0.059, MEM:1788.6M
[05/03 14:56:13     80s] 
[05/03 14:56:13     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1788.6M
[05/03 14:56:13     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1787.8M
[05/03 14:56:14     80s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:14     80s] UM:                                       opt_design_prects
[05/03 14:56:14     80s] 
[05/03 14:56:14     80s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:29.1 real=0:00:30.1)
[05/03 14:56:14     80s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[05/03 14:56:14     80s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.1 real=0:00:06.1)
[05/03 14:56:14     80s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.3 real=0:00:02.4)
[05/03 14:56:14     80s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.6 real=0:00:03.8)
[05/03 14:56:14     80s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:56:14     80s] Info: pop threads available for lower-level modules during optimization.
[05/03 14:56:14     80s] Reset maxLocalDensity to default value from 7nm/5nm setting.
[05/03 14:56:14     80s] clean pInstBBox. size 0
[05/03 14:56:14     80s] All LLGs are deleted
[05/03 14:56:14     80s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/03 14:56:14     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.8M
[05/03 14:56:14     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.8M
[05/03 14:56:14     80s] #optDebug: fT-D <X 1 0 0 0>
[05/03 14:56:14     80s] #optDebug: fT-D <X 1 0 0 0>
[05/03 14:56:14     80s] VSMManager cleared!
[05/03 14:56:14     80s] **place_opt_design ... cpu = 0:00:45, real = 0:00:47, mem = 1726.8M **
[05/03 14:56:14     80s] *** Finished GigaPlace ***
[05/03 14:56:14     80s] 
[05/03 14:56:14     80s] *** Summary of all messages that are not suppressed in this session:
[05/03 14:56:14     80s] Severity  ID               Count  Summary                                  
[05/03 14:56:14     80s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/03 14:56:14     80s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/03 14:56:14     80s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[05/03 14:56:14     80s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/03 14:56:14     80s] *** Message Summary: 6 warning(s), 0 error(s)
[05/03 14:56:14     80s] 
[05/03 14:56:14     80s] @file 74:
[05/03 14:56:14     80s] @file 75: # 15. Synthesize clock tree
[05/03 14:56:14     80s] @file 76: create_clock_tree_spec
[05/03 14:56:14     80s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[05/03 14:56:14     80s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/03 14:56:14     80s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:56:14     80s] Summary for sequential cells identification: 
[05/03 14:56:14     80s]   Identified SBFF number: 68
[05/03 14:56:14     80s]   Identified MBFF number: 0
[05/03 14:56:14     80s]   Identified SB Latch number: 0
[05/03 14:56:14     80s]   Identified MB Latch number: 0
[05/03 14:56:14     80s]   Not identified SBFF number: 0
[05/03 14:56:14     80s]   Not identified MBFF number: 0
[05/03 14:56:14     80s]   Not identified SB Latch number: 0
[05/03 14:56:14     80s]   Not identified MB Latch number: 0
[05/03 14:56:14     80s]   Number of sequential cells which are not FFs: 64
[05/03 14:56:14     80s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:56:14     80s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:56:14     80s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:56:14     80s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:56:14     80s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:56:14     80s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:56:14     80s]  Setting StdDelay to 2.60
[05/03 14:56:14     80s] Creating Cell Server, finished. 
[05/03 14:56:14     80s] 
[05/03 14:56:14     80s] Reset timing graph...
[05/03 14:56:14     80s] Ignoring AAE DB Resetting ...
[05/03 14:56:14     80s] Reset timing graph done.
[05/03 14:56:14     80s] Ignoring AAE DB Resetting ...
[05/03 14:56:14     80s] Analyzing clock structure...
[05/03 14:56:14     80s] Analyzing clock structure done.
[05/03 14:56:14     80s] Reset timing graph...
[05/03 14:56:14     80s] Ignoring AAE DB Resetting ...
[05/03 14:56:14     80s] Reset timing graph done.
[05/03 14:56:14     80s] Extracting original clock gating for Sclk...
[05/03 14:56:14     80s]   clock_tree Sclk contains 354 sinks and 0 clock gates.
[05/03 14:56:14     80s]   Extraction for Sclk complete.
[05/03 14:56:14     80s] Extracting original clock gating for Sclk done.
[05/03 14:56:14     80s] Extracting original clock gating for Dclk...
[05/03 14:56:14     80s]   clock_tree Dclk contains 38 sinks and 0 clock gates.
[05/03 14:56:14     80s]   Extraction for Dclk complete.
[05/03 14:56:14     80s] Extracting original clock gating for Dclk done.
[05/03 14:56:14     80s] The skew group Dclk/my_constraint_mode was created. It contains 38 sinks and 1 sources.
[05/03 14:56:14     80s] The skew group Sclk/my_constraint_mode was created. It contains 354 sinks and 1 sources.
[05/03 14:56:14     80s] Checking clock tree convergence...
[05/03 14:56:14     80s] Checking clock tree convergence done.
[05/03 14:56:14     80s] @file 77: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[05/03 14:56:14     80s] #% Begin ccopt_design (date=05/03 14:56:14, mem=1571.6M)
[05/03 14:56:14     80s] Setting ::DelayCal::PrerouteDcFastMode 0
[05/03 14:56:14     80s] Runtime...
[05/03 14:56:14     80s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/03 14:56:14     80s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[05/03 14:56:14     80s] Set place::cacheFPlanSiteMark to 1
[05/03 14:56:14     80s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/03 14:56:14     80s] Using CCOpt effort standard.
[05/03 14:56:14     80s] CCOpt::Phase::Initialization...
[05/03 14:56:14     80s] Check Prerequisites...
[05/03 14:56:14     80s] Leaving CCOpt scope - CheckPlace...
[05/03 14:56:14     80s] OPERPROF: Starting checkPlace at level 1, MEM:1684.3M
[05/03 14:56:14     80s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T pinDensity cut2cut 
[05/03 14:56:14     80s] OPERPROF:   Starting FgcInit at level 2, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:   Finished FgcInit at level 2, CPU:0.003, REAL:0.003, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1684.3M
[05/03 14:56:14     80s] Core basic site is asap7sc7p5t
[05/03 14:56:14     80s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:56:14     80s] SiteArray: use 851,968 bytes
[05/03 14:56:14     80s] SiteArray: current memory after site array memory allocation 1685.2M
[05/03 14:56:14     80s] SiteArray: FP blocked sites are writable
[05/03 14:56:14     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1685.2M
[05/03 14:56:14     80s] 
[05/03 14:56:14     80s] Begin checking placement ... (start mem=1684.3M, init mem=1685.2M)
[05/03 14:56:14     80s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.003, REAL:0.003, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.005, REAL:0.005, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1685.2M
[05/03 14:56:14     80s] *info: Placed = 3290           (Fixed = 1104)
[05/03 14:56:14     80s] *info: Unplaced = 0           
[05/03 14:56:14     80s] Placement Density:20.91%(4392/21002)
[05/03 14:56:14     80s] Placement Density (including fixed std cells):22.78%(4901/21511)
[05/03 14:56:14     80s] PowerDomain Density <AO>:20.81%(4371/21002)
[05/03 14:56:14     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1685.2M
[05/03 14:56:14     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1684.3M
[05/03 14:56:14     80s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1684.3M)
[05/03 14:56:14     80s] OPERPROF: Finished checkPlace at level 1, CPU:0.033, REAL:0.033, MEM:1684.3M
[05/03 14:56:14     80s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:14     80s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:14     80s] UM:*                                      Leaving CCOpt scope - CheckPlace
[05/03 14:56:14     80s] Validating CTS configuration...
[05/03 14:56:14     80s] CCOpt power management detected and enabled.
[05/03 14:56:14     80s] Checking module port directions...
[05/03 14:56:14     80s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:14     80s] Non-default CCOpt properties:
[05/03 14:56:14     80s] route_type is set for at least one key
[05/03 14:56:14     80s] Using cell based legalization.
[05/03 14:56:14     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1684.3M
[05/03 14:56:14     80s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:14     80s] OPERPROF:   Starting FgcInit at level 2, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1684.3M
[05/03 14:56:14     80s] All LLGs are deleted
[05/03 14:56:14     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1684.3M
[05/03 14:56:14     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1684.3M
[05/03 14:56:14     80s] Core basic site is asap7sc7p5t
[05/03 14:56:14     81s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:14     81s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:56:14     81s] SiteArray: use 851,968 bytes
[05/03 14:56:14     81s] SiteArray: current memory after site array memory allocation 1685.2M
[05/03 14:56:14     81s] SiteArray: FP blocked sites are writable
[05/03 14:56:14     81s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:56:14     81s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1685.2M
[05/03 14:56:14     81s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:56:14     81s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1685.2M
[05/03 14:56:14     81s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.060, MEM:1685.2M
[05/03 14:56:14     81s] OPERPROF:     Starting CMU at level 3, MEM:1685.2M
[05/03 14:56:14     81s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1685.2M
[05/03 14:56:14     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.069, MEM:1685.2M
[05/03 14:56:14     81s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1685.2MB).
[05/03 14:56:14     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.079, MEM:1685.2M
[05/03 14:56:14     81s] (I)       Load db... (mem=1685.2M)
[05/03 14:56:14     81s] (I)       Read data from FE... (mem=1685.2M)
[05/03 14:56:14     81s] (I)       Read nodes and places... (mem=1685.2M)
[05/03 14:56:14     81s] (I)       Number of ignored instance 0
[05/03 14:56:14     81s] (I)       Number of inbound cells 0
[05/03 14:56:14     81s] (I)       numMoveCells=2186, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/03 14:56:14     81s] (I)       Done Read nodes and places (cpu=0.003s, mem=1685.2M)
[05/03 14:56:14     81s] (I)       Read rows... (mem=1685.2M)
[05/03 14:56:14     81s] (I)       Done Read rows (cpu=0.000s, mem=1685.2M)
[05/03 14:56:14     81s] (I)       Read module constraints... (mem=1685.2M)
[05/03 14:56:14     81s] (I)       Done Read module constraints (cpu=0.000s, mem=1685.2M)
[05/03 14:56:14     81s] (I)       Done Read data from FE (cpu=0.003s, mem=1685.2M)
[05/03 14:56:14     81s] (I)       Done Load db (cpu=0.003s, mem=1685.2M)
[05/03 14:56:14     81s] (I)       Constructing placeable region... (mem=1685.2M)
[05/03 14:56:14     81s] (I)       Constructing bin map
[05/03 14:56:14     81s] (I)       Initialize bin information with width=43200 height=43200
[05/03 14:56:14     81s] (I)       Done constructing bin map
[05/03 14:56:14     81s] (I)       Removing 96 blocked bin with high fixed inst density
[05/03 14:56:14     81s] (I)       Compute region effective width... (mem=1685.2M)
[05/03 14:56:14     81s] (I)       Done Compute region effective width (cpu=0.000s, mem=1685.2M)
[05/03 14:56:14     81s] (I)       Done Constructing placeable region (cpu=0.001s, mem=1685.2M)
[05/03 14:56:14     81s] Route type trimming info:
[05/03 14:56:14     81s]   No route type modifications were made.
[05/03 14:56:14     81s] Accumulated time to calculate placeable region: 0.000319
[05/03 14:56:14     81s] Accumulated time to calculate placeable region: 0.000754
[05/03 14:56:14     81s] Accumulated time to calculate placeable region: 0.00135
[05/03 14:56:14     81s] (I)       Initializing Steiner engine. 
[05/03 14:56:14     81s] End AAE Lib Interpolated Model. (MEM=1685.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:16     82s] Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
[05/03 14:56:16     82s] Original list had 10 cells:
[05/03 14:56:16     82s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/03 14:56:16     82s] New trimmed list has 9 cells:
[05/03 14:56:16     82s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/03 14:56:16     82s] Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
[05/03 14:56:16     82s] Original list had 21 cells:
[05/03 14:56:16     82s] CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/03 14:56:16     82s] New trimmed list has 13 cells:
[05/03 14:56:16     82s] CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/03 14:56:16     82s] Clock tree balancer configuration for clock_trees Dclk Sclk:
[05/03 14:56:16     82s] Non-default CCOpt properties:
[05/03 14:56:16     82s]   route_type (leaf): default_route_type_leaf (default: default)
[05/03 14:56:16     82s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/03 14:56:16     82s]   route_type (top): default_route_type_nonleaf (default: default)
[05/03 14:56:16     82s] For power domain AO:
[05/03 14:56:16     82s]   Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
[05/03 14:56:16     82s]   Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
[05/03 14:56:16     82s]   Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
[05/03 14:56:16     82s]   Unblocked area available for placement of any clock cells in power_domain AO: 20058.348um^2
[05/03 14:56:16     82s] Top Routing info:
[05/03 14:56:16     82s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/03 14:56:16     82s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[05/03 14:56:16     82s] Trunk Routing info:
[05/03 14:56:16     82s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/03 14:56:16     82s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/03 14:56:16     82s] Leaf Routing info:
[05/03 14:56:16     82s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/03 14:56:16     82s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/03 14:56:16     82s] For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
[05/03 14:56:16     82s]   Slew time target (leaf):    59.7ps
[05/03 14:56:16     82s]   Slew time target (trunk):   59.7ps
[05/03 14:56:16     82s]   Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
[05/03 14:56:16     82s]   Buffer unit delay: 21.0ps
[05/03 14:56:16     82s]   Buffer max distance: 234.363um
[05/03 14:56:16     82s] Fastest wire driving cells and distances:
[05/03 14:56:16     82s]   Buffer    : {lib_cell:BUFx24_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=234.363um, saturatedSlew=47.7ps, speed=5338.553um per ns, cellArea=29.861um^2 per 1000um}
[05/03 14:56:16     82s]   Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.924um, saturatedSlew=47.1ps, speed=4079.041um per ns, cellArea=12.365um^2 per 1000um}
[05/03 14:56:16     82s]   Clock gate: {lib_cell:ICGx4_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=199.694um, saturatedSlew=48.5ps, speed=4720.910um per ns, cellArea=24.532um^2 per 1000um}
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Logic Sizing Table:
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] ----------------------------------------------------------
[05/03 14:56:16     82s] Cell    Instance count    Source    Eligible library cells
[05/03 14:56:16     82s] ----------------------------------------------------------
[05/03 14:56:16     82s]   (empty table)
[05/03 14:56:16     82s] ----------------------------------------------------------
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
[05/03 14:56:16     82s]   Sources:                     pin Dclk
[05/03 14:56:16     82s]   Total number of sinks:       38
[05/03 14:56:16     82s]   Delay constrained sinks:     38
[05/03 14:56:16     82s]   Non-leaf sinks:              0
[05/03 14:56:16     82s]   Ignore pins:                 0
[05/03 14:56:16     82s]  Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/03 14:56:16     82s]   Skew target:                 21.0ps
[05/03 14:56:16     82s] Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
[05/03 14:56:16     82s]   Sources:                     pin Sclk
[05/03 14:56:16     82s]   Total number of sinks:       354
[05/03 14:56:16     82s]   Delay constrained sinks:     354
[05/03 14:56:16     82s]   Non-leaf sinks:              0
[05/03 14:56:16     82s]   Ignore pins:                 0
[05/03 14:56:16     82s]  Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/03 14:56:16     82s]   Skew target:                 21.0ps
[05/03 14:56:16     82s] Primary reporting skew groups are:
[05/03 14:56:16     82s] skew_group Sclk/my_constraint_mode with 354 clock sinks
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Via Selection for Estimated Routes (rule default):
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] --------------------------------------------------------------
[05/03 14:56:16     82s] Layer     Via Cell    Res.      Cap.     RC       Top of Stack
[05/03 14:56:16     82s] Range                 (Ohm)     (fF)     (fs)     Only
[05/03 14:56:16     82s] --------------------------------------------------------------
[05/03 14:56:16     82s] M1-M2     VIA12       10.000    0.002    0.018    false
[05/03 14:56:16     82s] M2-M3     VIA23       10.000    0.002    0.020    false
[05/03 14:56:16     82s] M3-M4     VIA34       10.000    0.002    0.025    false
[05/03 14:56:16     82s] M4-M5     VIA45       10.000    0.003    0.033    false
[05/03 14:56:16     82s] M5-M6     VIA56       10.000    0.004    0.037    false
[05/03 14:56:16     82s] M6-M7     VIA67       10.000    0.004    0.040    false
[05/03 14:56:16     82s] M7-M8     VIA78       10.000    0.003    0.034    false
[05/03 14:56:16     82s] M8-M9     VIA89       10.000    0.003    0.028    false
[05/03 14:56:16     82s] M9-Pad    VIA9Pad     10.000    0.013    0.133    false
[05/03 14:56:16     82s] --------------------------------------------------------------
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] No ideal or dont_touch nets found in the clock tree
[05/03 14:56:16     82s] No dont_touch hnets found in the clock tree
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Filtering reasons for cell type: buffer
[05/03 14:56:16     82s] =======================================
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:16     82s] Clock trees    Power domain    Reason                         Library cells
[05/03 14:56:16     82s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:16     82s] all            AO              Unbalanced rise/fall delays    { BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L
[05/03 14:56:16     82s]                                                                 BUFx12_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R
[05/03 14:56:16     82s]                                                                 BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx16f_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R
[05/03 14:56:16     82s]                                                                 BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx3_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L
[05/03 14:56:16     82s]                                                                 BUFx4f_ASAP7_75t_R BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx5_ASAP7_75t_R
[05/03 14:56:16     82s]                                                                 BUFx5_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx6f_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[05/03 14:56:16     82s]                                                                 HB1xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R
[05/03 14:56:16     82s]                                                                 HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL }
[05/03 14:56:16     82s] all            AO              Library trimming               { BUFx4f_ASAP7_75t_SRAM }
[05/03 14:56:16     82s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Filtering reasons for cell type: inverter
[05/03 14:56:16     82s] =========================================
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:16     82s] Clock trees    Power domain    Reason                         Library cells
[05/03 14:56:16     82s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:16     82s] all            AO              Unbalanced rise/fall delays    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx10_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx11_ASAP7_75t_L CKINVDCx11_ASAP7_75t_R CKINVDCx11_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_R CKINVDCx14_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L
[05/03 14:56:16     82s]                                                                 INVx13_ASAP7_75t_R INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx1_ASAP7_75t_R
[05/03 14:56:16     82s]                                                                 INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx2_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_L
[05/03 14:56:16     82s]                                                                 INVx4_ASAP7_75t_R INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R
[05/03 14:56:16     82s]                                                                 INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx6_ASAP7_75t_SL
[05/03 14:56:16     82s]                                                                 INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx8_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[05/03 14:56:16     82s]                                                                 INVxp33_ASAP7_75t_R INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_R
[05/03 14:56:16     82s]                                                                 INVxp67_ASAP7_75t_SL }
[05/03 14:56:16     82s] all            AO              Library trimming               { CKINVDCx10_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM
[05/03 14:56:16     82s]                                                                 CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM
[05/03 14:56:16     82s]                                                                 CKINVDCx9p33_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM }
[05/03 14:56:16     82s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
[05/03 14:56:16     82s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:16     82s] UM:*                                      Validating CTS configuration
[05/03 14:56:16     82s] CCOpt configuration status: all checks passed.
[05/03 14:56:16     82s] External - Set all clocks to propagated mode...
[05/03 14:56:16     82s] Innovus will update I/O latencies
[05/03 14:56:16     82s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Check Prerequisites done. (took cpu=0:00:02.0 real=0:00:02.0)
[05/03 14:56:16     82s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:16     82s] UM:*                                      Check Prerequisites
[05/03 14:56:16     82s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.0 real=0:00:02.1)
[05/03 14:56:16     82s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:16     82s] UM:*                                      CCOpt::Phase::Initialization
[05/03 14:56:16     82s] OPERPROF: Starting FgcCleanup at level 1, MEM:1723.4M
[05/03 14:56:16     82s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1723.4M
[05/03 14:56:16     82s] Executing ccopt post-processing.
[05/03 14:56:16     82s] Synthesizing clock trees with CCOpt...
[05/03 14:56:16     82s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 14:56:16     82s] CCOpt::Phase::PreparingToBalance...
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Positive (advancing) pin insertion delays
[05/03 14:56:16     82s] =========================================
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Negative (delaying) pin insertion delays
[05/03 14:56:16     82s] ========================================
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] Found 0 pin insertion delay advances (0 of 392 clock tree sinks)
[05/03 14:56:16     82s] Found 0 pin insertion delay delays (0 of 392 clock tree sinks)
[05/03 14:56:16     82s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/03 14:56:16     82s] All LLGs are deleted
[05/03 14:56:16     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1723.4M
[05/03 14:56:16     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1722.5M
[05/03 14:56:16     82s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=1722.5M
[05/03 14:56:16     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=1722.5M
[05/03 14:56:16     82s] (I)       Started Loading and Dumping File ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Reading DB...
[05/03 14:56:16     82s] (I)       Read data from FE... (mem=1722.5M)
[05/03 14:56:16     82s] (I)       Read nodes and places... (mem=1722.5M)
[05/03 14:56:16     82s] (I)       Done Read nodes and places (cpu=0.002s, mem=1722.5M)
[05/03 14:56:16     82s] (I)       Read nets... (mem=1722.5M)
[05/03 14:56:16     82s] (I)       Done Read nets (cpu=0.004s, mem=1722.5M)
[05/03 14:56:16     82s] (I)       Done Read data from FE (cpu=0.006s, mem=1722.5M)
[05/03 14:56:16     82s] (I)       before initializing RouteDB syMemory usage = 1722.5 MB
[05/03 14:56:16     82s] (I)       Honor MSV route constraint: false
[05/03 14:56:16     82s] (I)       Maximum routing layer  : 7
[05/03 14:56:16     82s] (I)       Minimum routing layer  : 2
[05/03 14:56:16     82s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:16     82s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:16     82s] (I)       Tracks used by clock wire: 0
[05/03 14:56:16     82s] (I)       Reverse direction      : 
[05/03 14:56:16     82s] (I)       Honor partition pin guides: true
[05/03 14:56:16     82s] (I)       Route selected nets only: false
[05/03 14:56:16     82s] (I)       Route secondary PG pins: false
[05/03 14:56:16     82s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:16     82s] (I)       Apply function for special wires: true
[05/03 14:56:16     82s] (I)       Layer by layer blockage reading: true
[05/03 14:56:16     82s] (I)       Offset calculation fix : true
[05/03 14:56:16     82s] (I)       Route stripe layer range: 
[05/03 14:56:16     82s] (I)       Honor partition fences : 
[05/03 14:56:16     82s] (I)       Honor partition pin    : 
[05/03 14:56:16     82s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:16     82s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:16     82s] (I)       build grid graph
[05/03 14:56:16     82s] (I)       build grid graph start
[05/03 14:56:16     82s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:16     82s] [NR-eGR] M1 has no routable track
[05/03 14:56:16     82s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:16     82s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:16     82s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:16     82s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:16     82s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:16     82s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:16     82s] (I)       build grid graph end
[05/03 14:56:16     82s] (I)       ===========================================================================
[05/03 14:56:16     82s] (I)       == Report All Rule Vias ==
[05/03 14:56:16     82s] (I)       ===========================================================================
[05/03 14:56:16     82s] (I)        Via Rule : (Default)
[05/03 14:56:16     82s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:16     82s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:16     82s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:16     82s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:16     82s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:16     82s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:16     82s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:16     82s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:16     82s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:16     82s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:16     82s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:16     82s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:16     82s] (I)       ===========================================================================
[05/03 14:56:16     82s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:16     82s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:16     82s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:16     82s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:16     82s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:16     82s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:16     82s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:16     82s] [NR-eGR] Read 944 PG shapes
[05/03 14:56:16     82s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:16     82s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:16     82s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:16     82s] [NR-eGR] #PG Blockages       : 944
[05/03 14:56:16     82s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:16     82s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:16     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:56:16     82s] (I)       readDataFromPlaceDB
[05/03 14:56:16     82s] (I)       Read net information..
[05/03 14:56:16     82s] (I)       Read testcase time = 0.001 seconds
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] [NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[05/03 14:56:16     82s] (I)       early_global_route_priority property id does not exist.
[05/03 14:56:16     82s] (I)       Start initializing grid graph
[05/03 14:56:16     82s] (I)       End initializing grid graph
[05/03 14:56:16     82s] (I)       Model blockages into capacity
[05/03 14:56:16     82s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/03 14:56:16     82s] (I)       Started Modeling ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Started Modeling Layer 1 ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Started Modeling Layer 2 ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:56:16     82s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Started Modeling Layer 3 ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:56:16     82s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Started Modeling Layer 4 ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:56:16     82s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Started Modeling Layer 5 ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:56:16     82s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Started Modeling Layer 6 ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:56:16     82s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Started Modeling Layer 7 ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:56:16     82s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Number of ignored nets = 0
[05/03 14:56:16     82s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:56:16     82s] (I)       Number of clock nets = 4.  Ignored: No
[05/03 14:56:16     82s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:16     82s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:16     82s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:16     82s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:16     82s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:16     82s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:16     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:16     82s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1722.5 MB
[05/03 14:56:16     82s] (I)       Ndr track 0 does not exist
[05/03 14:56:16     82s] (I)       Layer1  viaCost=100.00
[05/03 14:56:16     82s] (I)       Layer2  viaCost=100.00
[05/03 14:56:16     82s] (I)       Layer3  viaCost=100.00
[05/03 14:56:16     82s] (I)       Layer4  viaCost=100.00
[05/03 14:56:16     82s] (I)       Layer5  viaCost=100.00
[05/03 14:56:16     82s] (I)       Layer6  viaCost=100.00
[05/03 14:56:16     82s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:16     82s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:16     82s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:16     82s] (I)       Site width          :   864  (dbu)
[05/03 14:56:16     82s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:16     82s] (I)       GCell width         :  4320  (dbu)
[05/03 14:56:16     82s] (I)       GCell height        :  4320  (dbu)
[05/03 14:56:16     82s] (I)       Grid                :   220   167     7
[05/03 14:56:16     82s] (I)       Layer numbers       :     1     2     3     4     5[05/03 14:56:16     82s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
     6     7
[05/03 14:56:16     82s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:56:16     82s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:56:16     82s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:16     82s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:16     82s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:16     82s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:16     82s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:16     82s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:56:16     82s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:16     82s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:16     82s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:16     82s] (I)       --------------------------------------------------------
[05/03 14:56:16     82s] 
[05/03 14:56:16     82s] (I)       ID:0 [05/03 14:56:16     82s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:16     82s] [NR-eGR] Rule id: 0  Nets: 2343 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:16     82s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:16     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:16     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:16     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:16     82s] [NR-eGR] ========================================
[05/03 14:56:16     82s] [NR-eGR] 
[05/03 14:56:16     82s] (I)       blocked tracks on layer2 : = 114798 / 256960 (44.68%)
[05/03 14:56:16     82s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:56:16     82s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:56:16     82s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:56:16     82s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:56:16     82s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:56:16     82s] (I)       After initializing earlyGlobalRoute syMemory usage = 1722.5 MB
[05/03 14:56:16     82s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Started Global Routing ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       ============= Initialization =============
[05/03 14:56:16     82s] (I)       totalPins=8169  totalGlobalPin=8106 (99.23%)
[05/03 14:56:16     82s] (I)       Started Build MST ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       Generate topology with single threads
[05/03 14:56:16     82s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     82s] (I)       total 2D Cap : 951109 = (464220 H, 486889 V)
[05/03 14:56:16     82s] (I)       ============  Phase 1a Route ============
[05/03 14:56:16     82s] [NR-eGR] Layer group 1: route 2343 net(s) in layer range [2, 7]
[05/03 14:56:16     82s] (I)       Started Phase 1a ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:56:16     83s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Usage: 32534 = (17789 H, 14745 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.592e+04um V)
[05/03 14:56:16     83s] (I)       
[05/03 14:56:16     83s] (I)       ============  Phase 1b Route ============
[05/03 14:56:16     83s] (I)       Started Phase 1b ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Usage: 32539 = (17789 H, 14750 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.593e+04um V)
[05/03 14:56:16     83s] (I)       
[05/03 14:56:16     83s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.514212e+04um
[05/03 14:56:16     83s] (I)       ============  Phase 1c Route ============
[05/03 14:56:16     83s] (I)       Started Phase 1c ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Level2 Grid: 44 x 34
[05/03 14:56:16     83s] (I)       Started Two Level Routing ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Usage: 32541 = (17789 H, 14752 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.593e+04um V)
[05/03 14:56:16     83s] (I)       
[05/03 14:56:16     83s] (I)       ============  Phase 1d Route ============
[05/03 14:56:16     83s] (I)       Started Phase 1d ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Usage: 32543 = (17791 H, 14752 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.593e+04um V)
[05/03 14:56:16     83s] (I)       
[05/03 14:56:16     83s] (I)       ============  Phase 1e Route ============
[05/03 14:56:16     83s] (I)       Started Phase 1e ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Usage: 32543 = (17791 H, 14752 V) = (3.83% H, 3.03% V) = (1.921e+04um H, 1.593e+04um V)
[05/03 14:56:16     83s] (I)       
[05/03 14:56:16     83s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.514644e+04um
[05/03 14:56:16     83s] [NR-eGR] 
[05/03 14:56:16     83s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:16     83s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       ============  Phase 1l Route ============
[05/03 14:56:16     83s] (I)       
[05/03 14:56:16     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:56:16     83s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/03 14:56:16     83s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/03 14:56:16     83s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/03 14:56:16     83s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:56:16     83s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:16     83s] [NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:16     83s] [NR-eGR]      M3  (3)        15( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[05/03 14:56:16     83s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/03 14:56:16     83s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:16     83s] [NR-eGR]      M6  (6)         5( 0.02%)         0( 0.00%)         3( 0.01%)   ( 0.03%) 
[05/03 14:56:16     83s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:16     83s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:56:16     83s] [NR-eGR] Total               26( 0.01%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[05/03 14:56:16     83s] [NR-eGR] 
[05/03 14:56:16     83s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       total 2D Cap : 952789 = (465430 H, 487359 V)
[05/03 14:56:16     83s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:56:16     83s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:56:16     83s] (I)       ============= track Assignment ============
[05/03 14:56:16     83s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Started Greedy Track Assignment ( Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:56:16     83s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] (I)       Run Multi-thread track assignment
[05/03 14:56:16     83s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1722.54 MB )
[05/03 14:56:16     83s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:16     83s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7634
[05/03 14:56:16     83s] [NR-eGR]     M2  (2H) length: 1.064573e+04um, number of vias: 11524
[05/03 14:56:16     83s] [NR-eGR]     M3  (3V) length: 1.363486e+04um, number of vias: 1119
[05/03 14:56:16     83s] [NR-eGR]     M4  (4H) length: 5.978384e+03um, number of vias: 543
[05/03 14:56:16     83s] [NR-eGR]     M5  (5V) length: 2.477528e+03um, number of vias: 341
[05/03 14:56:16     83s] [NR-eGR]     M6  (6H) length: 3.131104e+03um, number of vias: 43
[05/03 14:56:16     83s] [NR-eGR]     M7  (7V) length: 1.994880e+02um, number of vias: 0
[05/03 14:56:16     83s] [NR-eGR] Total length: 3.606709e+04um, number of vias: 21204
[05/03 14:56:16     83s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:16     83s] [NR-eGR] Total eGR-routed clock nets wire length: 1.729412e+03um 
[05/03 14:56:16     83s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:16     83s] Saved RC grid cleaned up.
[05/03 14:56:16     83s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.15 sec, Curr Mem: 1684.54 MB )
[05/03 14:56:16     83s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/03 14:56:16     83s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:16     83s] UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
[05/03 14:56:16     83s] Rebuilding timing graph...
[05/03 14:56:16     83s] Rebuilding timing graph done.
[05/03 14:56:16     83s] Legalization setup...
[05/03 14:56:16     83s] Using cell based legalization.
[05/03 14:56:16     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:1703.9M
[05/03 14:56:16     83s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:16     83s] OPERPROF:   Starting FgcInit at level 2, MEM:1703.9M
[05/03 14:56:16     83s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1703.9M
[05/03 14:56:16     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1703.9M
[05/03 14:56:16     83s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1703.9M
[05/03 14:56:16     83s] Core basic site is asap7sc7p5t
[05/03 14:56:16     83s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:16     83s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:56:16     83s] SiteArray: use 851,968 bytes
[05/03 14:56:16     83s] SiteArray: current memory after site array memory allocation 1704.7M
[05/03 14:56:16     83s] SiteArray: FP blocked sites are writable
[05/03 14:56:16     83s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:56:16     83s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1704.7M
[05/03 14:56:16     83s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:56:16     83s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1704.7M
[05/03 14:56:16     83s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.058, REAL:0.059, MEM:1704.7M
[05/03 14:56:16     83s] OPERPROF:     Starting CMU at level 3, MEM:1704.7M
[05/03 14:56:16     83s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1704.7M
[05/03 14:56:16     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.067, REAL:0.068, MEM:1704.7M
[05/03 14:56:16     83s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1704.7MB).
[05/03 14:56:16     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.079, MEM:1704.7M
[05/03 14:56:16     83s] (I)       Load db... (mem=1704.7M)
[05/03 14:56:16     83s] (I)       Read data from FE... (mem=1704.7M)
[05/03 14:56:16     83s] (I)       Read nodes and places... (mem=1704.7M)
[05/03 14:56:16     83s] (I)       Number of ignored instance 0
[05/03 14:56:16     83s] (I)       Number of inbound cells 0
[05/03 14:56:16     83s] (I)       numMoveCells=2186, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/03 14:56:16     83s] (I)       Done Read nodes and places (cpu=0.003s, mem=1704.7M)
[05/03 14:56:16     83s] (I)       Read rows... (mem=1704.7M)
[05/03 14:56:16     83s] (I)       Done Read rows (cpu=0.000s, mem=1704.7M)
[05/03 14:56:16     83s] (I)       Read module constraints... (mem=1704.7M)
[05/03 14:56:16     83s] (I)       Done Read module constraints (cpu=0.000s, mem=1704.7M)
[05/03 14:56:16     83s] (I)       Done Read data from FE (cpu=0.003s, mem=1704.7M)
[05/03 14:56:16     83s] (I)       Done Load db (cpu=0.004s, mem=1704.7M)
[05/03 14:56:16     83s] (I)       Constructing placeable region... (mem=1704.7M)
[05/03 14:56:16     83s] (I)       Constructing bin map
[05/03 14:56:16     83s] (I)       Initialize bin information with width=43200 height=43200
[05/03 14:56:16     83s] (I)       Done constructing bin map
[05/03 14:56:16     83s] (I)       Removing 96 blocked bin with high fixed inst density
[05/03 14:56:16     83s] (I)       Compute region effective width... (mem=1704.7M)
[05/03 14:56:16     83s] (I)       Done Compute region effective width (cpu=0.000s, mem=1704.7M)
[05/03 14:56:16     83s] (I)       Done Constructing placeable region (cpu=0.001s, mem=1704.7M)
[05/03 14:56:16     83s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:16     83s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:16     83s] UM:*                                      Legalization setup
[05/03 14:56:16     83s] Validating CTS configuration...
[05/03 14:56:16     83s] Checking module port directions...
[05/03 14:56:16     83s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:16     83s] Non-default CCOpt properties:
[05/03 14:56:16     83s] cts_merge_clock_gates is set for at least one key
[05/03 14:56:16     83s] cts_merge_clock_logic is set for at least one key
[05/03 14:56:16     83s] route_type is set for at least one key
[05/03 14:56:16     83s] Route type trimming info:
[05/03 14:56:16     83s]   No route type modifications were made.
[05/03 14:56:16     83s] Accumulated time to calculate placeable region: 0.0018
[05/03 14:56:16     83s] Accumulated time to calculate placeable region: 0.00223
[05/03 14:56:16     83s] Accumulated time to calculate placeable region: 0.0026
[05/03 14:56:16     83s] (I)       Initializing Steiner engine. 
[05/03 14:56:16     83s] LayerId::1 widthSet size::1
[05/03 14:56:16     83s] LayerId::2 widthSet size::1
[05/03 14:56:16     83s] LayerId::3 widthSet size::1
[05/03 14:56:16     83s] LayerId::4 widthSet size::1
[05/03 14:56:16     83s] LayerId::5 widthSet size::1
[05/03 14:56:16     83s] LayerId::6 widthSet size::1
[05/03 14:56:16     83s] LayerId::7 widthSet size::1
[05/03 14:56:16     83s] LayerId::8 widthSet size::1
[05/03 14:56:16     83s] LayerId::9 widthSet size::1
[05/03 14:56:16     83s] LayerId::10 widthSet size::1
[05/03 14:56:16     83s] Updating RC grid for preRoute extraction ...
[05/03 14:56:16     83s] Initializing multi-corner resistance tables ...
[05/03 14:56:17     83s] End AAE Lib Interpolated Model. (MEM=1704.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:18     84s] Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
[05/03 14:56:18     84s] Original list had 10 cells:
[05/03 14:56:18     84s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/03 14:56:18     84s] New trimmed list has 9 cells:
[05/03 14:56:18     84s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/03 14:56:18     84s] Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
[05/03 14:56:18     84s] Original list had 21 cells:
[05/03 14:56:18     84s] CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/03 14:56:18     84s] New trimmed list has 13 cells:
[05/03 14:56:18     84s] CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/03 14:56:18     84s] Clock tree balancer configuration for clock_trees Dclk Sclk:
[05/03 14:56:18     84s] Non-default CCOpt properties:
[05/03 14:56:18     84s]   cts_merge_clock_gates: true (default: false)
[05/03 14:56:18     84s]   cts_merge_clock_logic: true (default: false)
[05/03 14:56:18     84s]   route_type (leaf): default_route_type_leaf (default: default)
[05/03 14:56:18     84s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/03 14:56:18     84s]   route_type (top): default_route_type_nonleaf (default: default)
[05/03 14:56:18     84s] For power domain AO:
[05/03 14:56:18     84s]   Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
[05/03 14:56:18     84s]   Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
[05/03 14:56:18     84s]   Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
[05/03 14:56:18     84s]   Unblocked area available for placement of any clock cells in power_domain AO: 20058.348um^2
[05/03 14:56:18     84s] Top Routing info:
[05/03 14:56:18     84s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/03 14:56:18     84s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[05/03 14:56:18     84s] Trunk Routing info:
[05/03 14:56:18     84s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/03 14:56:18     84s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/03 14:56:18     84s] Leaf Routing info:
[05/03 14:56:18     84s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/03 14:56:18     84s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/03 14:56:18     84s] For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
[05/03 14:56:18     84s]   Slew time target (leaf):    59.7ps
[05/03 14:56:18     84s]   Slew time target (trunk):   59.7ps
[05/03 14:56:18     84s]   Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
[05/03 14:56:18     84s]   Buffer unit delay: 21.0ps
[05/03 14:56:18     84s]   Buffer max distance: 234.363um
[05/03 14:56:18     84s] Fastest wire driving cells and distances:
[05/03 14:56:18     84s]   Buffer    : {lib_cell:BUFx24_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=234.363um, saturatedSlew=47.7ps, speed=5338.553um per ns, cellArea=29.861um^2 per 1000um}
[05/03 14:56:18     84s]   Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.924um, saturatedSlew=47.1ps, speed=4079.041um per ns, cellArea=12.365um^2 per 1000um}
[05/03 14:56:18     84s]   Clock gate: {lib_cell:ICGx4_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=199.694um, saturatedSlew=48.5ps, speed=4720.910um per ns, cellArea=24.532um^2 per 1000um}
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] Logic Sizing Table:
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] ----------------------------------------------------------
[05/03 14:56:18     84s] Cell    Instance count    Source    Eligible library cells
[05/03 14:56:18     84s] ----------------------------------------------------------
[05/03 14:56:18     84s]   (empty table)
[05/03 14:56:18     84s] ----------------------------------------------------------
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
[05/03 14:56:18     84s]   Sources:                     pin Dclk
[05/03 14:56:18     84s]   Total number of sinks:       38
[05/03 14:56:18     84s]   Delay constrained sinks:     38
[05/03 14:56:18     84s]   Non-leaf sinks:              0
[05/03 14:56:18     84s]   Ignore pins:                 0
[05/03 14:56:18     84s]  Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/03 14:56:18     84s]   Skew target:                 21.0ps
[05/03 14:56:18     84s] Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
[05/03 14:56:18     84s]   Sources:                     pin Sclk
[05/03 14:56:18     84s]   Total number of sinks:       354
[05/03 14:56:18     84s]   Delay constrained sinks:     354
[05/03 14:56:18     84s]   Non-leaf sinks:              0
[05/03 14:56:18     84s]   Ignore pins:                 0
[05/03 14:56:18     84s]  Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/03 14:56:18     84s]   Skew target:                 21.0ps
[05/03 14:56:18     84s] Primary reporting skew groups are:
[05/03 14:56:18     84s] skew_group Sclk/my_constraint_mode with 354 clock sinks
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] Via Selection for Estimated Routes (rule default):
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] --------------------------------------------------------------
[05/03 14:56:18     84s] Layer     Via Cell    Res.      Cap.     RC       Top of Stack
[05/03 14:56:18     84s] Range                 (Ohm)     (fF)     (fs)     Only
[05/03 14:56:18     84s] --------------------------------------------------------------
[05/03 14:56:18     84s] M1-M2     VIA12       10.000    0.002    0.018    false
[05/03 14:56:18     84s] M2-M3     VIA23       10.000    0.002    0.020    false
[05/03 14:56:18     84s] M3-M4     VIA34       10.000    0.002    0.025    false
[05/03 14:56:18     84s] M4-M5     VIA45       10.000    0.003    0.033    false
[05/03 14:56:18     84s] M5-M6     VIA56       10.000    0.004    0.037    false
[05/03 14:56:18     84s] M6-M7     VIA67       10.000    0.004    0.040    false
[05/03 14:56:18     84s] M7-M8     VIA78       10.000    0.003    0.034    false
[05/03 14:56:18     84s] M8-M9     VIA89       10.000    0.003    0.028    false
[05/03 14:56:18     84s] M9-Pad    VIA9Pad     10.000    0.013    0.133    false
[05/03 14:56:18     84s] --------------------------------------------------------------
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] No ideal or dont_touch nets found in the clock tree
[05/03 14:56:18     84s] No dont_touch hnets found in the clock tree
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] Filtering reasons for cell type: buffer
[05/03 14:56:18     84s] =======================================
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:18     84s] Clock trees    Power domain    Reason                         Library cells
[05/03 14:56:18     84s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:18     84s] all            AO              Unbalanced rise/fall delays    { BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L
[05/03 14:56:18     84s]                                                                 BUFx12_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R
[05/03 14:56:18     84s]                                                                 BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx16f_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R
[05/03 14:56:18     84s]                                                                 BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx3_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L
[05/03 14:56:18     84s]                                                                 BUFx4f_ASAP7_75t_R BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx5_ASAP7_75t_R
[05/03 14:56:18     84s]                                                                 BUFx5_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx6f_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[05/03 14:56:18     84s]                                                                 HB1xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R
[05/03 14:56:18     84s]                                                                 HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL }
[05/03 14:56:18     84s] all            AO              Library trimming               { BUFx4f_ASAP7_75t_SRAM }
[05/03 14:56:18     84s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] Filtering reasons for cell type: inverter
[05/03 14:56:18     84s] =========================================
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:18     84s] Clock trees    Power domain    Reason                         Library cells
[05/03 14:56:18     84s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:18     84s] all            AO              Unbalanced rise/fall delays    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx10_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx11_ASAP7_75t_L CKINVDCx11_ASAP7_75t_R CKINVDCx11_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_R CKINVDCx14_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L
[05/03 14:56:18     84s]                                                                 INVx13_ASAP7_75t_R INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx1_ASAP7_75t_R
[05/03 14:56:18     84s]                                                                 INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx2_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_L
[05/03 14:56:18     84s]                                                                 INVx4_ASAP7_75t_R INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R
[05/03 14:56:18     84s]                                                                 INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx6_ASAP7_75t_SL
[05/03 14:56:18     84s]                                                                 INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx8_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[05/03 14:56:18     84s]                                                                 INVxp33_ASAP7_75t_R INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_R
[05/03 14:56:18     84s]                                                                 INVxp67_ASAP7_75t_SL }
[05/03 14:56:18     84s] all            AO              Library trimming               { CKINVDCx10_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM
[05/03 14:56:18     84s]                                                                 CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM
[05/03 14:56:18     84s]                                                                 CKINVDCx9p33_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM }
[05/03 14:56:18     84s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] 
[05/03 14:56:18     84s] Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/03 14:56:18     85s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:18     85s] UM:*                                      Validating CTS configuration
[05/03 14:56:18     85s] CCOpt configuration status: all checks passed.
[05/03 14:56:18     85s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[05/03 14:56:18     85s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/03 14:56:18     85s]   No exclusion drivers are needed.
[05/03 14:56:18     85s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[05/03 14:56:18     85s] Antenna diode management...
[05/03 14:56:18     85s]   Found 0 antenna diodes in the clock trees.
[05/03 14:56:18     85s]   
[05/03 14:56:18     85s] Antenna diode management done.
[05/03 14:56:18     85s] Adding driver cells for primary IOs...
[05/03 14:56:18     85s]   
[05/03 14:56:18     85s]   ----------------------------------------------------------------------------------------------
[05/03 14:56:18     85s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/03 14:56:18     85s]   ----------------------------------------------------------------------------------------------
[05/03 14:56:18     85s]     (empty table)
[05/03 14:56:18     85s]   ----------------------------------------------------------------------------------------------
[05/03 14:56:18     85s]   
[05/03 14:56:18     85s]   
[05/03 14:56:18     85s] Adding driver cells for primary IOs done.
[05/03 14:56:18     85s] Adding driver cell for primary IO roots...
[05/03 14:56:18     85s] Adding driver cell for primary IO roots done.
[05/03 14:56:18     85s] Maximizing clock DAG abstraction...
[05/03 14:56:18     85s] Maximizing clock DAG abstraction done.
[05/03 14:56:18     85s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.1)
[05/03 14:56:18     85s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:18     85s] UM:*                                      CCOpt::Phase::PreparingToBalance
[05/03 14:56:18     85s] Synthesizing clock trees...
[05/03 14:56:18     85s]   Preparing To Balance...
[05/03 14:56:18     85s] OPERPROF: Starting FgcCleanup at level 1, MEM:1752.4M
[05/03 14:56:18     85s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1752.4M
[05/03 14:56:18     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:1752.4M
[05/03 14:56:18     85s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:18     85s] OPERPROF:   Starting FgcInit at level 2, MEM:1752.4M
[05/03 14:56:18     85s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1752.4M
[05/03 14:56:18     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1752.4M
[05/03 14:56:18     85s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:18     85s] OPERPROF:     Starting CMU at level 3, MEM:1752.4M
[05/03 14:56:18     85s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1752.4M
[05/03 14:56:18     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:1752.4M
[05/03 14:56:18     85s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1752.4MB).
[05/03 14:56:18     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.073, MEM:1752.4M
[05/03 14:56:18     85s]   Checking for inverting clock gates...
[05/03 14:56:18     85s]   Checking for inverting clock gates done.
[05/03 14:56:18     85s]   Merging duplicate siblings in DAG...
[05/03 14:56:18     85s]     Clock DAG stats before merging:
[05/03 14:56:18     85s]       cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
[05/03 14:56:18     85s]       cell areas       : b=0.000um^2, i=0.700um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.700um^2
[05/03 14:56:18     85s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.512um, total=163.512um
[05/03 14:56:18     85s]     Clock DAG library cell distribution before merging {count}:
[05/03 14:56:18     85s]        Invs: INVx1_ASAP7_75t_SL: 1 
[05/03 14:56:18     85s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:18     85s] UM:*                                      before merging
[05/03 14:56:18     85s]     Resynthesising clock tree into netlist...
[05/03 14:56:18     85s]       Reset timing graph...
[05/03 14:56:18     85s] Ignoring AAE DB Resetting ...
[05/03 14:56:18     85s]       Reset timing graph done.
[05/03 14:56:18     85s]     Resynthesising clock tree into netlist done.
[05/03 14:56:18     85s]     
[05/03 14:56:18     85s]     Disconnecting clock tree from netlist...
[05/03 14:56:18     85s]     Disconnecting clock tree from netlist done.
[05/03 14:56:18     85s]   Merging duplicate siblings in DAG done.
[05/03 14:56:18     85s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:56:18     85s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:18     85s] UM:*                                      Preparing To Balance
[05/03 14:56:18     85s]   CCOpt::Phase::Construction...
[05/03 14:56:18     85s]   Stage::Clustering...
[05/03 14:56:18     85s]   Clustering...
[05/03 14:56:18     85s]     Initialize for clustering...
[05/03 14:56:18     85s]     Clock DAG stats before clustering:
[05/03 14:56:18     85s]       cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
[05/03 14:56:18     85s]       cell areas       : b=0.000um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=8.865um^2
[05/03 14:56:18     85s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.512um, total=163.512um
[05/03 14:56:18     85s]     Clock DAG library cell distribution before clustering {count}:
[05/03 14:56:18     85s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:19     85s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:19     85s] UM:*                                      before clustering
[05/03 14:56:19     85s]     Computing max distances from locked parents...
[05/03 14:56:19     85s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/03 14:56:19     85s]     Computing max distances from locked parents done.
[05/03 14:56:19     85s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:19     85s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:19     85s] UM:*                                      Initialize for clustering
[05/03 14:56:19     85s]     Bottom-up phase...
[05/03 14:56:19     85s]     Clustering clock_tree Sclk...
[05/03 14:56:19     85s] End AAE Lib Interpolated Model. (MEM=1742.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:19     85s] Accumulated time to calculate placeable region: 0.00295
[05/03 14:56:19     85s] Accumulated time to calculate placeable region: 0.00321
[05/03 14:56:19     85s] Accumulated time to calculate placeable region: 0.00344
[05/03 14:56:19     85s] Accumulated time to calculate placeable region: 0.00367
[05/03 14:56:19     85s]       Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 14:56:19     85s]       Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:19     85s]     Clustering clock_tree Sclk done.
[05/03 14:56:19     85s]     Clustering clock_tree Dclk...
[05/03 14:56:19     85s]     Clustering clock_tree Dclk done.
[05/03 14:56:19     85s]     Clock DAG stats after bottom-up phase:
[05/03 14:56:19     85s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:19     85s]       cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:19     85s]       hp wire lengths  : top=0.000um, trunk=138.888um, leaf=1959.048um, total=2097.936um
[05/03 14:56:19     85s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/03 14:56:19     85s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:19     85s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:19     85s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:19     85s] UM:*                                      after bottom-up phase
[05/03 14:56:19     85s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/03 14:56:19     85s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:19     85s] UM:*                                      Bottom-up phase
[05/03 14:56:19     85s]     Legalizing clock trees...
[05/03 14:56:19     85s]     Resynthesising clock tree into netlist...
[05/03 14:56:19     85s]       Reset timing graph...
[05/03 14:56:19     85s] Ignoring AAE DB Resetting ...
[05/03 14:56:19     85s]       Reset timing graph done.
[05/03 14:56:19     85s]     Resynthesising clock tree into netlist done.
[05/03 14:56:19     85s]     Commiting net attributes....
[05/03 14:56:19     85s]     Commiting net attributes. done.
[05/03 14:56:19     85s]     Leaving CCOpt scope - ClockRefiner...
[05/03 14:56:19     85s] OPERPROF: Starting FgcCleanup at level 1, MEM:1742.8M
[05/03 14:56:19     85s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1742.8M
[05/03 14:56:19     85s] Assigned high priority to 413 cells.
[05/03 14:56:19     85s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[05/03 14:56:19     85s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[05/03 14:56:19     85s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1742.8M
[05/03 14:56:19     85s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1742.8M
[05/03 14:56:19     85s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:19     85s] OPERPROF:     Starting FgcInit at level 3, MEM:1742.8M
[05/03 14:56:19     85s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1742.8M
[05/03 14:56:19     85s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1742.8M
[05/03 14:56:19     85s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:19     85s] OPERPROF:       Starting CMU at level 4, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.064, REAL:0.065, MEM:1742.8M
[05/03 14:56:19     86s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1742.8MB).
[05/03 14:56:19     86s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.074, REAL:0.074, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.074, REAL:0.075, MEM:1742.8M
[05/03 14:56:19     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.4
[05/03 14:56:19     86s] OPERPROF: Starting RefinePlace at level 1, MEM:1742.8M
[05/03 14:56:19     86s] *** Starting place_detail (0:01:26 mem=1742.8M) ***
[05/03 14:56:19     86s] Total net bbox length = 3.373e+04 (1.852e+04 1.521e+04) (ext = 1.902e+03)
[05/03 14:56:19     86s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:56:19     86s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:56:19     86s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:19     86s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1742.8M
[05/03 14:56:19     86s] Starting refinePlace ...
[05/03 14:56:19     86s] ** Cut row section cpu time 0:00:00.0.
[05/03 14:56:19     86s]    Spread Effort: high, standalone mode, useDDP on.
[05/03 14:56:19     86s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1742.8MB) @(0:01:26 - 0:01:26).
[05/03 14:56:19     86s] Move report: preRPlace moves 103 insts, mean move: 1.68 um, max move: 8.64 um
[05/03 14:56:19     86s] 	Max move on inst (Data_mem_R/CTS_ccl_a_buf_00012): (180.79, 48.60) --> (172.15, 48.60)
[05/03 14:56:19     86s] 	Length: 30 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx24_ASAP7_75t_SL
[05/03 14:56:19     86s] wireLenOptFixPriorityInst 378 inst fixed
[05/03 14:56:19     86s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:19     86s] 
[05/03 14:56:19     86s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:56:19     86s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:19     86s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1742.8MB) @(0:01:26 - 0:01:26).
[05/03 14:56:19     86s] Move report: Detail placement moves 103 insts, mean move: 1.68 um, max move: 8.64 um
[05/03 14:56:19     86s] 	Max move on inst (Data_mem_R/CTS_ccl_a_buf_00012): (180.79, 48.60) --> (172.15, 48.60)
[05/03 14:56:19     86s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1742.8MB
[05/03 14:56:19     86s] Statistics of distance of Instance movement in refine placement:
[05/03 14:56:19     86s]   maximum (X+Y) =         8.64 um
[05/03 14:56:19     86s]   inst (Data_mem_R/CTS_ccl_a_buf_00012) with max move: (180.792, 48.6) -> (172.152, 48.6)
[05/03 14:56:19     86s]   mean    (X+Y) =         1.68 um
[05/03 14:56:19     86s] Summary Report:
[05/03 14:56:19     86s] Instances move: 103 (out of 2205 movable)
[05/03 14:56:19     86s] Instances flipped: 0
[05/03 14:56:19     86s] Mean displacement: 1.68 um
[05/03 14:56:19     86s] Max displacement: 8.64 um (Instance: Data_mem_R/CTS_ccl_a_buf_00012) (180.792, 48.6) -> ([05/03 14:56:19     86s] Total instances moved : 103
172.152, 48.6)
[05/03 14:56:19     86s] 	Length: 30 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx24_ASAP7_75t_SL
[05/03 14:56:19     86s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.068, REAL:0.068, MEM:1742.8M
[05/03 14:56:19     86s] Total net bbox length = 3.381e+04 (1.856e+04 1.525e+04) (ext = 1.902e+03)
[05/03 14:56:19     86s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1742.8MB
[05/03 14:56:19     86s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1742.8MB) @(0:01:26 - 0:01:26).
[05/03 14:56:19     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.4
[05/03 14:56:19     86s] *** Finished place_detail (0:01:26 mem=1742.8M) ***
[05/03 14:56:19     86s] OPERPROF: Finished RefinePlace at level 1, CPU:0.076, REAL:0.076, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF: Starting FgcCleanup at level 1, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1742.8M
[05/03 14:56:19     86s] Moved 15 and flipped 1 of 21 clock instances (excluding sinks) during refinement
[05/03 14:56:19     86s] The largest move for clock insts (excluding sinks) was 8.64 microns. The inst with this movement was R_mem_R/CTS_ccl_a_buf_00003
[05/03 14:56:19     86s] Moved 23 and flipped 8 of 392 clock sinks during refinement.
[05/03 14:56:19     86s] The largest move for clock sinks was 2.16 microns. The inst with this movement was shiftR/tempreg_reg[33]
[05/03 14:56:19     86s] Revert refine place priority changes on 0 cells.
[05/03 14:56:19     86s]     Moved 38, flipped 9 and cell swapped 0 of 413 clock instance(s) during refinement.
[05/03 14:56:19     86s]     The largest move was 8.64 microns for R_mem_R/CTS_ccl_a_buf_00003.
[05/03 14:56:19     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1742.8M
[05/03 14:56:19     86s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:19     86s] OPERPROF:   Starting FgcInit at level 2, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1742.8M
[05/03 14:56:19     86s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:19     86s] OPERPROF:     Starting CMU at level 3, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.068, MEM:1742.8M
[05/03 14:56:19     86s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1742.8MB).
[05/03 14:56:19     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.078, MEM:1742.8M
[05/03 14:56:19     86s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/03 14:56:19     86s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:19     86s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[05/03 14:56:19     86s]     Disconnecting clock tree from netlist...
[05/03 14:56:19     86s]     Disconnecting clock tree from netlist done.
[05/03 14:56:19     86s] OPERPROF: Starting FgcCleanup at level 1, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1742.8M
[05/03 14:56:19     86s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:19     86s] OPERPROF:   Starting FgcInit at level 2, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1742.8M
[05/03 14:56:19     86s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:19     86s] OPERPROF:     Starting CMU at level 3, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:1742.8M
[05/03 14:56:19     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.065, MEM:1742.8M
[05/03 14:56:19     86s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1742.8MB).
[05/03 14:56:19     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.076, MEM:1742.8M
[05/03 14:56:19     86s]     Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 14:56:19     86s] End AAE Lib Interpolated Model. (MEM=1742.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:19     86s]     Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:19     86s]     
[05/03 14:56:19     86s]     Clock tree legalization - Histogram:
[05/03 14:56:19     86s]     ====================================
[05/03 14:56:19     86s]     
[05/03 14:56:19     86s]     --------------------------------
[05/03 14:56:19     86s]     Movement (um)    Number of cells
[05/03 14:56:19     86s]     --------------------------------
[05/03 14:56:19     86s]     [2.16,2.808)            4
[05/03 14:56:19     86s]     [2.808,3.456)           0
[05/03 14:56:19     86s]     [3.456,4.104)           0
[05/03 14:56:19     86s]     [4.104,4.752)           4
[05/03 14:56:19     86s]     [4.752,5.4)             0
[05/03 14:56:19     86s]     [5.4,6.048)             1
[05/03 14:56:19     86s]     [6.048,6.696)           3
[05/03 14:56:19     86s]     [6.696,7.344)           0
[05/03 14:56:19     86s]     [7.344,7.992)           0
[05/03 14:56:19     86s]     [7.992,8.64)            3
[05/03 14:56:19     86s]     --------------------------------
[05/03 14:56:19     86s]     
[05/03 14:56:19     86s]     
[05/03 14:56:19     86s]     Clock tree legalization - Top 10 Movements:
[05/03 14:56:19     86s]     ===========================================
[05/03 14:56:19     86s]     
[05/03 14:56:19     86s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:19     86s]     Movement (um)    Desired             Achieved            Node
[05/03 14:56:19     86s]                      location            location            
[05/03 14:56:19     86s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:19     86s]         8.64         (180.792,48.600)    (172.152,48.600)    ccl_a clock buffer, uid:A4687 (a lib_cell BUFx24_ASAP7_75t_SL) at (172.152,48.600), in power domain AO
[05/03 14:56:19     86s]         8.64         (180.792,48.600)    (189.432,48.600)    ccl_a clock buffer, uid:A4685 (a lib_cell BUFx24_ASAP7_75t_SL) at (189.432,48.600), in power domain AO
[05/03 14:56:19     86s]         8.64         (180.792,48.600)    (180.792,39.960)    ccl_a clock buffer, uid:A4681 (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,39.960), in power domain AO
[05/03 14:56:19     86s]         6.48         (180.792,48.600)    (180.792,55.080)    ccl_a clock buffer, uid:A4693 (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,55.080), in power domain AO
[05/03 14:56:19     86s]         6.48         (180.792,48.600)    (180.792,42.120)    ccl_a clock buffer, uid:A4691 (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,42.120), in power domain AO
[05/03 14:56:19     86s]         6.48         (96.984,33.480)     (96.984,27.000)     ccl_a clock buffer, uid:A4683 (a lib_cell BUFx24_ASAP7_75t_SL) at (96.984,27.000), in power domain AO
[05/03 14:56:19     86s]         5.4          (96.984,34.560)     (96.984,39.960)     ccl_a clock buffer, uid:A469b (a lib_cell BUFx24_ASAP7_75t_SL) at (96.984,39.960), in power domain AO
[05/03 14:56:19     86s]         4.32         (180.792,48.600)    (180.792,52.920)    ccl_a clock buffer, uid:A468f (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,52.920), in power domain AO
[05/03 14:56:19     86s]         4.32         (180.792,48.600)    (180.792,44.280)    ccl_a clock buffer, uid:A468d (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,44.280), in power domain AO
[05/03 14:56:19     86s]         4.32         (96.984,33.480)     (96.984,37.800)     ccl_a clock buffer, uid:A468b (a lib_cell BUFx24_ASAP7_75t_SL) at (96.984,37.800), in power domain AO
[05/03 14:56:19     86s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:56:19     86s]     
[05/03 14:56:19     86s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/03 14:56:20     86s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:20     86s] UM:*                                      Legalizing clock trees
[05/03 14:56:20     86s]     Clock DAG stats after 'Clustering':
[05/03 14:56:20     86s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:20     86s]       cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:20     86s]       cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
[05/03 14:56:20     86s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:20     86s]       wire capacitance : top=0.000fF, trunk=9.386fF, leaf=61.834fF, total=71.220fF
[05/03 14:56:20     86s]       wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
[05/03 14:56:20     86s]       hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
[05/03 14:56:20     86s]     Clock DAG net violations after 'Clustering': none
[05/03 14:56:20     86s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/03 14:56:20     86s]       Trunk : target=59.7ps count=4 avg=30.9ps sd=8.3ps min=24.9ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:20     86s]       Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:20     86s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/03 14:56:20     86s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:20     86s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:20     86s]     Primary reporting skew groups after 'Clustering':
[05/03 14:56:20     86s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.1, max=85.6, avg=77.5, sd=3.6], skew [28.5 vs 21.0*], 99.4% {68.3, 85.6} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
[05/03 14:56:20     86s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:20     86s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:20     86s]     Skew group summary after 'Clustering':
[05/03 14:56:20     86s]       skew_group Dclk/my_constraint_mode: insertion delay [min=43.1, max=51.4, avg=48.5, sd=2.7], skew [8.3 vs 21.0], 100% {43.1, 51.4} (wid=23.5 ws=8.3) (gid=27.9 gs=0.0)
[05/03 14:56:20     86s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.1, max=85.6, avg=77.5, sd=3.6], skew [28.5 vs 21.0*], 99.4% {68.3, 85.6} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
[05/03 14:56:20     86s]     Legalizer API calls during this step: 498 succeeded with high effort: 498 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:20     86s]   Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/03 14:56:20     86s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:20     86s] UM:*                                      Clustering
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] Post-Clustering Statistics Report
[05/03 14:56:20     86s] =================================
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] Fanout Statistics:
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] --------------------------------------------------------------------------------------------
[05/03 14:56:20     86s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/03 14:56:20     86s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[05/03 14:56:20     86s] --------------------------------------------------------------------------------------------
[05/03 14:56:20     86s] Trunk         5       4.600      1         10        4.099      {3 <= 2, 1 <= 8, 1 <= 10}
[05/03 14:56:20     86s] Leaf         19      20.632      1         87       35.192      {14 <= 18, 1 <= 54, 4 <= 90}
[05/03 14:56:20     86s] --------------------------------------------------------------------------------------------
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] Clustering Failure Statistics:
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] ----------------------------------------------------------
[05/03 14:56:20     86s] Net Type    Clusters    Clusters    Net Skew    Transition
[05/03 14:56:20     86s]             Tried       Failed      Failures    Failures
[05/03 14:56:20     86s] ----------------------------------------------------------
[05/03 14:56:20     86s] Trunk          12          2           2            2
[05/03 14:56:20     86s] Leaf           18          1           1            1
[05/03 14:56:20     86s] ----------------------------------------------------------
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] Clustering Partition Statistics:
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] ------------------------------------------------------------------------------------
[05/03 14:56:20     86s] Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[05/03 14:56:20     86s]             Fraction    Fraction    Count        Size      Size    Size    Size
[05/03 14:56:20     86s] ------------------------------------------------------------------------------------
[05/03 14:56:20     86s] Trunk        0.000       1.000          1        18.000     18      18       0.000
[05/03 14:56:20     86s] Leaf         1.000       0.000         15        23.600      1     340      87.529
[05/03 14:56:20     86s] ------------------------------------------------------------------------------------
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s]   Looking for fanout violations...
[05/03 14:56:20     86s]   Looking for fanout violations done.
[05/03 14:56:20     86s]   CongRepair After Initial Clustering...
[05/03 14:56:20     86s]   Reset timing graph...
[05/03 14:56:20     86s] Ignoring AAE DB Resetting ...
[05/03 14:56:20     86s]   Reset timing graph done.
[05/03 14:56:20     86s]   Leaving CCOpt scope - Early Global Route...
[05/03 14:56:20     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1742.8M
[05/03 14:56:20     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1742.0M
[05/03 14:56:20     86s] OPERPROF: Starting FgcCleanup at level 1, MEM:1742.0M
[05/03 14:56:20     86s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1742.0M
[05/03 14:56:20     86s] All LLGs are deleted
[05/03 14:56:20     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1742.0M
[05/03 14:56:20     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1742.0M
[05/03 14:56:20     86s]   Clock implementation routing...
[05/03 14:56:20     86s] Net route status summary:
[05/03 14:56:20     86s]   Clock:        23 (unrouted=23, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:20     86s]   Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:20     86s]     Routing using eGR only...
[05/03 14:56:20     86s]       Early Global Route - eGR->NR step...
[05/03 14:56:20     86s] (ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
[05/03 14:56:20     86s] (ccopt eGR): Start to route 23 all nets
[05/03 14:56:20     86s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Loading and Dumping File ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Reading DB...
[05/03 14:56:20     86s] (I)       Read data from FE... (mem=1742.0M)
[05/03 14:56:20     86s] (I)       Read nodes and places... (mem=1742.0M)
[05/03 14:56:20     86s] (I)       Done Read nodes and places (cpu=0.002s, mem=1742.0M)
[05/03 14:56:20     86s] (I)       Read nets... (mem=1742.0M)
[05/03 14:56:20     86s] (I)       Done Read nets (cpu=0.003s, mem=1742.0M)
[05/03 14:56:20     86s] (I)       Done Read data from FE (cpu=0.005s, mem=1742.0M)
[05/03 14:56:20     86s] (I)       before initializing RouteDB syMemory usage = 1742.0 MB
[05/03 14:56:20     86s] (I)       Clean congestion better: true
[05/03 14:56:20     86s] (I)       Estimate vias on DPT layer: true
[05/03 14:56:20     86s] (I)       Clean congestion LA rounds: 5
[05/03 14:56:20     86s] (I)       Layer constraints as soft constraints: true
[05/03 14:56:20     86s] (I)       Soft top layer         : true
[05/03 14:56:20     86s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/03 14:56:20     86s] (I)       Better NDR handling    : true
[05/03 14:56:20     86s] (I)       Routing cost fix for NDR handling: true
[05/03 14:56:20     86s] (I)       Update initial WL after Phase 1a: true
[05/03 14:56:20     86s] (I)       Block tracks for preroutes: true
[05/03 14:56:20     86s] (I)       Assign IRoute by net group key: true
[05/03 14:56:20     86s] (I)       Block unroutable channels: true
[05/03 14:56:20     86s] (I)       Block unroutable channel fix: true
[05/03 14:56:20     86s] (I)       Block unroutable channels 3D: true
[05/03 14:56:20     86s] (I)       Check blockage within NDR space in TA: true
[05/03 14:56:20     86s] (I)       Handle EOL spacing     : true
[05/03 14:56:20     86s] (I)       Honor MSV route constraint: false
[05/03 14:56:20     86s] (I)       Maximum routing layer  : 7
[05/03 14:56:20     86s] (I)       Minimum routing layer  : 2
[05/03 14:56:20     86s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:20     86s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:20     86s] (I)       Tracks used by clock wire: 0
[05/03 14:56:20     86s] (I)       Reverse direction      : 
[05/03 14:56:20     86s] (I)       Honor partition pin guides: true
[05/03 14:56:20     86s] (I)       Route selected nets only: true
[05/03 14:56:20     86s] (I)       Route secondary PG pins: false
[05/03 14:56:20     86s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:20     86s] (I)       Refine MST             : true
[05/03 14:56:20     86s] (I)       Honor PRL              : true
[05/03 14:56:20     86s] (I)       Strong congestion aware: true
[05/03 14:56:20     86s] (I)       Improved initial location for IRoutes: true
[05/03 14:56:20     86s] (I)       Multi panel TA         : true
[05/03 14:56:20     86s] (I)       Penalize wire overlap  : true
[05/03 14:56:20     86s] (I)       Expand small instance blockage: true
[05/03 14:56:20     86s] (I)       Reduce via in TA       : true
[05/03 14:56:20     86s] (I)       SS-aware routing       : true
[05/03 14:56:20     86s] (I)       Improve tree edge sharing: true
[05/03 14:56:20     86s] (I)       Improve 2D via estimation: true
[05/03 14:56:20     86s] (I)       Refine Steiner tree    : true
[05/03 14:56:20     86s] (I)       Build spine tree       : true
[05/03 14:56:20     86s] (I)       Model pass through capacity: true
[05/03 14:56:20     86s] (I)       Extend blockages by a half GCell: true
[05/03 14:56:20     86s] (I)       Partial layer blockage modeling: true
[05/03 14:56:20     86s] (I)       Consider pin shapes    : true
[05/03 14:56:20     86s] (I)       Consider pin shapes for all nodes: true
[05/03 14:56:20     86s] (I)       Consider NR APA        : true
[05/03 14:56:20     86s] (I)       Consider IO pin shape  : true
[05/03 14:56:20     86s] (I)       Fix pin connection bug : true
[05/03 14:56:20     86s] (I)       Consider layer RC for local wires: true
[05/03 14:56:20     86s] (I)       LA-aware pin escape length: 2
[05/03 14:56:20     86s] (I)       Split for must join    : true
[05/03 14:56:20     86s] (I)       Route guide main branches file: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfNVd7Sa.trunk.1
[05/03 14:56:20     86s] (I)       Route guide min downstream WL type: SUBTREE
[05/03 14:56:20     86s] (I)       Number of rows per GCell: 2
[05/03 14:56:20     86s] (I)       Routing effort level   : 10000
[05/03 14:56:20     86s] (I)       Special modeling for N7: 0
[05/03 14:56:20     86s] (I)       Special modeling for N6: 0
[05/03 14:56:20     86s] (I)       N3 special modeling    : 0
[05/03 14:56:20     86s] (I)       Special modeling for N5 v6: 0
[05/03 14:56:20     86s] (I)       Special settings for S4 designs: 0
[05/03 14:56:20     86s] (I)       Special settings for S5 designs v2: 0
[05/03 14:56:20     86s] (I)       Special settings for S7 designs: 0
[05/03 14:56:20     86s] (I)       Prefer layer length threshold: 8
[05/03 14:56:20     86s] (I)       Overflow penalty cost  : 10
[05/03 14:56:20     86s] (I)       A-star cost            : 0.30
[05/03 14:56:20     86s] (I)       Misalignment cost      : 10.00
[05/03 14:56:20     86s] (I)       Threshold for short IRoute: 6
[05/03 14:56:20     86s] (I)       Via cost during post routing: 1.00
[05/03 14:56:20     86s] (I)       Layer congestion ratio : 1.00
[05/03 14:56:20     86s] (I)       source-to-sink ratio   : 0.30
[05/03 14:56:20     86s] (I)       Scenic ratio bound     : 3.00
[05/03 14:56:20     86s] (I)       Segment layer relax scenic ratio: 1.25
[05/03 14:56:20     86s] (I)       Source-sink aware LA ratio: 0.50
[05/03 14:56:20     86s] (I)       PG-aware similar topology routing: true
[05/03 14:56:20     86s] (I)       Maze routing via cost fix: true
[05/03 14:56:20     86s] (I)       Apply PRL on PG terms  : true
[05/03 14:56:20     86s] (I)       Apply PRL on obs objects: true
[05/03 14:56:20     86s] (I)       Handle range-type spacing rules: true
[05/03 14:56:20     86s] (I)       Apply function for special wires: true
[05/03 14:56:20     86s] (I)       Layer by layer blockage reading: true
[05/03 14:56:20     86s] (I)       Offset calculation fix : true
[05/03 14:56:20     86s] (I)       Parallel spacing query fix: true
[05/03 14:56:20     86s] (I)       Force source to root IR: true
[05/03 14:56:20     86s] (I)       Layer Weights          : L2:4 L3:2.5
[05/03 14:56:20     86s] (I)       Route stripe layer range: 
[05/03 14:56:20     86s] (I)       Honor partition fences : 
[05/03 14:56:20     86s] (I)       Honor partition pin    : 
[05/03 14:56:20     86s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:20     86s] (I)       Do not relax to DPT layer: true
[05/03 14:56:20     86s] (I)       Pass through capacity modeling: true
[05/03 14:56:20     86s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:20     86s] (I)       build grid graph
[05/03 14:56:20     86s] (I)       build grid graph start
[05/03 14:56:20     86s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:20     86s] [NR-eGR] M1 has no routable track
[05/03 14:56:20     86s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:20     86s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:20     86s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:20     86s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:20     86s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:20     86s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:20     86s] (I)       build grid graph end
[05/03 14:56:20     86s] (I)       ===========================================================================
[05/03 14:56:20     86s] (I)       == Report All Rule Vias ==
[05/03 14:56:20     86s] (I)       ===========================================================================
[05/03 14:56:20     86s] (I)        Via Rule : (Default)
[05/03 14:56:20     86s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:20     86s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:20     86s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:20     86s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:20     86s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:20     86s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:20     86s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:20     86s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:20     86s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:20     86s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:20     86s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:20     86s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:20     86s] (I)       ===========================================================================
[05/03 14:56:20     86s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:20     86s] [NR-eGR] Read 2832 PG shapes
[05/03 14:56:20     86s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:20     86s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:20     86s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:20     86s] [NR-eGR] #PG Blockages       : 2832
[05/03 14:56:20     86s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:20     86s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:20     86s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:56:20     86s] (I)       readDataFromPlaceDB
[05/03 14:56:20     86s] (I)       Read net information..
[05/03 14:56:20     86s] (I)       Read testcase time = 0.000 seconds
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] [NR-eGR] Read numTotalNets=2362  numIgnoredNets=2339
[05/03 14:56:20     86s] [NR-eGR] Connected 0 must-join pins/ports
[05/03 14:56:20     86s] (I)       early_global_route_priority property id does not exist.
[05/03 14:56:20     86s] (I)       Start initializing grid graph
[05/03 14:56:20     86s] (I)       End initializing grid graph
[05/03 14:56:20     86s] (I)       Model blockages into capacity
[05/03 14:56:20     86s] (I)       Read Num Blocks=6180  Num Prerouted Wires=0  Num CS=0
[05/03 14:56:20     86s] (I)       Started Modeling ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 1 ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 2 ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 3 ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 4 ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Layer 3 (H) : #blockages 1800 : #preroutes 0
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 5 ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 6 ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Layer 5 (H) : #blockages 1404 : #preroutes 0
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 7 ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Layer 6 (V) : #blockages 1428 : #preroutes 0
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Moved 21 terms for better access 
[05/03 14:56:20     86s] (I)       Number of ignored nets = 0
[05/03 14:56:20     86s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of clock nets = 23.  Ignored: No
[05/03 14:56:20     86s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:20     86s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:20     86s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[05/03 14:56:20     86s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1742.0 MB
[05/03 14:56:20     86s] (I)       Ndr track 0 does not exist
[05/03 14:56:20     86s] (I)       Ndr track 0 does not exist
[05/03 14:56:20     86s] (I)       Layer1  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer2  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer3  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer4  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer5  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer6  viaCost=100.00
[05/03 14:56:20     86s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:20     86s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:20     86s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:20     86s] (I)       Site width          :   864  (dbu)
[05/03 14:56:20     86s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:20     86s] (I)       GCell width         :  8640  (dbu)
[05/03 14:56:20     86s] (I)       GCell height        :  8640  (dbu)
[05/03 14:56:20     86s] (I)       Grid                :   110    84     7
[05/03 14:56:20     86s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:56:20     86s] (I)       Vertical capacity   :     0     0  8640     0  8640     0  8640
[05/03 14:56:20     86s] (I)       Horizontal capacity :     0  8640     0  8640     0  8640     0
[05/03 14:56:20     86s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:20     86s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:20     86s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:20     86s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:20     86s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:20     86s] (I)       Num tracks per GCell: 15.00 15.00 15.00 11.25 11.25  8.44  8.44
[05/03 14:56:20     86s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:20     86s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:20     86s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:20     86s] (I)       --------------------------------------------------------
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] (I)       ID:0 [05/03 14:56:20     86s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:20     86s] [NR-eGR] Rule id: 0 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1  Nets: 23 
 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/03 14:56:20     86s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:56:20     86s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:56:20     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:20     86s] (I)       ID:1 [05/03 14:56:20     86s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:20     86s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:20     86s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:20     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:20     86s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:20     86s] [NR-eGR] ========================================
[05/03 14:56:20     86s] [NR-eGR] 
[05/03 14:56:20     86s] (I)       blocked tracks on layer2 : = 58437 / 128480 (45.48%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer3 : = 56284 / 138096 (40.76%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer4 : = 3113 / 103180 (3.02%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer5 : = 0 / 103572 (0.00%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer6 : = 18590 / 77330 (24.04%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer7 : = 18564 / 77616 (23.92%)
[05/03 14:56:20     86s] (I)       After initializing earlyGlobalRoute syMemory usage = 1742.0 MB
[05/03 14:56:20     86s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Global Routing ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       ============= Initialization =============
[05/03 14:56:20     86s] (I)       totalPins=436  totalGlobalPin=406 (93.12%)
[05/03 14:56:20     86s] (I)       Started Build MST ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Generate topology with single threads
[05/03 14:56:20     86s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       total 2D Cap : 184204 = (100486 H, 83718 V)
[05/03 14:56:20     86s] (I)       ============  Phase 1a Route ============
[05/03 14:56:20     86s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[05/03 14:56:20     86s] (I)       Started Phase 1a ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/03 14:56:20     86s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 1488 = (701 H, 787 V) = (0.70% H, 0.94% V) = (1.514e+03um H, 1.700e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1b Route ============
[05/03 14:56:20     86s] (I)       Started Phase 1b ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 1488 = (701 H, 787 V) = (0.70% H, 0.94% V) = (1.514e+03um H, 1.700e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.214080e+03um
[05/03 14:56:20     86s] (I)       ============  Phase 1c Route ============
[05/03 14:56:20     86s] (I)       Usage: 1488 = (701 H, 787 V) = (0.70% H, 0.94% V) = (1.514e+03um H, 1.700e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1d Route ============
[05/03 14:56:20     86s] (I)       Usage: 1488 = (701 H, 787 V) = (0.70% H, 0.94% V) = (1.514e+03um H, 1.700e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1e Route ============
[05/03 14:56:20     86s] (I)       Started Phase 1e ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 1488 = (701 H, 787 V) = (0.70% H, 0.94% V) = (1.514e+03um H, 1.700e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1f Route ============
[05/03 14:56:20     86s] (I)       [05/03 14:56:20     86s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.214080e+03um
[05/03 14:56:20     86s] [NR-eGR] 
Usage: 1488 = (701 H, 787 V) = (0.70% H, 0.94% V) = (1.514e+03um H, 1.700e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1g Route ============
[05/03 14:56:20     86s] (I)       Started Post Routing ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 1486 = (701 H, 785 V) = (0.70% H, 0.94% V) = (1.514e+03um H, 1.696e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       numNets=23  numFullyRipUpNets=4  numPartialRipUpNets=4 routedWL=935
[05/03 14:56:20     86s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/03 14:56:20     86s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:20     86s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Build MST ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Generate topology with single threads
[05/03 14:56:20     86s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       total 2D Cap : 346616 = (159326 H, 187290 V)
[05/03 14:56:20     86s] (I)       ============  Phase 1a Route ============
[05/03 14:56:20     86s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/03 14:56:20     86s] (I)       Started Phase 1a ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 2038 = (940 H, 1098 V) = (0.59% H, 0.59% V) = (2.030e+03um H, 2.372e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1b Route ============
[05/03 14:56:20     86s] (I)       Usage: 2038 = (940 H, 1098 V) = (0.59% H, 0.59% V) = (2.030e+03um H, 2.372e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.402080e+03um
[05/03 14:56:20     86s] (I)       ============  Phase 1c Route ============
[05/03 14:56:20     86s] (I)       Usage: 2038 = (940 H, 1098 V) = (0.59% H, 0.59% V) = (2.030e+03um H, 2.372e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1d Route ============
[05/03 14:56:20     86s] (I)       Usage: 2038 = (940 H, 1098 V) = (0.59% H, 0.59% V) = (2.030e+03um H, 2.372e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1e Route ============
[05/03 14:56:20     86s] (I)       Started Phase 1e ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 2038 = (940 H, 1098 V) = (0.59% H, 0.59% V) = (2.030e+03um H, 2.372e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1f Route ============
[05/03 14:56:20     86s] (I)       [05/03 14:56:20     86s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.402080e+03um
[05/03 14:56:20     86s] [NR-eGR] 
Usage: 2038 = (940 H, 1098 V) = (0.59% H, 0.59% V) = (2.030e+03um H, 2.372e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1g Route ============
[05/03 14:56:20     86s] (I)       Started Post Routing ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 2037 = (940 H, 1097 V) = (0.59% H, 0.59% V) = (2.030e+03um H, 2.370e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       numNets=4  numFullyRipUpNets=4  numPartialRipUpNets=4 routedWL=0
[05/03 14:56:20     86s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 7]
[05/03 14:56:20     86s] (I)       Started Build MST ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Generate topology with single threads
[05/03 14:56:20     86s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       total 2D Cap : 405759 = (159326 H, 246433 V)
[05/03 14:56:20     86s] (I)       ============  Phase 1a Route ============
[05/03 14:56:20     86s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 7]
[05/03 14:56:20     86s] (I)       Started Phase 1a ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 2589 = (1179 H, 1410 V) = (0.74% H, 0.57% V) = (2.547e+03um H, 3.046e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1b Route ============
[05/03 14:56:20     86s] (I)       Usage: 2589 = (1179 H, 1410 V) = (0.74% H, 0.57% V) = (2.547e+03um H, 3.046e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.592240e+03um
[05/03 14:56:20     86s] (I)       ============  Phase 1c Route ============
[05/03 14:56:20     86s] (I)       Usage: 2589 = (1179 H, 1410 V) = (0.74% H, 0.57% V) = (2.547e+03um H, 3.046e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1d Route ============
[05/03 14:56:20     86s] (I)       Usage: 2589 = (1179 H, 1410 V) = (0.74% H, 0.57% V) = (2.547e+03um H, 3.046e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1e Route ============
[05/03 14:56:20     86s] (I)       Started Phase 1e ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 2589 = (1179 H, 1410 V) = (0.74% H, 0.57% V) = (2.547e+03um H, 3.046e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1f Route ============
[05/03 14:56:20     86s] (I)       [05/03 14:56:20     86s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.592240e+03um
[05/03 14:56:20     86s] [NR-eGR] 
Usage: 2589 = (1179 H, 1410 V) = (0.74% H, 0.57% V) = (2.547e+03um H, 3.046e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1g Route ============
[05/03 14:56:20     86s] (I)       Started Post Routing ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 2588 = (1179 H, 1409 V) = (0.74% H, 0.57% V) = (2.547e+03um H, 3.043e+03um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       numNets=4  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=551
[05/03 14:56:20     86s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:20     86s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:56:20     86s] [NR-eGR]                        OverCon            
[05/03 14:56:20     86s] [NR-eGR]                         #Gcell     %Gcell
[05/03 14:56:20     86s] [NR-eGR]       Layer                (0)    OverCon 
[05/03 14:56:20     86s] [NR-eGR] ----------------------------------------------
[05/03 14:56:20     86s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR] ----------------------------------------------
[05/03 14:56:20     86s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR] 
[05/03 14:56:20     86s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       total 2D Cap : 481816 = (235262 H, 246554 V)
[05/03 14:56:20     86s] (I)       ============= track Assignment ============
[05/03 14:56:20     86s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:56:20     86s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 14:56:20     86s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Started Greedy Track Assignment ( Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:56:20     86s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] (I)       Run Multi-thread track assignment
[05/03 14:56:20     86s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[05/03 14:56:20     86s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[05/03 14:56:20     86s] [NR-eGR]     M2  (2H) length: 1.037600e+04um, number of vias: 11328
[05/03 14:56:20     86s] [NR-eGR]     M3  (3V) length: 1.456145e+04um, number of vias: 1249
[05/03 14:56:20     86s] [NR-eGR]     M4  (4H) length: 6.861456e+03um, number of vias: 533
[05/03 14:56:20     86s] [NR-eGR]     M5  (5V) length: 2.525144e+03um, number of vias: 341
[05/03 14:56:20     86s] [NR-eGR]     M6  (6H) length: 3.131104e+03um, number of vias: 43
[05/03 14:56:20     86s] [NR-eGR]     M7  (7V) length: 1.994880e+02um, number of vias: 0
[05/03 14:56:20     86s] [NR-eGR] Total length: 3.765464e+04um, number of vias: 21166
[05/03 14:56:20     86s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR] Total eGR-routed clock nets wire length: 3.316964e+03um 
[05/03 14:56:20     86s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR] Report for selected net(s) only.
[05/03 14:56:20     86s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 420
[05/03 14:56:20     86s] [NR-eGR]     M2  (2H) length: 3.686240e+02um, number of vias: 478
[05/03 14:56:20     86s] [NR-eGR]     M3  (3V) length: 1.667220e+03um, number of vias: 186
[05/03 14:56:20     86s] [NR-eGR]     M4  (4H) length: 1.229184e+03um, number of vias: 12
[05/03 14:56:20     86s] [NR-eGR]     M5  (5V) length: 5.193600e+01um, number of vias: 0
[05/03 14:56:20     86s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[05/03 14:56:20     86s] [NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[05/03 14:56:20     86s] [NR-eGR] Total length: 3.316964e+03um, number of vias: 1096
[05/03 14:56:20     86s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR] Total routed clock nets wire length: 3.316964e+03um, number of vias: 1096
[05/03 14:56:20     86s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfNVd7Sa
[05/03 14:56:20     86s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:20     86s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:20     86s] UM:*                                      Early Global Route - eGR->NR step
[05/03 14:56:20     86s]     Routing using eGR only done.
[05/03 14:56:20     86s] Net route status summary:
[05/03 14:56:20     86s]   Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=23, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:20     86s]   Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] CCOPT: Done with clock implementation routing.
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s]   Clock implementation routing done.
[05/03 14:56:20     86s] Fixed 23 wires.
[05/03 14:56:20     86s]   CCOpt: Starting congestion repair using flow wrapper...
[05/03 14:56:20     86s]     Congestion Repair...
[05/03 14:56:20     86s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/03 14:56:20     86s] User Input Parameters:
[05/03 14:56:20     86s] - Congestion Driven    : On
[05/03 14:56:20     86s] - Timing Driven        : Off
[05/03 14:56:20     86s] - Area-Violation Based : On
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] Starting congRepair ...
[05/03 14:56:20     86s] - Start Rollback Level : -5
[05/03 14:56:20     86s] - Legalized            : On
[05/03 14:56:20     86s] - Window Based         : Off
[05/03 14:56:20     86s] - eDen incr mode       : Off
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] Collecting buffer chain nets ...
[05/03 14:56:20     86s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1687.0M
[05/03 14:56:20     86s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1687.0M
[05/03 14:56:20     86s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1687.0M
[05/03 14:56:20     86s] Starting Early Global Route congestion estimation: mem = 1687.0M
[05/03 14:56:20     86s] (I)       Started Loading and Dumping File ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Reading DB...
[05/03 14:56:20     86s] (I)       Read data from FE... (mem=1687.0M)
[05/03 14:56:20     86s] (I)       Read nodes and places... (mem=1687.0M)
[05/03 14:56:20     86s] (I)       Done Read nodes and places (cpu=0.002s, mem=1687.0M)
[05/03 14:56:20     86s] (I)       Read nets... (mem=1687.0M)
[05/03 14:56:20     86s] (I)       Done Read nets (cpu=0.004s, mem=1687.0M)
[05/03 14:56:20     86s] (I)       Done Read data from FE (cpu=0.006s, mem=1687.0M)
[05/03 14:56:20     86s] (I)       before initializing RouteDB syMemory usage = 1687.0 MB
[05/03 14:56:20     86s] (I)       Honor MSV route constraint: false
[05/03 14:56:20     86s] (I)       Maximum routing layer  : 7
[05/03 14:56:20     86s] (I)       Minimum routing layer  : 2
[05/03 14:56:20     86s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:20     86s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:20     86s] (I)       Tracks used by clock wire: 0
[05/03 14:56:20     86s] (I)       Reverse direction      : 
[05/03 14:56:20     86s] (I)       Honor partition pin guides: true
[05/03 14:56:20     86s] (I)       Route selected nets only: false
[05/03 14:56:20     86s] (I)       Route secondary PG pins: false
[05/03 14:56:20     86s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:20     86s] (I)       Apply function for special wires: true
[05/03 14:56:20     86s] (I)       Layer by layer blockage reading: true
[05/03 14:56:20     86s] (I)       Offset calculation fix : true
[05/03 14:56:20     86s] (I)       Route stripe layer range: 
[05/03 14:56:20     86s] (I)       Honor partition fences : 
[05/03 14:56:20     86s] (I)       Honor partition pin    : 
[05/03 14:56:20     86s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:20     86s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:20     86s] (I)       build grid graph
[05/03 14:56:20     86s] (I)       build grid graph start
[05/03 14:56:20     86s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:20     86s] [NR-eGR] M1 has no routable track
[05/03 14:56:20     86s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:20     86s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:20     86s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:20     86s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:20     86s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:20     86s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:20     86s] (I)       build grid graph end
[05/03 14:56:20     86s] (I)       ===========================================================================
[05/03 14:56:20     86s] (I)       == Report All Rule Vias ==
[05/03 14:56:20     86s] (I)       ===========================================================================
[05/03 14:56:20     86s] (I)        Via Rule : (Default)
[05/03 14:56:20     86s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:20     86s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:20     86s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:20     86s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:20     86s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:20     86s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:20     86s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:20     86s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:20     86s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:20     86s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:20     86s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:20     86s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:20     86s] (I)       ===========================================================================
[05/03 14:56:20     86s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:20     86s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:20     86s] [NR-eGR] Read 944 PG shapes
[05/03 14:56:20     86s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:20     86s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:20     86s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:20     86s] [NR-eGR] #PG Blockages       : 944
[05/03 14:56:20     86s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:20     86s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:20     86s] [NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 1420
[05/03 14:56:20     86s] (I)       readDataFromPlaceDB
[05/03 14:56:20     86s] (I)       Read net information..
[05/03 14:56:20     86s] (I)       Read testcase time = 0.001 seconds
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] [NR-eGR] Read numTotalNets=2362  numIgnoredNets=23
[05/03 14:56:20     86s] (I)       early_global_route_priority property id does not exist.
[05/03 14:56:20     86s] (I)       Start initializing grid graph
[05/03 14:56:20     86s] (I)       End initializing grid graph
[05/03 14:56:20     86s] (I)       Model blockages into capacity
[05/03 14:56:20     86s] (I)       Read Num Blocks=3092  Num Prerouted Wires=1420  Num CS=0
[05/03 14:56:20     86s] (I)       Started Modeling ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 1 ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 2 ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 917
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 3 ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 421
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 4 ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 75
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 5 ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 7
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 6 ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Modeling Layer 7 ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:56:20     86s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Number of ignored nets = 23
[05/03 14:56:20     86s] (I)       Number of fixed nets = 23.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of clock nets = 23.  Ignored: No
[05/03 14:56:20     86s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:20     86s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:20     86s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1687.0 MB
[05/03 14:56:20     86s] (I)       Ndr track 0 does not exist
[05/03 14:56:20     86s] (I)       Ndr track 0 does not exist
[05/03 14:56:20     86s] (I)       Layer1  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer2  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer3  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer4  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer5  viaCost=100.00
[05/03 14:56:20     86s] (I)       Layer6  viaCost=100.00
[05/03 14:56:20     86s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:20     86s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:20     86s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:20     86s] (I)       Site width          :   864  (dbu)
[05/03 14:56:20     86s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:20     86s] (I)       GCell width         :  4320  (dbu)
[05/03 14:56:20     86s] (I)       GCell height        :  4320  (dbu)
[05/03 14:56:20     86s] (I)       Grid                :   220   167     7
[05/03 14:56:20     86s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:56:20     86s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:56:20     86s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:56:20     86s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:20     86s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:20     86s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:20     86s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:20     86s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:20     86s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:56:20     86s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:20     86s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:20     86s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:20     86s] (I)       --------------------------------------------------------
[05/03 14:56:20     86s] 
[05/03 14:56:20     86s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1[05/03 14:56:20     86s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:20     86s] [NR-eGR] Rule id: 0  Nets: 0 
 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/03 14:56:20     86s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:56:20     86s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:56:20     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:20     86s] (I)       ID:1 [05/03 14:56:20     86s] [NR-eGR] Rule id: 1  Nets: 2339 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:20     86s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:20     86s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:20     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:20     86s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:20     86s] [NR-eGR] ========================================
[05/03 14:56:20     86s] [NR-eGR] 
[05/03 14:56:20     86s] (I)       blocked tracks on layer2 : = 114796 / 256960 (44.67%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:56:20     86s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:56:20     86s] (I)       After initializing earlyGlobalRoute syMemory usage = 1687.0 MB
[05/03 14:56:20     86s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Global Routing ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       ============= Initialization =============
[05/03 14:56:20     86s] (I)       totalPins=7771  totalGlobalPin=7700 (99.09%)
[05/03 14:56:20     86s] (I)       Started Build MST ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Generate topology with single threads
[05/03 14:56:20     86s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       total 2D Cap : 951114 = (464225 H, 486889 V)
[05/03 14:56:20     86s] (I)       ============  Phase 1a Route ============
[05/03 14:56:20     86s] [NR-eGR] Layer group 1: route 2339 net(s) in layer range [2, 7]
[05/03 14:56:20     86s] (I)       Started Phase 1a ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:56:20     86s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 31006 = (16914 H, 14092 V) = (3.64% H, 2.89% V) = (1.827e+04um H, 1.522e+04um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1b Route ============
[05/03 14:56:20     86s] (I)       Started Phase 1b ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 31022 = (16925 H, 14097 V) = (3.65% H, 2.90% V) = (1.828e+04um H, 1.522e+04um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.350376e+04um
[05/03 14:56:20     86s] (I)       ============  Phase 1c Route ============
[05/03 14:56:20     86s] (I)       Started Phase 1c ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Level2 Grid: 44 x 34
[05/03 14:56:20     86s] (I)       Started Two Level Routing ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 31026 = (16925 H, 14101 V) = (3.65% H, 2.90% V) = (1.828e+04um H, 1.523e+04um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1d Route ============
[05/03 14:56:20     86s] (I)       Started Phase 1d ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 31029 = (16925 H, 14104 V) = (3.65% H, 2.90% V) = (1.828e+04um H, 1.523e+04um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] (I)       ============  Phase 1e Route ============
[05/03 14:56:20     86s] (I)       Started Phase 1e ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Usage: 31029 = (16925 H, 14104 V) = (3.65% H, 2.90% V) = (1.828e+04um H, 1.523e+04um V)
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.351132e+04um
[05/03 14:56:20     86s] [NR-eGR] 
[05/03 14:56:20     86s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:20     86s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       ============  Phase 1l Route ============
[05/03 14:56:20     86s] (I)       
[05/03 14:56:20     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:56:20     86s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:56:20     86s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:56:20     86s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:56:20     86s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR]      M2  (2)        10( 0.04%)         0( 0.00%)   ( 0.04%) 
[05/03 14:56:20     86s] [NR-eGR]      M3  (3)         8( 0.04%)         0( 0.00%)   ( 0.04%) 
[05/03 14:56:20     86s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:56:20     86s] [NR-eGR]      M5  (5)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:56:20     86s] [NR-eGR]      M6  (6)         8( 0.03%)         3( 0.01%)   ( 0.04%) 
[05/03 14:56:20     86s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:20     86s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR] Total               34( 0.02%)         3( 0.00%)   ( 0.02%) 
[05/03 14:56:20     86s] [NR-eGR] 
[05/03 14:56:20     86s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       total 2D Cap : 952785 = (465426 H, 487359 V)
[05/03 14:56:20     86s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:56:20     86s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:56:20     86s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1687.0M
[05/03 14:56:20     86s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.054, REAL:0.110, MEM:1687.0M
[05/03 14:56:20     86s] OPERPROF: Starting HotSpotCal at level 1, MEM:1687.0M
[05/03 14:56:20     86s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:20     86s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:56:20     86s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:20     86s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:56:20     86s] [hotspot] +------------+---------------+---------------+
[05/03 14:56:20     86s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:56:20     86s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:56:20     86s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1687.0M
[05/03 14:56:20     86s] Skipped repairing congestion.
[05/03 14:56:20     86s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1687.0M
[05/03 14:56:20     86s] Starting Early Global Route wiring: mem = 1687.0M
[05/03 14:56:20     86s] (I)       ============= track Assignment ============
[05/03 14:56:20     86s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Started Greedy Track Assignment ( Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:56:20     86s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] (I)       Run Multi-thread track assignment
[05/03 14:56:20     86s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1687.01 MB )
[05/03 14:56:20     86s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[05/03 14:56:20     86s] [NR-eGR]     M2  (2H) length: 9.947912e+03um, number of vias: 11213
[05/03 14:56:20     86s] [NR-eGR]     M3  (3V) length: 1.374275e+04um, number of vias: 1463
[05/03 14:56:20     86s] [NR-eGR]     M4  (4H) length: 6.998744e+03um, number of vias: 700
[05/03 14:56:20     86s] [NR-eGR]     M5  (5V) length: 3.300220e+03um, number of vias: 377
[05/03 14:56:20     86s] [NR-eGR]     M6  (6H) length: 3.452400e+03um, number of vias: 46
[05/03 14:56:20     86s] [NR-eGR]     M7  (7V) length: 2.929440e+02um, number of vias: 0
[05/03 14:56:20     86s] [NR-eGR] Total length: 3.773497e+04um, number of vias: 21471
[05/03 14:56:20     86s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:20     86s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/03 14:56:20     86s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:20     86s] Early Global Route wiring runtime: 0.04 seconds, mem = 1687.0M
[05/03 14:56:20     86s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.039, REAL:0.039, MEM:1687.0M
[05/03 14:56:20     86s] Clear Wl Manager.
[05/03 14:56:20     86s] Clear WL bound data that no need be kept to net call of ip
[05/03 14:56:20     86s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[05/03 14:56:20     86s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/03 14:56:20     86s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/03 14:56:20     86s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:20     86s] UM:*                                      Congestion Repair
[05/03 14:56:20     86s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/03 14:56:20     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1687.0M
[05/03 14:56:20     86s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:20     86s] OPERPROF:   Starting FgcInit at level 2, MEM:1687.0M
[05/03 14:56:20     86s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1687.0M
[05/03 14:56:20     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1687.0M
[05/03 14:56:20     86s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1687.0M
[05/03 14:56:20     86s] Core basic site is asap7sc7p5t
[05/03 14:56:20     86s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:20     86s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:56:20     86s] SiteArray: use 851,968 bytes
[05/03 14:56:20     86s] SiteArray: current memory after site array memory allocation 1687.8M
[05/03 14:56:20     86s] SiteArray: FP blocked sites are writable
[05/03 14:56:20     86s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:56:20     86s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1687.8M
[05/03 14:56:20     86s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:56:20     86s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1687.8M
[05/03 14:56:20     86s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.060, MEM:1687.8M
[05/03 14:56:20     86s] OPERPROF:     Starting CMU at level 3, MEM:1687.8M
[05/03 14:56:20     86s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:1687.8M
[05/03 14:56:20     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.069, REAL:0.069, MEM:1687.8M
[05/03 14:56:20     86s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1687.8MB).
[05/03 14:56:20     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.081, MEM:1687.8M
[05/03 14:56:20     86s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/03 14:56:20     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:20     87s] UM:*                                      Leaving CCOpt scope - Early Global Route
[05/03 14:56:20     87s]   Leaving CCOpt scope - extractRC...
[05/03 14:56:20     87s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/03 14:56:20     87s] Extraction called for design 'MSDAP' of instances=3309 and nets=4487 using extraction engine 'pre_route' .
[05/03 14:56:20     87s] pre_route RC Extraction called for design MSDAP.
[05/03 14:56:20     87s] RC Extraction called in multi-corner(2) mode.
[05/03 14:56:20     87s] RCMode: PreRoute
[05/03 14:56:20     87s]       RC Corner Indexes            0       1   
[05/03 14:56:20     87s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:56:20     87s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:20     87s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:20     87s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:20     87s] Shrink Factor                : 1.00000
[05/03 14:56:20     87s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:56:20     87s] Using Quantus QRC technology file ...
[05/03 14:56:20     87s] LayerId::1 widthSet size::1
[05/03 14:56:20     87s] LayerId::2 widthSet size::1
[05/03 14:56:20     87s] LayerId::3 widthSet size::1
[05/03 14:56:20     87s] LayerId::4 widthSet size::1
[05/03 14:56:20     87s] LayerId::5 widthSet size::1
[05/03 14:56:20     87s] LayerId::6 widthSet size::1
[05/03 14:56:20     87s] LayerId::7 widthSet size::1
[05/03 14:56:20     87s] LayerId::8 widthSet size::1
[05/03 14:56:20     87s] LayerId::9 widthSet size::1
[05/03 14:56:20     87s] LayerId::10 widthSet size::1
[05/03 14:56:20     87s] Updating RC grid for preRoute extraction ...
[05/03 14:56:20     87s] Initializing multi-corner resistance tables ...
[05/03 14:56:20     87s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1687.824M)
[05/03 14:56:20     87s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/03 14:56:20     87s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:20     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:20     87s] UM:*                                      Leaving CCOpt scope - extractRC
[05/03 14:56:20     87s] Not writing Steiner routes to the DB after clustering cong repair call.
[05/03 14:56:20     87s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 14:56:20     87s] End AAE Lib Interpolated Model. (MEM=1687.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:20     87s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:20     87s]   Clock DAG stats after clustering cong repair call:
[05/03 14:56:20     87s]     cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:20     87s]     cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:20     87s]     cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
[05/03 14:56:20     87s]     sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:20     87s]     wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
[05/03 14:56:20     87s]     wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
[05/03 14:56:20     87s]     hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
[05/03 14:56:20     87s]   Clock DAG net violations after clustering cong repair call: none
[05/03 14:56:20     87s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/03 14:56:20     87s]     Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:20     87s]     Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:20     87s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/03 14:56:20     87s]      Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:20     87s]      Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:20     87s]   Primary reporting skew groups after clustering cong repair call:
[05/03 14:56:20     87s]     skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0, avg=77.2, sd=3.6], skew [28.0 vs 21.0*], 99.4% {68.0, 85.0} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
[05/03 14:56:20     87s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:20     87s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:20     87s]   Skew group summary after clustering cong repair call:
[05/03 14:56:20     87s]     skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2, avg=49.3, sd=2.7], skew [8.4 vs 21.0], 100% {43.8, 52.2} (wid=23.5 ws=8.4) (gid=28.7 gs=0.0)
[05/03 14:56:20     87s]     skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0, avg=77.2, sd=3.6], skew [28.0 vs 21.0*], 99.4% {68.0, 85.0} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
[05/03 14:56:20     87s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.8)
[05/03 14:56:20     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:20     87s] UM:*                                      CongRepair After Initial Clustering
[05/03 14:56:20     87s]   Stage::Clustering done. (took cpu=0:00:01.9 real=0:00:02.0)
[05/03 14:56:21     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:21     87s] UM:*                                      Stage::Clustering
[05/03 14:56:21     87s]   Stage::DRV Fixing...
[05/03 14:56:21     87s]   Fixing clock tree slew time and max cap violations...
[05/03 14:56:21     87s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:56:21     87s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/03 14:56:21     87s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:21     87s]       cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:21     87s]       cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
[05/03 14:56:21     87s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:21     87s]       wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
[05/03 14:56:21     87s]       wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
[05/03 14:56:21     87s]       hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
[05/03 14:56:21     87s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/03 14:56:21     87s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/03 14:56:21     87s]       Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]       Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/03 14:56:21     87s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:21     87s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:21     87s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:21     87s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:21     87s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/03 14:56:21     87s]       skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:21     87s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:21     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:21     87s] UM:*                                      Fixing clock tree slew time and max cap violations
[05/03 14:56:21     87s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/03 14:56:21     87s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:56:21     87s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/03 14:56:21     87s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:21     87s]       cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:21     87s]       cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
[05/03 14:56:21     87s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:21     87s]       wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
[05/03 14:56:21     87s]       wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
[05/03 14:56:21     87s]       hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
[05/03 14:56:21     87s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/03 14:56:21     87s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/03 14:56:21     87s]       Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]       Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/03 14:56:21     87s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:21     87s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:21     87s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0, avg=77.2, sd=3.6], skew [28.0 vs 21.0*], 99.4% {68.0, 85.0} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
[05/03 14:56:21     87s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:21     87s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:21     87s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/03 14:56:21     87s]       skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2, avg=49.3, sd=2.7], skew [8.4 vs 21.0], 100% {43.8, 52.2} (wid=23.5 ws=8.4) (gid=28.7 gs=0.0)
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0, avg=77.2, sd=3.6], skew [28.0 vs 21.0*], 99.4% {68.0, 85.0} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
[05/03 14:56:21     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:21     87s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:21     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:21     87s] UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
[05/03 14:56:21     87s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:56:21     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:21     87s] UM:*                                      Stage::DRV Fixing
[05/03 14:56:21     87s]   Stage::Insertion Delay Reduction...
[05/03 14:56:21     87s]   Removing unnecessary root buffering...
[05/03 14:56:21     87s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/03 14:56:21     87s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:21     87s]       cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:21     87s]       cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
[05/03 14:56:21     87s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:21     87s]       wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
[05/03 14:56:21     87s]       wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
[05/03 14:56:21     87s]       hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
[05/03 14:56:21     87s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/03 14:56:21     87s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/03 14:56:21     87s]       Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]       Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/03 14:56:21     87s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:21     87s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:21     87s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:21     87s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:21     87s]     Skew group summary after 'Removing unnecessary root buffering':
[05/03 14:56:21     87s]       skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:21     87s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:21     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:21     87s] UM:*                                      Removing unnecessary root buffering
[05/03 14:56:21     87s]   Removing unconstrained drivers...
[05/03 14:56:21     87s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/03 14:56:21     87s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:21     87s]       cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:21     87s]       cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
[05/03 14:56:21     87s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:21     87s]       wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
[05/03 14:56:21     87s]       wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
[05/03 14:56:21     87s]       hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
[05/03 14:56:21     87s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/03 14:56:21     87s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/03 14:56:21     87s]       Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]       Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/03 14:56:21     87s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:21     87s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:21     87s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:21     87s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:21     87s]     Skew group summary after 'Removing unconstrained drivers':
[05/03 14:56:21     87s]       skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:21     87s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:21     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:21     87s] UM:*                                      Removing unconstrained drivers
[05/03 14:56:21     87s]   Checking for inverting clock gates...
[05/03 14:56:21     87s]   Checking for inverting clock gates done.
[05/03 14:56:21     87s]   Reducing insertion delay 1...
[05/03 14:56:21     87s] Accumulated time to calculate placeable region: 0.00416
[05/03 14:56:21     87s] Accumulated time to calculate placeable region: 0.00465
[05/03 14:56:21     87s] Accumulated time to calculate placeable region: 0.00539
[05/03 14:56:21     87s] Accumulated time to calculate placeable region: 0.00592
[05/03 14:56:21     87s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/03 14:56:21     87s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:21     87s]       cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:21     87s]       cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
[05/03 14:56:21     87s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:21     87s]       wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
[05/03 14:56:21     87s]       wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
[05/03 14:56:21     87s]       hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
[05/03 14:56:21     87s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/03 14:56:21     87s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/03 14:56:21     87s]       Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]       Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/03 14:56:21     87s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:21     87s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:21     87s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:21     87s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:21     87s]     Skew group summary after 'Reducing insertion delay 1':
[05/03 14:56:21     87s]       skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:21     87s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:21     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:21     87s] UM:*                                      Reducing insertion delay 1
[05/03 14:56:21     87s]   Removing longest path buffering...
[05/03 14:56:21     87s]     Clock DAG stats after 'Removing longest path buffering':
[05/03 14:56:21     87s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:21     87s]       cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
[05/03 14:56:21     87s]       cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
[05/03 14:56:21     87s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:21     87s]       wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
[05/03 14:56:21     87s]       wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
[05/03 14:56:21     87s]       hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
[05/03 14:56:21     87s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/03 14:56:21     87s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/03 14:56:21     87s]       Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]       Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:21     87s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/03 14:56:21     87s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:21     87s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/03 14:56:21     87s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:21     87s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:21     87s]     Skew group summary after 'Removing longest path buffering':
[05/03 14:56:21     87s]       skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
[05/03 14:56:21     87s]       skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
[05/03 14:56:21     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:21     87s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:21     87s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:21     87s] UM:*                                      Removing longest path buffering
[05/03 14:56:21     87s]   Reducing insertion delay 2...
[05/03 14:56:21     88s] Accumulated time to calculate placeable region: 0.00641
[05/03 14:56:21     88s] Accumulated time to calculate placeable region: 0.00682
[05/03 14:56:21     88s] Accumulated time to calculate placeable region: 0.00708
[05/03 14:56:22     88s] Accumulated time to calculate placeable region: 0.00736
[05/03 14:56:22     88s] Path optimization required 482 stage delay updates 
[05/03 14:56:22     88s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/03 14:56:22     88s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:22     88s]       cell areas       : b=139.968um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=143.001um^2
[05/03 14:56:22     88s]       cell capacitance : b=46.926fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.404fF
[05/03 14:56:22     88s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:22     88s]       wire capacitance : top=0.000fF, trunk=9.486fF, leaf=62.219fF, total=71.706fF
[05/03 14:56:22     88s]       wire lengths     : top=0.000um, trunk=455.032um, leaf=2788.615um, total=3243.647um
[05/03 14:56:22     88s]       hp wire lengths  : top=0.000um, trunk=170.856um, leaf=1975.248um, total=2146.104um
[05/03 14:56:22     88s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/03 14:56:22     88s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/03 14:56:22     88s]       Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:22     88s]       Leaf  : target=59.7ps count=19 avg=37.6ps sd=12.4ps min=12.4ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:22     88s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/03 14:56:22     88s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:22     88s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:22     88s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/03 14:56:22     88s]       skew_group Sclk/my_constraint_mode: insertion delay [min=55.7, max=82.2, avg=76.5, sd=3.4], skew [26.5 vs 21.0*], 99.4% {68.1, 82.2} (wid=37.8 ws=23.9) (gid=58.6 gs=19.3)
[05/03 14:56:22     88s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:22     88s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:22     88s]     Skew group summary after 'Reducing insertion delay 2':
[05/03 14:56:22     88s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6, avg=32.4, sd=4.1], skew [13.0 vs 21.0], 100% {25.6, 38.6} (wid=22.0 ws=13.0) (gid=16.6 gs=0.0)
[05/03 14:56:22     88s]       skew_group Sclk/my_constraint_mode: insertion delay [min=55.7, max=82.2, avg=76.5, sd=3.4], skew [26.5 vs 21.0*], 99.4% {68.1, 82.2} (wid=37.8 ws=23.9) (gid=58.6 gs=19.3)
[05/03 14:56:22     88s]     Legalizer API calls during this step: 229 succeeded with high effort: 229 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:22     88s]   Reducing insertion delay 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/03 14:56:22     88s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:22     88s] UM:*                                      Reducing insertion delay 2
[05/03 14:56:22     88s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/03 14:56:22     88s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:22     88s] UM:*                                      Stage::Insertion Delay Reduction
[05/03 14:56:22     88s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.4 real=0:00:03.6)
[05/03 14:56:22     88s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:22     88s] UM:*                                      CCOpt::Phase::Construction
[05/03 14:56:22     88s]   CCOpt::Phase::Implementation...
[05/03 14:56:22     88s]   Stage::Reducing Power...
[05/03 14:56:22     88s]   Improving clock tree routing...
[05/03 14:56:22     88s]     Iteration 1...
[05/03 14:56:22     88s]     Iteration 1 done.
[05/03 14:56:22     88s]     Clock DAG stats after 'Improving clock tree routing':
[05/03 14:56:22     88s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:22     88s]       cell areas       : b=139.968um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=143.001um^2
[05/03 14:56:22     88s]       cell capacitance : b=46.926fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.404fF
[05/03 14:56:22     88s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:22     88s]       wire capacitance : top=0.000fF, trunk=9.486fF, leaf=62.219fF, total=71.706fF
[05/03 14:56:22     88s]       wire lengths     : top=0.000um, trunk=455.032um, leaf=2788.615um, total=3243.647um
[05/03 14:56:22     88s]       hp wire lengths  : top=0.000um, trunk=170.856um, leaf=1975.248um, total=2146.104um
[05/03 14:56:22     88s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/03 14:56:22     88s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/03 14:56:22     88s]       Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:22     88s]       Leaf  : target=59.7ps count=19 avg=37.6ps sd=12.4ps min=12.4ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:22     88s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/03 14:56:22     88s]        Bufs: BUFx24_ASAP7_75t_SL: 20 
[05/03 14:56:22     88s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:22     88s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/03 14:56:22     88s]       skew_group Sclk/my_constraint_mode: insertion delay [min=55.7, max=82.2]
[05/03 14:56:22     88s]       min path sink: Data_mem_R/mem_0_1/CE
[05/03 14:56:22     88s]       max path sink: main_ctrl/count_coeff_reg[4]/CLK
[05/03 14:56:22     88s]     Skew group summary after 'Improving clock tree routing':
[05/03 14:56:22     88s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
[05/03 14:56:22     88s]       skew_group Sclk/my_constraint_mode: insertion delay [min=55.7, max=82.2]
[05/03 14:56:22     88s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:22     88s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:22     88s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:22     88s] UM:*                                      Improving clock tree routing
[05/03 14:56:22     88s]   Reducing clock tree power 1...
[05/03 14:56:22     88s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/03 14:56:22     89s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:22     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:22     89s] UM:*                                      Legalizing clock trees
[05/03 14:56:22     89s]     100% 
[05/03 14:56:22     89s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/03 14:56:22     89s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:22     89s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:22     89s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:22     89s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:22     89s]       wire capacitance : top=0.000fF, trunk=9.486fF, leaf=62.278fF, total=71.764fF
[05/03 14:56:22     89s]       wire lengths     : top=0.000um, trunk=455.032um, leaf=2791.207um, total=3246.239um
[05/03 14:56:22     89s]       hp wire lengths  : top=0.000um, trunk=170.856um, leaf=1975.248um, total=2146.104um
[05/03 14:56:22     89s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/03 14:56:22     89s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/03 14:56:22     89s]       Trunk : target=59.7ps count=4 avg=27.0ps sd=6.6ps min=22.2ps max=36.6ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:22     89s]       Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.6ps min=13.8ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:22     89s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/03 14:56:22     89s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:22     89s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:22     89s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/03 14:56:22     89s]       skew_group Sclk/my_constraint_mode: insertion delay [min=60.6, max=82.1]
[05/03 14:56:22     89s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:22     89s]       max path sink: main_ctrl/count_data_reg[7]/CLK
[05/03 14:56:22     89s]     Skew group summary after 'Reducing clock tree power 1':
[05/03 14:56:22     89s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
[05/03 14:56:22     89s]       skew_group Sclk/my_constraint_mode: insertion delay [min=60.6, max=82.1]
[05/03 14:56:22     89s]     Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:22     89s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:56:22     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:22     89s] UM:*                                      Reducing clock tree power 1
[05/03 14:56:22     89s]   Reducing clock tree power 2...
[05/03 14:56:22     89s] Path optimization required 56 stage delay updates 
[05/03 14:56:22     89s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/03 14:56:22     89s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:22     89s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:22     89s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:22     89s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:22     89s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:22     89s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:22     89s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:22     89s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/03 14:56:22     89s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/03 14:56:22     89s]       Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:22     89s]       Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:22     89s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/03 14:56:22     89s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:22     89s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:22     89s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/03 14:56:22     89s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1, avg=76.5, sd=3.2], skew [20.5 vs 21.0], 100% {61.6, 82.1} (wid=37.8 ws=23.6) (gid=64.3 gs=25.1)
[05/03 14:56:22     89s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:22     89s]       max path sink: main_ctrl/count_data_reg[7]/CLK
[05/03 14:56:22     89s]     Skew group summary after 'Reducing clock tree power 2':
[05/03 14:56:22     89s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6, avg=32.4, sd=4.1], skew [13.0 vs 21.0], 100% {25.6, 38.6} (wid=22.0 ws=13.0) (gid=16.6 gs=0.0)
[05/03 14:56:22     89s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1, avg=76.5, sd=3.2], skew [20.5 vs 21.0], 100% {61.6, 82.1} (wid=37.8 ws=23.6) (gid=64.3 gs=25.1)
[05/03 14:56:22     89s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:22     89s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:23     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     89s] UM:*                                      Reducing clock tree power 2
[05/03 14:56:23     89s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/03 14:56:23     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     89s] UM:*                                      Stage::Reducing Power
[05/03 14:56:23     89s]   Stage::Balancing...
[05/03 14:56:23     89s]   Approximately balancing fragments step...
[05/03 14:56:23     89s]     Resolve constraints - Approximately balancing fragments...
[05/03 14:56:23     89s]     Resolving skew group constraints...
[05/03 14:56:23     89s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
[05/03 14:56:23     89s]     Resolving skew group constraints done.
[05/03 14:56:23     89s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:23     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     89s] UM:*                                      Resolve constraints - Approximately balancing fragments
[05/03 14:56:23     89s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/03 14:56:23     89s]     Trial balancer estimated the amount of delay to be added in balancing: 0.0ps
[05/03 14:56:23     89s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:23     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     89s] UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
[05/03 14:56:23     89s]     Approximately balancing fragments...
[05/03 14:56:23     89s]       Moving gates to improve sub-tree skew...
[05/03 14:56:23     89s]         Tried: 24 Succeeded: 0
[05/03 14:56:23     89s]         Topology Tried: 0 Succeeded: 0
[05/03 14:56:23     89s]         0 Succeeded with SS ratio
[05/03 14:56:23     89s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/03 14:56:23     89s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/03 14:56:23     89s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/03 14:56:23     89s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:23     89s]           cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:23     89s]           cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:23     89s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:23     89s]           wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:23     89s]           wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:23     89s]           hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:23     89s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/03 14:56:23     89s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/03 14:56:23     89s]           Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]           Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/03 14:56:23     89s]            Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:23     89s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:23     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     89s] UM:*                                      Moving gates to improve sub-tree skew
[05/03 14:56:23     89s]       Approximately balancing fragments bottom up...
[05/03 14:56:23     89s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:56:23     89s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/03 14:56:23     89s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:23     89s]           cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:23     89s]           cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:23     89s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:23     89s]           wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:23     89s]           wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:23     89s]           hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:23     89s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/03 14:56:23     89s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/03 14:56:23     89s]           Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]           Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/03 14:56:23     89s]            Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:23     89s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:23     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     89s] UM:*                                      Approximately balancing fragments bottom up
[05/03 14:56:23     89s]       Approximately balancing fragments, wire and cell delays...
[05/03 14:56:23     89s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/03 14:56:23     89s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/03 14:56:23     89s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:23     89s]           cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:23     89s]           cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:23     89s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:23     89s]           wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:23     89s]           wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:23     89s]           hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:23     89s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/03 14:56:23     89s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/03 14:56:23     89s]           Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]           Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/03 14:56:23     89s]            Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/03 14:56:23     89s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:23     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     89s] UM:*                                      Approximately balancing fragments, wire and cell delays
[05/03 14:56:23     89s]     Approximately balancing fragments done.
[05/03 14:56:23     89s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/03 14:56:23     89s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:23     89s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:23     89s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:23     89s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:23     89s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:23     89s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:23     89s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:23     89s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/03 14:56:23     89s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/03 14:56:23     89s]       Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]       Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/03 14:56:23     89s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:23     89s]   Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/03 14:56:23     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     89s] UM:*                                      Approximately balancing fragments step
[05/03 14:56:23     89s]   Clock DAG stats after Approximately balancing fragments:
[05/03 14:56:23     89s]     cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:23     89s]     cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:23     89s]     cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:23     89s]     sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:23     89s]     wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:23     89s]     wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:23     89s]     hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:23     89s]   Clock DAG net violations after Approximately balancing fragments: none
[05/03 14:56:23     89s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/03 14:56:23     89s]     Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]     Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     89s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/03 14:56:23     89s]      Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]      Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     89s]   Primary reporting skew groups after Approximately balancing fragments:
[05/03 14:56:23     89s]     skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
[05/03 14:56:23     89s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:23     89s]       max path sink: main_ctrl/count_data_reg[7]/CLK
[05/03 14:56:23     89s]   Skew group summary after Approximately balancing fragments:
[05/03 14:56:23     89s]     skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
[05/03 14:56:23     89s]     skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
[05/03 14:56:23     89s]   Improving fragments clock skew...
[05/03 14:56:23     90s]     Clock DAG stats after 'Improving fragments clock skew':
[05/03 14:56:23     90s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:23     90s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:23     90s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:23     90s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:23     90s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:23     90s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:23     90s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:23     90s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/03 14:56:23     90s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/03 14:56:23     90s]       Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     90s]       Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     90s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/03 14:56:23     90s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     90s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     90s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/03 14:56:23     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
[05/03 14:56:23     90s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:23     90s]       max path sink: main_ctrl/count_data_reg[7]/CLK
[05/03 14:56:23     90s]     Skew group summary after 'Improving fragments clock skew':
[05/03 14:56:23     90s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
[05/03 14:56:23     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
[05/03 14:56:23     90s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:23     90s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:23     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     90s] UM:*                                      Improving fragments clock skew
[05/03 14:56:23     90s]   Approximately balancing step...
[05/03 14:56:23     90s]     Resolve constraints - Approximately balancing...
[05/03 14:56:23     90s]     Resolving skew group constraints...
[05/03 14:56:23     90s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
[05/03 14:56:23     90s]     Resolving skew group constraints done.
[05/03 14:56:23     90s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:23     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     90s] UM:*                                      Resolve constraints - Approximately balancing
[05/03 14:56:23     90s]     Approximately balancing...
[05/03 14:56:23     90s]       Approximately balancing, wire and cell delays...
[05/03 14:56:23     90s]       Approximately balancing, wire and cell delays, iteration 1...
[05/03 14:56:23     90s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/03 14:56:23     90s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:23     90s]           cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:23     90s]           cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:23     90s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:23     90s]           wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:23     90s]           wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:23     90s]           hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:23     90s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/03 14:56:23     90s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/03 14:56:23     90s]           Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     90s]           Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     90s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/03 14:56:23     90s]            Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     90s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     90s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/03 14:56:23     90s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:23     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:23     90s] UM:*                                      Approximately balancing, wire and cell delays
[05/03 14:56:23     90s]     Approximately balancing done.
[05/03 14:56:23     90s]     Clock DAG stats after 'Approximately balancing step':
[05/03 14:56:23     90s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:23     90s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:23     90s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:23     90s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:23     90s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:23     90s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:23     90s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:23     90s]     Clock DAG net violations after 'Approximately balancing step': none
[05/03 14:56:23     90s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/03 14:56:23     90s]       Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     90s]       Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:23     90s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/03 14:56:23     90s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     90s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:23     90s]     Primary reporting skew groups after 'Approximately balancing step':
[05/03 14:56:23     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
[05/03 14:56:23     90s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:23     90s]       max path sink: main_ctrl/count_data_reg[7]/CLK
[05/03 14:56:23     90s]     Skew group summary after 'Approximately balancing step':
[05/03 14:56:23     90s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
[05/03 14:56:23     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
[05/03 14:56:23     90s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:23     90s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:56:24     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:24     90s] UM:*                                      Approximately balancing step
[05/03 14:56:24     90s]   Fixing clock tree overload...
[05/03 14:56:24     90s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:56:24     90s]     Clock DAG stats after 'Fixing clock tree overload':
[05/03 14:56:24     90s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:24     90s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:24     90s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:24     90s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:24     90s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:24     90s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:24     90s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:24     90s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/03 14:56:24     90s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/03 14:56:24     90s]       Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]       Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/03 14:56:24     90s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
[05/03 14:56:24     90s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:24     90s]       max path sink: main_ctrl/count_data_reg[7]/CLK
[05/03 14:56:24     90s]     Skew group summary after 'Fixing clock tree overload':
[05/03 14:56:24     90s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
[05/03 14:56:24     90s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:24     90s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:24     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:24     90s] UM:*                                      Fixing clock tree overload
[05/03 14:56:24     90s]   Approximately balancing paths...
[05/03 14:56:24     90s]     Added 0 buffers.
[05/03 14:56:24     90s]     Clock DAG stats after 'Approximately balancing paths':
[05/03 14:56:24     90s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:24     90s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:24     90s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:24     90s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:24     90s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:24     90s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:24     90s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:24     90s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/03 14:56:24     90s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/03 14:56:24     90s]       Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]       Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/03 14:56:24     90s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1, avg=76.5, sd=3.2], skew [20.5 vs 21.0], 100% {61.6, 82.1} (wid=37.8 ws=23.6) (gid=64.3 gs=25.1)
[05/03 14:56:24     90s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:24     90s]       max path sink: main_ctrl/count_data_reg[7]/CLK
[05/03 14:56:24     90s]     Skew group summary after 'Approximately balancing paths':
[05/03 14:56:24     90s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6, avg=32.4, sd=4.1], skew [13.0 vs 21.0], 100% {25.6, 38.6} (wid=22.0 ws=13.0) (gid=16.6 gs=0.0)
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1, avg=76.5, sd=3.2], skew [20.5 vs 21.0], 100% {61.6, 82.1} (wid=37.8 ws=23.6) (gid=64.3 gs=25.1)
[05/03 14:56:24     90s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:24     90s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:24     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:24     90s] UM:*                                      Approximately balancing paths
[05/03 14:56:24     90s]   Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/03 14:56:24     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:24     90s] UM:*                                      Stage::Balancing
[05/03 14:56:24     90s]   Stage::Polishing...
[05/03 14:56:24     90s]   Merging balancing drivers for power...
[05/03 14:56:24     90s]     Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 14:56:24     90s]     Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:24     90s]     Tried: 24 Succeeded: 0
[05/03 14:56:24     90s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/03 14:56:24     90s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:24     90s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:24     90s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:24     90s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:24     90s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:24     90s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:24     90s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:24     90s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/03 14:56:24     90s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/03 14:56:24     90s]       Trunk : target=59.7ps count=4 avg=27.0ps sd=6.6ps min=22.2ps max=36.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]       Leaf  : target=59.7ps count=19 avg=38.2ps sd=11.5ps min=15.1ps max=54.7ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/03 14:56:24     90s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.3, max=82.1]
[05/03 14:56:24     90s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:24     90s]       max path sink: main_ctrl/count_rj_reg[0]/CLK
[05/03 14:56:24     90s]     Skew group summary after 'Merging balancing drivers for power':
[05/03 14:56:24     90s]       skew_group Dclk/my_constraint_mode: insertion delay [min=30.2, max=41.8]
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.3, max=82.1]
[05/03 14:56:24     90s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:24     90s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:24     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:24     90s] UM:*                                      Merging balancing drivers for power
[05/03 14:56:24     90s]   Checking for inverting clock gates...
[05/03 14:56:24     90s]   Checking for inverting clock gates done.
[05/03 14:56:24     90s]   Improving clock skew...
[05/03 14:56:24     90s]     Clock DAG stats after 'Improving clock skew':
[05/03 14:56:24     90s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:24     90s]       cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
[05/03 14:56:24     90s]       cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
[05/03 14:56:24     90s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:24     90s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
[05/03 14:56:24     90s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
[05/03 14:56:24     90s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:24     90s]     Clock DAG net violations after 'Improving clock skew': none
[05/03 14:56:24     90s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/03 14:56:24     90s]       Trunk : target=59.7ps count=4 avg=27.0ps sd=6.6ps min=22.2ps max=36.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]       Leaf  : target=59.7ps count=19 avg=38.2ps sd=11.5ps min=15.1ps max=54.7ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/03 14:56:24     90s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]     Primary reporting skew groups after 'Improving clock skew':
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.3, max=82.1, avg=76.4, sd=3.3], skew [20.8 vs 21.0], 100% {61.3, 82.1} (wid=37.9 ws=23.6) (gid=63.3 gs=24.4)
[05/03 14:56:24     90s]       min path sink: R_mem_R/mem_0_0/CE1
[05/03 14:56:24     90s]       max path sink: main_ctrl/count_rj_reg[0]/CLK
[05/03 14:56:24     90s]     Skew group summary after 'Improving clock skew':
[05/03 14:56:24     90s]       skew_group Dclk/my_constraint_mode: insertion delay [min=30.2, max=41.8, avg=36.0, sd=3.6], skew [11.6 vs 21.0], 100% {30.2, 41.8} (wid=20.8 ws=11.6) (gid=21.0 gs=0.0)
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=61.3, max=82.1, avg=76.4, sd=3.3], skew [20.8 vs 21.0], 100% {61.3, 82.1} (wid=37.9 ws=23.6) (gid=63.3 gs=24.4)
[05/03 14:56:24     90s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:24     90s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:24     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:24     90s] UM:*                                      Improving clock skew
[05/03 14:56:24     90s]   Reducing clock tree power 3...
[05/03 14:56:24     90s]     Initial gate capacitance is (rise=413.879fF fall=414.098fF).
[05/03 14:56:24     90s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/03 14:56:24     90s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:24     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:24     90s] UM:*                                      Legalizing clock trees
[05/03 14:56:24     90s]     100% 
[05/03 14:56:24     90s]     Stopping in iteration 1: unable to make further power recovery in this step.
[05/03 14:56:24     90s]     Iteration 1: gate capacitance is (rise=412.636fF fall=412.844fF).
[05/03 14:56:24     90s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/03 14:56:24     90s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:24     90s]       cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
[05/03 14:56:24     90s]       cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
[05/03 14:56:24     90s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:24     90s]       wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.574fF, total=72.211fF
[05/03 14:56:24     90s]       wire lengths     : top=0.000um, trunk=461.512um, leaf=2802.871um, total=3264.383um
[05/03 14:56:24     90s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:24     90s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/03 14:56:24     90s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/03 14:56:24     90s]       Trunk : target=59.7ps count=4 avg=26.6ps sd=5.9ps min=22.2ps max=35.2ps {4 <= 35.8ps, 0 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]       Leaf  : target=59.7ps count=19 avg=39.0ps sd=10.5ps min=21.0ps max=54.7ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     90s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/03 14:56:24     90s]        Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
[05/03 14:56:24     90s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     90s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=84.5, avg=76.2, sd=3.3], skew [17.7 vs 21.0], 100% {66.8, 84.5} (wid=37.9 ws=23.9) (gid=63.2 gs=24.7)
[05/03 14:56:24     90s]       min path sink: Co_mem_R/mem_0_1/CE
[05/03 14:56:24     90s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:24     90s]     Skew group summary after 'Reducing clock tree power 3':
[05/03 14:56:24     90s]       skew_group Dclk/my_constraint_mode: insertion delay [min=30.2, max=41.8, avg=36.0, sd=3.6], skew [11.6 vs 21.0], 100% {30.2, 41.8} (wid=20.8 ws=11.6) (gid=21.0 gs=0.0)
[05/03 14:56:24     90s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=84.5, avg=76.2, sd=3.3], skew [17.7 vs 21.0], 100% {66.8, 84.5} (wid=37.9 ws=23.9) (gid=63.2 gs=24.7)
[05/03 14:56:24     90s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:24     90s]     {Dclk/my_constraint_mode,WC: 38.8 -> 41.8, Sclk/my_constraint_mode,WC: 82.3 -> 84.5}Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:24     90s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:56:24     91s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:24     91s] UM:*                                      Reducing clock tree power 3
[05/03 14:56:24     91s]   Improving insertion delay...
[05/03 14:56:24     91s]     Clock DAG stats after 'Improving insertion delay':
[05/03 14:56:24     91s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:24     91s]       cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
[05/03 14:56:24     91s]       cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
[05/03 14:56:24     91s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:24     91s]       wire capacitance : top=0.000fF, trunk=10.001fF, leaf=62.615fF, total=72.615fF
[05/03 14:56:24     91s]       wire lengths     : top=0.000um, trunk=479.656um, leaf=2804.383um, total=3284.039um
[05/03 14:56:24     91s]       hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
[05/03 14:56:24     91s]     Clock DAG net violations after 'Improving insertion delay': none
[05/03 14:56:24     91s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/03 14:56:24     91s]       Trunk : target=59.7ps count=4 avg=27.7ps sd=5.2ps min=23.3ps max=35.2ps {4 <= 35.8ps, 0 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     91s]       Leaf  : target=59.7ps count=19 avg=38.8ps sd=10.4ps min=21.0ps max=53.0ps {9 <= 35.8ps, 5 <= 47.8ps, 5 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:24     91s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/03 14:56:24     91s]        Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
[05/03 14:56:24     91s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:24     91s]     Primary reporting skew groups after 'Improving insertion delay':
[05/03 14:56:24     91s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=84.5, avg=76.2, sd=3.3], skew [17.7 vs 21.0], 100% {66.8, 84.5} (wid=37.9 ws=23.9) (gid=63.2 gs=24.7)
[05/03 14:56:24     91s]       min path sink: Co_mem_R/mem_0_1/CE
[05/03 14:56:24     91s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:24     91s]     Skew group summary after 'Improving insertion delay':
[05/03 14:56:24     91s]       skew_group Dclk/my_constraint_mode: insertion delay [min=29.2, max=39.5, avg=36.3, sd=3.2], skew [10.3 vs 21.0], 100% {29.2, 39.5} (wid=20.1 ws=10.3) (gid=19.4 gs=0.0)
[05/03 14:56:24     91s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=84.5, avg=76.2, sd=3.3], skew [17.7 vs 21.0], 100% {66.8, 84.5} (wid=37.9 ws=23.9) (gid=63.2 gs=24.7)
[05/03 14:56:24     91s]     BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:24     91s]     {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.5}Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:24     91s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:56:25     91s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:25     91s] UM:*                                      Improving insertion delay
[05/03 14:56:25     91s]   Wire Opt OverFix...
[05/03 14:56:25     91s]     Wire Reduction extra effort...
[05/03 14:56:25     91s]       Artificially removing short and long paths...
[05/03 14:56:25     91s]         BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]         {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.5}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:25     91s]       Global shorten wires A0...
[05/03 14:56:25     91s]         BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]         {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.5}Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:25     91s]       Move For Wirelength - core...
[05/03 14:56:25     91s]         Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=2, resolved=19, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=12, accepted=6
[05/03 14:56:25     91s]         Max accepted move=76.248um, total accepted move=247.104um, average move=41.184um
[05/03 14:56:25     91s]         Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=1, resolved=19, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=14, accepted=3
[05/03 14:56:25     91s]         Max accepted move=13.608um, total accepted move=39.744um, average move=13.248um
[05/03 14:56:25     91s]         Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=2, resolved=17, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=11, accepted=3
[05/03 14:56:25     91s]         Max accepted move=23.112um, total accepted move=42.552um, average move=14.184um
[05/03 14:56:25     91s]         BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]         {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]       Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/03 14:56:25     91s]       Global shorten wires A1...
[05/03 14:56:25     91s]         BalancingStep Global shorten wires A1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]         {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:25     91s]       Move For Wirelength - core...
[05/03 14:56:25     91s]         Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=1, accepted=1
[05/03 14:56:25     91s]         Max accepted move=12.960um, total accepted move=12.960um, average move=12.960um
[05/03 14:56:25     91s]         Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=3, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=0, accepted=0
[05/03 14:56:25     91s]         Max accepted move=0.000um, total accepted move=0.000um
[05/03 14:56:25     91s]         BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]         {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:25     91s]       Global shorten wires B...
[05/03 14:56:25     91s]         Modifying slew-target multiplier from 1 to 0.95
[05/03 14:56:25     91s]         Reverting slew-target multiplier from 0.95 to 1
[05/03 14:56:25     91s]         BalancingStep Global shorten wires B has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]         {Dclk/my_constraint_mode,WC: 38.8 -> 39.3, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:25     91s]       Move For Wirelength - branch...
[05/03 14:56:25     91s]         Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[05/03 14:56:25     91s]         Max accepted move=0.000um, total accepted move=0.000um
[05/03 14:56:25     91s]         BalancingStep Move For Wirelength - branch has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]         {Dclk/my_constraint_mode,WC: 38.8 -> 39.3, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:25     91s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/03 14:56:25     91s]         cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:25     91s]         cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
[05/03 14:56:25     91s]         cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
[05/03 14:56:25     91s]         sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:25     91s]         wire capacitance : top=0.000fF, trunk=11.157fF, leaf=55.604fF, total=66.761fF
[05/03 14:56:25     91s]         wire lengths     : top=0.000um, trunk=533.692um, leaf=2467.386um, total=3001.078um
[05/03 14:56:25     91s]         hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:56:25     91s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/03 14:56:25     91s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/03 14:56:25     91s]         Trunk : target=59.7ps count=4 avg=29.1ps sd=7.1ps min=22.9ps max=37.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:25     91s]         Leaf  : target=59.7ps count=19 avg=35.4ps sd=15.0ps min=12.1ps max=58.6ps {11 <= 35.8ps, 2 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/03 14:56:25     91s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/03 14:56:25     91s]          Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
[05/03 14:56:25     91s]          Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:25     91s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/03 14:56:25     91s]         skew_group Sclk/my_constraint_mode: insertion delay [min=64.8, max=84.4, avg=75.8, sd=4.1], skew [19.6 vs 21.0], 100% {64.8, 84.4} (wid=37.5 ws=28.9) (gid=64.2 gs=24.3)
[05/03 14:56:25     91s]       min path sink: Co_mem_R/mem_0_1/CE
[05/03 14:56:25     91s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:25     91s]       Skew group summary after 'Wire Reduction extra effort':
[05/03 14:56:25     91s]         skew_group Dclk/my_constraint_mode: insertion delay [min=26.2, max=39.3, avg=33.5, sd=3.8], skew [13.1 vs 21.0], 100% {26.2, 39.3} (wid=21.6 ws=13.1) (gid=17.7 gs=0.0)
[05/03 14:56:25     91s]         skew_group Sclk/my_constraint_mode: insertion delay [min=64.8, max=84.4, avg=75.8, sd=4.1], skew [19.6 vs 21.0], 100% {64.8, 84.4} (wid=37.5 ws=28.9) (gid=64.2 gs=24.3)
[05/03 14:56:25     91s]       BalancingStep Wire Reduction extra effort has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]       {Dclk/my_constraint_mode,WC: 38.8 -> 39.3, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]     Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/03 14:56:25     91s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:25     91s] UM:*                                      Wire Reduction extra effort
[05/03 14:56:25     91s]     Optimizing orientation...
[05/03 14:56:25     91s]     FlipOpt...
[05/03 14:56:25     91s]     Optimizing orientation on clock cells...
[05/03 14:56:25     91s]       Orientation Wirelength Optimization: Attempted = 24 , Succeeded = 7 , Wirelength increased = 14 , CannotMove = 3 , Illegal = 0 , Other = 0
[05/03 14:56:25     91s]     Optimizing orientation on clock cells done.
[05/03 14:56:25     91s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:25     91s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:25     91s] UM:*                                      FlipOpt
[05/03 14:56:25     91s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:25     91s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:25     91s] UM:*                                      Optimizing orientation
[05/03 14:56:25     91s]     Clock DAG stats after 'Wire Opt OverFix':
[05/03 14:56:25     91s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:25     91s]       cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
[05/03 14:56:25     91s]       cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
[05/03 14:56:25     91s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:25     91s]       wire capacitance : top=0.000fF, trunk=10.889fF, leaf=55.324fF, total=66.213fF
[05/03 14:56:25     91s]       wire lengths     : top=0.000um, trunk=519.636um, leaf=2461.026um, total=2980.662um
[05/03 14:56:25     91s]       hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:56:25     91s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/03 14:56:25     91s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/03 14:56:25     91s]       Trunk : target=59.7ps count=4 avg=28.3ps sd=6.9ps min=22.3ps max=35.8ps {4 <= 35.8ps, 0 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:25     91s]       Leaf  : target=59.7ps count=19 avg=36.2ps sd=15.1ps min=12.1ps max=55.2ps {10 <= 35.8ps, 2 <= 47.8ps, 5 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:25     91s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/03 14:56:25     91s]        Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
[05/03 14:56:25     91s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:25     91s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/03 14:56:25     91s]       skew_group Sclk/my_constraint_mode: insertion delay [min=65.9, max=84.7, avg=75.1, sd=3.9], skew [18.8 vs 21.0], 100% {65.9, 84.7} (wid=36.5 ws=28.0) (gid=64.7 gs=24.7)
[05/03 14:56:25     91s]       min path sink: Co_mem_L/mem_0_2/CE
[05/03 14:56:25     91s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:25     91s]     Skew group summary after 'Wire Opt OverFix':
[05/03 14:56:25     91s]       skew_group Dclk/my_constraint_mode: insertion delay [min=25.9, max=39.1, avg=33.3, sd=3.8], skew [13.2 vs 21.0], 100% {25.9, 39.1} (wid=21.4 ws=13.2) (gid=17.7 gs=0.0)
[05/03 14:56:25     91s]       skew_group Sclk/my_constraint_mode: insertion delay [min=65.9, max=84.7, avg=75.1, sd=3.9], skew [18.8 vs 21.0], 100% {65.9, 84.7} (wid=36.5 ws=28.0) (gid=64.7 gs=24.7)
[05/03 14:56:25     91s]     BalancingStep Wire Opt OverFix has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:25     91s]     {Dclk/my_constraint_mode,WC: 38.8 -> 39.1, Sclk/my_constraint_mode,WC: 82.3 -> 84.7}Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:25     91s]   Wire Opt OverFix done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/03 14:56:25     92s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:25     92s] UM:*                                      Wire Opt OverFix
[05/03 14:56:25     92s]   Total capacitance is (rise=478.849fF fall=479.057fF), of which (rise=66.213fF fall=66.213fF) is wire, and (rise=412.636fF fall=412.844fF) is gate.
[05/03 14:56:25     92s]   Stage::Polishing done. (took cpu=0:00:01.5 real=0:00:01.5)
[05/03 14:56:25     92s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:25     92s] UM:*                                      Stage::Polishing
[05/03 14:56:25     92s]   Stage::Updating netlist...
[05/03 14:56:25     92s]   Reset timing graph...
[05/03 14:56:25     92s] Ignoring AAE DB Resetting ...
[05/03 14:56:25     92s]   Reset timing graph done.
[05/03 14:56:25     92s]   Setting non-default rules before calling refine place.
[05/03 14:56:25     92s] OPERPROF: Starting FgcCleanup at level 1, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1729.1M
[05/03 14:56:25     92s]   Leaving CCOpt scope - ClockRefiner...
[05/03 14:56:25     92s] Assigned high priority to 21 cells.
[05/03 14:56:25     92s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[05/03 14:56:25     92s]   Performing Clock Only Refine Place.
[05/03 14:56:25     92s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1729.1M
[05/03 14:56:25     92s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:25     92s] OPERPROF:     Starting FgcInit at level 3, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:     Finished FgcInit at level 3, CPU:0.003, REAL:0.003, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1729.1M
[05/03 14:56:25     92s] Info: 21 insts are soft-fixed.
[05/03 14:56:25     92s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:25     92s] OPERPROF:       Starting CMU at level 4, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.069, REAL:0.069, MEM:1729.1M
[05/03 14:56:25     92s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1729.1MB).
[05/03 14:56:25     92s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.080, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.080, MEM:1729.1M
[05/03 14:56:25     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.5
[05/03 14:56:25     92s] OPERPROF: Starting RefinePlace at level 1, MEM:1729.1M
[05/03 14:56:25     92s] *** Starting place_detail (0:01:32 mem=1729.1M) ***
[05/03 14:56:25     92s] Total net bbox length = 3.353e+04 (1.839e+04 1.515e+04) (ext = 1.866e+03)
[05/03 14:56:25     92s] Info: 21 insts are soft-fixed.
[05/03 14:56:25     92s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:25     92s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:56:25     92s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:56:25     92s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:25     92s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1729.1M
[05/03 14:56:25     92s] Starting refinePlace ...
[05/03 14:56:25     92s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:25     92s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1729.1MB
[05/03 14:56:25     92s] Statistics of distance of Instance movement in refine placement:
[05/03 14:56:25     92s]   maximum (X+Y) =         0.00 um
[05/03 14:56:25     92s]   mean    (X+Y) =         0.00 um
[05/03 14:56:25     92s] Total instances moved : 0
[05/03 14:56:25     92s] Summary Report:
[05/03 14:56:25     92s] Instances move: 0 (out of 2205 movable)
[05/03 14:56:25     92s] Instances flipped: 0
[05/03 14:56:25     92s] Mean displacement: 0.00 um
[05/03 14:56:25     92s] Max displacement: 0.00 um 
[05/03 14:56:25     92s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:1729.1M
[05/03 14:56:25     92s] Total net bbox length = 3.353e+04 (1.839e+04 1.515e+04) (ext = 1.866e+03)
[05/03 14:56:25     92s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1729.1MB
[05/03 14:56:25     92s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1729.1MB) @(0:01:32 - 0:01:32).
[05/03 14:56:25     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.5
[05/03 14:56:25     92s] *** Finished place_detail (0:01:32 mem=1729.1M) ***
[05/03 14:56:25     92s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF: Starting FgcCleanup at level 1, MEM:1729.1M
[05/03 14:56:25     92s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1729.1M
[05/03 14:56:25     92s]   Moved 0, flipped 0 and cell swapped 0 of 413 clock instance(s) during refinement.
[05/03 14:56:25     92s] Moved 0 and flipped 0 of 21 clock instances (excluding sinks) during refinement
[05/03 14:56:25     92s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/03 14:56:25     92s] Moved 0 and flipped 0 of 392 clock sinks during refinement.
[05/03 14:56:25     92s]   The largest move was 0 microns for .
[05/03 14:56:25     92s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/03 14:56:25     92s] Revert refine place priority changes on 0 cells.
[05/03 14:56:25     92s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:26     92s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:26     92s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[05/03 14:56:26     92s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:56:26     92s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:26     92s] UM:*                                      Stage::Updating netlist
[05/03 14:56:26     92s]   CCOpt::Phase::Implementation done. (took cpu=0:00:03.6 real=0:00:03.6)
[05/03 14:56:26     92s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:26     92s] UM:*                                      CCOpt::Phase::Implementation
[05/03 14:56:26     92s]   CCOpt::Phase::eGRPC...
[05/03 14:56:26     92s]   eGR Post Conditioning loop iteration 0...
[05/03 14:56:26     92s]     Clock implementation routing...
[05/03 14:56:26     92s]       Leaving CCOpt scope - Routing Tools...
[05/03 14:56:26     92s] Net route status summary:
[05/03 14:56:26     92s]   Clock:        23 (unrouted=23, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:26     92s]   Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:26     92s]       Routing using eGR only...
[05/03 14:56:26     92s]         Early Global Route - eGR->NR step...
[05/03 14:56:26     92s] (ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
[05/03 14:56:26     92s] (ccopt eGR): Start to route 23 all nets
[05/03 14:56:26     92s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Loading and Dumping File ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Reading DB...
[05/03 14:56:26     92s] (I)       Read data from FE... (mem=1729.1M)
[05/03 14:56:26     92s] (I)       Read nodes and places... (mem=1729.1M)
[05/03 14:56:26     92s] (I)       Done Read nodes and places (cpu=0.002s, mem=1729.1M)
[05/03 14:56:26     92s] (I)       Read nets... (mem=1729.1M)
[05/03 14:56:26     92s] (I)       Done Read nets (cpu=0.005s, mem=1729.1M)
[05/03 14:56:26     92s] (I)       Done Read data from FE (cpu=0.007s, mem=1729.1M)
[05/03 14:56:26     92s] (I)       before initializing RouteDB syMemory usage = 1729.1 MB
[05/03 14:56:26     92s] (I)       Clean congestion better: true
[05/03 14:56:26     92s] (I)       Estimate vias on DPT layer: true
[05/03 14:56:26     92s] (I)       Clean congestion LA rounds: 5
[05/03 14:56:26     92s] (I)       Layer constraints as soft constraints: true
[05/03 14:56:26     92s] (I)       Soft top layer         : true
[05/03 14:56:26     92s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/03 14:56:26     92s] (I)       Better NDR handling    : true
[05/03 14:56:26     92s] (I)       Routing cost fix for NDR handling: true
[05/03 14:56:26     92s] (I)       Update initial WL after Phase 1a: true
[05/03 14:56:26     92s] (I)       Block tracks for preroutes: true
[05/03 14:56:26     92s] (I)       Assign IRoute by net group key: true
[05/03 14:56:26     92s] (I)       Block unroutable channels: true
[05/03 14:56:26     92s] (I)       Block unroutable channel fix: true
[05/03 14:56:26     92s] (I)       Block unroutable channels 3D: true
[05/03 14:56:26     92s] (I)       Check blockage within NDR space in TA: true
[05/03 14:56:26     92s] (I)       Handle EOL spacing     : true
[05/03 14:56:26     92s] (I)       Honor MSV route constraint: false
[05/03 14:56:26     92s] (I)       Maximum routing layer  : 7
[05/03 14:56:26     92s] (I)       Minimum routing layer  : 2
[05/03 14:56:26     92s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:26     92s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:26     92s] (I)       Tracks used by clock wire: 0
[05/03 14:56:26     92s] (I)       Reverse direction      : 
[05/03 14:56:26     92s] (I)       Honor partition pin guides: true
[05/03 14:56:26     92s] (I)       Route selected nets only: true
[05/03 14:56:26     92s] (I)       Route secondary PG pins: false
[05/03 14:56:26     92s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:26     92s] (I)       Refine MST             : true
[05/03 14:56:26     92s] (I)       Honor PRL              : true
[05/03 14:56:26     92s] (I)       Strong congestion aware: true
[05/03 14:56:26     92s] (I)       Improved initial location for IRoutes: true
[05/03 14:56:26     92s] (I)       Multi panel TA         : true
[05/03 14:56:26     92s] (I)       Penalize wire overlap  : true
[05/03 14:56:26     92s] (I)       Expand small instance blockage: true
[05/03 14:56:26     92s] (I)       Reduce via in TA       : true
[05/03 14:56:26     92s] (I)       SS-aware routing       : true
[05/03 14:56:26     92s] (I)       Improve tree edge sharing: true
[05/03 14:56:26     92s] (I)       Improve 2D via estimation: true
[05/03 14:56:26     92s] (I)       Refine Steiner tree    : true
[05/03 14:56:26     92s] (I)       Build spine tree       : true
[05/03 14:56:26     92s] (I)       Model pass through capacity: true
[05/03 14:56:26     92s] (I)       Extend blockages by a half GCell: true
[05/03 14:56:26     92s] (I)       Partial layer blockage modeling: true
[05/03 14:56:26     92s] (I)       Consider pin shapes    : true
[05/03 14:56:26     92s] (I)       Consider pin shapes for all nodes: true
[05/03 14:56:26     92s] (I)       Consider NR APA        : true
[05/03 14:56:26     92s] (I)       Consider IO pin shape  : true
[05/03 14:56:26     92s] (I)       Fix pin connection bug : true
[05/03 14:56:26     92s] (I)       Consider layer RC for local wires: true
[05/03 14:56:26     92s] (I)       LA-aware pin escape length: 2
[05/03 14:56:26     92s] (I)       Split for must join    : true
[05/03 14:56:26     92s] (I)       Route guide main branches file: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfzvGH9b.trunk.1
[05/03 14:56:26     92s] (I)       Route guide min downstream WL type: SUBTREE
[05/03 14:56:26     92s] (I)       Number of rows per GCell: 2
[05/03 14:56:26     92s] (I)       Routing effort level   : 10000
[05/03 14:56:26     92s] (I)       Special modeling for N7: 0
[05/03 14:56:26     92s] (I)       Special modeling for N6: 0
[05/03 14:56:26     92s] (I)       N3 special modeling    : 0
[05/03 14:56:26     92s] (I)       Special modeling for N5 v6: 0
[05/03 14:56:26     92s] (I)       Special settings for S4 designs: 0
[05/03 14:56:26     92s] (I)       Special settings for S5 designs v2: 0
[05/03 14:56:26     92s] (I)       Special settings for S7 designs: 0
[05/03 14:56:26     92s] (I)       Prefer layer length threshold: 8
[05/03 14:56:26     92s] (I)       Overflow penalty cost  : 10
[05/03 14:56:26     92s] (I)       A-star cost            : 0.30
[05/03 14:56:26     92s] (I)       Misalignment cost      : 10.00
[05/03 14:56:26     92s] (I)       Threshold for short IRoute: 6
[05/03 14:56:26     92s] (I)       Via cost during post routing: 1.00
[05/03 14:56:26     92s] (I)       Layer congestion ratio : 1.00
[05/03 14:56:26     92s] (I)       source-to-sink ratio   : 0.30
[05/03 14:56:26     92s] (I)       Scenic ratio bound     : 3.00
[05/03 14:56:26     92s] (I)       Segment layer relax scenic ratio: 1.25
[05/03 14:56:26     92s] (I)       Source-sink aware LA ratio: 0.50
[05/03 14:56:26     92s] (I)       PG-aware similar topology routing: true
[05/03 14:56:26     92s] (I)       Maze routing via cost fix: true
[05/03 14:56:26     92s] (I)       Apply PRL on PG terms  : true
[05/03 14:56:26     92s] (I)       Apply PRL on obs objects: true
[05/03 14:56:26     92s] (I)       Handle range-type spacing rules: true
[05/03 14:56:26     92s] (I)       Apply function for special wires: true
[05/03 14:56:26     92s] (I)       Layer by layer blockage reading: true
[05/03 14:56:26     92s] (I)       Offset calculation fix : true
[05/03 14:56:26     92s] (I)       Parallel spacing query fix: true
[05/03 14:56:26     92s] (I)       Force source to root IR: true
[05/03 14:56:26     92s] (I)       Layer Weights          : L2:4 L3:2.5
[05/03 14:56:26     92s] (I)       Route stripe layer range: 
[05/03 14:56:26     92s] (I)       Honor partition fences : 
[05/03 14:56:26     92s] (I)       Honor partition pin    : 
[05/03 14:56:26     92s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:26     92s] (I)       Do not relax to DPT layer: true
[05/03 14:56:26     92s] (I)       Pass through capacity modeling: true
[05/03 14:56:26     92s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:26     92s] (I)       build grid graph
[05/03 14:56:26     92s] (I)       build grid graph start
[05/03 14:56:26     92s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:26     92s] [NR-eGR] M1 has no routable track
[05/03 14:56:26     92s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:26     92s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:26     92s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:26     92s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:26     92s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:26     92s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:26     92s] (I)       build grid graph end
[05/03 14:56:26     92s] (I)       ===========================================================================
[05/03 14:56:26     92s] (I)       == Report All Rule Vias ==
[05/03 14:56:26     92s] (I)       ===========================================================================
[05/03 14:56:26     92s] (I)        Via Rule : (Default)
[05/03 14:56:26     92s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:26     92s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:26     92s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:26     92s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:26     92s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:26     92s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:26     92s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:26     92s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:26     92s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:26     92s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:26     92s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:26     92s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:26     92s] (I)       ===========================================================================
[05/03 14:56:26     92s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:26     92s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:26     92s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:26     92s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:26     92s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:26     92s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:26     92s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:26     92s] [NR-eGR] Read 2832 PG shapes
[05/03 14:56:26     92s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:26     92s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:26     92s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:26     92s] [NR-eGR] #PG Blockages       : 2832
[05/03 14:56:26     92s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:26     92s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:26     92s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:56:26     92s] (I)       readDataFromPlaceDB
[05/03 14:56:26     92s] (I)       Read net information..
[05/03 14:56:26     92s] (I)       Read testcase time = 0.000 seconds
[05/03 14:56:26     92s] 
[05/03 14:56:26     92s] [NR-eGR] Read numTotalNets=2362  numIgnoredNets=2339
[05/03 14:56:26     92s] [NR-eGR] Connected 0 must-join pins/ports
[05/03 14:56:26     92s] (I)       early_global_route_priority property id does not exist.
[05/03 14:56:26     92s] (I)       Start initializing grid graph
[05/03 14:56:26     92s] (I)       End initializing grid graph
[05/03 14:56:26     92s] (I)       Model blockages into capacity
[05/03 14:56:26     92s] (I)       Read Num Blocks=6180  Num Prerouted Wires=0  Num CS=0
[05/03 14:56:26     92s] (I)       Started Modeling ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Modeling Layer 1 ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Modeling Layer 2 ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:56:26     92s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Modeling Layer 3 ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:56:26     92s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Modeling Layer 4 ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Layer 3 (H) : #blockages 1800 : #preroutes 0
[05/03 14:56:26     92s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Modeling Layer 5 ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:56:26     92s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Modeling Layer 6 ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Layer 5 (H) : #blockages 1404 : #preroutes 0
[05/03 14:56:26     92s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Modeling Layer 7 ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Layer 6 (V) : #blockages 1428 : #preroutes 0
[05/03 14:56:26     92s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Moved 21 terms for better access 
[05/03 14:56:26     92s] (I)       Number of ignored nets = 0
[05/03 14:56:26     92s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:56:26     92s] (I)       Number of clock nets = 23.  Ignored: No
[05/03 14:56:26     92s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:26     92s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:26     92s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:26     92s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:26     92s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:26     92s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:26     92s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:26     92s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[05/03 14:56:26     92s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1729.1 MB
[05/03 14:56:26     92s] (I)       Ndr track 0 does not exist
[05/03 14:56:26     92s] (I)       Ndr track 0 does not exist
[05/03 14:56:26     92s] (I)       Layer1  viaCost=100.00
[05/03 14:56:26     92s] (I)       Layer2  viaCost=100.00
[05/03 14:56:26     92s] (I)       Layer3  viaCost=100.00
[05/03 14:56:26     92s] (I)       Layer4  viaCost=100.00
[05/03 14:56:26     92s] (I)       Layer5  viaCost=100.00
[05/03 14:56:26     92s] (I)       Layer6  viaCost=100.00
[05/03 14:56:26     92s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:26     92s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:26     92s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:26     92s] (I)       Site width          :   864  (dbu)
[05/03 14:56:26     92s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:26     92s] (I)       GCell width         :  8640  (dbu)
[05/03 14:56:26     92s] (I)       GCell height        :  8640  (dbu)
[05/03 14:56:26     92s] (I)       Grid                :   110    84     7
[05/03 14:56:26     92s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:56:26     92s] (I)       Vertical capacity   :     0     0  8640     0  8640     0  8640
[05/03 14:56:26     92s] (I)       Horizontal capacity :     0  8640     0  8640     0  8640     0
[05/03 14:56:26     92s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:26     92s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:26     92s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:26     92s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:26     92s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:26     92s] (I)       Num tracks per GCell: 15.00 15.00 15.00 11.25 11.25  8.44  8.44
[05/03 14:56:26     92s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:26     92s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:26     92s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:26     92s] (I)       --------------------------------------------------------
[05/03 14:56:26     92s] 
[05/03 14:56:26     92s] (I)       [05/03 14:56:26     92s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:26     92s] [NR-eGR] Rule id: 0ID:0  Default:no  Nets: 23 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/03 14:56:26     92s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:56:26     92s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:56:26     92s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:26     92s] (I)       ID:1 [05/03 14:56:26     92s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:26     92s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:26     92s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:26     92s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:26     92s] (I)       [05/03 14:56:26     92s] [NR-eGR] ========================================
[05/03 14:56:26     92s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:26     92s] (I)       blocked tracks on layer2 : = 58437 / 128480 (45.48%)
[05/03 14:56:26     92s] (I)       blocked tracks on layer3 : = 56284 / 138096 (40.76%)
[05/03 14:56:26     92s] (I)       blocked tracks on layer4 : = 3113 / 103180 (3.02%)
[05/03 14:56:26     92s] (I)       blocked tracks on layer5 : = 0 / 103572 (0.00%)
[05/03 14:56:26     92s] (I)       blocked tracks on layer6 : = 18590 / 77330 (24.04%)
[05/03 14:56:26     92s] (I)       blocked tracks on layer7 : = 18564 / 77616 (23.92%)
[05/03 14:56:26     92s] (I)       After initializing earlyGlobalRoute syMemory usage = 1729.1 MB
[05/03 14:56:26     92s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Global Routing ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       ============= Initialization =============
[05/03 14:56:26     92s] (I)       totalPins=436  totalGlobalPin=406 (93.12%)
[05/03 14:56:26     92s] (I)       Started Build MST ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Generate topology with single threads
[05/03 14:56:26     92s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       total 2D Cap : 184204 = (100486 H, 83718 V)
[05/03 14:56:26     92s] (I)       ============  Phase 1a Route ============
[05/03 14:56:26     92s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[05/03 14:56:26     92s] (I)       Started Phase 1a ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/03 14:56:26     92s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1b Route ============
[05/03 14:56:26     92s] (I)       Started Phase 1b ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+03um
[05/03 14:56:26     92s] (I)       ============  Phase 1c Route ============
[05/03 14:56:26     92s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1d Route ============
[05/03 14:56:26     92s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1e Route ============
[05/03 14:56:26     92s] (I)       Started Phase 1e ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1f Route ============
[05/03 14:56:26     92s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+03um
[05/03 14:56:26     92s] [NR-eGR] 
[05/03 14:56:26     92s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1g Route ============
[05/03 14:56:26     92s] (I)       Started Post Routing ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 1363 = (615 H, 748 V) = (0.61% H, 0.89% V) = (1.328e+03um H, 1.616e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       numNets=23  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=716
[05/03 14:56:26     92s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[05/03 14:56:26     92s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:26     92s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Build MST ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Generate topology with single threads
[05/03 14:56:26     92s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       total 2D Cap : 346616 = (159326 H, 187290 V)
[05/03 14:56:26     92s] (I)       ============  Phase 1a Route ============
[05/03 14:56:26     92s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[05/03 14:56:26     92s] (I)       Started Phase 1a ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2012 = (925 H, 1087 V) = (0.58% H, 0.58% V) = (1.998e+03um H, 2.348e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1b Route ============
[05/03 14:56:26     92s] (I)       Usage: 2012 = (925 H, 1087 V) = (0.58% H, 0.58% V) = (1.998e+03um H, 2.348e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.345920e+03um
[05/03 14:56:26     92s] (I)       ============  Phase 1c Route ============
[05/03 14:56:26     92s] (I)       Usage: 2012 = (925 H, 1087 V) = (0.58% H, 0.58% V) = (1.998e+03um H, 2.348e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1d Route ============
[05/03 14:56:26     92s] (I)       Usage: 2012 = (925 H, 1087 V) = (0.58% H, 0.58% V) = (1.998e+03um H, 2.348e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1e Route ============
[05/03 14:56:26     92s] (I)       Started Phase 1e ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2012 = (925 H, 1087 V) = (0.58% H, 0.58% V) = (1.998e+03um H, 2.348e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1f Route ============
[05/03 14:56:26     92s] (I)       [05/03 14:56:26     92s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.345920e+03um
[05/03 14:56:26     92s] [NR-eGR] 
Usage: 2012 = (925 H, 1087 V) = (0.58% H, 0.58% V) = (1.998e+03um H, 2.348e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1g Route ============
[05/03 14:56:26     92s] (I)       Started Post Routing ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2010 = (925 H, 1085 V) = (0.58% H, 0.58% V) = (1.998e+03um H, 2.344e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[05/03 14:56:26     92s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[05/03 14:56:26     92s] (I)       Started Build MST ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Generate topology with single threads
[05/03 14:56:26     92s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       total 2D Cap : 405759 = (159326 H, 246433 V)
[05/03 14:56:26     92s] (I)       ============  Phase 1a Route ============
[05/03 14:56:26     92s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[05/03 14:56:26     92s] (I)       Started Phase 1a ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2659 = (1235 H, 1424 V) = (0.78% H, 0.58% V) = (2.668e+03um H, 3.076e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1b Route ============
[05/03 14:56:26     92s] (I)       Usage: 2659 = (1235 H, 1424 V) = (0.78% H, 0.58% V) = (2.668e+03um H, 3.076e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.743440e+03um
[05/03 14:56:26     92s] (I)       ============  Phase 1c Route ============
[05/03 14:56:26     92s] (I)       Usage: 2659 = (1235 H, 1424 V) = (0.78% H, 0.58% V) = (2.668e+03um H, 3.076e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1d Route ============
[05/03 14:56:26     92s] (I)       Usage: 2659 = (1235 H, 1424 V) = (0.78% H, 0.58% V) = (2.668e+03um H, 3.076e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1e Route ============
[05/03 14:56:26     92s] (I)       Started Phase 1e ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2659 = (1235 H, 1424 V) = (0.78% H, 0.58% V) = (2.668e+03um H, 3.076e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1f Route ============
[05/03 14:56:26     92s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.743440e+03um
[05/03 14:56:26     92s] [NR-eGR] 
[05/03 14:56:26     92s] (I)       Usage: 2659 = (1235 H, 1424 V) = (0.78% H, 0.58% V) = (2.668e+03um H, 3.076e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1g Route ============
[05/03 14:56:26     92s] (I)       Started Post Routing ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2657 = (1235 H, 1422 V) = (0.78% H, 0.58% V) = (2.668e+03um H, 3.072e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=527
[05/03 14:56:26     92s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 7]
[05/03 14:56:26     92s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:26     92s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Build MST ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Generate topology with single threads
[05/03 14:56:26     92s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       total 2D Cap : 480827 = (234394 H, 246433 V)
[05/03 14:56:26     92s] (I)       ============  Phase 1a Route ============
[05/03 14:56:26     92s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[05/03 14:56:26     92s] (I)       Started Phase 1a ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2894 = (1343 H, 1551 V) = (0.57% H, 0.63% V) = (2.901e+03um H, 3.350e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1b Route ============
[05/03 14:56:26     92s] (I)       Usage: 2894 = (1343 H, 1551 V) = (0.57% H, 0.63% V) = (2.901e+03um H, 3.350e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.251040e+03um
[05/03 14:56:26     92s] (I)       ============  Phase 1c Route ============
[05/03 14:56:26     92s] (I)       Usage: 2894 = (1343 H, 1551 V) = (0.57% H, 0.63% V) = (2.901e+03um H, 3.350e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1d Route ============
[05/03 14:56:26     92s] (I)       Usage: 2894 = (1343 H, 1551 V) = (0.57% H, 0.63% V) = (2.901e+03um H, 3.350e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1e Route ============
[05/03 14:56:26     92s] (I)       Started Phase 1e ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2894 = (1343 H, 1551 V) = (0.57% H, 0.63% V) = (2.901e+03um H, 3.350e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1f Route ============
[05/03 14:56:26     92s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.251040e+03um
[05/03 14:56:26     92s] [NR-eGR] 
[05/03 14:56:26     92s] (I)       Usage: 2894 = (1343 H, 1551 V) = (0.57% H, 0.63% V) = (2.901e+03um H, 3.350e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       ============  Phase 1g Route ============
[05/03 14:56:26     92s] (I)       Started Post Routing ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Usage: 2894 = (1343 H, 1551 V) = (0.57% H, 0.63% V) = (2.901e+03um H, 3.350e+03um V)
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:26     92s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       
[05/03 14:56:26     92s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:56:26     92s] [NR-eGR]                        OverCon            
[05/03 14:56:26     92s] [NR-eGR]                         #Gcell     %Gcell
[05/03 14:56:26     92s] [NR-eGR]       Layer                (0)    OverCon 
[05/03 14:56:26     92s] [NR-eGR] ----------------------------------------------
[05/03 14:56:26     92s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:26     92s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:26     92s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:26     92s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:26     92s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:26     92s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:26     92s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:26     92s] [NR-eGR] ----------------------------------------------
[05/03 14:56:26     92s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/03 14:56:26     92s] [NR-eGR] 
[05/03 14:56:26     92s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       total 2D Cap : 481816 = (235262 H, 246554 V)
[05/03 14:56:26     92s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:56:26     92s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 14:56:26     92s] (I)       ============= track Assignment ============
[05/03 14:56:26     92s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Started Greedy Track Assignment ( Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:56:26     92s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] (I)       Run Multi-thread track assignment
[05/03 14:56:26     92s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[05/03 14:56:26     92s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:26     92s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[05/03 14:56:26     92s] [NR-eGR]     M2  (2H) length: 9.937280e+03um, number of vias: 11208
[05/03 14:56:26     92s] [NR-eGR]     M3  (3V) length: 1.365860e+04um, number of vias: 1477
[05/03 14:56:26     92s] [NR-eGR]     M4  (4H) length: 6.824104e+03um, number of vias: 698
[05/03 14:56:26     92s] [NR-eGR]     M5  (5V) length: 3.299836e+03um, number of vias: 377
[05/03 14:56:26     92s] [NR-eGR]     M6  (6H) length: 3.452400e+03um, number of vias: 46
[05/03 14:56:26     92s] [NR-eGR]     M7  (7V) length: 2.929440e+02um, number of vias: 0
[05/03 14:56:26     92s] [NR-eGR] Total length: 3.746517e+04um, number of vias: 21478
[05/03 14:56:26     92s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:26     92s] [NR-eGR] Total eGR-routed clock nets wire length: 3.047164e+03um 
[05/03 14:56:26     92s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:26     92s] [NR-eGR] Report for selected net(s) only.
[05/03 14:56:26     92s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 420
[05/03 14:56:26     92s] [NR-eGR]     M2  (2H) length: 3.579920e+02um, number of vias: 473
[05/03 14:56:26     92s] [NR-eGR]     M3  (3V) length: 1.583076e+03um, number of vias: 200
[05/03 14:56:26     92s] [NR-eGR]     M4  (4H) length: 1.054544e+03um, number of vias: 10
[05/03 14:56:26     92s] [NR-eGR]     M5  (5V) length: 5.155200e+01um, number of vias: 0
[05/03 14:56:26     92s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[05/03 14:56:26     92s] [NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[05/03 14:56:26     92s] [NR-eGR] Total length: 3.047164e+03um, number of vias: 1103
[05/03 14:56:26     92s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:26     92s] [NR-eGR] Total routed clock nets wire length: 3.047164e+03um, number of vias: 1103
[05/03 14:56:26     92s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:26     92s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 1688.11 MB )
[05/03 14:56:26     92s] Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfzvGH9b
[05/03 14:56:26     92s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:26     92s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:26     92s] UM:*                                      Early Global Route - eGR->NR step
[05/03 14:56:26     92s] Set FIXED routing status on 23 net(s)
[05/03 14:56:26     92s]       Routing using eGR only done.
[05/03 14:56:26     92s] Net route status summary:
[05/03 14:56:26     92s]   Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:26     92s]   Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:26     92s] 
[05/03 14:56:26     92s] CCOPT: Done with clock implementation routing.
[05/03 14:56:26     92s] 
[05/03 14:56:26     92s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:56:26     92s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:26     92s] UM:*                                      Leaving CCOpt scope - Routing Tools
[05/03 14:56:26     92s]     Clock implementation routing done.
[05/03 14:56:26     92s]     Leaving CCOpt scope - extractRC...
[05/03 14:56:26     92s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/03 14:56:26     92s] Extraction called for design 'MSDAP' of instances=3309 and nets=4487 using extraction engine 'pre_route' .
[05/03 14:56:26     92s] pre_route RC Extraction called for design MSDAP.
[05/03 14:56:26     92s] RC Extraction called in multi-corner(2) mode.
[05/03 14:56:26     92s] RCMode: PreRoute
[05/03 14:56:26     92s]       RC Corner Indexes            0       1   
[05/03 14:56:26     92s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:56:26     92s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:26     92s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:26     92s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:56:26     92s] Shrink Factor                : 1.00000
[05/03 14:56:26     92s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:56:26     92s] Using Quantus QRC technology file ...
[05/03 14:56:26     92s] LayerId::1 widthSet size::1
[05/03 14:56:26     92s] LayerId::2 widthSet size::1
[05/03 14:56:26     92s] LayerId::3 widthSet size::1
[05/03 14:56:26     92s] LayerId::4 widthSet size::1
[05/03 14:56:26     92s] LayerId::5 widthSet size::1
[05/03 14:56:26     92s] LayerId::6 widthSet size::1
[05/03 14:56:26     92s] LayerId::7 widthSet size::1
[05/03 14:56:26     92s] LayerId::8 widthSet size::1
[05/03 14:56:26     92s] LayerId::9 widthSet size::1
[05/03 14:56:26     92s] LayerId::10 widthSet size::1
[05/03 14:56:26     92s] Updating RC grid for preRoute extraction ...
[05/03 14:56:26     92s] Initializing multi-corner resistance tables ...
[05/03 14:56:26     92s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1688.113M)
[05/03 14:56:26     92s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/03 14:56:26     92s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:26     92s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:26     92s] UM:*                                      Leaving CCOpt scope - extractRC
[05/03 14:56:26     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1688.1M
[05/03 14:56:26     92s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:26     92s] OPERPROF:   Starting FgcInit at level 2, MEM:1688.1M
[05/03 14:56:26     92s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1688.1M
[05/03 14:56:26     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1688.1M
[05/03 14:56:26     92s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:26     92s] OPERPROF:     Starting CMU at level 3, MEM:1688.1M
[05/03 14:56:26     92s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1688.1M
[05/03 14:56:26     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.078, MEM:1688.1M
[05/03 14:56:26     92s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1688.1MB).
[05/03 14:56:26     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.090, MEM:1688.1M
[05/03 14:56:26     92s]     Calling post conditioning for eGRPC...
[05/03 14:56:26     92s]       eGRPC...
[05/03 14:56:26     92s]         eGRPC active optimizations:
[05/03 14:56:26     92s]          - Move Down
[05/03 14:56:26     92s]          - Downsizing before DRV sizing
[05/03 14:56:26     92s]          - DRV fixing with cell sizing
[05/03 14:56:26     92s]          - Move to fanout
[05/03 14:56:26     92s]          - Cloning
[05/03 14:56:26     92s]         
[05/03 14:56:26     92s]         Currently running CTS, using active skew data
[05/03 14:56:26     92s]         Reset bufferability constraints...
[05/03 14:56:26     92s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/03 14:56:26     92s]         Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 14:56:26     92s] End AAE Lib Interpolated Model. (MEM=1688.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:26     92s]         Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:26     92s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:26     92s]         Clock DAG stats eGRPC initial state:
[05/03 14:56:26     92s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:26     92s]           cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
[05/03 14:56:26     92s]           cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
[05/03 14:56:26     92s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:26     92s]           wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
[05/03 14:56:26     92s]           wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
[05/03 14:56:26     92s]           hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:56:26     92s]         Clock DAG net violations eGRPC initial state: none
[05/03 14:56:26     92s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/03 14:56:26     92s]           Trunk : target=59.7ps count=4 avg=28.3ps sd=7.0ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:26     92s]           Leaf  : target=59.7ps count=19 avg=40.1ps sd=13.6ps min=16.4ps max=57.9ps {7 <= 35.8ps, 4 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/03 14:56:26     92s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/03 14:56:26     92s]            Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
[05/03 14:56:26     92s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:26     93s]         Primary reporting skew groups eGRPC initial state:
[05/03 14:56:26     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=97.0, avg=75.5, sd=4.8], skew [30.2 vs 21.0*], 99.2% {66.8, 87.8} (wid=40.1 ws=30.4) (gid=65.4 gs=25.0)
[05/03 14:56:26     93s]       min path sink: shiftL/tempreg_reg[3]/CLK
[05/03 14:56:26     93s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:26     93s]         Skew group summary eGRPC initial state:
[05/03 14:56:26     93s]           skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
[05/03 14:56:26     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=97.0, avg=75.5, sd=4.8], skew [30.2 vs 21.0*], 99.2% {66.8, 87.8} (wid=40.1 ws=30.4) (gid=65.4 gs=25.0)
[05/03 14:56:26     93s]         Moving buffers...
[05/03 14:56:26     93s]         Violation analysis...
[05/03 14:56:26     93s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:26     93s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:26     93s] UM:*                                      Violation analysis
[05/03 14:56:26     93s]         Clock DAG stats eGRPC after moving buffers:
[05/03 14:56:26     93s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:26     93s]           cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
[05/03 14:56:26     93s]           cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
[05/03 14:56:26     93s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:26     93s]           wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
[05/03 14:56:26     93s]           wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
[05/03 14:56:26     93s]           hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:56:26     93s]         Clock DAG net violations eGRPC after moving buffers: none
[05/03 14:56:26     93s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/03 14:56:26     93s]           Trunk : target=59.7ps count=4 avg=28.3ps sd=7.0ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:26     93s]           Leaf  : target=59.7ps count=19 avg=40.1ps sd=13.6ps min=16.4ps max=57.9ps {7 <= 35.8ps, 4 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/03 14:56:26     93s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/03 14:56:26     93s]            Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
[05/03 14:56:26     93s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:26     93s]         Primary reporting skew groups eGRPC after moving buffers:
[05/03 14:56:26     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=97.0, avg=75.5, sd=4.8], skew [30.2 vs 21.0*], 99.2% {66.8, 87.8} (wid=40.1 ws=30.4) (gid=65.4 gs=25.0)
[05/03 14:56:26     93s]       min path sink: shiftL/tempreg_reg[3]/CLK
[05/03 14:56:26     93s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:26     93s]         Skew group summary eGRPC after moving buffers:
[05/03 14:56:26     93s]           skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
[05/03 14:56:26     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=97.0, avg=75.5, sd=4.8], skew [30.2 vs 21.0*], 99.2% {66.8, 87.8} (wid=40.1 ws=30.4) (gid=65.4 gs=25.0)
[05/03 14:56:26     93s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:26     93s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:26     93s] UM:*                                      Moving buffers
[05/03 14:56:26     93s]         Initial Pass of Downsizing Clock Tree Cells...
[05/03 14:56:26     93s]         Artificially removing long paths...
[05/03 14:56:26     93s]           Artificially shortened 3 long paths. The largest offset applied was 11.8ps.
[05/03 14:56:26     93s]           
[05/03 14:56:26     93s]           
[05/03 14:56:26     93s]           Skew Group Offsets:
[05/03 14:56:26     93s]           
[05/03 14:56:26     93s]           ----------------------------------------------------------------------------------------------------
[05/03 14:56:26     93s]           Skew Group                 Num.     Num.       Offset        Max       Previous Max.    Current Max.
[05/03 14:56:26     93s]                                      Sinks    Offsets    Percentile    Offset    Path Delay       Path Delay
[05/03 14:56:26     93s]           ----------------------------------------------------------------------------------------------------
[05/03 14:56:26     93s]           Sclk/my_constraint_mode     354        3         0.847%      11.8ps       97.0ps           85.2ps
[05/03 14:56:26     93s]           ----------------------------------------------------------------------------------------------------
[05/03 14:56:26     93s]           
[05/03 14:56:26     93s]           Offsets Histogram:
[05/03 14:56:26     93s]           
[05/03 14:56:26     93s]           -------------------------------
[05/03 14:56:26     93s]           From (ps)    To (ps)      Count
[05/03 14:56:26     93s]           -------------------------------
[05/03 14:56:26     93s]           below           9.0         1
[05/03 14:56:26     93s]              9.0       and above      2
[05/03 14:56:26     93s]           -------------------------------
[05/03 14:56:26     93s]           
[05/03 14:56:26     93s]           Mean=10.8ps Median=11.4ps Std.Dev=1.5ps
[05/03 14:56:26     93s]           
[05/03 14:56:26     93s]           
[05/03 14:56:26     93s]           BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:26     93s]           {Dclk/my_constraint_mode,WC: 38.8 -> 44.6, Sclk/my_constraint_mode,WC: 82.3 -> 85.2}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:26     93s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:26     93s]         Modifying slew-target multiplier from 1 to 0.9
[05/03 14:56:26     93s]         Downsizing prefiltering...
[05/03 14:56:26     93s]         Downsizing prefiltering done.
[05/03 14:56:26     93s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:56:26     93s]         DoDownSizing Summary : numSized = 1, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 8, numSkippedDueToCloseToSkewTarget = 8
[05/03 14:56:26     93s]         CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 1
[05/03 14:56:26     93s]         Downsizing prefiltering...
[05/03 14:56:26     93s]         Downsizing prefiltering done.
[05/03 14:56:26     93s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:56:26     93s]         DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[05/03 14:56:26     93s]         CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/03 14:56:26     93s]         Reverting slew-target multiplier from 0.9 to 1
[05/03 14:56:26     93s]         Reverting Artificially removing long paths...
[05/03 14:56:26     93s]           BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/03 14:56:26     93s]           {Dclk/my_constraint_mode,WC: 38.8 -> 44.6, Sclk/my_constraint_mode,WC: 82.3 -> 95.5}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/03 14:56:26     93s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:27     93s]         Clock DAG stats eGRPC after downsizing:
[05/03 14:56:27     93s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:27     93s]           cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
[05/03 14:56:27     93s]           cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
[05/03 14:56:27     93s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:27     93s]           wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
[05/03 14:56:27     93s]           wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
[05/03 14:56:27     93s]           hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:56:27     93s]         Clock DAG net violations eGRPC after downsizing: none
[05/03 14:56:27     93s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/03 14:56:27     93s]           Trunk : target=59.7ps count=4 avg=28.1ps sd=6.8ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:27     93s]           Leaf  : target=59.7ps count=19 avg=40.4ps sd=13.4ps min=16.4ps max=57.9ps {6 <= 35.8ps, 5 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/03 14:56:27     93s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/03 14:56:27     93s]            Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
[05/03 14:56:27     93s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:27     93s]         Primary reporting skew groups eGRPC after downsizing:
[05/03 14:56:27     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
[05/03 14:56:27     93s]       min path sink: PISOR/register_dataout_reg[30]/CLK
[05/03 14:56:27     93s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:27     93s]         Skew group summary eGRPC after downsizing:
[05/03 14:56:27     93s]           skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
[05/03 14:56:27     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
[05/03 14:56:27     93s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:27     93s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:27     93s] UM:*                                      Initial Pass of Downsizing Clock Tree Cells
[05/03 14:56:27     93s]         Fixing DRVs...
[05/03 14:56:27     93s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:56:27     93s]         CCOpt-eGRPC: considered: 23, tested: 23, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/03 14:56:27     93s]         
[05/03 14:56:27     93s]         PRO Statistics: Fix DRVs (cell sizing):
[05/03 14:56:27     93s]         =======================================
[05/03 14:56:27     93s]         
[05/03 14:56:27     93s]         Cell changes by Net Type:
[05/03 14:56:27     93s]         
[05/03 14:56:27     93s]         -------------------------------------------------------------------------------------------------
[05/03 14:56:27     93s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/03 14:56:27     93s]         -------------------------------------------------------------------------------------------------
[05/03 14:56:27     93s]         top                0            0           0            0                    0                0
[05/03 14:56:27     93s]         trunk              0            0           0            0                    0                0
[05/03 14:56:27     93s]         leaf               0            0           0            0                    0                0
[05/03 14:56:27     93s]         -------------------------------------------------------------------------------------------------
[05/03 14:56:27     93s]         Total              0            0           0            0                    0                0
[05/03 14:56:27     93s]         -------------------------------------------------------------------------------------------------
[05/03 14:56:27     93s]         
[05/03 14:56:27     93s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/03 14:56:27     93s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/03 14:56:27     93s]         
[05/03 14:56:27     93s]         Clock DAG stats eGRPC after DRV fixing:
[05/03 14:56:27     93s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:27     93s]           cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
[05/03 14:56:27     93s]           cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
[05/03 14:56:27     93s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:27     93s]           wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
[05/03 14:56:27     93s]           wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
[05/03 14:56:27     93s]           hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:56:27     93s]         Clock DAG net violations eGRPC after DRV fixing: none
[05/03 14:56:27     93s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/03 14:56:27     93s]           Trunk : target=59.7ps count=4 avg=28.1ps sd=6.8ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:27     93s]           Leaf  : target=59.7ps count=19 avg=40.4ps sd=13.4ps min=16.4ps max=57.9ps {6 <= 35.8ps, 5 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/03 14:56:27     93s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/03 14:56:27     93s]            Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
[05/03 14:56:27     93s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:27     93s]         Primary reporting skew groups eGRPC after DRV fixing:
[05/03 14:56:27     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
[05/03 14:56:27     93s]       min path sink: PISOR/register_dataout_reg[30]/CLK
[05/03 14:56:27     93s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:27     93s]         Skew group summary eGRPC after DRV fixing:
[05/03 14:56:27     93s]           skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
[05/03 14:56:27     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
[05/03 14:56:27     93s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:27     93s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:27     93s] UM:*                                      Fixing DRVs
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] Slew Diagnostics: After DRV fixing
[05/03 14:56:27     93s] ==================================
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] Global Causes:
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] -------------------------------------
[05/03 14:56:27     93s] Cause
[05/03 14:56:27     93s] -------------------------------------
[05/03 14:56:27     93s] DRV fixing with buffering is disabled
[05/03 14:56:27     93s] -------------------------------------
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] Top 5 overslews:
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] ---------------------------------
[05/03 14:56:27     93s] Overslew    Causes    Driving Pin
[05/03 14:56:27     93s] ---------------------------------
[05/03 14:56:27     93s]   (empty table)
[05/03 14:56:27     93s] ---------------------------------
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] -------------------
[05/03 14:56:27     93s] Cause    Occurences
[05/03 14:56:27     93s] -------------------
[05/03 14:56:27     93s]   (empty table)
[05/03 14:56:27     93s] -------------------
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] Violation diagnostics counts from the 0 nodes that have violations:
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] -------------------
[05/03 14:56:27     93s] Cause    Occurences
[05/03 14:56:27     93s] -------------------
[05/03 14:56:27     93s]   (empty table)
[05/03 14:56:27     93s] -------------------
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s]         Reconnecting optimized routes...
[05/03 14:56:27     93s]         Reset timing graph...
[05/03 14:56:27     93s] Ignoring AAE DB Resetting ...
[05/03 14:56:27     93s]         Reset timing graph done.
[05/03 14:56:27     93s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:27     93s]         Violation analysis...
[05/03 14:56:27     93s] End AAE Lib Interpolated Model. (MEM=1726.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:56:27     93s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:56:27     93s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:27     93s] UM:*                                      Violation analysis
[05/03 14:56:27     93s] Clock instances to consider for cloning: 0
[05/03 14:56:27     93s]         Reset timing graph...
[05/03 14:56:27     93s] Ignoring AAE DB Resetting ...
[05/03 14:56:27     93s]         Reset timing graph done.
[05/03 14:56:27     93s]         Set dirty flag on 9 insts, 18 nets
[05/03 14:56:27     93s]         Clock DAG stats before routing clock trees:
[05/03 14:56:27     93s]           cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:56:27     93s]           cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
[05/03 14:56:27     93s]           cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
[05/03 14:56:27     93s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:56:27     93s]           wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
[05/03 14:56:27     93s]           wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
[05/03 14:56:27     93s]           hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:56:27     93s]         Clock DAG net violations before routing clock trees: none
[05/03 14:56:27     93s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/03 14:56:27     93s]           Trunk : target=59.7ps count=4 avg=28.1ps sd=6.8ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:56:27     93s]           Leaf  : target=59.7ps count=19 avg=40.4ps sd=13.4ps min=16.4ps max=57.9ps {6 <= 35.8ps, 5 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/03 14:56:27     93s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/03 14:56:27     93s]            Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
[05/03 14:56:27     93s]            Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:56:27     93s]         Primary reporting skew groups before routing clock trees:
[05/03 14:56:27     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
[05/03 14:56:27     93s]       min path sink: PISOR/register_dataout_reg[30]/CLK
[05/03 14:56:27     93s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:56:27     93s]         Skew group summary before routing clock trees:
[05/03 14:56:27     93s]           skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
[05/03 14:56:27     93s]           skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
[05/03 14:56:27     93s]       eGRPC done.
[05/03 14:56:27     93s]     Calling post conditioning for eGRPC done.
[05/03 14:56:27     93s]   eGR Post Conditioning loop iteration 0 done.
[05/03 14:56:27     93s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/03 14:56:27     93s] OPERPROF: Starting FgcCleanup at level 1, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1726.3M
[05/03 14:56:27     93s]   Leaving CCOpt scope - ClockRefiner...
[05/03 14:56:27     93s] Assigned high priority to 0 cells.
[05/03 14:56:27     93s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/03 14:56:27     93s]   Performing Single Pass Refine Place.
[05/03 14:56:27     93s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1726.3M
[05/03 14:56:27     93s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:56:27     93s] OPERPROF:     Starting FgcInit at level 3, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1726.3M
[05/03 14:56:27     93s] Info: 21 insts are soft-fixed.
[05/03 14:56:27     93s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:56:27     93s] OPERPROF:       Starting CMU at level 4, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.007, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.072, REAL:0.073, MEM:1726.3M
[05/03 14:56:27     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1726.3MB).
[05/03 14:56:27     93s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.082, REAL:0.083, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.082, REAL:0.083, MEM:1726.3M
[05/03 14:56:27     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.6
[05/03 14:56:27     93s] OPERPROF: Starting RefinePlace at level 1, MEM:1726.3M
[05/03 14:56:27     93s] *** Starting place_detail (0:01:34 mem=1726.3M) ***
[05/03 14:56:27     93s] Total net bbox length = 3.353e+04 (1.839e+04 1.515e+04) (ext = 1.866e+03)
[05/03 14:56:27     93s] Info: 21 insts are soft-fixed.
[05/03 14:56:27     93s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:27     93s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:56:27     93s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:56:27     93s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:27     93s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1726.3M
[05/03 14:56:27     93s] Starting refinePlace ...
[05/03 14:56:27     93s]   Spread Effort: high, standalone mode, useDDP on.
[05/03 14:56:27     93s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1726.3MB) @(0:01:34 - 0:01:34).
[05/03 14:56:27     93s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:27     93s] wireLenOptFixPriorityInst 378 inst fixed
[05/03 14:56:27     93s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:56:27     93s] Move report: legalization moves 21 insts, mean move: 1.20 um, max move: 2.59 um
[05/03 14:56:27     93s] 	Max move on inst (shiftR/tempreg_reg[25]): (194.18, 41.04) --> (192.67, 42.12)
[05/03 14:56:27     93s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1726.3MB) @(0:01:34 - 0:01:34).
[05/03 14:56:27     93s] Move report: Detail placement moves 21 insts, mean move: 1.20 um, max move: 2.59 um
[05/03 14:56:27     93s] 	Max move on inst (shiftR/tempreg_reg[25]): (194.18, 41.04) --> (192.67, 42.12)
[05/03 14:56:27     93s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1726.3MB
[05/03 14:56:27     93s] Statistics of distance of Instance movement in refine placement:
[05/03 14:56:27     93s]   maximum (X+Y) =         2.59 um
[05/03 14:56:27     93s]   inst (shiftR/tempreg_reg[25]) with max move: (194.184, 41.04) -> (192.672, 42.12)
[05/03 14:56:27     93s]   mean    (X+Y) =         1.20 um
[05/03 14:56:27     93s] Summary Report:
[05/03 14:56:27     93s] Instances move: 21 (out of 2205 movable)
[05/03 14:56:27     93s] Instances flipped: 0
[05/03 14:56:27     93s] Mean displacement: 1.20 um
[05/03 14:56:27     93s] Max displacement: 2.59 um (Instance: shiftR/tempreg_reg[25]) (194.184, 41.04) -> (192.672, 42.12)
[05/03 14:56:27     93s] Total instances moved : 21
[05/03 14:56:27     93s] 	Length: 20 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFLQNx1_ASAP7_75t_SL
[05/03 14:56:27     93s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.194, REAL:0.195, MEM:1726.3M
[05/03 14:56:27     93s] Total net bbox length = 3.356e+04 (1.840e+04 1.516e+04) (ext = 1.866e+03)
[05/03 14:56:27     93s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1726.3MB
[05/03 14:56:27     93s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1726.3MB) @(0:01:34 - 0:01:34).
[05/03 14:56:27     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.6
[05/03 14:56:27     93s] *** Finished place_detail (0:01:34 mem=1726.3M) ***
[05/03 14:56:27     93s] OPERPROF: Finished RefinePlace at level 1, CPU:0.206, REAL:0.207, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF: Starting FgcCleanup at level 1, MEM:1726.3M
[05/03 14:56:27     93s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1726.3M
[05/03 14:56:27     93s]   Moved 1, flipped 1 and cell swapped 0 of 413 clock instance(s) during refinement.
[05/03 14:56:27     93s] Moved 0 and flipped 0 of 21 clock instances (excluding sinks) during refinement
[05/03 14:56:27     93s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/03 14:56:27     93s]   The largest move was 2.59 microns for shiftR/tempreg_reg[25].
[05/03 14:56:27     93s] Moved 1 and flipped 1 of 392 clock sinks during refinement.
[05/03 14:56:27     93s] The largest move for clock sinks was 2.59 microns. The inst with this movement was shiftR/tempreg_reg[25]
[05/03 14:56:27     93s] Revert refine place priority changes on 0 cells.
[05/03 14:56:27     93s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/03 14:56:27     93s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:27     93s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[05/03 14:56:27     93s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/03 14:56:27     93s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:27     93s] UM:*                                      CCOpt::Phase::eGRPC
[05/03 14:56:27     93s]   CCOpt::Phase::Routing...
[05/03 14:56:27     93s]   Clock implementation routing...
[05/03 14:56:27     93s]     Leaving CCOpt scope - Routing Tools...
[05/03 14:56:27     93s] Net route status summary:
[05/03 14:56:27     93s]   Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:27     93s]   Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:56:27     93s]     Routing using eGR in eGR->NR Step...
[05/03 14:56:27     93s]       Early Global Route - eGR->NR step...
[05/03 14:56:27     93s] (ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
[05/03 14:56:27     93s] (ccopt eGR): Start to route 23 all nets
[05/03 14:56:27     93s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Loading and Dumping File ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Reading DB...
[05/03 14:56:27     93s] (I)       Read data from FE... (mem=1726.3M)
[05/03 14:56:27     93s] (I)       Read nodes and places... (mem=1726.3M)
[05/03 14:56:27     93s] (I)       Done Read nodes and places (cpu=0.002s, mem=1726.3M)
[05/03 14:56:27     93s] (I)       Read nets... (mem=1726.3M)
[05/03 14:56:27     93s] (I)       Done Read nets (cpu=0.004s, mem=1726.3M)
[05/03 14:56:27     93s] (I)       Done Read data from FE (cpu=0.006s, mem=1726.3M)
[05/03 14:56:27     93s] (I)       before initializing RouteDB syMemory usage = 1726.3 MB
[05/03 14:56:27     93s] (I)       Clean congestion better: true
[05/03 14:56:27     93s] (I)       Estimate vias on DPT layer: true
[05/03 14:56:27     93s] (I)       Clean congestion LA rounds: 5
[05/03 14:56:27     93s] (I)       Layer constraints as soft constraints: true
[05/03 14:56:27     93s] (I)       Soft top layer         : true
[05/03 14:56:27     93s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/03 14:56:27     93s] (I)       Better NDR handling    : true
[05/03 14:56:27     93s] (I)       Routing cost fix for NDR handling: true
[05/03 14:56:27     93s] (I)       Update initial WL after Phase 1a: true
[05/03 14:56:27     93s] (I)       Block tracks for preroutes: true
[05/03 14:56:27     93s] (I)       Assign IRoute by net group key: true
[05/03 14:56:27     93s] (I)       Block unroutable channels: true
[05/03 14:56:27     93s] (I)       Block unroutable channel fix: true
[05/03 14:56:27     93s] (I)       Block unroutable channels 3D: true
[05/03 14:56:27     93s] (I)       Check blockage within NDR space in TA: true
[05/03 14:56:27     93s] (I)       Handle EOL spacing     : true
[05/03 14:56:27     93s] (I)       Honor MSV route constraint: false
[05/03 14:56:27     93s] (I)       Maximum routing layer  : 7
[05/03 14:56:27     93s] (I)       Minimum routing layer  : 2
[05/03 14:56:27     93s] (I)       Supply scale factor H  : 1.00
[05/03 14:56:27     93s] (I)       Supply scale factor V  : 1.00
[05/03 14:56:27     93s] (I)       Tracks used by clock wire: 0
[05/03 14:56:27     93s] (I)       Reverse direction      : 
[05/03 14:56:27     93s] (I)       Honor partition pin guides: true
[05/03 14:56:27     93s] (I)       Route selected nets only: true
[05/03 14:56:27     93s] (I)       Route secondary PG pins: false
[05/03 14:56:27     93s] (I)       Second PG max fanout   : 2147483647
[05/03 14:56:27     93s] (I)       Refine MST             : true
[05/03 14:56:27     93s] (I)       Honor PRL              : true
[05/03 14:56:27     93s] (I)       Strong congestion aware: true
[05/03 14:56:27     93s] (I)       Improved initial location for IRoutes: true
[05/03 14:56:27     93s] (I)       Multi panel TA         : true
[05/03 14:56:27     93s] (I)       Penalize wire overlap  : true
[05/03 14:56:27     93s] (I)       Expand small instance blockage: true
[05/03 14:56:27     93s] (I)       Reduce via in TA       : true
[05/03 14:56:27     93s] (I)       SS-aware routing       : true
[05/03 14:56:27     93s] (I)       Improve tree edge sharing: true
[05/03 14:56:27     93s] (I)       Improve 2D via estimation: true
[05/03 14:56:27     93s] (I)       Refine Steiner tree    : true
[05/03 14:56:27     93s] (I)       Build spine tree       : true
[05/03 14:56:27     93s] (I)       Model pass through capacity: true
[05/03 14:56:27     93s] (I)       Extend blockages by a half GCell: true
[05/03 14:56:27     93s] (I)       Partial layer blockage modeling: true
[05/03 14:56:27     93s] (I)       Consider pin shapes    : true
[05/03 14:56:27     93s] (I)       Consider pin shapes for all nodes: true
[05/03 14:56:27     93s] (I)       Consider NR APA        : true
[05/03 14:56:27     93s] (I)       Consider IO pin shape  : true
[05/03 14:56:27     93s] (I)       Fix pin connection bug : true
[05/03 14:56:27     93s] (I)       Consider layer RC for local wires: true
[05/03 14:56:27     93s] (I)       LA-aware pin escape length: 2
[05/03 14:56:27     93s] (I)       Split for must join    : true
[05/03 14:56:27     93s] (I)       Route guide main branches file: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfKrDAC0.trunk.1
[05/03 14:56:27     93s] (I)       Route guide min downstream WL type: SUBTREE
[05/03 14:56:27     93s] (I)       Number of rows per GCell: 2
[05/03 14:56:27     93s] (I)       Routing effort level   : 10000
[05/03 14:56:27     93s] (I)       Special modeling for N7: 0
[05/03 14:56:27     93s] (I)       Special modeling for N6: 0
[05/03 14:56:27     93s] (I)       N3 special modeling    : 0
[05/03 14:56:27     93s] (I)       Special modeling for N5 v6: 0
[05/03 14:56:27     93s] (I)       Special settings for S4 designs: 0
[05/03 14:56:27     93s] (I)       Special settings for S5 designs v2: 0
[05/03 14:56:27     93s] (I)       Special settings for S7 designs: 0
[05/03 14:56:27     93s] (I)       Prefer layer length threshold: 8
[05/03 14:56:27     93s] (I)       Overflow penalty cost  : 10
[05/03 14:56:27     93s] (I)       A-star cost            : 0.30
[05/03 14:56:27     93s] (I)       Misalignment cost      : 10.00
[05/03 14:56:27     93s] (I)       Threshold for short IRoute: 6
[05/03 14:56:27     93s] (I)       Via cost during post routing: 1.00
[05/03 14:56:27     93s] (I)       Layer congestion ratio : 1.00
[05/03 14:56:27     93s] (I)       source-to-sink ratio   : 0.30
[05/03 14:56:27     93s] (I)       Scenic ratio bound     : 3.00
[05/03 14:56:27     93s] (I)       Segment layer relax scenic ratio: 1.25
[05/03 14:56:27     93s] (I)       Source-sink aware LA ratio: 0.50
[05/03 14:56:27     93s] (I)       PG-aware similar topology routing: true
[05/03 14:56:27     93s] (I)       Maze routing via cost fix: true
[05/03 14:56:27     93s] (I)       Apply PRL on PG terms  : true
[05/03 14:56:27     93s] (I)       Apply PRL on obs objects: true
[05/03 14:56:27     93s] (I)       Handle range-type spacing rules: true
[05/03 14:56:27     93s] (I)       Apply function for special wires: true
[05/03 14:56:27     93s] (I)       Layer by layer blockage reading: true
[05/03 14:56:27     93s] (I)       Offset calculation fix : true
[05/03 14:56:27     93s] (I)       Parallel spacing query fix: true
[05/03 14:56:27     93s] (I)       Force source to root IR: true
[05/03 14:56:27     93s] (I)       Layer Weights          : L2:4 L3:2.5
[05/03 14:56:27     93s] (I)       Route stripe layer range: 
[05/03 14:56:27     93s] (I)       Honor partition fences : 
[05/03 14:56:27     93s] (I)       Honor partition pin    : 
[05/03 14:56:27     93s] (I)       Honor partition fences with feedthrough: 
[05/03 14:56:27     93s] (I)       Do not relax to DPT layer: true
[05/03 14:56:27     93s] (I)       Pass through capacity modeling: true
[05/03 14:56:27     93s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:56:27     93s] (I)       build grid graph
[05/03 14:56:27     93s] (I)       build grid graph start
[05/03 14:56:27     93s] [NR-eGR] Track table information for default rule: 
[05/03 14:56:27     93s] [NR-eGR] M1 has no routable track
[05/03 14:56:27     93s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:56:27     93s] [NR-eGR] M3 has single uniform track structure
[05/03 14:56:27     93s] [NR-eGR] M4 has single uniform track structure
[05/03 14:56:27     93s] [NR-eGR] M5 has single uniform track structure
[05/03 14:56:27     93s] [NR-eGR] M6 has single uniform track structure
[05/03 14:56:27     93s] [NR-eGR] M7 has single uniform track structure
[05/03 14:56:27     93s] (I)       build grid graph end
[05/03 14:56:27     93s] (I)       ===========================================================================
[05/03 14:56:27     93s] (I)       == Report All Rule Vias ==
[05/03 14:56:27     93s] (I)       ===========================================================================
[05/03 14:56:27     93s] (I)        Via Rule : (Default)
[05/03 14:56:27     93s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:56:27     93s] (I)       ---------------------------------------------------------------------------
[05/03 14:56:27     93s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:56:27     93s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:56:27     93s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:56:27     93s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:56:27     93s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:56:27     93s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:56:27     93s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:56:27     93s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:56:27     93s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:56:27     93s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:56:27     93s] (I)       ===========================================================================
[05/03 14:56:27     93s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Num PG vias on layer 1 : 0
[05/03 14:56:27     93s] (I)       Num PG vias on layer 2 : 0
[05/03 14:56:27     93s] (I)       Num PG vias on layer 3 : 0
[05/03 14:56:27     93s] (I)       Num PG vias on layer 4 : 0
[05/03 14:56:27     93s] (I)       Num PG vias on layer 5 : 0
[05/03 14:56:27     93s] (I)       Num PG vias on layer 6 : 0
[05/03 14:56:27     93s] (I)       Num PG vias on layer 7 : 0
[05/03 14:56:27     93s] [NR-eGR] Read 2832 PG shapes
[05/03 14:56:27     93s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:56:27     93s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:56:27     93s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:56:27     93s] [NR-eGR] #PG Blockages       : 2832
[05/03 14:56:27     93s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:56:27     93s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:56:27     93s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:56:27     93s] (I)       readDataFromPlaceDB
[05/03 14:56:27     93s] (I)       Read net information..
[05/03 14:56:27     93s] (I)       Read testcase time = 0.000 seconds
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] [NR-eGR] Read numTotalNets=2362  numIgnoredNets=2339
[05/03 14:56:27     93s] (I)       [05/03 14:56:27     93s] [NR-eGR] Connected 0 must-join pins/ports
early_global_route_priority property id does not exist.
[05/03 14:56:27     93s] (I)       Start initializing grid graph
[05/03 14:56:27     93s] (I)       End initializing grid graph
[05/03 14:56:27     93s] (I)       Model blockages into capacity
[05/03 14:56:27     93s] (I)       Read Num Blocks=6180  Num Prerouted Wires=0  Num CS=0
[05/03 14:56:27     93s] (I)       Started Modeling ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Modeling Layer 1 ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Modeling Layer 2 ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/03 14:56:27     93s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Modeling Layer 3 ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:56:27     93s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Modeling Layer 4 ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Layer 3 (H) : #blockages 1800 : #preroutes 0
[05/03 14:56:27     93s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Modeling Layer 5 ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:56:27     93s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Modeling Layer 6 ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Layer 5 (H) : #blockages 1404 : #preroutes 0
[05/03 14:56:27     93s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Modeling Layer 7 ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Layer 6 (V) : #blockages 1428 : #preroutes 0
[05/03 14:56:27     93s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Moved 20 terms for better access 
[05/03 14:56:27     93s] (I)       Number of ignored nets = 0
[05/03 14:56:27     93s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:56:27     93s] (I)       Number of clock nets = 23.  Ignored: No
[05/03 14:56:27     93s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:56:27     93s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:56:27     93s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:56:27     93s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:56:27     93s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:56:27     93s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:56:27     93s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:56:27     93s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[05/03 14:56:27     93s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1726.3 MB
[05/03 14:56:27     93s] (I)       Ndr track 0 does not exist
[05/03 14:56:27     93s] (I)       Ndr track 0 does not exist
[05/03 14:56:27     93s] (I)       Layer1  viaCost=100.00
[05/03 14:56:27     93s] (I)       Layer2  viaCost=100.00
[05/03 14:56:27     93s] (I)       Layer3  viaCost=100.00
[05/03 14:56:27     93s] (I)       Layer4  viaCost=100.00
[05/03 14:56:27     93s] (I)       Layer5  viaCost=100.00
[05/03 14:56:27     93s] (I)       Layer6  viaCost=100.00
[05/03 14:56:27     93s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:56:27     93s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:56:27     93s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:56:27     93s] (I)       Site width          :   864  (dbu)
[05/03 14:56:27     93s] (I)       Row height          :  4320  (dbu)
[05/03 14:56:27     93s] (I)       GCell width         :  8640  (dbu)
[05/03 14:56:27     93s] (I)       GCell height        :  8640  (dbu)
[05/03 14:56:27     93s] (I)       Grid                :   110    84     7
[05/03 14:56:27     93s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:56:27     93s] (I)       Vertical capacity   :     0     0  8640     0  8640     0  8640
[05/03 14:56:27     93s] (I)       Horizontal capacity :     0  8640     0  8640     0  8640     0
[05/03 14:56:27     93s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:56:27     93s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:56:27     93s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:56:27     93s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:56:27     93s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:56:27     93s] (I)       Num tracks per GCell: 15.00 15.00 15.00 11.25 11.25  8.44  8.44
[05/03 14:56:27     93s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:56:27     93s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:56:27     93s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:56:27     93s] (I)       --------------------------------------------------------
[05/03 14:56:27     93s] 
[05/03 14:56:27     93s] (I)       ID:0 [05/03 14:56:27     93s] [NR-eGR] ============ Routing rule table ============
[05/03 14:56:27     93s] [NR-eGR] Rule id: 0 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2  Nets: 23 
 Max Demand(V):2
[05/03 14:56:27     93s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:56:27     93s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:56:27     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:27     93s] (I)       ID:1 [05/03 14:56:27     93s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:56:27     93s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:56:27     93s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:27     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:56:27     93s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:56:27     93s] [NR-eGR] ========================================
[05/03 14:56:27     93s] [NR-eGR] 
[05/03 14:56:27     93s] (I)       blocked tracks on layer2 : = 58438 / 128480 (45.48%)
[05/03 14:56:27     93s] (I)       blocked tracks on layer3 : = 56284 / 138096 (40.76%)
[05/03 14:56:27     93s] (I)       blocked tracks on layer4 : = 3113 / 103180 (3.02%)
[05/03 14:56:27     93s] (I)       blocked tracks on layer5 : = 0 / 103572 (0.00%)
[05/03 14:56:27     93s] (I)       blocked tracks on layer6 : = 18590 / 77330 (24.04%)
[05/03 14:56:27     93s] (I)       blocked tracks on layer7 : = 18564 / 77616 (23.92%)
[05/03 14:56:27     93s] (I)       After initializing earlyGlobalRoute syMemory usage = 1726.3 MB
[05/03 14:56:27     93s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Global Routing ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       ============= Initialization =============
[05/03 14:56:27     93s] (I)       totalPins=436  totalGlobalPin=405 (92.89%)
[05/03 14:56:27     93s] (I)       Started Build MST ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Generate topology with single threads
[05/03 14:56:27     93s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       total 2D Cap : 184204 = (100486 H, 83718 V)
[05/03 14:56:27     93s] (I)       ============  Phase 1a Route ============
[05/03 14:56:27     93s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[05/03 14:56:27     93s] (I)       Started Phase 1a ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/03 14:56:27     93s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:27     93s] (I)       
[05/03 14:56:27     93s] (I)       ============  Phase 1b Route ============
[05/03 14:56:27     93s] (I)       Started Phase 1b ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:27     93s] (I)       
[05/03 14:56:27     93s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+03um
[05/03 14:56:27     93s] (I)       ============  Phase 1c Route ============
[05/03 14:56:27     93s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:27     93s] (I)       
[05/03 14:56:27     93s] (I)       ============  Phase 1d Route ============
[05/03 14:56:27     93s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:27     93s] (I)       
[05/03 14:56:27     93s] (I)       ============  Phase 1e Route ============
[05/03 14:56:27     93s] (I)       Started Phase 1e ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     93s] (I)       Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:27     93s] (I)       
[05/03 14:56:27     93s] (I)       ============  Phase 1f Route ============
[05/03 14:56:27     93s] (I)       [05/03 14:56:27     93s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+03um
[05/03 14:56:27     93s] [NR-eGR] 
Usage: 1365 = (615 H, 750 V) = (0.61% H, 0.90% V) = (1.328e+03um H, 1.620e+03um V)
[05/03 14:56:27     93s] (I)       
[05/03 14:56:27     93s] (I)       ============  Phase 1g Route ============
[05/03 14:56:27     93s] (I)       Started Post Routing ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 1363 = (615 H, 748 V) = (0.61% H, 0.89% V) = (1.328e+03um H, 1.616e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       numNets=23  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=717
[05/03 14:56:27     94s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[05/03 14:56:27     94s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:27     94s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Started Build MST ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Generate topology with single threads
[05/03 14:56:27     94s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       total 2D Cap : 346616 = (159326 H, 187290 V)
[05/03 14:56:27     94s] (I)       ============  Phase 1a Route ============
[05/03 14:56:27     94s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[05/03 14:56:27     94s] (I)       Started Phase 1a ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2011 = (924 H, 1087 V) = (0.58% H, 0.58% V) = (1.996e+03um H, 2.348e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1b Route ============
[05/03 14:56:27     94s] (I)       Usage: 2011 = (924 H, 1087 V) = (0.58% H, 0.58% V) = (1.996e+03um H, 2.348e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.343760e+03um
[05/03 14:56:27     94s] (I)       ============  Phase 1c Route ============
[05/03 14:56:27     94s] (I)       Usage: 2011 = (924 H, 1087 V) = (0.58% H, 0.58% V) = (1.996e+03um H, 2.348e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1d Route ============
[05/03 14:56:27     94s] (I)       Usage: 2011 = (924 H, 1087 V) = (0.58% H, 0.58% V) = (1.996e+03um H, 2.348e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1e Route ============
[05/03 14:56:27     94s] (I)       Started Phase 1e ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2011 = (924 H, 1087 V) = (0.58% H, 0.58% V) = (1.996e+03um H, 2.348e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1f Route ============
[05/03 14:56:27     94s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.343760e+03um
[05/03 14:56:27     94s] [NR-eGR] 
[05/03 14:56:27     94s] (I)       Usage: 2011 = (924 H, 1087 V) = (0.58% H, 0.58% V) = (1.996e+03um H, 2.348e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1g Route ============
[05/03 14:56:27     94s] (I)       Started Post Routing ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2009 = (924 H, 1085 V) = (0.58% H, 0.58% V) = (1.996e+03um H, 2.344e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[05/03 14:56:27     94s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[05/03 14:56:27     94s] (I)       Started Build MST ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Generate topology with single threads
[05/03 14:56:27     94s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       total 2D Cap : 405759 = (159326 H, 246433 V)
[05/03 14:56:27     94s] (I)       ============  Phase 1a Route ============
[05/03 14:56:27     94s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[05/03 14:56:27     94s] (I)       Started Phase 1a ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2657 = (1233 H, 1424 V) = (0.77% H, 0.58% V) = (2.663e+03um H, 3.076e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1b Route ============
[05/03 14:56:27     94s] (I)       Usage: 2657 = (1233 H, 1424 V) = (0.77% H, 0.58% V) = (2.663e+03um H, 3.076e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.739120e+03um
[05/03 14:56:27     94s] (I)       ============  Phase 1c Route ============
[05/03 14:56:27     94s] (I)       Usage: 2657 = (1233 H, 1424 V) = (0.77% H, 0.58% V) = (2.663e+03um H, 3.076e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1d Route ============
[05/03 14:56:27     94s] (I)       Usage: 2657 = (1233 H, 1424 V) = (0.77% H, 0.58% V) = (2.663e+03um H, 3.076e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1e Route ============
[05/03 14:56:27     94s] (I)       Started Phase 1e ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2657 = (1233 H, 1424 V) = (0.77% H, 0.58% V) = (2.663e+03um H, 3.076e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1f Route ============
[05/03 14:56:27     94s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.739120e+03um
[05/03 14:56:27     94s] [NR-eGR] 
[05/03 14:56:27     94s] (I)       Usage: 2657 = (1233 H, 1424 V) = (0.77% H, 0.58% V) = (2.663e+03um H, 3.076e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1g Route ============
[05/03 14:56:27     94s] (I)       Started Post Routing ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2655 = (1233 H, 1422 V) = (0.77% H, 0.58% V) = (2.663e+03um H, 3.072e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=526
[05/03 14:56:27     94s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 7]
[05/03 14:56:27     94s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:27     94s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Started Build MST ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Generate topology with single threads
[05/03 14:56:27     94s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       total 2D Cap : 480826 = (234393 H, 246433 V)
[05/03 14:56:27     94s] (I)       ============  Phase 1a Route ============
[05/03 14:56:27     94s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[05/03 14:56:27     94s] (I)       Started Phase 1a ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2892 = (1341 H, 1551 V) = (0.57% H, 0.63% V) = (2.897e+03um H, 3.350e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1b Route ============
[05/03 14:56:27     94s] (I)       Usage: 2892 = (1341 H, 1551 V) = (0.57% H, 0.63% V) = (2.897e+03um H, 3.350e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.246720e+03um
[05/03 14:56:27     94s] (I)       ============  Phase 1c Route ============
[05/03 14:56:27     94s] (I)       Usage: 2892 = (1341 H, 1551 V) = (0.57% H, 0.63% V) = (2.897e+03um H, 3.350e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1d Route ============
[05/03 14:56:27     94s] (I)       Usage: 2892 = (1341 H, 1551 V) = (0.57% H, 0.63% V) = (2.897e+03um H, 3.350e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1e Route ============
[05/03 14:56:27     94s] (I)       Started Phase 1e ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2892 = (1341 H, 1551 V) = (0.57% H, 0.63% V) = (2.897e+03um H, 3.350e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1f Route ============
[05/03 14:56:27     94s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.246720e+03um
[05/03 14:56:27     94s] [NR-eGR] 
[05/03 14:56:27     94s] (I)       Usage: 2892 = (1341 H, 1551 V) = (0.57% H, 0.63% V) = (2.897e+03um H, 3.350e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       ============  Phase 1g Route ============
[05/03 14:56:27     94s] (I)       Started Post Routing ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Usage: 2892 = (1341 H, 1551 V) = (0.57% H, 0.63% V) = (2.897e+03um H, 3.350e+03um V)
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:56:27     94s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       
[05/03 14:56:27     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:56:27     94s] [NR-eGR]                        OverCon            
[05/03 14:56:27     94s] [NR-eGR]                         #Gcell     %Gcell
[05/03 14:56:27     94s] [NR-eGR]       Layer                (0)    OverCon 
[05/03 14:56:27     94s] [NR-eGR] ----------------------------------------------
[05/03 14:56:27     94s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:27     94s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:27     94s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:27     94s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:27     94s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:27     94s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:27     94s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/03 14:56:27     94s] [NR-eGR] ----------------------------------------------
[05/03 14:56:27     94s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/03 14:56:27     94s] [NR-eGR] 
[05/03 14:56:27     94s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       total 2D Cap : 481815 = (235261 H, 246554 V)
[05/03 14:56:27     94s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:56:27     94s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 14:56:27     94s] (I)       ============= track Assignment ============
[05/03 14:56:27     94s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Started Greedy Track Assignment ( Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:56:27     94s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] (I)       Run Multi-thread track assignment
[05/03 14:56:27     94s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[05/03 14:56:27     94s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:27     94s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[05/03 14:56:27     94s] [NR-eGR]     M2  (2H) length: 9.937712e+03um, number of vias: 11209
[05/03 14:56:27     94s] [NR-eGR]     M3  (3V) length: 1.365502e+04um, number of vias: 1477
[05/03 14:56:27     94s] [NR-eGR]     M4  (4H) length: 6.827128e+03um, number of vias: 698
[05/03 14:56:27     94s] [NR-eGR]     M5  (5V) length: 3.299836e+03um, number of vias: 377
[05/03 14:56:27     94s] [NR-eGR]     M6  (6H) length: 3.452400e+03um, number of vias: 46
[05/03 14:56:27     94s] [NR-eGR]     M7  (7V) length: 2.929440e+02um, number of vias: 0
[05/03 14:56:27     94s] [NR-eGR] Total length: 3.746504e+04um, number of vias: 21479
[05/03 14:56:27     94s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:27     94s] [NR-eGR] Total eGR-routed clock nets wire length: 3.047032e+03um 
[05/03 14:56:27     94s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:27     94s] [NR-eGR] Report for selected net(s) only.
[05/03 14:56:27     94s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 420
[05/03 14:56:27     94s] [NR-eGR]     M2  (2H) length: 3.584240e+02um, number of vias: 474
[05/03 14:56:27     94s] [NR-eGR]     M3  (3V) length: 1.579488e+03um, number of vias: 200
[05/03 14:56:27     94s] [NR-eGR]     M4  (4H) length: 1.057568e+03um, number of vias: 10
[05/03 14:56:27     94s] [NR-eGR]     M5  (5V) length: 5.155200e+01um, number of vias: 0
[05/03 14:56:27     94s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[05/03 14:56:27     94s] [NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[05/03 14:56:27     94s] [NR-eGR] Total length: 3.047032e+03um, number of vias: 1104
[05/03 14:56:27     94s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:27     94s] [NR-eGR] Total routed clock nets wire length: 3.047032e+03um, number of vias: 1104
[05/03 14:56:27     94s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:56:27     94s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1688.27 MB )
[05/03 14:56:27     94s] Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfKrDAC0
[05/03 14:56:27     94s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:56:27     94s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:56:27     94s] UM:*                                      Early Global Route - eGR->NR step
[05/03 14:56:27     94s]     Routing using eGR in eGR->NR Step done.
[05/03 14:56:27     94s]     Routing using NR in eGR->NR Step...
[05/03 14:56:27     94s] 
[05/03 14:56:27     94s] CCOPT: Preparing to route 23 clock nets with NanoRoute.
[05/03 14:56:27     94s]   All net are default rule.
[05/03 14:56:27     94s]   Removed pre-existing routes for 23 nets.
[05/03 14:56:27     94s]   Preferred NanoRoute mode settings: Current
[05/03 14:56:27     94s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/03 14:56:27     94s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/03 14:56:27     94s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/03 14:56:27     94s]       Clock detailed routing...
[05/03 14:56:27     94s]         NanoRoute...
[05/03 14:56:27     94s] 
[05/03 14:56:27     94s] route_global_detail
[05/03 14:56:27     94s] 
[05/03 14:56:27     94s] #set_db route_design_detail_auto_stop false
[05/03 14:56:27     94s] #set_db route_design_detail_end_iteration 20
[05/03 14:56:27     94s] #set_db route_design_allow_pin_as_feedthru "false"
[05/03 14:56:27     94s] #set_db route_design_bottom_routing_layer 2
[05/03 14:56:27     94s] #set_db route_design_selected_net_only true
[05/03 14:56:27     94s] #set_db route_design_top_routing_layer 7
[05/03 14:56:27     94s] #set_db route_design_with_eco true
[05/03 14:56:27     94s] #set_db route_design_with_si_driven false
[05/03 14:56:27     94s] #set_db route_design_with_timing_driven false
[05/03 14:56:27     94s] #set_db route_design_with_via_in_pin "true"
[05/03 14:56:27     94s] ### Time Record (route_global_detail) is installed.
[05/03 14:56:27     94s] #Start route_global_detail on Sat May  3 14:56:27 2025
[05/03 14:56:27     94s] #
[05/03 14:56:27     94s] ### Time Record (Pre Callback) is installed.
[05/03 14:56:27     94s] ### Time Record (Pre Callback) is uninstalled.
[05/03 14:56:27     94s] ### Time Record (DB Import) is installed.
[05/03 14:56:27     94s] ### Time Record (Timing Data Generation) is installed.
[05/03 14:56:27     94s] ### Time Record (Timing Data Generation) is uninstalled.
[05/03 14:56:27     94s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/03 14:56:27     94s] ### Net info: total nets: 4487
[05/03 14:56:27     94s] ### Net info: dirty nets: 23
[05/03 14:56:27     94s] ### Net info: marked as disconnected nets: 0
[05/03 14:56:27     94s] #num needed restored net=0
[05/03 14:56:27     94s] #need_extraction net=0 (total=4487)
[05/03 14:56:27     94s] ### Net info: fully routed nets: 0
[05/03 14:56:27     94s] ### Net info: trivial (< 2 pins) nets: 2123
[05/03 14:56:27     94s] ### Net info: unrouted nets: 2364
[05/03 14:56:27     94s] ### Net info: re-extraction nets: 0
[05/03 14:56:27     94s] ### Net info: selected nets: 23
[05/03 14:56:27     94s] ### Net info: ignored nets: 0
[05/03 14:56:27     94s] ### Net info: skip routing nets: 0
[05/03 14:56:27     94s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 14:56:27     94s] ### Time Record (DB Import) is uninstalled.
[05/03 14:56:27     94s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[05/03 14:56:27     94s] #RTESIG:78da9593c94ec330144559f3154f814591dac4431cc74ba61588a102b6914b9c28526257
[05/03 14:56:27     94s] #       8e8de8df6340424584baf5d6c7f7bee1fae4f4e57a09091629c68b1193b2c270b7c40295
[05/03 14:56:27     94s] #       982d08622cc3a20a57cf17c9f1c9e9fdc31326021ad98f0a662b63fa39f851591895739d
[05/03 14:56:27     94s] #       6ecfbe1982291004b34e3bd52a3bcd04c059ff23536fb41cba57a855237deffed00cb605
[05/03 14:56:27     94s] #       23342f7f694fd853410eb0cf1987c499b5e94dbb4960363a1b2e27851909a8f4ce04cc29
[05/03 14:56:27     94s] #       aba5ddccff512d118a8e52903c388742839cd27e9886781eeb17135a02490bf47960d6f4
[05/03 14:56:27     94s] #       46ba7f405e44abc214d13da0b0b438441924991f6de68675d6696ddefc583935ac2bc1ca
[05/03 14:56:27     94s] #       02b14ae956bfa35ca6ded5b2efe598aada57669021a508f1ea11ad86db324b6ddbdcd8ab
[05/03 14:56:27     94s] #       f34bb47b41384725245f75ed9a29ce4340c9ee0c07266c675075e7872dd3dd59c239133f
[05/03 14:56:27     94s] #       2bddf7092790bcd1486345210ec8342e3889a68613023c32044e445c87eee195c7bf4380
[05/03 14:56:27     94s] #       e83e50f167c2bfb9a30fd50e8be6
[05/03 14:56:27     94s] #
[05/03 14:56:27     94s] #Skip comparing routing design signature in db-snapshot flow
[05/03 14:56:27     94s] #RTESIG:78da9593c94ec330144559f3154f814591dac4431cc74ba61588a102b6914b9c28526257
[05/03 14:56:27     94s] #       8e8de8df6340424584baf5d6c7f7bee1fae4f4e57a09091629c68b1193b2c270b7c40295
[05/03 14:56:27     94s] #       982d08622cc3a20a57cf17c9f1c9e9fdc31326021ad98f0a662b63fa39f851591895739d
[05/03 14:56:27     94s] #       6ecfbe1982291004b34e3bd52a3bcd04c059ff23536fb41cba57a855237deffed00cb605
[05/03 14:56:27     94s] #       23342f7f694fd853410eb0cf1987c499b5e94dbb4960363a1b2e27851909a8f4ce04cc29
[05/03 14:56:27     94s] #       aba5ddccff512d118a8e52903c388742839cd27e9886781eeb17135a02490bf47960d6f4
[05/03 14:56:27     94s] #       46ba7f405e44abc214d13da0b0b438441924991f6de68675d6696ddefc583935ac2bc1ca
[05/03 14:56:27     94s] #       02b14ae956bfa35ca6ded5b2efe598aada57669021a508f1ea11ad86db324b6ddbdcd8ab
[05/03 14:56:27     94s] #       f34bb47b41384725245f75ed9a29ce4340c9ee0c07266c675075e7872dd3dd59c239133f
[05/03 14:56:27     94s] #       2bddf7092790bcd1486345210ec8342e3889a68613023c32044e445c87eee195c7bf4380
[05/03 14:56:27     94s] #       e83e50f167c2bfb9a30fd50e8be6
[05/03 14:56:27     94s] #
[05/03 14:56:27     94s] ### Time Record (Data Preparation) is installed.
[05/03 14:56:27     94s] #Start routing data preparation on Sat May  3 14:56:27 2025
[05/03 14:56:27     94s] #
[05/03 14:56:27     94s] #Minimum voltage of a net in the design = 0.000.
[05/03 14:56:27     94s] #Maximum voltage of a net in the design = 0.700.
[05/03 14:56:27     94s] #Voltage range [0.000 - 0.630] has 2402 nets.
[05/03 14:56:27     94s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 14:56:27     94s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 14:56:27     94s] #Voltage range [0.000 - 0.700] has 1728 nets.
[05/03 14:56:27     94s] ### Time Record (Cell Pin Access) is installed.
[05/03 14:56:28     94s] ### Time Record (Cell Pin Access) is uninstalled.
[05/03 14:56:28     94s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:56:28     94s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:56:28     94s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:56:28     94s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 14:56:28     94s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 14:56:28     94s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 14:56:28     94s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:56:28     94s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 14:56:28     94s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:56:28     94s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 14:56:28     94s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 14:56:28     94s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[05/03 14:56:28     94s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:56:28     94s] #Regenerating Ggrids automatically.
[05/03 14:56:28     94s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 14:56:28     94s] #Using automatically generated G-grids.
[05/03 14:56:28     94s] #Done routing data preparation.
[05/03 14:56:28     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.97 (MB)[05/03 14:56:28     94s] ### Time Record (Data Preparation) is uninstalled.
, peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### Time Record (Special Wire Merging) is installed.
[05/03 14:56:28     94s] #Merging special wires: starts on Sat May  3 14:56:28 2025 with memory = 1610.25 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB[05/03 14:56:28     94s] ### Time Record (Special Wire Merging) is uninstalled.
, peak:1.7 GB
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Connectivity extraction summary:
[05/03 14:56:28     94s] #2364 (52.69%) nets are without wires.
[05/03 14:56:28     94s] #2123 nets are fixed|skipped|trivial (not extracted).
[05/03 14:56:28     94s] #Total number of nets = 4487.
[05/03 14:56:28     94s] ### Total number of dirty nets = 2.
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### Time Record (Instance Pin Access) is installed.
[05/03 14:56:28     94s] #Start instance access analysis using 1 thread...
[05/03 14:56:28     94s] #0 instance pins are hard to access
[05/03 14:56:28     94s] #Instance access analysis statistics:
[05/03 14:56:28     94s] #Cpu time = 00:00:00
[05/03 14:56:28     94s] #Elapsed time = 00:00:00
[05/03 14:56:28     94s] #Increased memory = 0.46 (MB)
[05/03 14:56:28     94s] #Total memory = 1610.89 (MB)
[05/03 14:56:28     94s] #Peak memory = 1703.41 (MB)
[05/03 14:56:28     94s] ### Time Record (Instance Pin Access) is uninstalled.
[05/03 14:56:28     94s] #reading routing guides ......
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Finished routing data preparation on Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Cpu time = 00:00:00
[05/03 14:56:28     94s] #Elapsed time = 00:00:00
[05/03 14:56:28     94s] #Increased memory = 11.60 (MB)
[05/03 14:56:28     94s] #Total memory = 1610.89 (MB)
[05/03 14:56:28     94s] #Peak memory = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### Time Record (Global Routing) is installed.
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Start global routing on Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Start global routing initialization on Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Number of eco nets is 0
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Start global routing data preparation on Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### build_merged_routing_blockage_rect_list starts on Sat May  3 14:56:28 2025 with memory = 1611.33 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] #Start routing resource analysis on Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### init_is_bin_blocked starts on Sat May  3 14:56:28 2025 with memory = 1611.33 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### adjust_flow_cap starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### adjust_partial_route_blockage starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### set_via_blocked starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### copy_flow starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] #Routing resource analysis is done on Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### report_flow_cap starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #  Resource Analysis:
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/03 14:56:28     94s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/03 14:56:28     94s] #  --------------------------------------------------------------
[05/03 14:56:28     94s] #  M1             V         989         655        9492    98.66%
[05/03 14:56:28     94s] #  M2             H         693         476        9492    41.01%
[05/03 14:56:28     94s] #  M3             V         989         655        9492    38.06%
[05/03 14:56:28     94s] #  M4             H         919           0        9492     1.26%
[05/03 14:56:28     94s] #  M5             V        1208           0        9492     0.00%
[05/03 14:56:28     94s] #  M6             H         316         103        9492     9.52%
[05/03 14:56:28     94s] #  M7             V         424         133        9492     9.73%
[05/03 14:56:28     94s] #  --------------------------------------------------------------
[05/03 14:56:28     94s] #  Total                   5539      24.11%       66444    28.32%
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #  23 nets (0.51%) with 1 preferred extra spacing.
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### analyze_m2_tracks starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### report_initial_resource starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### mark_pg_pins_accessibility starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### set_net_region starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Global routing data preparation is done on Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### prepare_level starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #Routing guide is on.
[05/03 14:56:28     94s] ### init level 1 starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### Level 1 hgrid = 113 X 84
[05/03 14:56:28     94s] ### prepare_level_flow starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Global routing initialization is done on Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #start global routing iteration 1...
[05/03 14:56:28     94s] ### init_flow_edge starts on Sat May  3 14:56:28 2025 with memory = 1612.36 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### routing at level 1 (topmost level) iter 0
[05/03 14:56:28     94s] ### measure_qor starts on Sat May  3 14:56:28 2025 with memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### measure_congestion starts on Sat May  3 14:56:28 2025 with memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #start global routing iteration 2...
[05/03 14:56:28     94s] ### routing at level 1 (topmost level) iter 1
[05/03 14:56:28     94s] ### measure_qor starts on Sat May  3 14:56:28 2025 with memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### measure_congestion starts on Sat May  3 14:56:28 2025 with memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### route_end starts on Sat May  3 14:56:28 2025 with memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Total number of trivial nets (e.g. < 2 pins) = 2123 (skipped).
[05/03 14:56:28     94s] #Total number of selected nets for routing = 23.
[05/03 14:56:28     94s] #Total number of unselected nets (but routable) for routing = 2341 (skipped).
[05/03 14:56:28     94s] #Total number of nets in the design = 4487.
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #2341 skipped nets do not have any wires.
[05/03 14:56:28     94s] #23 routable nets have only global wires.
[05/03 14:56:28     94s] #23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Routed net constraints summary:
[05/03 14:56:28     94s] #------------------------------------------------
[05/03 14:56:28     94s] #        Rules   Pref Extra Space   Unconstrained  
[05/03 14:56:28     94s] #------------------------------------------------
[05/03 14:56:28     94s] #      Default                 23               0  
[05/03 14:56:28     94s] #------------------------------------------------
[05/03 14:56:28     94s] #        Total                 23               0  
[05/03 14:56:28     94s] #------------------------------------------------
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Routing constraints summary of the whole design:
[05/03 14:56:28     94s] #------------------------------------------------
[05/03 14:56:28     94s] #        Rules   Pref Extra Space   Unconstrained  
[05/03 14:56:28     94s] #------------------------------------------------
[05/03 14:56:28     94s] #      Default                 23            2341  
[05/03 14:56:28     94s] #------------------------------------------------
[05/03 14:56:28     94s] #        Total                 23            2341  
[05/03 14:56:28     94s] #------------------------------------------------
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### cal_base_flow starts on Sat May  3 14:56:28 2025 with memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### init_flow_edge starts on Sat May  3 14:56:28 2025 with memory = 1616.66 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### cal_flow starts on Sat May  3 14:56:28 2025 with memory = 1617.70 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### report_overcon starts on Sat May  3 14:56:28 2025 with memory = 1617.70 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s]   Flow/Cap[05/03 14:56:28     94s] #                 OverCon          
[05/03 14:56:28     94s] #                  #Gcell    %Gcell
[05/03 14:56:28     94s] #     Layer           (1)   OverCon--------------
[05/03 14:56:28     94s] #  ----------------------     0.03  ----------
[05/03 14:56:28     94s] #  M2            0(0.00%)   (0.00%)
     0.01  [05/03 14:56:28     94s] #  M3            0(0.00%)   (0.00%)
     0.02  [05/03 14:56:28     94s] #  M4            0(0.00%)   (0.00%)
     0.00  [05/03 14:56:28     94s] #  M5            0(0.00%)   (0.00%)
     0.00  [05/03 14:56:28     94s] #  M6            0(0.00%)   (0.00%)
     0.00  [05/03 14:56:28     94s] #  M7            0(0.00%)   (0.00%)
--------------[05/03 14:56:28     94s] #  --------------------------------
[05/03 14:56:28     94s] #     Total      0(0.00%)   (0.00%)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/03 14:56:28     94s] #  Overflow after GR: 0.00% H + 0.00% V
[05/03 14:56:28     94s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### cal_base_flow starts on Sat May  3 14:56:28 2025 with memory = 1617.70 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### init_flow_edge starts on Sat May  3 14:56:28 2025 with memory = 1617.70 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### cal_flow starts on Sat May  3 14:56:28 2025 with memory = 1617.70 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### export_cong_map starts on Sat May  3 14:56:28 2025 with memory = 1617.70 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### PDZT_Export::export_cong_map starts on Sat May  3 14:56:28 2025 with memory = 1617.82 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### import_cong_map starts on Sat May  3 14:56:28 2025 with memory = 1617.82 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### update starts on Sat May  3 14:56:28 2025 with memory = 1617.82 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #Complete Global Routing.
[05/03 14:56:28     94s] #Total number of nets with non-default rule or having extra spacing = 23
[05/03 14:56:28     94s] #Total wire length = 2977 um.
[05/03 14:56:28     94s] #Total half perimeter of net bounding box = 2218 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M2 = 304 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M3 = 1549 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M4 = 1066 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M5 = 57 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M6 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M7 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:56:28     94s] #Total number of vias = 980
[05/03 14:56:28     94s] #Up-Via Summary (total 980):
[05/03 14:56:28     94s] #           
[05/03 14:56:28     94s] #-----------------------
[05/03 14:56:28     94s] # M1                420
[05/03 14:56:28     94s] # M2                358
[05/03 14:56:28     94s] # M3                192
[05/03 14:56:28     94s] # M4                 10
[05/03 14:56:28     94s] #-----------------------
[05/03 14:56:28     94s] #                   980 
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Total number of involved priority nets 23
[05/03 14:56:28     94s] #Maximum src to sink distance for priority net 151.5
[05/03 14:56:28     94s] #Average of max src_to_sink distance for priority net 85.8
[05/03 14:56:28     94s] #Average of ave src_to_sink distance for priority net 68.4
[05/03 14:56:28     94s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### report_overcon starts on Sat May  3 14:56:28 2025 with memory = 1618.33 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### report_overcon starts on Sat May  3 14:56:28 2025 with memory = 1618.33 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #Max overcon = 0 track.
[05/03 14:56:28     94s] #Total overcon = 0.00%.
[05/03 14:56:28     94s] #Worst layer Gcell overcon rate = 0.00%.
[05/03 14:56:28     94s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Global routing statistics:
[05/03 14:56:28     94s] #Cpu time = 00:00:00
[05/03 14:56:28     94s] #Elapsed time = 00:00:00
[05/03 14:56:28     94s] #Increased memory = 7.45 (MB)
[05/03 14:56:28     94s] #Total memory = 1618.33 (MB)
[05/03 14:56:28     94s] #Peak memory = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Finished global routing on [05/03 14:56:28     94s] ### Time Record (Global Routing) is uninstalled.
Sat May  3 14:56:28 2025
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### Time Record (Track Assignment) is installed.
[05/03 14:56:28     94s] #reading routing guides ......
[05/03 14:56:28     94s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:56:28     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.87 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] ### Time Record (Track Assignment) is installed.
[05/03 14:56:28     94s] #Start Track Assignment.
[05/03 14:56:28     94s] #Done with 259 horizontal wires in 1 hboxes and 275 vertical wires in 1 hboxes.
[05/03 14:56:28     94s] #Done with 249 horizontal wires in 1 hboxes and 274 vertical wires in 1 hboxes.
[05/03 14:56:28     94s] #Complete Track Assignment.
[05/03 14:56:28     94s] #Total number of nets with non-default rule or having extra spacing = 23
[05/03 14:56:28     94s] #Total wire length = 2986 um.
[05/03 14:56:28     94s] #Total half perimeter of net bounding box = 2218 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M2 = 298 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M3 = 1554 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M4 = 1082 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M5 = 52 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M6 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M7 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:56:28     94s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:56:28     94s] #Total number of vias = 980
[05/03 14:56:28     94s] #Up-Via Summary (total 980):
[05/03 14:56:28     94s] #           
[05/03 14:56:28     94s] #-----------------------
[05/03 14:56:28     94s] # M1                420
[05/03 14:56:28     94s] # M2                358
[05/03 14:56:28     94s] # M3                192
[05/03 14:56:28     94s] # M4                 10
[05/03 14:56:28     94s] #-----------------------
[05/03 14:56:28     94s] #                   980 
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:56:28     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1618.12 (MB), peak = 1703.41 (MB)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/03 14:56:28     94s] #Cpu time = 00:00:01
[05/03 14:56:28     94s] #Elapsed time = 00:00:01
[05/03 14:56:28     94s] #Increased memory = 19.03 (MB)
[05/03 14:56:28     94s] #Total memory = 1618.32 (MB)
[05/03 14:56:28     94s] #Peak memory = 1703.41 (MB)
[05/03 14:56:28     94s] ### Time Record (Detail Routing) is installed.
[05/03 14:56:28     94s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 14:56:28     94s] #
[05/03 14:56:28     94s] #Start Detail Routing..
[05/03 14:56:28     94s] #start initial detail routing ...
[05/03 14:56:28     94s] ### Design has 2 dirty nets
[05/03 14:56:30     96s] # ECO: 13.2% of the total area was rechecked for DRC, and 35.7% required routing.
[05/03 14:56:30     96s] #   number of violations = 130
[05/03 14:56:30     96s] #
[05/03 14:56:30     96s] #    By Layer and Type :
[05/03 14:56:30     96s] #	          Short    EolKO      Enc   Totals
[05/03 14:56:30     96s] #	M1            0        0        0        0
[05/03 14:56:30     96s] #	M2            0        0        0        0
[05/03 14:56:30     96s] #	M3            0        0      126      126
[05/03 14:56:30     96s] #	M4            3        1        0        4
[05/03 14:56:30     96s] #	Totals        3        1      126      130
[05/03 14:56:30     96s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1699.49 (MB), peak = 1703.41 (MB)
[05/03 14:56:30     96s] #start 1st optimization iteration ...
[05/03 14:56:30     96s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:32     98s] #   number of violations = 115
[05/03 14:56:32     98s] #
[05/03 14:56:32     98s] #    By Layer and Type :
[05/03 14:56:32     98s] #	            Enc   Totals
[05/03 14:56:32     98s] #	M1            0        0
[05/03 14:56:32     98s] #	M2            0        0
[05/03 14:56:32     98s] #	M3          115      115
[05/03 14:56:32     98s] #	Totals      115      115
[05/03 14:56:32     98s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1702.89 (MB), peak = 1704.17 (MB)
[05/03 14:56:32     98s] #start 2nd optimization iteration ...
[05/03 14:56:32     98s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:34    100s] #   number of violations = 112
[05/03 14:56:34    100s] #
[05/03 14:56:34    100s] #    By Layer and Type :
[05/03 14:56:34    100s] #	          EolKO      Enc   Totals
[05/03 14:56:34    100s] #	M1            0        0        0
[05/03 14:56:34    100s] #	M2            0        0        0
[05/03 14:56:34    100s] #	M3            0      111      111
[05/03 14:56:34    100s] #	M4            1        0        1
[05/03 14:56:34    100s] #	Totals        1      111      112
[05/03 14:56:34    100s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1703.76 (MB), peak = 1705.16 (MB)
[05/03 14:56:34    100s] #start 3rd optimization iteration ...
[05/03 14:56:34    100s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:35    102s] #   number of violations = 107
[05/03 14:56:35    102s] #
[05/03 14:56:35    102s] #    By Layer and Type :
[05/03 14:56:35    102s] #	            Enc   Totals
[05/03 14:56:35    102s] #	M1            0        0
[05/03 14:56:35    102s] #	M2            0        0
[05/03 14:56:35    102s] #	M3          107      107
[05/03 14:56:35    102s] #	Totals      107      107
[05/03 14:56:35    102s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1697.96 (MB), peak = 1706.42 (MB)
[05/03 14:56:35    102s] #start 4th optimization iteration ...
[05/03 14:56:35    102s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:37    103s] #   number of violations = 109
[05/03 14:56:37    103s] #
[05/03 14:56:37    103s] #    By Layer and Type :
[05/03 14:56:37    103s] #	            Enc   Totals
[05/03 14:56:37    103s] #	M1            0        0
[05/03 14:56:37    103s] #	M2            0        0
[05/03 14:56:37    103s] #	M3          109      109
[05/03 14:56:37    103s] #	Totals      109      109
[05/03 14:56:37    103s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1709.24 (MB), peak = 1712.23 (MB)
[05/03 14:56:37    103s] #start 5th optimization iteration ...
[05/03 14:56:37    103s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:38    104s] #   number of violations = 109
[05/03 14:56:38    104s] #
[05/03 14:56:38    104s] #    By Layer and Type :
[05/03 14:56:38    104s] #	            Enc   Totals
[05/03 14:56:38    104s] #	M1            0        0
[05/03 14:56:38    104s] #	M2            0        0
[05/03 14:56:38    104s] #	M3          109      109
[05/03 14:56:38    104s] #	Totals      109      109
[05/03 14:56:38    104s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1710.56 (MB), peak = 1712.23 (MB)
[05/03 14:56:38    104s] #start 6th optimization iteration ...
[05/03 14:56:38    104s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:40    106s] #   number of violations = 106
[05/03 14:56:40    106s] #
[05/03 14:56:40    106s] #    By Layer and Type :
[05/03 14:56:40    106s] #	            Enc   Totals
[05/03 14:56:40    106s] #	M1            0        0
[05/03 14:56:40    106s] #	M2            0        0
[05/03 14:56:40    106s] #	M3          106      106
[05/03 14:56:40    106s] #	Totals      106      106
[05/03 14:56:40    106s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1707.53 (MB), peak = 1713.15 (MB)
[05/03 14:56:40    106s] #start 7th optimization iteration ...
[05/03 14:56:40    106s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:42    108s] #   number of violations = 103
[05/03 14:56:42    108s] #
[05/03 14:56:42    108s] #    By Layer and Type :
[05/03 14:56:42    108s] #	            Enc   Totals
[05/03 14:56:42    108s] #	M1            0        0
[05/03 14:56:42    108s] #	M2            0        0
[05/03 14:56:42    108s] #	M3          103      103
[05/03 14:56:42    108s] #	Totals      103      103
[05/03 14:56:42    108s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1709.76 (MB), peak = 1714.71 (MB)
[05/03 14:56:42    108s] #start 8th optimization iteration ...
[05/03 14:56:42    108s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:45    111s] #   number of violations = 100
[05/03 14:56:45    111s] #
[05/03 14:56:45    111s] #    By Layer and Type :
[05/03 14:56:45    111s] #	            Enc   Totals
[05/03 14:56:45    111s] #	M1            0        0
[05/03 14:56:45    111s] #	M2            0        0
[05/03 14:56:45    111s] #	M3          100      100
[05/03 14:56:45    111s] #	Totals      100      100
[05/03 14:56:45    111s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1710.23 (MB), peak = 1716.39 (MB)
[05/03 14:56:45    111s] #start 9th optimization iteration ...
[05/03 14:56:45    111s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:46    112s] #   number of violations = 98
[05/03 14:56:46    112s] #
[05/03 14:56:46    112s] #    By Layer and Type :
[05/03 14:56:46    112s] #	            Enc   Totals
[05/03 14:56:46    112s] #	M1            0        0
[05/03 14:56:46    112s] #	M2            0        0
[05/03 14:56:46    112s] #	M3           98       98
[05/03 14:56:46    112s] #	Totals       98       98
[05/03 14:56:46    112s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1704.71 (MB), peak = 1716.39 (MB)
[05/03 14:56:46    112s] #start 10th optimization iteration ...
[05/03 14:56:46    112s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:47    114s] #   number of violations = 97
[05/03 14:56:47    114s] #
[05/03 14:56:47    114s] #    By Layer and Type :
[05/03 14:56:47    114s] #	            Enc   Totals
[05/03 14:56:47    114s] #	M1            0        0
[05/03 14:56:47    114s] #	M2            0        0
[05/03 14:56:47    114s] #	M3           97       97
[05/03 14:56:47    114s] #	Totals       97       97
[05/03 14:56:47    114s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1703.80 (MB), peak = 1716.39 (MB)
[05/03 14:56:47    114s] #start 11th optimization iteration ...
[05/03 14:56:47    114s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:50    116s] #   number of violations = 101
[05/03 14:56:50    116s] #
[05/03 14:56:50    116s] #    By Layer and Type :
[05/03 14:56:50    116s] #	            Enc   Totals
[05/03 14:56:50    116s] #	M1            0        0
[05/03 14:56:50    116s] #	M2            0        0
[05/03 14:56:50    116s] #	M3          101      101
[05/03 14:56:50    116s] #	Totals      101      101
[05/03 14:56:50    117s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1705.51 (MB), peak = 1716.39 (MB)
[05/03 14:56:50    117s] #start 12th optimization iteration ...
[05/03 14:56:50    117s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:53    120s] #   number of violations = 103
[05/03 14:56:53    120s] #
[05/03 14:56:53    120s] #    By Layer and Type :
[05/03 14:56:53    120s] #	            Enc   Totals
[05/03 14:56:53    120s] #	M1            0        0
[05/03 14:56:53    120s] #	M2            0        0
[05/03 14:56:53    120s] #	M3          103      103
[05/03 14:56:53    120s] #	Totals      103      103
[05/03 14:56:53    120s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1705.28 (MB), peak = 1716.39 (MB)
[05/03 14:56:53    120s] #start 13th optimization iteration ...
[05/03 14:56:53    120s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:56    122s] #   number of violations = 99
[05/03 14:56:56    122s] #
[05/03 14:56:56    122s] #    By Layer and Type :
[05/03 14:56:56    122s] #	            Enc   Totals
[05/03 14:56:56    122s] #	M1            0        0
[05/03 14:56:56    122s] #	M2            0        0
[05/03 14:56:56    122s] #	M3           99       99
[05/03 14:56:56    122s] #	Totals       99       99
[05/03 14:56:56    122s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1699.50 (MB), peak = 1716.39 (MB)
[05/03 14:56:56    122s] #start 14th optimization iteration ...
[05/03 14:56:56    122s] #deterministic_schedule_search_repair_queue1
[05/03 14:56:58    124s] #   number of violations = 102
[05/03 14:56:58    124s] #
[05/03 14:56:58    124s] #    By Layer and Type :
[05/03 14:56:58    124s] #	           Loop      Enc   Totals
[05/03 14:56:58    124s] #	M1            0        0        0
[05/03 14:56:58    124s] #	M2            1        0        1
[05/03 14:56:58    124s] #	M3            0      101      101
[05/03 14:56:58    124s] #	Totals        1      101      102
[05/03 14:56:58    124s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1705.32 (MB), peak = 1716.39 (MB)
[05/03 14:56:58    124s] #start 15th optimization iteration ...
[05/03 14:56:58    124s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:00    126s] #   number of violations = 102
[05/03 14:57:00    126s] #
[05/03 14:57:00    126s] #    By Layer and Type :
[05/03 14:57:00    126s] #	           Loop    EolKO      Enc   Totals
[05/03 14:57:00    126s] #	M1            0        0        0        0
[05/03 14:57:00    126s] #	M2            1        0        0        1
[05/03 14:57:00    126s] #	M3            0        0      100      100
[05/03 14:57:00    126s] #	M4            0        1        0        1
[05/03 14:57:00    126s] #	Totals        1        1      100      102
[05/03 14:57:00    126s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1709.95 (MB), peak = 1716.39 (MB)
[05/03 14:57:00    126s] #start 16th optimization iteration ...
[05/03 14:57:00    126s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:05    131s] #   number of violations = 97
[05/03 14:57:05    131s] #
[05/03 14:57:05    131s] #    By Layer and Type :
[05/03 14:57:05    131s] #	            Enc   Totals
[05/03 14:57:05    131s] #	M1            0        0
[05/03 14:57:05    131s] #	M2            0        0
[05/03 14:57:05    131s] #	M3           97       97
[05/03 14:57:05    131s] #	Totals       97       97
[05/03 14:57:05    131s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1724.39 (MB), peak = 1729.61 (MB)
[05/03 14:57:05    131s] #start 17th optimization iteration ...
[05/03 14:57:05    131s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:06    132s] #   number of violations = 100
[05/03 14:57:06    132s] #
[05/03 14:57:06    132s] #    By Layer and Type :
[05/03 14:57:06    132s] #	          EolKO      Enc   Totals
[05/03 14:57:06    132s] #	M1            0        0        0
[05/03 14:57:06    132s] #	M2            0        0        0
[05/03 14:57:06    132s] #	M3            0       98       98
[05/03 14:57:06    132s] #	M4            2        0        2
[05/03 14:57:06    132s] #	Totals        2       98      100
[05/03 14:57:06    132s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1739.00 (MB), peak = 1739.04 (MB)
[05/03 14:57:06    132s] #start 18th optimization iteration ...
[05/03 14:57:06    132s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:07    133s] #   number of violations = 96
[05/03 14:57:07    133s] #
[05/03 14:57:07    133s] #    By Layer and Type :
[05/03 14:57:07    133s] #	            Enc   Totals
[05/03 14:57:07    133s] #	M1            0        0
[05/03 14:57:07    133s] #	M2            0        0
[05/03 14:57:07    133s] #	M3           96       96
[05/03 14:57:07    133s] #	Totals       96       96
[05/03 14:57:07    133s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1738.86 (MB), peak = 1741.73 (MB)
[05/03 14:57:07    133s] #start 19th optimization iteration ...
[05/03 14:57:07    133s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:08    134s] #   number of violations = 95
[05/03 14:57:08    134s] #
[05/03 14:57:08    134s] #    By Layer and Type :
[05/03 14:57:08    134s] #	            Enc   Totals
[05/03 14:57:08    134s] #	M1            0        0
[05/03 14:57:08    134s] #	M2            0        0
[05/03 14:57:08    134s] #	M3           95       95
[05/03 14:57:08    134s] #	Totals       95       95
[05/03 14:57:08    134s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1735.32 (MB), peak = 1741.73 (MB)
[05/03 14:57:08    134s] #start 20th optimization iteration ...
[05/03 14:57:08    134s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:09    135s] #   number of violations = 93
[05/03 14:57:09    135s] #
[05/03 14:57:09    135s] #    By Layer and Type :
[05/03 14:57:09    135s] #	            Enc   Totals
[05/03 14:57:09    135s] #	M1            0        0
[05/03 14:57:09    135s] #	M2            0        0
[05/03 14:57:09    135s] #	M3           93       93
[05/03 14:57:09    135s] #	Totals       93       93
[05/03 14:57:09    135s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1738.97 (MB), peak = 1741.73 (MB)
[05/03 14:57:09    135s] #Complete Detail Routing.
[05/03 14:57:09    135s] #Total number of nets with non-default rule or having extra spacing = 23
[05/03 14:57:09    135s] #Total wire length = 3383 um.
[05/03 14:57:09    135s] #Total half perimeter of net bounding box = 2218 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M2 = 500 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M3 = 1530 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M4 = 945 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M5 = 407 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M6 = 0 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M7 = 0 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:57:09    135s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:57:09    135s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:57:09    135s] #Total number of vias = 1749
[05/03 14:57:09    135s] #Up-Via Summary (total 1749):
[05/03 14:57:09    135s] #           
[05/03 14:57:09    135s] #-----------------------
[05/03 14:57:09    135s] # M1                420
[05/03 14:57:09    135s] # M2                876
[05/03 14:57:09    135s] # M3                 96
[05/03 14:57:09    135s] # M4                357
[05/03 14:57:09    135s] #-----------------------
[05/03 14:57:09    135s] #                  1749 
[05/03 14:57:09    135s] #
[05/03 14:57:09    135s] #Total number of DRC violations = 93
[05/03 14:57:09    135s] #Total number of violations on LAYER M1 = 0
[05/03 14:57:09    135s] #Total number of violations on LAYER M2 = 0
[05/03 14:57:09    135s] #Total number of violations on LAYER M3 = 93
[05/03 14:57:09    135s] #Total number of violations on LAYER M4 = 0
[05/03 14:57:09    135s] #Total number of violations on LAYER M5 = 0
[05/03 14:57:09    135s] #Total number of violations on LAYER M6 = 0
[05/03 14:57:09    135s] #Total number of violations on LAYER M7 = 0
[05/03 14:57:09    135s] #Total number of violations on LAYER M8 = 0
[05/03 14:57:09    135s] #Total number of violations on LAYER M9 = 0
[05/03 14:57:09    135s] #Total number of violations on LAYER Pad = 0
[05/03 14:57:09    135s] ### Time Record (Detail Routing) is uninstalled.
[05/03 14:57:09    135s] #Cpu time = 00:00:41
[05/03 14:57:09    135s] #Elapsed time = 00:00:41
[05/03 14:57:09    135s] #Increased memory = 6.94 (MB)
[05/03 14:57:09    135s] #Total memory = 1625.26 (MB)
[05/03 14:57:09    135s] #Peak memory = 1741.73 (MB)
[05/03 14:57:09    135s] #route_detail Statistics:
[05/03 14:57:09    135s] #Cpu time = 00:00:41
[05/03 14:57:09    135s] #Elapsed time = 00:00:41
[05/03 14:57:09    135s] #Increased memory = 6.94 (MB)
[05/03 14:57:09    135s] #Total memory = 1625.26 (MB)
[05/03 14:57:09    135s] #Peak memory = 1741.73 (MB)
[05/03 14:57:09    135s] #Skip updating routing design signature in db-snapshot flow
[05/03 14:57:09    135s] ### Time Record (DB Export) is installed.
[05/03 14:57:09    135s] ### Time Record (DB Export) is uninstalled.
[05/03 14:57:09    135s] ### Time Record (Post Callback) is installed.
[05/03 14:57:09    135s] ### Time Record (Post Callback) is uninstalled.
[05/03 14:57:09    135s] #
[05/03 14:57:09    135s] #route_global_detail statistics:
[05/03 14:57:09    135s] #Cpu time = 00:00:41
[05/03 14:57:09    135s] #Elapsed time = 00:00:41
[05/03 14:57:09    135s] #Increased memory = 35.37 (MB)
[05/03 14:57:09    135s] #Total memory = 1633.55 (MB)
[05/03 14:57:09    135s] #Peak memory = 1741.73 (MB)
[05/03 14:57:09    135s] #Number of warnings = 5
[05/03 14:57:09    135s] #Total number of warnings = 19
[05/03 14:57:09    135s] #Number of fails = 0
[05/03 14:57:09    135s] #Total number of fails = 0
[05/03 14:57:09    135s] #Complete route_global_detail on Sat May  3 14:57:09 2025
[05/03 14:57:09    135s] #
[05/03 14:57:09    135s] ### Time Record (route_global_detail) is uninstalled.
[05/03 14:57:09    135s] ### 
[05/03 14:57:09    135s] ###   Scalability Statistics
[05/03 14:57:09    135s] ### 
[05/03 14:57:09    135s] ### --------------------------------+----------------+----------------+----------------+
[05/03 14:57:09    135s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[05/03 14:57:09    135s] ### --------------------------------+----------------+----------------+----------------+
[05/03 14:57:09    135s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/03 14:57:09    135s] ###   Detail Routing                |        00:00:41|        00:00:41|             1.0|
[05/03 14:57:09    135s] ###   Entire Command                |        00:00:41|        00:00:41|             1.0|
[05/03 14:57:09    135s] ### --------------------------------+----------------+----------------+----------------+
[05/03 14:57:09    135s] ### 
[05/03 14:57:09    135s]         NanoRoute done. (took cpu=0:00:41.2 real=0:00:41.4)
[05/03 14:57:09    135s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:09    135s] UM:*                                      NanoRoute
[05/03 14:57:09    135s]       Clock detailed routing done.
[05/03 14:57:09    135s] Checking guided vs. routed lengths for 23 nets...
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]       
[05/03 14:57:09    135s]       Guided max path lengths
[05/03 14:57:09    135s]       =======================
[05/03 14:57:09    135s]       
[05/03 14:57:09    135s]       ---------------------------------------
[05/03 14:57:09    135s]       From (um)    To (um)    Number of paths
[05/03 14:57:09    135s]       ---------------------------------------
[05/03 14:57:09    135s]          0.000      20.000           3
[05/03 14:57:09    135s]         20.000      40.000           2
[05/03 14:57:09    135s]         40.000      60.000           2
[05/03 14:57:09    135s]         60.000      80.000           5
[05/03 14:57:09    135s]         80.000     100.000           4
[05/03 14:57:09    135s]        100.000     120.000           3
[05/03 14:57:09    135s]        120.000     140.000           3
[05/03 14:57:09    135s]        140.000     160.000           1
[05/03 14:57:09    135s]       ---------------------------------------
[05/03 14:57:09    135s]       
[05/03 14:57:09    135s]       Deviation of routing from guided max path lengths
[05/03 14:57:09    135s]       =================================================
[05/03 14:57:09    135s]       
[05/03 14:57:09    135s]       -------------------------------------
[05/03 14:57:09    135s]       From (%)    To (%)    Number of paths
[05/03 14:57:09    135s]       -------------------------------------
[05/03 14:57:09    135s]       below        0.000           1
[05/03 14:57:09    135s]         0.000      5.000           7
[05/03 14:57:09    135s]         5.000     10.000           6
[05/03 14:57:09    135s]        10.000     15.000           3
[05/03 14:57:09    135s]        15.000     20.000           2
[05/03 14:57:09    135s]        20.000     25.000           0
[05/03 14:57:09    135s]        25.000     30.000           3
[05/03 14:57:09    135s]        30.000     35.000           1
[05/03 14:57:09    135s]       -------------------------------------
[05/03 14:57:09    135s]       
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Top 10 notable deviations of routed length from guided length
[05/03 14:57:09    135s]     =============================================================
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net CTS_2 (88 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =    56.376um, total =   279.395um
[05/03 14:57:09    135s]     Routed length:  max path =    74.652um, total =   309.844um
[05/03 14:57:09    135s]     Deviation:      max path =    32.418%,  total =    10.898%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net CTS_3 (82 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =    77.704um, total =   360.288um
[05/03 14:57:09    135s]     Routed length:  max path =    99.888um, total =   454.308um
[05/03 14:57:09    135s]     Deviation:      max path =    28.549%,  total =    26.096%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net Data_mem_L/CTS_3 (2 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =    35.244um, total =    35.244um
[05/03 14:57:09    135s]     Routed length:  max path =    44.328um, total =    45.284um
[05/03 14:57:09    135s]     Deviation:      max path =    25.775%,  total =    28.487%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net pipo/CTS_2 (39 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =   106.416um, total =   224.604um
[05/03 14:57:09    135s]     Routed length:  max path =   112.056um, total =   287.776um
[05/03 14:57:09    135s]     Deviation:      max path =     5.300%,  total =    28.126%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net CTS_6 (87 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =    60.856um, total =   274.320um
[05/03 14:57:09    135s]     Routed length:  max path =    77.184um, total =   325.184um
[05/03 14:57:09    135s]     Deviation:      max path =    26.831%,  total =    18.542%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net CTS_5 (87 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =    90.808um, total =   328.032um
[05/03 14:57:09    135s]     Routed length:  max path =   106.488um, total =   412.064um
[05/03 14:57:09    135s]     Deviation:      max path =    17.267%,  total =    25.617%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net CTS_4 (11 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =    70.416um, total =    89.496um
[05/03 14:57:09    135s]     Routed length:  max path =    73.056um, total =    99.864um
[05/03 14:57:09    135s]     Deviation:      max path =     3.749%,  total =    11.585%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net CTS_1 (9 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =    99.648um, total =   170.676um
[05/03 14:57:09    135s]     Routed length:  max path =   110.928um, total =   183.548um
[05/03 14:57:09    135s]     Deviation:      max path =    11.320%,  total =     7.542%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net Co_mem_L/CTS_4 (2 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =   103.372um, total =   103.372um
[05/03 14:57:09    135s]     Routed length:  max path =   111.696um, total =   112.572um
[05/03 14:57:09    135s]     Deviation:      max path =     8.052%,  total =     8.900%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Net Co_mem_L/CTS_5 (2 terminals)
[05/03 14:57:09    135s]     Guided length:  max path =   127.820um, total =   127.820um
[05/03 14:57:09    135s]     Routed length:  max path =   138.168um, total =   138.868um
[05/03 14:57:09    135s]     Deviation:      max path =     8.096%,  total =     8.643%
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s] Set FIXED routing status on 23 net(s)
[05/03 14:57:09    135s] Set FIXED placed status on 21 instance(s)
[05/03 14:57:09    135s]       Route Remaining Unrouted Nets...
[05/03 14:57:09    135s] Running route_early_global to complete any remaining unrouted nets.
[05/03 14:57:09    135s] All LLGs are deleted
[05/03 14:57:09    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1708.2M
[05/03 14:57:09    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1707.4M
[05/03 14:57:09    135s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=1707.4M
[05/03 14:57:09    135s] LayerId::1 widthSet size::1
[05/03 14:57:09    135s] LayerId::2 widthSet size::1
[05/03 14:57:09    135s] LayerId::3 widthSet size::1
[05/03 14:57:09    135s] LayerId::4 widthSet size::1
[05/03 14:57:09    135s] LayerId::5 widthSet size::1
[05/03 14:57:09    135s] LayerId::6 widthSet size::1
[05/03 14:57:09    135s] LayerId::7 widthSet size::1
[05/03 14:57:09    135s] LayerId::8 widthSet size::1
[05/03 14:57:09    135s] LayerId::9 widthSet size::1
[05/03 14:57:09    135s] LayerId::10 widthSet size::1
[05/03 14:57:09    135s] Updating RC grid for preRoute extraction ...
[05/03 14:57:09    135s] Initializing multi-corner resistance tables ...
[05/03 14:57:09    135s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=1707.4M
[05/03 14:57:09    135s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Loading and Dumping File ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Reading DB...
[05/03 14:57:09    135s] (I)       Read data from FE... (mem=1707.4M)
[05/03 14:57:09    135s] (I)       Read nodes and places... (mem=1707.4M)
[05/03 14:57:09    135s] (I)       Done Read nodes and places (cpu=0.002s, mem=1707.4M)
[05/03 14:57:09    135s] (I)       Read nets... (mem=1707.4M)
[05/03 14:57:09    135s] (I)       Done Read nets (cpu=0.004s, mem=1707.4M)
[05/03 14:57:09    135s] (I)       Done Read data from FE (cpu=0.006s, mem=1707.4M)
[05/03 14:57:09    135s] (I)       before initializing RouteDB syMemory usage = 1707.4 MB
[05/03 14:57:09    135s] (I)       Honor MSV route constraint: false
[05/03 14:57:09    135s] (I)       Maximum routing layer  : 7
[05/03 14:57:09    135s] (I)       Minimum routing layer  : 2
[05/03 14:57:09    135s] (I)       Supply scale factor H  : 1.00
[05/03 14:57:09    135s] (I)       Supply scale factor V  : 1.00
[05/03 14:57:09    135s] (I)       Tracks used by clock wire: 0
[05/03 14:57:09    135s] (I)       Reverse direction      : 
[05/03 14:57:09    135s] (I)       Honor partition pin guides: true
[05/03 14:57:09    135s] (I)       Route selected nets only: false
[05/03 14:57:09    135s] (I)       Route secondary PG pins: false
[05/03 14:57:09    135s] (I)       Second PG max fanout   : 2147483647
[05/03 14:57:09    135s] (I)       Apply function for special wires: true
[05/03 14:57:09    135s] (I)       Layer by layer blockage reading: true
[05/03 14:57:09    135s] (I)       Offset calculation fix : true
[05/03 14:57:09    135s] (I)       Route stripe layer range: 
[05/03 14:57:09    135s] (I)       Honor partition fences : 
[05/03 14:57:09    135s] (I)       Honor partition pin    : 
[05/03 14:57:09    135s] (I)       Honor partition fences with feedthrough: 
[05/03 14:57:09    135s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:57:09    135s] (I)       build grid graph
[05/03 14:57:09    135s] (I)       build grid graph start
[05/03 14:57:09    135s] [NR-eGR] Track table information for default rule: 
[05/03 14:57:09    135s] [NR-eGR] M1 has no routable track
[05/03 14:57:09    135s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:57:09    135s] [NR-eGR] M3 has single uniform track structure
[05/03 14:57:09    135s] [NR-eGR] M4 has single uniform track structure
[05/03 14:57:09    135s] [NR-eGR] M5 has single uniform track structure
[05/03 14:57:09    135s] [NR-eGR] M6 has single uniform track structure
[05/03 14:57:09    135s] [NR-eGR] M7 has single uniform track structure
[05/03 14:57:09    135s] (I)       build grid graph end
[05/03 14:57:09    135s] (I)       ===========================================================================
[05/03 14:57:09    135s] (I)       == Report All Rule Vias ==
[05/03 14:57:09    135s] (I)       ===========================================================================
[05/03 14:57:09    135s] (I)        Via Rule : (Default)
[05/03 14:57:09    135s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:57:09    135s] (I)       ---------------------------------------------------------------------------
[05/03 14:57:09    135s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:57:09    135s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:57:09    135s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:57:09    135s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:57:09    135s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:57:09    135s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:57:09    135s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:57:09    135s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:57:09    135s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:57:09    135s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:57:09    135s] (I)       ===========================================================================
[05/03 14:57:09    135s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Num PG vias on layer 1 : 0
[05/03 14:57:09    135s] (I)       Num PG vias on layer 2 : 0
[05/03 14:57:09    135s] (I)       Num PG vias on layer 3 : 0
[05/03 14:57:09    135s] (I)       Num PG vias on layer 4 : 0
[05/03 14:57:09    135s] (I)       Num PG vias on layer 5 : 0
[05/03 14:57:09    135s] (I)       Num PG vias on layer 6 : 0
[05/03 14:57:09    135s] (I)       Num PG vias on layer 7 : 0
[05/03 14:57:09    135s] [NR-eGR] Read 944 PG shapes
[05/03 14:57:09    135s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:57:09    135s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:57:09    135s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:57:09    135s] [NR-eGR] #PG Blockages       : 944
[05/03 14:57:09    135s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:57:09    135s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:57:09    135s] [NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 2663
[05/03 14:57:09    135s] (I)       readDataFromPlaceDB
[05/03 14:57:09    135s] (I)       Read net information..
[05/03 14:57:09    135s] (I)       Read testcase time = 0.001 seconds
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s] [NR-eGR] Read numTotalNets=2362  numIgnoredNets=23
[05/03 14:57:09    135s] (I)       early_global_route_priority property id does not exist.
[05/03 14:57:09    135s] (I)       Start initializing grid graph
[05/03 14:57:09    135s] (I)       End initializing grid graph
[05/03 14:57:09    135s] (I)       Model blockages into capacity
[05/03 14:57:09    135s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2663  Num CS=0
[05/03 14:57:09    135s] (I)       Started Modeling ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Modeling Layer 1 ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Modeling Layer 2 ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 1584
[05/03 14:57:09    135s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Modeling Layer 3 ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 436
[05/03 14:57:09    135s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Modeling Layer 4 ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 468
[05/03 14:57:09    135s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Modeling Layer 5 ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 175
[05/03 14:57:09    135s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Modeling Layer 6 ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:57:09    135s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Modeling Layer 7 ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:57:09    135s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Number of ignored nets = 23
[05/03 14:57:09    135s] (I)       Number of fixed nets = 23.  Ignored: Yes
[05/03 14:57:09    135s] (I)       Number of clock nets = 23.  Ignored: No
[05/03 14:57:09    135s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:57:09    135s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:57:09    135s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:57:09    135s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:57:09    135s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:57:09    135s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:57:09    135s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:57:09    135s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1707.4 MB
[05/03 14:57:09    135s] (I)       Ndr track 0 does not exist
[05/03 14:57:09    135s] (I)       Ndr track 0 does not exist
[05/03 14:57:09    135s] (I)       Layer1  viaCost=100.00
[05/03 14:57:09    135s] (I)       Layer2  viaCost=100.00
[05/03 14:57:09    135s] (I)       Layer3  viaCost=100.00
[05/03 14:57:09    135s] (I)       Layer4  viaCost=100.00
[05/03 14:57:09    135s] (I)       Layer5  viaCost=100.00
[05/03 14:57:09    135s] (I)       Layer6  viaCost=100.00
[05/03 14:57:09    135s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:57:09    135s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:57:09    135s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:57:09    135s] (I)       Site width          :   864  (dbu)
[05/03 14:57:09    135s] (I)       Row height          :  4320  (dbu)
[05/03 14:57:09    135s] (I)       GCell width         :  4320  (dbu)
[05/03 14:57:09    135s] (I)       GCell height        :  4320  (dbu)
[05/03 14:57:09    135s] (I)       Grid                :   220   167     7
[05/03 14:57:09    135s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:57:09    135s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:57:09    135s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:57:09    135s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:57:09    135s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:57:09    135s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:57:09    135s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:57:09    135s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:57:09    135s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:57:09    135s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:57:09    135s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:57:09    135s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:57:09    135s] (I)       --------------------------------------------------------
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s] (I)       ID:0  Default:no NDR Track ID:0[05/03 14:57:09    135s] [NR-eGR] ============ Routing rule table ============
[05/03 14:57:09    135s] [NR-eGR] Rule id: 0  Nets: 0 
 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/03 14:57:09    135s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:57:09    135s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:57:09    135s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:09    135s] (I)       ID:1  Default:yes[05/03 14:57:09    135s] [NR-eGR] Rule id: 1  Nets: 2339 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:57:09    135s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:57:09    135s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:09    135s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:09    135s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:57:09    135s] [NR-eGR] ========================================
[05/03 14:57:09    135s] [NR-eGR] 
[05/03 14:57:09    135s] (I)       blocked tracks on layer2 : = 114797 / 256960 (44.68%)
[05/03 14:57:09    135s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:57:09    135s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:57:09    135s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:57:09    135s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:57:09    135s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:57:09    135s] (I)       After initializing earlyGlobalRoute syMemory usage = 1707.4 MB
[05/03 14:57:09    135s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Global Routing ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       ============= Initialization =============
[05/03 14:57:09    135s] (I)       totalPins=7771  totalGlobalPin=7700 (99.09%)
[05/03 14:57:09    135s] (I)       Started Build MST ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Generate topology with single threads
[05/03 14:57:09    135s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       total 2D Cap : 951113 = (464224 H, 486889 V)
[05/03 14:57:09    135s] (I)       ============  Phase 1a Route ============
[05/03 14:57:09    135s] [NR-eGR] Layer group 1: route 2339 net(s) in layer range [2, 7]
[05/03 14:57:09    135s] (I)       Started Phase 1a ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:57:09    135s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Usage: 31033 = (16932 H, 14101 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.523e+04um V)
[05/03 14:57:09    135s] (I)       
[05/03 14:57:09    135s] (I)       ============  Phase 1b Route ============
[05/03 14:57:09    135s] (I)       Started Phase 1b ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Usage: 31046 = (16939 H, 14107 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.524e+04um V)
[05/03 14:57:09    135s] (I)       
[05/03 14:57:09    135s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.352968e+04um
[05/03 14:57:09    135s] (I)       ============  Phase 1c Route ============
[05/03 14:57:09    135s] (I)       Started Phase 1c ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Level2 Grid: 44 x 34
[05/03 14:57:09    135s] (I)       Started Two Level Routing ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Usage: 31050 = (16939 H, 14111 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.524e+04um V)
[05/03 14:57:09    135s] (I)       
[05/03 14:57:09    135s] (I)       ============  Phase 1d Route ============
[05/03 14:57:09    135s] (I)       Started Phase 1d ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Usage: 31058 = (16941 H, 14117 V) = (3.65% H, 2.90% V) = (1.830e+04um H, 1.525e+04um V)
[05/03 14:57:09    135s] (I)       
[05/03 14:57:09    135s] (I)       ============  Phase 1e Route ============
[05/03 14:57:09    135s] (I)       Started Phase 1e ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Usage: 31058 = (16941 H, 14117 V) = (3.65% H, 2.90% V) = (1.830e+04um H, 1.525e+04um V)
[05/03 14:57:09    135s] (I)       
[05/03 14:57:09    135s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 3.354264e+04um
[05/03 14:57:09    135s] [NR-eGR] 
[05/03 14:57:09    135s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:57:09    135s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       ============  Phase 1l Route ============
[05/03 14:57:09    135s] (I)       
[05/03 14:57:09    135s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:57:09    135s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:57:09    135s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:57:09    135s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:57:09    135s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:57:09    135s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:09    135s] [NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:09    135s] [NR-eGR]      M3  (3)         9( 0.04%)         1( 0.00%)   ( 0.04%) 
[05/03 14:57:09    135s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:57:09    135s] [NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:57:09    135s] [NR-eGR]      M6  (6)         9( 0.03%)         3( 0.01%)   ( 0.04%) 
[05/03 14:57:09    135s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:09    135s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:57:09    135s] [NR-eGR] Total               35( 0.02%)         4( 0.00%)   ( 0.02%) 
[05/03 14:57:09    135s] [NR-eGR] 
[05/03 14:57:09    135s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       total 2D Cap : 952784 = (465425 H, 487359 V)
[05/03 14:57:09    135s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:57:09    135s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:57:09    135s] (I)       ============= track Assignment ============
[05/03 14:57:09    135s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Started Greedy Track Assignment ( Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:57:09    135s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] (I)       Run Multi-thread track assignment
[05/03 14:57:09    135s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:57:09    135s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[05/03 14:57:09    135s] [NR-eGR]     M2  (2H) length: 9.842484e+03um, number of vias: 11554
[05/03 14:57:09    135s] [NR-eGR]     M3  (3V) length: 1.368312e+04um, number of vias: 1430
[05/03 14:57:09    135s] [NR-eGR]     M4  (4H) length: 6.767872e+03um, number of vias: 1051
[05/03 14:57:09    135s] [NR-eGR]     M5  (5V) length: 3.519152e+03um, number of vias: 402
[05/03 14:57:09    135s] [NR-eGR]     M6  (6H) length: 3.650528e+03um, number of vias: 55
[05/03 14:57:09    135s] [NR-eGR]     M7  (7V) length: 3.575680e+02um, number of vias: 0
[05/03 14:57:09    135s] [NR-eGR] Total length: 3.782073e+04um, number of vias: 22164
[05/03 14:57:09    135s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:57:09    135s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/03 14:57:09    135s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:57:09    135s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.14 sec, Curr Mem: 1707.39 MB )
[05/03 14:57:09    135s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/03 14:57:09    135s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:09    135s] UM:*                                      Route Remaining Unrouted Nets
[05/03 14:57:09    135s]     Routing using NR in eGR->NR Step done.
[05/03 14:57:09    135s] Net route status summary:
[05/03 14:57:09    135s]   Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:57:09    135s]   Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s] CCOPT: Done with clock implementation routing.
[05/03 14:57:09    135s] 
[05/03 14:57:09    135s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:41.6 real=0:00:42.0)
[05/03 14:57:09    135s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:09    135s] UM:*                                      Leaving CCOpt scope - Routing Tools
[05/03 14:57:09    135s]   Clock implementation routing done.
[05/03 14:57:09    135s]   Leaving CCOpt scope - extractRC...
[05/03 14:57:09    135s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/03 14:57:09    135s] Extraction called for design 'MSDAP' of instances=3309 and nets=4487 using extraction engine 'pre_route' .
[05/03 14:57:09    135s] pre_route RC Extraction called for design MSDAP.
[05/03 14:57:09    135s] RC Extraction called in multi-corner(2) mode.
[05/03 14:57:09    135s] RCMode: PreRoute
[05/03 14:57:09    135s]       RC Corner Indexes            0       1   
[05/03 14:57:09    135s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:57:09    135s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:09    135s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:09    135s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:09    135s] Shrink Factor                : 1.00000
[05/03 14:57:09    135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:57:09    135s] Using Quantus QRC technology file ...
[05/03 14:57:09    135s] LayerId::1 widthSet size::1
[05/03 14:57:09    135s] LayerId::2 widthSet size::1
[05/03 14:57:09    135s] LayerId::3 widthSet size::1
[05/03 14:57:09    135s] LayerId::4 widthSet size::1
[05/03 14:57:09    135s] LayerId::5 widthSet size::1
[05/03 14:57:09    135s] LayerId::6 widthSet size::1
[05/03 14:57:09    135s] LayerId::7 widthSet size::1
[05/03 14:57:09    135s] LayerId::8 widthSet size::1
[05/03 14:57:09    135s] LayerId::9 widthSet size::1
[05/03 14:57:09    135s] LayerId::10 widthSet size::1
[05/03 14:57:09    135s] Updating RC grid for preRoute extraction ...
[05/03 14:57:09    135s] Initializing multi-corner resistance tables ...
[05/03 14:57:09    135s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1707.387M)
[05/03 14:57:09    135s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/03 14:57:09    135s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:09    135s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:09    135s] UM:*                                      Leaving CCOpt scope - extractRC
[05/03 14:57:09    135s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 14:57:09    135s] End AAE Lib Interpolated Model. (MEM=1707.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:09    135s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:09    135s]   Clock DAG stats after routing clock trees:
[05/03 14:57:09    135s]     cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:57:09    135s]     cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
[05/03 14:57:09    135s]     cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
[05/03 14:57:09    135s]     sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:57:09    135s]     wire capacitance : top=0.000fF, trunk=11.965fF, leaf=66.675fF, total=78.641fF
[05/03 14:57:09    135s]     wire lengths     : top=0.000um, trunk=545.856um, leaf=2836.920um, total=3382.776um
[05/03 14:57:09    135s]     hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:57:09    135s]   Clock DAG net violations after routing clock trees:
[05/03 14:57:09    135s]     Remaining Transition : {count=4, worst=[21.0ps, 9.6ps, 4.0ps, 1.6ps]} avg=9.1ps sd=8.6ps sum=36.2ps
[05/03 14:57:09    135s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/03 14:57:09    135s]     Trunk : target=59.7ps count=4 avg=32.0ps sd=10.4ps min=23.6ps max=45.1ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:57:09    135s]     Leaf  : target=59.7ps count=19 avg=44.5ps sd=18.0ps min=17.1ps max=80.7ps {6 <= 35.8ps, 5 <= 47.8ps, 1 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 1 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 14:57:09    135s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/03 14:57:09    135s]      Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
[05/03 14:57:09    135s]      Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:57:09    135s]   Primary reporting skew groups after routing clock trees:
[05/03 14:57:09    135s]     skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.0*], 86.2% {66.8, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
[05/03 14:57:09    135s]       min path sink: shiftR/tempreg_reg[31]/CLK
[05/03 14:57:09    135s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:57:09    135s]   Skew group summary after routing clock trees:
[05/03 14:57:09    135s]     skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
[05/03 14:57:09    135s]     skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.0*], 86.2% {66.8, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
[05/03 14:57:09    135s]   CCOpt::Phase::Routing done. (took cpu=0:00:41.9 real=0:00:42.2)
[05/03 14:57:09    135s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:09    135s] UM:*                                      CCOpt::Phase::Routing
[05/03 14:57:09    135s]   CCOpt::Phase::PostConditioning...
[05/03 14:57:09    135s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[05/03 14:57:09    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:1774.2M
[05/03 14:57:09    135s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:09    135s] OPERPROF:   Starting FgcInit at level 2, MEM:1774.2M
[05/03 14:57:09    135s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1774.2M
[05/03 14:57:09    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1774.2M
[05/03 14:57:09    135s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1774.2M
[05/03 14:57:09    135s] Core basic site is asap7sc7p5t
[05/03 14:57:10    135s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:10    135s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:57:10    135s] SiteArray: use 851,968 bytes
[05/03 14:57:10    135s] SiteArray: current memory after site array memory allocation 1775.0M
[05/03 14:57:10    135s] SiteArray: FP blocked sites are writable
[05/03 14:57:10    135s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:57:10    135s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1775.0M
[05/03 14:57:10    135s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:57:10    135s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1775.0M
[05/03 14:57:10    135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.063, REAL:0.063, MEM:1775.0M
[05/03 14:57:10    135s] OPERPROF:     Starting CMU at level 3, MEM:1775.0M
[05/03 14:57:10    135s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:1775.0M
[05/03 14:57:10    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.072, MEM:1775.0M
[05/03 14:57:10    135s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1775.0MB).
[05/03 14:57:10    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.083, MEM:1775.0M
[05/03 14:57:10    135s]   Removing CTS place status from clock tree and sinks.
[05/03 14:57:10    135s] Removed CTS place status from 21 clock cells (out of 24 ) and 0 clock sinks (out of 0 ).
[05/03 14:57:10    135s]   Switching to inst based legalization.
[05/03 14:57:10    135s]   PostConditioning...
[05/03 14:57:10    135s]     PostConditioning active optimizations:
[05/03 14:57:10    135s]      - DRV fixing with cell sizing and buffering
[05/03 14:57:10    135s]      - Skew fixing with cell sizing
[05/03 14:57:10    135s]     
[05/03 14:57:10    135s]     Currently running CTS, using active skew data
[05/03 14:57:10    135s]     Reset bufferability constraints...
[05/03 14:57:10    135s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/03 14:57:10    135s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:10    135s]     Upsizing to fix DRVs...
[05/03 14:57:10    135s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:57:10    135s]     CCOpt-PostConditioning: considered: 23, tested: 23, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[05/03 14:57:10    135s]     
[05/03 14:57:10    135s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/03 14:57:10    135s]     ============================================
[05/03 14:57:10    135s]     
[05/03 14:57:10    135s]     Cell changes by Net Type:
[05/03 14:57:10    135s]     
[05/03 14:57:10    135s]     -------------------------------------------------------------------------------------------------------------------
[05/03 14:57:10    135s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/03 14:57:10    135s]     -------------------------------------------------------------------------------------------------------------------
[05/03 14:57:10    135s]     top                0                    0           0            0                    0                  0
[05/03 14:57:10    135s]     trunk              0                    0           0            0                    0                  0
[05/03 14:57:10    135s]     leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[05/03 14:57:10    135s]     -------------------------------------------------------------------------------------------------------------------
[05/03 14:57:10    135s]     Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[05/03 14:57:10    135s]     -------------------------------------------------------------------------------------------------------------------
[05/03 14:57:10    135s]     
[05/03 14:57:10    135s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[05/03 14:57:10    135s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/03 14:57:10    135s]     
[05/03 14:57:10    135s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/03 14:57:10    135s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:57:10    135s]       cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
[05/03 14:57:10    135s]       cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
[05/03 14:57:10    135s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:57:10    136s]       wire capacitance : top=0.000fF, trunk=11.965fF, leaf=66.675fF, total=78.641fF
[05/03 14:57:10    136s]       wire lengths     : top=0.000um, trunk=545.856um, leaf=2836.920um, total=3382.776um
[05/03 14:57:10    136s]       hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:57:10    136s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[05/03 14:57:10    136s]       Remaining Transition : {count=4, worst=[21.0ps, 9.6ps, 4.0ps, 1.6ps]} avg=9.1ps sd=8.6ps sum=36.2ps
[05/03 14:57:10    136s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/03 14:57:10    136s]       Trunk : target=59.7ps count=4 avg=32.0ps sd=10.4ps min=23.6ps max=45.1ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:57:10    136s]       Leaf  : target=59.7ps count=19 avg=44.5ps sd=18.0ps min=17.1ps max=80.7ps {6 <= 35.8ps, 5 <= 47.8ps, 1 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 1 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 14:57:10    136s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/03 14:57:10    136s]        Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
[05/03 14:57:10    136s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:57:10    136s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[05/03 14:57:10    136s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.0*], 86.2% {66.8, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
[05/03 14:57:10    136s]       min path sink: shiftR/tempreg_reg[31]/CLK
[05/03 14:57:10    136s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:57:10    136s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/03 14:57:10    136s]       skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
[05/03 14:57:10    136s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.0*], 86.2% {66.8, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
[05/03 14:57:10    136s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:10    136s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:10    136s] UM:*                                      Upsizing to fix DRVs
[05/03 14:57:10    136s]     Recomputing CTS skew targets...
[05/03 14:57:10    136s]     Resolving skew group constraints...
[05/03 14:57:10    136s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
[05/03 14:57:10    136s]     Resolving skew group constraints done.
[05/03 14:57:10    136s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:10    136s]     Fixing DRVs...
[05/03 14:57:10    136s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:57:10    136s]     CCOpt-PostConditioning: considered: 23, tested: 23, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[05/03 14:57:10    136s]     
[05/03 14:57:10    136s]     PRO Statistics: Fix DRVs (cell sizing):
[05/03 14:57:10    136s]     =======================================
[05/03 14:57:10    136s]     
[05/03 14:57:10    136s]     Cell changes by Net Type:
[05/03 14:57:10    136s]     
[05/03 14:57:10    136s]     -------------------------------------------------------------------------------------------------------------------
[05/03 14:57:10    136s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/03 14:57:10    136s]     -------------------------------------------------------------------------------------------------------------------
[05/03 14:57:10    136s]     top                0                    0           0            0                    0                  0
[05/03 14:57:10    136s]     trunk              0                    0           0            0                    0                  0
[05/03 14:57:10    136s]     leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[05/03 14:57:10    136s]     -------------------------------------------------------------------------------------------------------------------
[05/03 14:57:10    136s]     Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[05/03 14:57:10    136s]     -------------------------------------------------------------------------------------------------------------------
[05/03 14:57:10    136s]     
[05/03 14:57:10    136s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[05/03 14:57:10    136s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/03 14:57:10    136s]     
[05/03 14:57:10    136s]     Clock DAG stats PostConditioning after DRV fixing:
[05/03 14:57:10    136s]       cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
[05/03 14:57:10    136s]       cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
[05/03 14:57:10    136s]       cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
[05/03 14:57:10    136s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:57:10    136s]       wire capacitance : top=0.000fF, trunk=11.965fF, leaf=66.675fF, total=78.641fF
[05/03 14:57:10    136s]       wire lengths     : top=0.000um, trunk=545.856um, leaf=2836.920um, total=3382.776um
[05/03 14:57:10    136s]       hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
[05/03 14:57:10    136s]     Clock DAG net violations PostConditioning after DRV fixing:
[05/03 14:57:10    136s]       Remaining Transition : {count=4, worst=[21.0ps, 9.6ps, 4.0ps, 1.6ps]} avg=9.1ps sd=8.6ps sum=36.2ps
[05/03 14:57:10    136s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/03 14:57:10    136s]       Trunk : target=59.7ps count=4 avg=32.0ps sd=10.4ps min=23.6ps max=45.1ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:57:10    136s]       Leaf  : target=59.7ps count=19 avg=44.5ps sd=18.0ps min=17.1ps max=80.7ps {6 <= 35.8ps, 5 <= 47.8ps, 1 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 1 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 14:57:10    136s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/03 14:57:10    136s]        Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
[05/03 14:57:10    136s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:57:10    136s]     Primary reporting skew groups PostConditioning after DRV fixing:
[05/03 14:57:10    136s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.2*], 86.4% {66.6, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
[05/03 14:57:10    136s]       min path sink: shiftR/tempreg_reg[31]/CLK
[05/03 14:57:10    136s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:57:10    136s]     Skew group summary PostConditioning after DRV fixing:
[05/03 14:57:10    136s]       skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
[05/03 14:57:10    136s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.2*], 86.4% {66.6, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
[05/03 14:57:10    136s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:57:10    136s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:10    136s] UM:*                                      Fixing DRVs
[05/03 14:57:10    136s]     Buffering to fix DRVs...
[05/03 14:57:10    136s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/03 14:57:10    136s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/03 14:57:10    136s]     Inserted 4 buffers and inverters.
[05/03 14:57:10    136s]     success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
[05/03 14:57:10    136s]     CCOpt-PostConditioning: nets considered: 23, nets tested: 23, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 2, buffered: 2
[05/03 14:57:10    136s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/03 14:57:10    136s]       cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
[05/03 14:57:10    136s]       cell areas       : b=150.232um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.265um^2
[05/03 14:57:10    136s]       cell capacitance : b=53.460fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=58.939fF
[05/03 14:57:10    136s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:57:10    136s]       wire capacitance : top=0.000fF, trunk=12.571fF, leaf=66.955fF, total=79.526fF
[05/03 14:57:10    136s]       wire lengths     : top=0.000um, trunk=554.928um, leaf=2827.848um, total=3382.776um
[05/03 14:57:10    136s]       hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
[05/03 14:57:10    136s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/03 14:57:10    136s]       Remaining Transition : {count=2, worst=[21.0ps, 4.0ps]} avg=12.5ps sd=12.0ps sum=25.0ps
[05/03 14:57:10    136s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/03 14:57:10    136s]       Trunk : target=59.7ps count=6 avg=24.3ps sd=14.5ps min=8.6ps max=45.1ps {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:57:10    136s]       Leaf  : target=59.7ps count=21 avg=43.0ps sd=16.0ps min=17.1ps max=80.7ps {6 <= 35.8ps, 8 <= 47.8ps, 1 <= 53.7ps, 3 <= 56.7ps, 1 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 14:57:10    136s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/03 14:57:10    136s]        Bufs: BUFx24_ASAP7_75t_SL: 18 BUFx12f_ASAP7_75t_SRAM: 5 BUFx10_ASAP7_75t_SRAM: 1 
[05/03 14:57:10    136s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:57:10    136s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/03 14:57:10    136s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=100.3, avg=84.2, sd=7.8], skew [33.5 vs 21.2*], 85.3% {74.5, 95.7} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
[05/03 14:57:10    136s]       min path sink: Co_mem_R/mem_0_1/CE
[05/03 14:57:10    136s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:57:10    136s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/03 14:57:10    136s]       skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
[05/03 14:57:10    136s]       skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=100.3, avg=84.2, sd=7.8], skew [33.5 vs 21.2*], 85.3% {74.5, 95.7} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
[05/03 14:57:10    136s]     Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/03 14:57:10    136s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:10    136s] UM:*                                      Buffering to fix DRVs
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] Slew Diagnostics: After DRV fixing
[05/03 14:57:10    136s] ==================================
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] Global Causes:
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] -----
[05/03 14:57:10    136s] Cause
[05/03 14:57:10    136s] -----
[05/03 14:57:10    136s]   (empty table)
[05/03 14:57:10    136s] -----
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] Top 5 overslews:
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] ------------------------------------------------------------------------------------------
[05/03 14:57:10    136s] Overslew    Causes                                                   Driving Pin
[05/03 14:57:10    136s] ------------------------------------------------------------------------------------------
[05/03 14:57:10    136s]  21.0ps     1. Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00050/Y
[05/03 14:57:10    136s]    -        2. Skew would be damaged                                           -
[05/03 14:57:10    136s]   4.0ps     1. Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00052/Y
[05/03 14:57:10    136s]    -        2. Skew would be damaged                                           -
[05/03 14:57:10    136s] ------------------------------------------------------------------------------------------
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] ------------------------------------------
[05/03 14:57:10    136s] Cause                           Occurences
[05/03 14:57:10    136s] ------------------------------------------
[05/03 14:57:10    136s] Inst already optimally sized        2
[05/03 14:57:10    136s] Skew would be damaged               2
[05/03 14:57:10    136s] ------------------------------------------
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] Violation diagnostics counts from the 2 nodes that have violations:
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s] ------------------------------------------
[05/03 14:57:10    136s] Cause                           Occurences
[05/03 14:57:10    136s] ------------------------------------------
[05/03 14:57:10    136s] Inst already optimally sized        2
[05/03 14:57:10    136s] Skew would be damaged               2
[05/03 14:57:10    136s] ------------------------------------------
[05/03 14:57:10    136s] 
[05/03 14:57:10    136s]     Fixing Skew by cell sizing...
[05/03 14:57:10    136s] Path optimization required 10 stage delay updates 
[05/03 14:57:10    136s] Fixing short paths with downsize only
[05/03 14:57:10    136s]     Resized 1 clock insts to decrease delay.
[05/03 14:57:11    136s] Path optimization required 42 stage delay updates 
[05/03 14:57:11    136s]     Resized 1 clock insts to increase delay.
[05/03 14:57:11    136s]     
[05/03 14:57:11    136s]     PRO Statistics: Fix Skew (cell sizing):
[05/03 14:57:11    136s]     =======================================
[05/03 14:57:11    136s]     
[05/03 14:57:11    136s]     Cell changes by Net Type:
[05/03 14:57:11    136s]     
[05/03 14:57:11    136s]     -----------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    136s]     Net Type    Attempted            Upsized             Downsized           Swapped Same Size    Total Changed       Not Sized
[05/03 14:57:11    136s]     -----------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    136s]     top                0                    0                   0                   0                    0                   0
[05/03 14:57:11    136s]     trunk              2 [40.0%]            0                   0                   0                    0 (0.0%)            2 (100.0%)
[05/03 14:57:11    136s]     leaf               3 [60.0%]            1 (33.3%)           1 (33.3%)           0                    2 (66.7%)           1 (33.3%)
[05/03 14:57:11    136s]     -----------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    136s]     Total              5 [100.0%]           1 (20.0%)           1 (20.0%)           0                    2 (40.0%)           3 (60.0%)
[05/03 14:57:11    136s]     -----------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    136s]     
[05/03 14:57:11    136s]     Upsized: 1, Downsized: 1, Sized but same area: 0, Unchanged: 3, Area change: -3.732um^2 (-2.435%)
[05/03 14:57:11    136s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/03 14:57:11    136s]     
[05/03 14:57:11    136s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/03 14:57:11    136s]       cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
[05/03 14:57:11    136s]       cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
[05/03 14:57:11    136s]       cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
[05/03 14:57:11    136s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:57:11    136s]       wire capacitance : top=0.000fF, trunk=12.571fF, leaf=66.955fF, total=79.526fF
[05/03 14:57:11    136s]       wire lengths     : top=0.000um, trunk=554.928um, leaf=2827.848um, total=3382.776um
[05/03 14:57:11    136s]       hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
[05/03 14:57:11    136s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[05/03 14:57:11    136s]       Remaining Transition : {count=2, worst=[21.0ps, 4.0ps]} avg=12.5ps sd=12.0ps sum=25.0ps
[05/03 14:57:11    136s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/03 14:57:11    136s]       Trunk : target=59.7ps count=6 avg=24.1ps sd=14.3ps min=8.5ps max=45.1ps {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:57:11    136s]       Leaf  : target=59.7ps count=21 avg=44.1ps sd=16.3ps min=17.1ps max=80.7ps {6 <= 35.8ps, 6 <= 47.8ps, 2 <= 53.7ps, 3 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 14:57:11    136s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/03 14:57:11    136s]        Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
[05/03 14:57:11    136s]        Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:57:11    136s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[05/03 14:57:11    136s]       skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
[05/03 14:57:11    136s]       min path sink: alu_ctrl/work_statusL_reg/CLK
[05/03 14:57:11    136s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:57:11    136s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/03 14:57:11    136s]       skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
[05/03 14:57:11    136s]       skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
[05/03 14:57:11    136s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:57:11    137s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:11    137s] UM:*                                      Fixing Skew by cell sizing
[05/03 14:57:11    137s]     Reconnecting optimized routes...
[05/03 14:57:11    137s]     Reset timing graph...
[05/03 14:57:11    137s] Ignoring AAE DB Resetting ...
[05/03 14:57:11    137s]     Reset timing graph done.
[05/03 14:57:11    137s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:11    137s] OPERPROF: Starting FgcCleanup at level 1, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1765.4M
[05/03 14:57:11    137s]     Leaving CCOpt scope - ClockRefiner...
[05/03 14:57:11    137s] Assigned high priority to 4 cells.
[05/03 14:57:11    137s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/03 14:57:11    137s]     Performing Single Pass Refine Place.
[05/03 14:57:11    137s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1765.4M
[05/03 14:57:11    137s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:11    137s] OPERPROF:     Starting FgcInit at level 3, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1765.4M
[05/03 14:57:11    137s] Info: 25 insts are soft-fixed.
[05/03 14:57:11    137s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:11    137s] OPERPROF:       Starting CMU at level 4, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.066, REAL:0.066, MEM:1765.4M
[05/03 14:57:11    137s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1765.4MB).
[05/03 14:57:11    137s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.077, REAL:0.078, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.077, REAL:0.078, MEM:1765.4M
[05/03 14:57:11    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.7
[05/03 14:57:11    137s] OPERPROF: Starting RefinePlace at level 1, MEM:1765.4M
[05/03 14:57:11    137s] *** Starting place_detail (0:02:17 mem=1765.4M) ***
[05/03 14:57:11    137s] Total net bbox length = 3.367e+04 (1.844e+04 1.523e+04) (ext = 1.866e+03)
[05/03 14:57:11    137s] Info: 25 insts are soft-fixed.
[05/03 14:57:11    137s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:11    137s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:57:11    137s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:57:11    137s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:11    137s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1765.4M
[05/03 14:57:11    137s] Starting refinePlace ...
[05/03 14:57:11    137s]   Spread Effort: high, standalone mode, useDDP on.
[05/03 14:57:11    137s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1765.4MB) @(0:02:17 - 0:02:17).
[05/03 14:57:11    137s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:11    137s] wireLenOptFixPriorityInst 378 inst fixed
[05/03 14:57:11    137s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:11    137s] 
[05/03 14:57:11    137s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:57:11    137s] Move report: legalization moves 11 insts, mean move: 1.26 um, max move: 2.16 um
[05/03 14:57:11    137s] 	Max move on inst (Data_mem_R/g1617__7098): (192.24, 50.76) --> (192.24, 48.60)
[05/03 14:57:11    137s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1765.4MB) @(0:02:17 - 0:02:17).
[05/03 14:57:11    137s] Move report: Detail placement moves 11 insts, mean move: 1.26 um, max move: 2.16 um
[05/03 14:57:11    137s] 	Max move on inst (Data_mem_R/g1617__7098): (192.24, 50.76) --> (192.24, 48.60)
[05/03 14:57:11    137s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1765.4MB
[05/03 14:57:11    137s] Statistics of distance of Instance movement in refine placement:
[05/03 14:57:11    137s]   maximum (X+Y) =         2.16 um
[05/03 14:57:11    137s]   inst (Data_mem_R/g1617__7098) with max move: (192.24, 50.76) -> (192.24, 48.6)
[05/03 14:57:11    137s]   mean    (X+Y) =         1.26 um
[05/03 14:57:11    137s] Total instances moved : 11
[05/03 14:57:11    137s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.184, REAL:0.186, MEM:1765.4M
[05/03 14:57:11    137s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1765.4MB) @(0:02:17 - 0:02:17).
[05/03 14:57:11    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.7
[05/03 14:57:11    137s] OPERPROF: Finished RefinePlace at level 1, CPU:0.196, REAL:0.198, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF: Starting FgcCleanup at level 1, MEM:1765.4M
[05/03 14:57:11    137s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1765.4M
[05/03 14:57:11    137s] Moved 0 and flipped 0 of 25 clock instances (excluding sinks) during refinement
[05/03 14:57:11    137s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/03 14:57:11    137s] Moved 1 and flipped 1 of 392 clock sinks during refinement.
[05/03 14:57:11    137s] The largest move for clock sinks was 1.08 microns. The inst with this movement was alu_ctrl/rjR_addr_reg[1]
[05/03 14:57:11    137s] Revert refine place priority changes on 0 cells.
[05/03 14:57:11    137s] Summary Report:
[05/03 14:57:11    137s] Instances move: 11 (out of 2209 movable)
[05/03 14:57:11    137s] Instances flipped: 0
[05/03 14:57:11    137s] Mean displacement: 1.26 um
[05/03 14:57:11    137s] Max displacement: 2.16 um (Instance: Data_mem_R/g1617__7098) (192.24, 50.76) -> (192.24, 48.6)
[05/03 14:57:11    137s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND4xp25_ASAP7_75t_R
[05/03 14:57:11    137s] 	Violation at original loc: Placement Blockage Violation
[05/03 14:57:11    137s] Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
[05/03 14:57:11    137s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1765.4MB
[05/03 14:57:11    137s] *** Finished place_detail (0:02:17 mem=1765.4M) ***
[05/03 14:57:11    137s]     Moved 1, flipped 1 and cell swapped 0 of 417 clock instance(s) during refinement.
[05/03 14:57:11    137s]     The largest move was 1.08 microns for alu_ctrl/rjR_addr_reg[1].
[05/03 14:57:11    137s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/03 14:57:11    137s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:11    137s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[05/03 14:57:11    137s]     Set dirty flag on 23 insts, 25 nets
[05/03 14:57:11    137s]   PostConditioning done.
[05/03 14:57:11    137s] Net route status summary:
[05/03 14:57:11    137s]   Clock:        27 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=27, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:57:11    137s]   Non-clock:  4460 (unrouted=2121, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 14:57:11    137s]   Update timing and DAG stats after post-conditioning...
[05/03 14:57:11    137s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:11    137s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 14:57:11    137s] End AAE Lib Interpolated Model. (MEM=1765.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:11    137s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:11    137s]   Clock DAG stats after post-conditioning:
[05/03 14:57:11    137s]     cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
[05/03 14:57:11    137s]     cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
[05/03 14:57:11    137s]     cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
[05/03 14:57:11    137s]     sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:57:11    137s]     wire capacitance : top=0.000fF, trunk=12.591fF, leaf=66.967fF, total=79.557fF
[05/03 14:57:11    137s]     wire lengths     : top=0.000um, trunk=570.836um, leaf=2848.608um, total=3419.444um
[05/03 14:57:11    137s]     hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
[05/03 14:57:11    137s]   Clock DAG net violations after post-conditioning:
[05/03 14:57:11    137s]     Remaining Transition : {count=2, worst=[21.0ps, 4.0ps]} avg=12.5ps sd=12.0ps sum=25.0ps
[05/03 14:57:11    137s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/03 14:57:11    137s]     Trunk : target=59.7ps count=6 avg=24.1ps sd=14.3ps min=8.5ps max=45.1ps {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:57:11    137s]     Leaf  : target=59.7ps count=21 avg=44.1ps sd=16.3ps min=17.1ps max=80.7ps {6 <= 35.8ps, 6 <= 47.8ps, 2 <= 53.7ps, 3 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 14:57:11    137s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/03 14:57:11    137s]      Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
[05/03 14:57:11    137s]      Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:57:11    137s]   Primary reporting skew groups after post-conditioning:
[05/03 14:57:11    137s]     skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
[05/03 14:57:11    137s]       min path sink: alu_ctrl/work_statusL_reg/CLK
[05/03 14:57:11    137s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:57:11    137s]   Skew group summary after post-conditioning:
[05/03 14:57:11    137s]     skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
[05/03 14:57:11    137s]     skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
[05/03 14:57:11    137s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/03 14:57:11    137s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:11    137s] UM:*                                      CCOpt::Phase::PostConditioning
[05/03 14:57:11    137s]   Setting CTS place status to fixed for clock tree and sinks.
[05/03 14:57:11    137s] numClockCells = 28, numClockCellsFixed = 28, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/03 14:57:11    137s]   Post-balance tidy up or trial balance steps...
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Clock DAG stats at end of CTS:
[05/03 14:57:11    137s]   ==============================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   -------------------------------------------------------------
[05/03 14:57:11    137s]   Cell type                     Count    Area       Capacitance
[05/03 14:57:11    137s]   -------------------------------------------------------------
[05/03 14:57:11    137s]   Buffers                        24      146.500      52.162
[05/03 14:57:11    137s]   Inverters                       1        3.033       5.479
[05/03 14:57:11    137s]   Integrated Clock Gates          0        0.000       0.000
[05/03 14:57:11    137s]   Non-Integrated Clock Gates      0        0.000       0.000
[05/03 14:57:11    137s]   Clock Logic                     0        0.000       0.000
[05/03 14:57:11    137s]   All                            25      149.532      57.640
[05/03 14:57:11    137s]   -------------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Clock DAG wire lengths at end of CTS:
[05/03 14:57:11    137s]   =====================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   --------------------
[05/03 14:57:11    137s]   Type     Wire Length
[05/03 14:57:11    137s]   --------------------
[05/03 14:57:11    137s]   Top          0.000
[05/03 14:57:11    137s]   Trunk      570.836
[05/03 14:57:11    137s]   Leaf      2848.608
[05/03 14:57:11    137s]   Total     3419.444
[05/03 14:57:11    137s]   --------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Clock DAG hp wire lengths at end of CTS:
[05/03 14:57:11    137s]   ========================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   -----------------------
[05/03 14:57:11    137s]   Type     hp Wire Length
[05/03 14:57:11    137s]   -----------------------
[05/03 14:57:11    137s]   Top            0.000
[05/03 14:57:11    137s]   Trunk        226.584
[05/03 14:57:11    137s]   Leaf        1748.808
[05/03 14:57:11    137s]   Total       1975.392
[05/03 14:57:11    137s]   -----------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Clock DAG capacitances at end of CTS:
[05/03 14:57:11    137s]   =====================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   -------------------------------------
[05/03 14:57:11    137s]   Type     Gate       Wire      Total
[05/03 14:57:11    137s]   -------------------------------------
[05/03 14:57:11    137s]   Top        0.000     0.000      0.000
[05/03 14:57:11    137s]   Trunk     57.635    12.591     70.226
[05/03 14:57:11    137s]   Leaf     362.022    66.967    428.988
[05/03 14:57:11    137s]   Total    419.657    79.557    499.214
[05/03 14:57:11    137s]   -------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Clock DAG sink capacitances at end of CTS:
[05/03 14:57:11    137s]   ==========================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   -----------------------------------------------------------
[05/03 14:57:11    137s]   Count    Total      Average    Std. Dev.    Min      Max
[05/03 14:57:11    137s]   -----------------------------------------------------------
[05/03 14:57:11    137s]    392     362.024     0.924       2.339      0.461    13.063
[05/03 14:57:11    137s]   -----------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Clock DAG net violations at end of CTS:
[05/03 14:57:11    137s]   =======================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   -------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   Type                    Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[05/03 14:57:11    137s]   -------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   Remaining Transition    ps         2       12.5        12.0       25.0    [21.0, 4.0]
[05/03 14:57:11    137s]   -------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/03 14:57:11    137s]   ====================================================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                         Over Target
[05/03 14:57:11    137s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   Trunk        59.7       6       24.1        14.3        8.5    45.1    {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}                                   -
[05/03 14:57:11    137s]   Leaf         59.7      21       44.1        16.3       17.1    80.7    {6 <= 35.8ps, 6 <= 47.8ps, 2 <= 53.7ps, 3 <= 56.7ps, 2 <= 59.7ps}    {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 14:57:11    137s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Clock DAG library cell distribution at end of CTS:
[05/03 14:57:11    137s]   ==================================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   ---------------------------------------------------------
[05/03 14:57:11    137s]   Name                      Type        Inst     Inst Area 
[05/03 14:57:11    137s]                                         Count    (um^2)
[05/03 14:57:11    137s]   ---------------------------------------------------------
[05/03 14:57:11    137s]   BUFx24_ASAP7_75t_SL       buffer       17       118.973
[05/03 14:57:11    137s]   BUFx16f_ASAP7_75t_SRAM    buffer        1         5.132
[05/03 14:57:11    137s]   BUFx12f_ASAP7_75t_SRAM    buffer        4        16.796
[05/03 14:57:11    137s]   BUFx10_ASAP7_75t_SRAM     buffer        1         3.266
[05/03 14:57:11    137s]   BUFx6f_ASAP7_75t_SRAM     buffer        1         2.333
[05/03 14:57:11    137s]   INVx11_ASAP7_75t_SRAM     inverter      1         3.033
[05/03 14:57:11    137s]   ---------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Primary reporting skew groups summary at end of CTS:
[05/03 14:57:11    137s]   ====================================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   Half-corner                              Skew Group                 Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode     67.1      98.3     31.2    21.2*            34.5            27.4             83.8         7.5      85.6% {74.5, 95.7}
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Skew group summary at end of CTS:
[05/03 14:57:11    137s]   =================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   Half-corner                              Skew Group                 Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    Dclk/my_constraint_mode     34.6      51.1     16.5       21.0          16.5            16.5             45.4         4.3      100% {34.6, 51.1}
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode     67.1      98.3     31.2    21.2*            34.5            27.4             83.8         7.5      85.6% {74.5, 95.7}
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Min/max skew group path pins for unmet skew targets:
[05/03 14:57:11    137s]   ====================================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   Half-corner                              Skew Group                 Min/Max    Delay    Pin
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    Min        67.1     alu_ctrl/work_statusL_reg/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    Max        98.3     Co_mem_R/mem_0_2/CE
[05/03 14:57:11    137s]   ---------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Found a total of 95 clock tree pins with a slew violation.
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Slew violation summary across all clock trees - Top 10 violating pins:
[05/03 14:57:11    137s]   ======================================================================
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Target and measured clock slews (in ps):
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   -----------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   Half corner                            Violation  Slew    Slew      Dont   Ideal  Target         Pin
[05/03 14:57:11    137s]                                          amount     target  achieved  touch  net?   source         
[05/03 14:57:11    137s]                                                                       net?                         
[05/03 14:57:11    137s]   -----------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  PISOL/register_dataout_reg[23]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  PISOL/register_dataout_reg[24]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[16]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[17]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[18]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[19]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[23]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[24]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[25]/CLK
[05/03 14:57:11    137s]   PVT_0P63V_100C.setup_delay:setup.late    20.9      59.7     80.6    N      N      auto computed  shiftL/tempreg_reg[20]/CLK
[05/03 14:57:11    137s]   -----------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Target sources:
[05/03 14:57:11    137s]   auto extracted - target was extracted from SDC.
[05/03 14:57:11    137s]   auto computed - target was computed when balancing trees.
[05/03 14:57:11    137s]   explicit - target is explicitly set via cts_target_max_transition_time property.
[05/03 14:57:11    137s]   pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time property.
[05/03 14:57:11    137s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Found 0 pins on nets marked dont_touch that have slew violations.
[05/03 14:57:11    137s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[05/03 14:57:11    137s]   Found 0 pins on nets marked ideal_network that have slew violations.
[05/03 14:57:11    137s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   
[05/03 14:57:11    137s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:11    137s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:11    137s] UM:*                                      Post-balance tidy up or trial balance steps
[05/03 14:57:11    137s] Synthesizing clock trees done.
[05/03 14:57:11    137s] Tidy Up And Update Timing...
[05/03 14:57:11    137s] External - Set all clocks to propagated mode...
[05/03 14:57:11    137s] Innovus updating I/O latencies
[05/03 14:57:11    137s] #################################################################################
[05/03 14:57:11    137s] # Design Stage: PreRoute
[05/03 14:57:11    137s] # Design Name: MSDAP
[05/03 14:57:11    137s] # Design Mode: 7nm
[05/03 14:57:11    137s] # Analysis Mode: MMMC OCV 
[05/03 14:57:11    137s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:11    137s] # Signoff Settings: SI Off 
[05/03 14:57:11    137s] #################################################################################
[05/03 14:57:11    137s] Calculate early delays in OCV mode...
[05/03 14:57:11    137s] Calculate late delays in OCV mode...
[05/03 14:57:11    137s] Calculate late delays in OCV mode...
[05/03 14:57:11    137s] Calculate early delays in OCV mode...
[05/03 14:57:11    137s] Topological Sorting (REAL = 0:00:00.0, MEM = 1776.0M, InitMEM = 1776.0M)
[05/03 14:57:11    137s] Start delay calculation (fullDC) (1 T). (MEM=1775.98)
[05/03 14:57:11    137s] End AAE Lib Interpolated Model. (MEM=1800.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:12    138s] Total number of fetched objects 2439
[05/03 14:57:12    138s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:12    138s] Total number of fetched objects 2439
[05/03 14:57:12    138s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:12    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:12    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:12    138s] End delay calculation. (MEM=1867.45 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 14:57:12    138s] End delay calculation (fullDC). (MEM=1867.45 CPU=0:00:00.4 REAL=0:00:01.0)
[05/03 14:57:12    138s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1867.4M) ***
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 43.7089
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -min -rise -43.7089 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 43.7089
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -min -rise -43.7089 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 40.8526
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -min -fall -40.8526 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 40.8526
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -min -fall -40.8526 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 43.7089
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -max -rise -43.7089 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 43.7089
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -max -rise -43.7089 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 40.8526
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -max -fall -40.8526 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 40.8526
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -max -fall -40.8526 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 57.6561
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -min -rise -57.6561 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 57.6561
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -min -rise -57.6561 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 59.5247
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -min -fall -59.5247 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 59.5247
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -min -fall -59.5247 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 57.6561
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -max -rise -57.6561 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 57.6561
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -max -rise -57.6561 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 59.5247
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -max -fall -59.5247 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 59.5247
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -max -fall -59.5247 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 29.0929
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -min -rise -29.0929 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 29.0929
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -min -rise -29.0929 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 28.25
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -min -fall -28.25 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 28.25
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -min -fall -28.25 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 29.0929
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -max -rise -29.0929 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 29.0929
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -max -rise -29.0929 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 28.25
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -max -fall -28.25 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 28.25
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -max -fall -28.25 [get_pins Dclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 78.9472
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -min -rise -78.9472 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 78.9472
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -min -rise -78.9472 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 85.4555
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -min -fall -85.4555 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 85.4555
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -min -fall -85.4555 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 78.9472
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -max -rise -78.9472 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 78.9472
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -max -rise -78.9472 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 85.4555
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -early -max -fall -85.4555 [get_pins Sclk]
[05/03 14:57:12    138s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 85.4555
[05/03 14:57:12    138s] 	 Executing: set_clock_latency -source -late -max -fall -85.4555 [get_pins Sclk]
[05/03 14:57:12    138s] Setting all clocks to propagated mode.
[05/03 14:57:12    138s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/03 14:57:12    138s] Clock DAG stats after update timingGraph:
[05/03 14:57:12    138s]   cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
[05/03 14:57:12    138s]   cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
[05/03 14:57:12    138s]   cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
[05/03 14:57:12    138s]   sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/03 14:57:12    138s]   wire capacitance : top=0.000fF, trunk=12.591fF, leaf=66.967fF, total=79.557fF
[05/03 14:57:12    138s]   wire lengths     : top=0.000um, trunk=570.836um, leaf=2848.608um, total=3419.444um
[05/03 14:57:12    138s]   hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
[05/03 14:57:12    138s] Clock DAG net violations after update timingGraph:
[05/03 14:57:12    138s]   Remaining Transition : {count=2, worst=[21.0ps, 4.0ps]} avg=12.5ps sd=12.0ps sum=25.0ps
[05/03 14:57:12    138s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/03 14:57:12    138s]   Trunk : target=59.7ps count=6 avg=24.1ps sd=14.3ps min=8.5ps max=45.1ps {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 14:57:12    138s]   Leaf  : target=59.7ps count=21 avg=44.1ps sd=16.3ps min=17.1ps max=80.7ps {6 <= 35.8ps, 6 <= 47.8ps, 2 <= 53.7ps, 3 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 14:57:12    138s] Clock DAG library cell distribution after update timingGraph {count}:
[05/03 14:57:12    138s]    Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
[05/03 14:57:12    138s]    Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 14:57:12    138s] Primary reporting skew groups after update timingGraph:
[05/03 14:57:12    138s]   skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
[05/03 14:57:12    138s]       min path sink: alu_ctrl/work_statusL_reg/CLK
[05/03 14:57:12    138s]       max path sink: Co_mem_R/mem_0_2/CE
[05/03 14:57:12    138s] Skew group summary after update timingGraph:
[05/03 14:57:12    138s]   skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
[05/03 14:57:12    138s]   skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
[05/03 14:57:12    138s] Logging CTS constraint violations...
[05/03 14:57:12    138s]   Clock tree Sclk has 2 slew violations.
[05/03 14:57:12    138s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 68 slew violations below cell CTS_ccl_a_buf_00050 (a lib_cell BUFx24_ASAP7_75t_SL) at (74.304,33.480), in power domain AO with half corner PVT_0P63V_100C.setup_delay:setup.late. The worst violation was at the pin shiftL/tempreg_reg[25]/CLK with a slew time target of 59.7ps. Achieved a slew time of 80.7ps.
[05/03 14:57:12    138s] 
[05/03 14:57:12    138s] Type 'man IMPCCOPT-1007' for more detail.
[05/03 14:57:12    138s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_buf_00052 (a lib_cell BUFx24_ASAP7_75t_SL) at (96.120,72.360), in power domain AO with half corner PVT_0P63V_100C.setup_delay:setup.late. The worst violation was at the pin shiftL/tempreg_reg[39]/CLK with a slew time target of 59.7ps. Achieved a slew time of 63.7ps.
[05/03 14:57:12    138s] 
[05/03 14:57:12    138s] Type 'man IMPCCOPT-1007' for more detail.
[05/03 14:57:12    138s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 21.2ps for skew group Sclk/my_constraint_mode in half corner PVT_0P63V_100C.setup_delay:setup.late. Achieved skew of 31.2ps.
[05/03 14:57:12    138s] Type 'man IMPCCOPT-1023' for more detail.
[05/03 14:57:12    138s] Logging CTS constraint violations done.
[05/03 14:57:12    138s] Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/03 14:57:12    138s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:12    138s] UM:*                                      Tidy Up And Update Timing
[05/03 14:57:12    138s] Runtime done. (took cpu=0:00:57.7 real=0:00:58.3)
[05/03 14:57:12    138s] Runtime Report Coverage % = 98.7
[05/03 14:57:12    138s] Runtime Summary
[05/03 14:57:12    138s] ===============
[05/03 14:57:12    138s] Clock Runtime:  (22%) Core CTS          13.07 (Init 4.14, Construction 2.71, Implementation 3.48, eGRPC 0.96, PostConditioning 1.29, Other 0.50)
[05/03 14:57:12    138s] Clock Runtime:  (74%) CTS services      43.07 (RefinePlace 0.94, EarlyGlobalClock 0.62, NanoRoute 41.43, ExtractRC 0.09, TimingAnalysis 0.00)
[05/03 14:57:12    138s] Clock Runtime:   (2%) Other CTS          1.32 (Init 0.20, CongRepair/EGR-DP 0.36, TimingUpdate 0.76, Other 0.00)
[05/03 14:57:12    138s] Clock Runtime: (100%) Total             57.47
[05/03 14:57:12    138s] 
[05/03 14:57:12    138s] 
[05/03 14:57:12    138s] Runtime Summary:
[05/03 14:57:12    138s] ================
[05/03 14:57:12    138s] 
[05/03 14:57:12    138s] -------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:12    138s] wall   % time  children  called  name
[05/03 14:57:12    138s] -------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:12    138s] 58.25  100.00   58.25      0       
[05/03 14:57:12    138s] 58.25  100.00   57.47      1     Runtime
[05/03 14:57:12    138s]  2.05    3.52    1.98      1     CCOpt::Phase::Initialization
[05/03 14:57:12    138s]  1.98    3.40    1.84      1       Check Prerequisites
[05/03 14:57:12    138s]  0.03    0.06    0.00      1         Leaving CCOpt scope - CheckPlace
[05/03 14:57:12    138s]  1.81    3.10    0.00      1         Validating CTS configuration
[05/03 14:57:12    138s]  0.00    0.00    0.00      1           Checking module port directions
[05/03 14:57:12    138s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[05/03 14:57:12    138s]  2.12    3.64    1.83      1     CCOpt::Phase::PreparingToBalance
[05/03 14:57:12    138s]  0.16    0.28    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/03 14:57:12    138s]  0.09    0.15    0.00      1       Legalization setup
[05/03 14:57:12    138s]  1.58    2.71    0.00      1       Validating CTS configuration
[05/03 14:57:12    138s]  0.00    0.00    0.00      1         Checking module port directions
[05/03 14:57:12    138s]  0.16    0.28    0.00      1     Preparing To Balance
[05/03 14:57:12    138s]  3.56    6.10    3.35      1     CCOpt::Phase::Construction
[05/03 14:57:12    138s]  2.01    3.44    1.87      1       Stage::Clustering
[05/03 14:57:12    138s]  1.09    1.88    0.87      1         Clustering
[05/03 14:57:12    138s]  0.07    0.12    0.00      1           Initialize for clustering
[05/03 14:57:12    138s]  0.35    0.60    0.02      1           Bottom-up phase
[05/03 14:57:12    138s]  0.02    0.03    0.00      1             Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/03 14:57:12    138s]  0.45    0.77    0.27      1           Legalizing clock trees
[05/03 14:57:12    138s]  0.25    0.43    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/03 14:57:12    138s]  0.02    0.03    0.00      1             Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/03 14:57:12    138s]  0.77    1.33    0.62      1         CongRepair After Initial Clustering
[05/03 14:57:12    138s]  0.57    0.98    0.33      1           Leaving CCOpt scope - Early Global Route
[05/03 14:57:12    138s]  0.12    0.21    0.00      1             Early Global Route - eGR->NR step
[05/03 14:57:12    138s]  0.20    0.35    0.00      1             Congestion Repair
[05/03 14:57:12    138s]  0.03    0.05    0.00      1           Leaving CCOpt scope - extractRC
[05/03 14:57:12    138s]  0.02    0.03    0.00      1           Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/03 14:57:12    138s]  0.16    0.27    0.02      1       Stage::DRV Fixing
[05/03 14:57:12    138s]  0.01    0.01    0.00      1         Fixing clock tree slew time and max cap violations
[05/03 14:57:12    138s]  0.01    0.02    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/03 14:57:12    138s]  1.19    2.04    0.83      1       Stage::Insertion Delay Reduction
[05/03 14:57:12    138s]  0.01    0.01    0.00      1         Removing unnecessary root buffering
[05/03 14:57:12    138s]  0.01    0.01    0.00      1         Removing unconstrained drivers
[05/03 14:57:12    138s]  0.05    0.08    0.00      1         Reducing insertion delay 1
[05/03 14:57:12    138s]  0.01    0.01    0.00      1         Removing longest path buffering
[05/03 14:57:12    138s]  0.77    1.32    0.00      1         Reducing insertion delay 2
[05/03 14:57:12    138s]  3.59    6.16    3.29      1     CCOpt::Phase::Implementation
[05/03 14:57:12    138s]  0.48    0.83    0.27      1       Stage::Reducing Power
[05/03 14:57:12    138s]  0.02    0.03    0.00      1         Improving clock tree routing
[05/03 14:57:12    138s]  0.17    0.30    0.00      1         Reducing clock tree power 1
[05/03 14:57:12    138s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/03 14:57:12    138s]  0.07    0.13    0.00      1         Reducing clock tree power 2
[05/03 14:57:12    138s]  1.07    1.84    0.70      1       Stage::Balancing
[05/03 14:57:12    138s]  0.50    0.85    0.13      1         Approximately balancing fragments step
[05/03 14:57:12    138s]  0.03    0.06    0.00      1           Resolve constraints - Approximately balancing fragments
[05/03 14:57:12    138s]  0.01    0.02    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/03 14:57:12    138s]  0.01    0.01    0.00      1           Moving gates to improve sub-tree skew
[05/03 14:57:12    138s]  0.08    0.13    0.00      1           Approximately balancing fragments bottom up
[05/03 14:57:12    138s]  0.01    0.01    0.00      1           Approximately balancing fragments, wire and cell delays
[05/03 14:57:12    138s]  0.01    0.02    0.00      1         Improving fragments clock skew
[05/03 14:57:12    138s]  0.17    0.30    0.03      1         Approximately balancing step
[05/03 14:57:12    138s]  0.02    0.03    0.00      1           Resolve constraints - Approximately balancing
[05/03 14:57:12    138s]  0.01    0.01    0.00      1           Approximately balancing, wire and cell delays
[05/03 14:57:12    138s]  0.01    0.01    0.00      1         Fixing clock tree overload
[05/03 14:57:12    138s]  0.01    0.02    0.00      1         Approximately balancing paths
[05/03 14:57:12    138s]  1.52    2.61    1.14      1       Stage::Polishing
[05/03 14:57:12    138s]  0.02    0.04    0.01      1         Merging balancing drivers for power
[05/03 14:57:12    138s]  0.01    0.02    0.00      1           Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/03 14:57:12    138s]  0.01    0.02    0.00      1         Improving clock skew
[05/03 14:57:12    138s]  0.21    0.37    0.00      1         Reducing clock tree power 3
[05/03 14:57:12    138s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/03 14:57:12    138s]  0.20    0.33    0.00      1         Improving insertion delay
[05/03 14:57:12    138s]  0.70    1.20    0.51      1         Wire Opt OverFix
[05/03 14:57:12    138s]  0.42    0.73    0.41      1           Wire Reduction extra effort
[05/03 14:57:12    138s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[05/03 14:57:12    138s]  0.01    0.02    0.00      1             Global shorten wires A0
[05/03 14:57:12    138s]  0.33    0.57    0.00      2             Move For Wirelength - core
[05/03 14:57:12    138s]  0.01    0.02    0.00      1             Global shorten wires A1
[05/03 14:57:12    138s]  0.05    0.09    0.00      1             Global shorten wires B
[05/03 14:57:12    138s]  0.00    0.01    0.00      1             Move For Wirelength - branch
[05/03 14:57:12    138s]  0.09    0.15    0.01      1           Optimizing orientation
[05/03 14:57:12    138s]  0.01    0.02    0.00      1             FlipOpt
[05/03 14:57:12    138s]  0.21    0.36    0.11      1       Stage::Updating netlist
[05/03 14:57:12    138s]  0.11    0.18    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/03 14:57:12    138s]  1.42    2.44    0.77      1     CCOpt::Phase::eGRPC
[05/03 14:57:12    138s]  0.22    0.37    0.13      1       Leaving CCOpt scope - Routing Tools
[05/03 14:57:12    138s]  0.13    0.23    0.00      1         Early Global Route - eGR->NR step
[05/03 14:57:12    138s]  0.03    0.05    0.00      1       Leaving CCOpt scope - extractRC
[05/03 14:57:12    138s]  0.03    0.05    0.03      1       Reset bufferability constraints
[05/03 14:57:12    138s]  0.03    0.05    0.00      1         Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/03 14:57:12    138s]  0.08    0.15    0.00      1       Moving buffers
[05/03 14:57:12    138s]  0.00    0.01    0.00      1         Violation analysis
[05/03 14:57:12    138s]  0.09    0.15    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[05/03 14:57:12    138s]  0.00    0.00    0.00      1         Artificially removing long paths
[05/03 14:57:12    138s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[05/03 14:57:12    138s]  0.01    0.02    0.00      1       Fixing DRVs
[05/03 14:57:12    138s]  0.00    0.00    0.00      1       Reconnecting optimized routes
[05/03 14:57:12    138s]  0.01    0.01    0.00      1       Violation analysis
[05/03 14:57:12    138s]  0.30    0.51    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/03 14:57:12    138s] 42.19   72.43   42.03      1     CCOpt::Phase::Routing
[05/03 14:57:12    138s] 41.96   72.03   41.71      1       Leaving CCOpt scope - Routing Tools
[05/03 14:57:12    138s]  0.12    0.21    0.00      1         Early Global Route - eGR->NR step
[05/03 14:57:12    138s] 41.43   71.11    0.00      1         NanoRoute
[05/03 14:57:12    138s]  0.16    0.28    0.00      1         Route Remaining Unrouted Nets
[05/03 14:57:12    138s]  0.03    0.05    0.00      1       Leaving CCOpt scope - extractRC
[05/03 14:57:12    138s]  0.04    0.07    0.00      1       Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/03 14:57:12    138s]  1.58    2.70    1.10      1     CCOpt::Phase::PostConditioning
[05/03 14:57:12    138s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/03 14:57:12    138s]  0.04    0.06    0.00      1       Upsizing to fix DRVs
[05/03 14:57:12    138s]  0.03    0.05    0.00      1       Recomputing CTS skew targets
[05/03 14:57:12    138s]  0.18    0.30    0.00      1       Fixing DRVs
[05/03 14:57:12    138s]  0.39    0.67    0.00      1       Buffering to fix DRVs
[05/03 14:57:12    138s]  0.14    0.25    0.00      1       Fixing Skew by cell sizing
[05/03 14:57:12    138s]  0.01    0.01    0.00      1       Reconnecting optimized routes
[05/03 14:57:12    138s]  0.28    0.49    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/03 14:57:12    138s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/03 14:57:12    138s]  0.04    0.06    0.00      1       Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/03 14:57:12    138s]  0.01    0.02    0.00      1     Post-balance tidy up or trial balance steps
[05/03 14:57:12    138s]  0.79    1.36    0.76      1     Tidy Up And Update Timing
[05/03 14:57:12    138s]  0.76    1.31    0.00      1       External - Set all clocks to propagated mode
[05/03 14:57:12    138s] -------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:12    138s] 
[05/03 14:57:12    138s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 14:57:12    138s] Synthesizing clock trees with CCOpt done.
[05/03 14:57:12    138s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:12    138s] UM:*                                      cts
[05/03 14:57:12    138s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/03 14:57:12    138s] Type 'man IMPSP-9025' for more detail.
[05/03 14:57:12    138s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1628.3M, totSessionCpu=0:02:19 **
[05/03 14:57:12    138s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/03 14:57:12    138s] Need call spDPlaceInit before registerPrioInstLoc.
[05/03 14:57:12    138s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/03 14:57:12    138s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/03 14:57:12    138s] Info: 1 threads available for lower-level modules during optimization.
[05/03 14:57:12    138s] GigaOpt running with 1 threads.
[05/03 14:57:12    138s] Enable maxLocalDensity for 7nm : 0.920
[05/03 14:57:12    138s] OPERPROF: Starting DPlace-Init at level 1, MEM:1728.5M
[05/03 14:57:12    138s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:12    138s] OPERPROF:   Starting FgcInit at level 2, MEM:1728.5M
[05/03 14:57:12    138s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1728.5M
[05/03 14:57:12    138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1728.5M
[05/03 14:57:12    138s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:12    138s] OPERPROF:     Starting CMU at level 3, MEM:1728.5M
[05/03 14:57:12    138s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1728.5M
[05/03 14:57:12    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.064, MEM:1728.5M
[05/03 14:57:12    138s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1728.5MB).
[05/03 14:57:12    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.075, MEM:1728.5M
[05/03 14:57:12    138s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/03 14:57:12    138s] 	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:57:12    138s] 	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:57:12    138s] 	...
[05/03 14:57:12    138s] 	Reporting only the 20 first cells found...
[05/03 14:57:12    138s] .
[05/03 14:57:12    138s] OPERPROF: Starting FgcCleanup at level 1, MEM:1728.5M
[05/03 14:57:12    138s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1728.5M
[05/03 14:57:12    138s] 
[05/03 14:57:12    138s] Creating Lib Analyzer ...
[05/03 14:57:12    138s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 14:57:12    138s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/03 14:57:12    138s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:57:12    138s] 
[05/03 14:57:14    140s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:20 mem=1734.5M
[05/03 14:57:14    140s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:20 mem=1734.5M
[05/03 14:57:14    140s] Creating Lib Analyzer, finished. 
[05/03 14:57:14    140s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:57:14    140s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:57:14    140s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:57:14    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 14:57:14    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 14:57:14    140s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[05/03 14:57:14    140s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 14:57:14    140s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[05/03 14:57:14    140s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:57:14    140s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:57:14    140s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:57:14    140s] Effort level <high> specified for reg2reg path_group
[05/03 14:57:14    140s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1645.2M, totSessionCpu=0:02:21 **
[05/03 14:57:14    140s] *** opt_design -post_cts ***
[05/03 14:57:14    140s] DRC Margin: user margin 0.0; extra margin 0.2
[05/03 14:57:14    140s] Hold Target Slack: user slack 0
[05/03 14:57:14    140s] Setup Target Slack: user slack 0; extra slack 0.0
[05/03 14:57:14    140s] set_db opt_useful_skew_eco_route false
[05/03 14:57:14    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1736.6M
[05/03 14:57:14    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.066, REAL:0.067, MEM:1736.6M
[05/03 14:57:14    140s] Deleting Cell Server ...
[05/03 14:57:14    140s] Deleting Lib Analyzer.
[05/03 14:57:14    140s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:57:14    140s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:57:14    140s] Summary for sequential cells identification: 
[05/03 14:57:14    140s]   Identified SBFF number: 68
[05/03 14:57:14    140s]   Identified MBFF number: 0
[05/03 14:57:14    140s]   Identified SB Latch number: 0
[05/03 14:57:14    140s]   Identified MB Latch number: 0
[05/03 14:57:14    140s]   Not identified SBFF number: 0
[05/03 14:57:14    140s]   Not identified MBFF number: 0
[05/03 14:57:14    140s]   Not identified SB Latch number: 0
[05/03 14:57:14    140s]   Not identified MB Latch number: 0
[05/03 14:57:14    140s]   Number of sequential cells which are not FFs: 64
[05/03 14:57:14    140s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:57:14    140s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:57:15    140s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:57:15    140s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:57:15    140s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:57:15    140s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:57:15    140s]  Setting StdDelay to 2.60
[05/03 14:57:15    140s] Creating Cell Server, finished. 
[05/03 14:57:15    140s] 
[05/03 14:57:15    141s] Deleting Cell Server ...
[05/03 14:57:15    141s] All LLGs are deleted
[05/03 14:57:15    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1736.6M
[05/03 14:57:15    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1735.7M
[05/03 14:57:15    141s] Start to check current routing status for nets...
[05/03 14:57:15    141s] All nets are already routed correctly.
[05/03 14:57:15    141s] End to check current routing status for nets (mem=1735.7M)
[05/03 14:57:15    141s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1735.7M
[05/03 14:57:15    141s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1735.7M
[05/03 14:57:15    141s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1736.6M
[05/03 14:57:15    141s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1736.6M
[05/03 14:57:15    141s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:1736.6M
[05/03 14:57:15    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:1736.6M
[05/03 14:57:15    141s] Starting delay calculation for Setup views
[05/03 14:57:15    141s] #################################################################################
[05/03 14:57:15    141s] # Design Stage: PreRoute
[05/03 14:57:15    141s] # Design Name: MSDAP
[05/03 14:57:15    141s] # Design Mode: 7nm
[05/03 14:57:15    141s] # Analysis Mode: MMMC OCV 
[05/03 14:57:15    141s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:15    141s] # Signoff Settings: SI Off 
[05/03 14:57:15    141s] #################################################################################
[05/03 14:57:15    141s] Calculate early delays in OCV mode...
[05/03 14:57:15    141s] Calculate late delays in OCV mode...
[05/03 14:57:15    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 1734.6M, InitMEM = 1734.6M)
[05/03 14:57:15    141s] Start delay calculation (fullDC) (1 T). (MEM=1734.55)
[05/03 14:57:15    141s] End AAE Lib Interpolated Model. (MEM=1758.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:15    141s] Total number of fetched objects 2439
[05/03 14:57:15    141s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:15    141s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:15    141s] End delay calculation. (MEM=1857.74 CPU=0:00:00.4 REAL=0:00:00.0)
[05/03 14:57:15    141s] End delay calculation (fullDC). (MEM=1857.74 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 14:57:15    141s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1857.7M) ***
[05/03 14:57:15    141s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:22 mem=1857.7M)
[05/03 14:57:16    141s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[05/03 14:57:16    141s] 
[05/03 14:57:16    141s] ------------------------------------------------------------
[05/03 14:57:16    141s]              Initial Summary                             
[05/03 14:57:16    141s] ------------------------------------------------------------
[05/03 14:57:16    141s] 
[05/03 14:57:16    141s] Setup views included:
[05/03 14:57:16    141s]  PVT_0P63V_100C.setup_view 
[05/03 14:57:16    141s] 
[05/03 14:57:16    141s] +--------------------+---------+---------+---------+
[05/03 14:57:16    141s] |     Setup mode     |   all   | reg2reg | default |
[05/03 14:57:16    141s] +--------------------+---------+---------+---------+
[05/03 14:57:16    141s] |           WNS (ns):| 15.483  | 15.483  | 32.900  |
[05/03 14:57:16    141s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 14:57:16    141s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 14:57:16    141s] |          All Paths:|   490   |   489   |   117   |
[05/03 14:57:16    141s] +--------------------+---------+---------+---------+
[05/03 14:57:16    141s] 
[05/03 14:57:16    141s] +----------------+-------------------------------+------------------+
[05/03 14:57:16    141s] |                |              Real             |       Total      |
[05/03 14:57:16    141s] |    DRVs        +------------------+------------+------------------|
[05/03 14:57:16    141s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 14:57:16    141s] +----------------+------------------+------------+------------------+
[05/03 14:57:16    141s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:57:16    141s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:57:16    141s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:57:16    141s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:57:16    141s] +----------------+------------------+------------+------------------+
[05/03 14:57:16    141s] 
[05/03 14:57:16    141s] Density: 21.617%
[05/03 14:57:16    141s] ------------------------------------------------------------
[05/03 14:57:16    141s] **opt_design ... cpu = 0:00:03, real = 0:00:04, mem = 1682.4M, totSessionCpu=0:02:22 **
[05/03 14:57:16    141s] ** INFO : this run is activating low effort ccoptDesign flow
[05/03 14:57:16    141s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:57:16    141s] ### Creating PhyDesignMc. totSessionCpu=0:02:22 mem=1785.7M
[05/03 14:57:16    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:1785.7M
[05/03 14:57:16    141s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:16    141s] OPERPROF:   Starting FgcInit at level 2, MEM:1785.7M
[05/03 14:57:16    141s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1785.7M
[05/03 14:57:16    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1785.7M
[05/03 14:57:16    142s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:16    142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:1785.7M
[05/03 14:57:16    142s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1785.7MB).
[05/03 14:57:16    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1785.7M
[05/03 14:57:16    142s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:22 mem=1785.7M
[05/03 14:57:16    142s] OPERPROF: Starting FgcCleanup at level 1, MEM:1785.7M
[05/03 14:57:16    142s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1785.7M
[05/03 14:57:16    142s] #optDebug: fT-E <X 2 0 0 1>
[05/03 14:57:16    142s] #optDebug: fT-E <X 2 0 0 1>
[05/03 14:57:16    142s] *** Starting optimizing excluded clock nets MEM= 1785.7M) ***
[05/03 14:57:16    142s] *info: No excluded clock nets to be optimized.
[05/03 14:57:16    142s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1785.7M) ***
[05/03 14:57:16    142s] *** Starting optimizing excluded clock nets MEM= 1785.7M) ***
[05/03 14:57:16    142s] *info: No excluded clock nets to be optimized.
[05/03 14:57:16    142s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1785.7M) ***
[05/03 14:57:16    142s] Info: Done creating the CCOpt slew target map.
[05/03 14:57:16    142s] Begin: GigaOpt high fanout net optimization
[05/03 14:57:16    142s] GigaOpt HFN: use maxLocalDensity 1.2
[05/03 14:57:16    142s] GigaOpt HFN: use maxLocalDensity 1.2
[05/03 14:57:16    142s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:57:16    142s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:57:16    142s] Info: 27 nets with fixed/cover wires excluded.
[05/03 14:57:16    142s] Info: 27 clock nets excluded from IPO operation.
[05/03 14:57:16    142s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:22.1/0:03:56.8 (0.6), mem = 1785.7M
[05/03 14:57:16    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.6
[05/03 14:57:16    142s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:57:16    142s] ### Creating PhyDesignMc. totSessionCpu=0:02:22 mem=1793.7M
[05/03 14:57:16    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.7M
[05/03 14:57:16    142s] #spOpts: N=7 autoPA alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:16    142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1793.7M
[05/03 14:57:16    142s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:16    142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.064, MEM:1793.7M
[05/03 14:57:16    142s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1793.7MB).
[05/03 14:57:16    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.073, MEM:1793.7M
[05/03 14:57:16    142s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:22 mem=1793.7M
[05/03 14:57:16    142s] ### Creating LA Mngr. totSessionCpu=0:02:22 mem=1906.2M
[05/03 14:57:17    143s] ### Creating LA Mngr, finished. totSessionCpu=0:02:23 mem=1906.2M
[05/03 14:57:17    143s] 
[05/03 14:57:17    143s] Creating Lib Analyzer ...
[05/03 14:57:17    143s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:57:17    143s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:57:17    143s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:57:17    143s] 
[05/03 14:57:17    143s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:24 mem=1906.2M
[05/03 14:57:18    143s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:24 mem=1906.2M
[05/03 14:57:18    143s] Creating Lib Analyzer, finished. 
[05/03 14:57:18    143s] 
[05/03 14:57:18    143s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/03 14:57:18    143s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=1906.2M
[05/03 14:57:18    143s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=1906.2M
[05/03 14:57:19    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:57:19    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.6
[05/03 14:57:19    145s] *** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.7 (1.0), totSession cpu/real = 0:02:25.9/0:04:00.5 (0.6), mem = 1906.2M
[05/03 14:57:19    145s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/03 14:57:19    145s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/03 14:57:19    145s] End: GigaOpt high fanout net optimization
[05/03 14:57:20    145s] *** Timing Is met
[05/03 14:57:20    145s] *** Check timing (0:00:00.0)
[05/03 14:57:20    146s] Deleting Lib Analyzer.
[05/03 14:57:20    146s] **INFO: Flow update: Design timing is met.
[05/03 14:57:20    146s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:57:20    146s] **INFO: Flow update: Design timing is met.
[05/03 14:57:20    146s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/03 14:57:20    146s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/03 14:57:20    146s] Info: 27 nets with fixed/cover wires excluded.
[05/03 14:57:20    146s] Info: 27 clock nets excluded from IPO operation.
[05/03 14:57:20    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1846.2M
[05/03 14:57:20    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1846.2M
[05/03 14:57:20    146s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:57:20    146s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=1865.3M
[05/03 14:57:20    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:1865.3M
[05/03 14:57:20    146s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:20    146s] OPERPROF:   Starting FgcInit at level 2, MEM:1865.3M
[05/03 14:57:20    146s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1865.3M
[05/03 14:57:20    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1865.3M
[05/03 14:57:20    146s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:20    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:1865.3M
[05/03 14:57:20    146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1865.3MB).
[05/03 14:57:20    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.071, REAL:0.071, MEM:1865.3M
[05/03 14:57:20    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=1865.3M
[05/03 14:57:20    146s] 
[05/03 14:57:20    146s] Creating Lib Analyzer ...
[05/03 14:57:20    146s] Begin: Area Reclaim Optimization
[05/03 14:57:20    146s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:57:20    146s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:57:20    146s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:57:20    146s] 
[05/03 14:57:20    146s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:27 mem=1885.3M
[05/03 14:57:21    147s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:27 mem=1885.3M
[05/03 14:57:21    147s] Creating Lib Analyzer, finished. 
[05/03 14:57:21    147s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([05/03 14:57:21    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.7
0.0), totSession cpu/real = 0:02:27.0/0:04:01.7 (0.6), mem = 1885.3M
[05/03 14:57:21    147s] 
[05/03 14:57:21    147s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 14:57:21    147s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=1885.3M
[05/03 14:57:21    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=1885.3M
[05/03 14:57:21    147s] Usable buffer cells for single buffer setup transform:
[05/03 14:57:21    147s] HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL 
[05/03 14:57:21    147s] Number of usable buffer cells above: 19
[05/03 14:57:21    147s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1885.3M
[05/03 14:57:21    147s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1885.3M
[05/03 14:57:21    147s] Reclaim Optimization WNS Slack 0.005  TNS Slack 0.000 Density 21.63
[05/03 14:57:21    147s] +----------+---------+--------+--------+------------+--------+
[05/03 14:57:21    147s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/03 14:57:21    147s] +----------+---------+--------+--------+------------+--------+
[05/03 14:57:21    147s] |    21.63%|        -|   0.005|   0.000|   0:00:00.0| 1885.3M|
[05/03 14:57:21    147s] |    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
[05/03 14:57:21    147s] #optDebug: <stH: 1.0800 MiSeL: 30.7620>
[05/03 14:57:21    147s] |    21.63%|        0|   0.005|   0.000|   0:00:00.0| 1923.5M|
[05/03 14:57:22    147s] |    21.63%|        0|   0.005|   0.000|   0:00:01.0| 1923.5M|
[05/03 14:57:22    148s] |    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
[05/03 14:57:22    148s] |    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
[05/03 14:57:22    148s] |    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
[05/03 14:57:22    148s] |    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
[05/03 14:57:22    148s] |    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
[05/03 14:57:22    148s] #optDebug: <stH: 1.0800 MiSeL: 30.7620>
[05/03 14:57:22    148s] |    21.63%|        0|   0.005|   0.000|   0:00:00.0| 1923.5M|
[05/03 14:57:22    148s] +----------+---------+--------+--------+------------+--------+
[05/03 14:57:22    148s] Reclaim Optimization End WNS Slack 0.005  TNS Slack 0.000 Density 21.63
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] ** Summary: Restruct = 2 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/03 14:57:22    148s] --------------------------------------------------------------
[05/03 14:57:22    148s] |                                   | Total     | Sequential |
[05/03 14:57:22    148s] --------------------------------------------------------------
[05/03 14:57:22    148s] | Num insts resized                 |       0  |       0    |
[05/03 14:57:22    148s] | Num insts undone                  |      10  |       0    |
[05/03 14:57:22    148s] | Num insts Downsized               |       0  |       0    |
[05/03 14:57:22    148s] | Num insts Samesized               |       0  |       0    |
[05/03 14:57:22    148s] | Num insts Upsized                 |       0  |       0    |
[05/03 14:57:22    148s] | Num multiple commits+uncommits    |       0  |       -    |
[05/03 14:57:22    148s] --------------------------------------------------------------
[05/03 14:57:22    148s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:57:22    148s] Layer 3 has 27 constrained nets 
[05/03 14:57:22    148s] **** End NDR-Layer Usage Statistics ****
[05/03 14:57:22    148s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[05/03 14:57:22    148s] OPERPROF: Starting FgcCleanup at level 1, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:     Starting FgcInit at level 3, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.059, REAL:0.060, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:1923.5M
[05/03 14:57:22    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.8
[05/03 14:57:22    148s] OPERPROF: Starting RefinePlace at level 1, MEM:1923.5M
[05/03 14:57:22    148s] *** Starting place_detail (0:02:28 mem=1923.5M) ***
[05/03 14:57:22    148s] Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
[05/03 14:57:22    148s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:57:22    148s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:57:22    148s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:22    148s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1923.5M
[05/03 14:57:22    148s] Starting refinePlace ...
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:57:22    148s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:22    148s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1923.5MB) @(0:02:28 - 0:02:28).
[05/03 14:57:22    148s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:22    148s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1923.5MB
[05/03 14:57:22    148s] Statistics of distance of Instance movement in refine placement:
[05/03 14:57:22    148s]   maximum (X+Y) =         0.00 um
[05/03 14:57:22    148s]   mean    (X+Y) =         0.00 um
[05/03 14:57:22    148s] Total instances moved : 0
[05/03 14:57:22    148s] Summary Report:
[05/03 14:57:22    148s] Instances move: 0 (out of 2184 movable)
[05/03 14:57:22    148s] Instances flipped: 0
[05/03 14:57:22    148s] Mean displacement: 0.00 um
[05/03 14:57:22    148s] Max displacement: 0.00 um 
[05/03 14:57:22    148s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.174, REAL:0.176, MEM:1923.5M
[05/03 14:57:22    148s] Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
[05/03 14:57:22    148s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1923.5MB
[05/03 14:57:22    148s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1923.5MB) @(0:02:28 - 0:02:28).
[05/03 14:57:22    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.8
[05/03 14:57:22    148s] *** Finished place_detail (0:02:28 mem=1923.5M) ***
[05/03 14:57:22    148s] OPERPROF: Finished RefinePlace at level 1, CPU:0.183, REAL:0.185, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF: Starting FgcCleanup at level 1, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1923.5M
[05/03 14:57:22    148s] *** maximum move = 0.00 um ***
[05/03 14:57:22    148s] *** Finished re-routing un-routed nets (1923.5M) ***
[05/03 14:57:22    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Starting FgcInit at level 2, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1923.5M
[05/03 14:57:22    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.074, MEM:1923.5M
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1923.5M) ***
[05/03 14:57:22    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.7
[05/03 14:57:22    148s] *** AreaOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:28.4/0:04:03.1 (0.6), mem = 1923.5M
[05/03 14:57:22    148s] OPERPROF: Starting FgcCleanup at level 1, MEM:1888.4M
[05/03 14:57:22    148s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1888.4M
[05/03 14:57:22    148s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1850.41M, totSessionCpu=0:02:28).
[05/03 14:57:22    148s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/03 14:57:22    148s] User Input Parameters:
[05/03 14:57:22    148s] - Congestion Driven    : On
[05/03 14:57:22    148s] - Timing Driven        : Off
[05/03 14:57:22    148s] - Area-Violation Based : On
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] Starting congRepair ...
[05/03 14:57:22    148s] - Start Rollback Level : -5
[05/03 14:57:22    148s] - Legalized            : On
[05/03 14:57:22    148s] - Window Based         : Off
[05/03 14:57:22    148s] - eDen incr mode       : Off
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] Collecting buffer chain nets ...
[05/03 14:57:22    148s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1850.4M
[05/03 14:57:22    148s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1850.4M
[05/03 14:57:22    148s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1850.4M
[05/03 14:57:22    148s] Starting Early Global Route congestion estimation: mem = 1850.4M
[05/03 14:57:22    148s] (I)       Started Loading and Dumping File ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Reading DB...
[05/03 14:57:22    148s] (I)       Read data from FE... (mem=1850.4M)
[05/03 14:57:22    148s] (I)       Read nodes and places... (mem=1850.4M)
[05/03 14:57:22    148s] (I)       Done Read nodes and places (cpu=0.002s, mem=1850.4M)
[05/03 14:57:22    148s] (I)       Read nets... (mem=1850.4M)
[05/03 14:57:22    148s] (I)       Done Read nets (cpu=0.004s, mem=1850.4M)
[05/03 14:57:22    148s] (I)       Done Read data from FE (cpu=0.006s, mem=1850.4M)
[05/03 14:57:22    148s] (I)       before initializing RouteDB syMemory usage = 1850.4 MB
[05/03 14:57:22    148s] (I)       Honor MSV route constraint: false
[05/03 14:57:22    148s] (I)       Maximum routing layer  : 7
[05/03 14:57:22    148s] (I)       Minimum routing layer  : 2
[05/03 14:57:22    148s] (I)       Supply scale factor H  : 1.00
[05/03 14:57:22    148s] (I)       Supply scale factor V  : 1.00
[05/03 14:57:22    148s] (I)       Tracks used by clock wire: 0
[05/03 14:57:22    148s] (I)       Reverse direction      : 
[05/03 14:57:22    148s] (I)       Honor partition pin guides: true
[05/03 14:57:22    148s] (I)       Route selected nets only: false
[05/03 14:57:22    148s] (I)       Route secondary PG pins: false
[05/03 14:57:22    148s] (I)       Second PG max fanout   : 2147483647
[05/03 14:57:22    148s] (I)       Apply function for special wires: true
[05/03 14:57:22    148s] (I)       Layer by layer blockage reading: true
[05/03 14:57:22    148s] (I)       Offset calculation fix : true
[05/03 14:57:22    148s] (I)       Route stripe layer range: 
[05/03 14:57:22    148s] (I)       Honor partition fences : 
[05/03 14:57:22    148s] (I)       Honor partition pin    : 
[05/03 14:57:22    148s] (I)       Honor partition fences with feedthrough: 
[05/03 14:57:22    148s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:57:22    148s] (I)       build grid graph
[05/03 14:57:22    148s] (I)       build grid graph start
[05/03 14:57:22    148s] [NR-eGR] Track table information for default rule: 
[05/03 14:57:22    148s] [NR-eGR] M1 has no routable track
[05/03 14:57:22    148s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:57:22    148s] [NR-eGR] M3 has single uniform track structure
[05/03 14:57:22    148s] [NR-eGR] M4 has single uniform track structure
[05/03 14:57:22    148s] [NR-eGR] M5 has single uniform track structure
[05/03 14:57:22    148s] [NR-eGR] M6 has single uniform track structure
[05/03 14:57:22    148s] [NR-eGR] M7 has single uniform track structure
[05/03 14:57:22    148s] (I)       build grid graph end
[05/03 14:57:22    148s] (I)       ===========================================================================
[05/03 14:57:22    148s] (I)       == Report All Rule Vias ==
[05/03 14:57:22    148s] (I)       ===========================================================================
[05/03 14:57:22    148s] (I)        Via Rule : (Default)
[05/03 14:57:22    148s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:57:22    148s] (I)       ---------------------------------------------------------------------------
[05/03 14:57:22    148s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:57:22    148s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:57:22    148s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:57:22    148s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:57:22    148s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:57:22    148s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:57:22    148s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:57:22    148s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:57:22    148s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:57:22    148s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:57:22    148s] (I)       ===========================================================================
[05/03 14:57:22    148s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Num PG vias on layer 1 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 2 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 3 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 4 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 5 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 6 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 7 : 0
[05/03 14:57:22    148s] [NR-eGR] Read 944 PG shapes
[05/03 14:57:22    148s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:57:22    148s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:57:22    148s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:57:22    148s] [NR-eGR] #PG Blockages       : 944
[05/03 14:57:22    148s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:57:22    148s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:57:22    148s] [NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2855
[05/03 14:57:22    148s] (I)       readDataFromPlaceDB
[05/03 14:57:22    148s] (I)       Read net information..
[05/03 14:57:22    148s] (I)       Read testcase time = 0.001 seconds
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] [NR-eGR] Read numTotalNets=2366  numIgnoredNets=27
[05/03 14:57:22    148s] (I)       early_global_route_priority property id does not exist.
[05/03 14:57:22    148s] (I)       Start initializing grid graph
[05/03 14:57:22    148s] (I)       End initializing grid graph
[05/03 14:57:22    148s] (I)       Model blockages into capacity
[05/03 14:57:22    148s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2855  Num CS=0
[05/03 14:57:22    148s] (I)       Started Modeling ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 1 ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 2 ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 1704
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 3 ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 460
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 4 ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 516
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 5 ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 175
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 6 ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 7 ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Number of ignored nets = 27
[05/03 14:57:22    148s] (I)       Number of fixed nets = 27.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of clock nets = 27.  Ignored: No
[05/03 14:57:22    148s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:57:22    148s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1850.4 MB
[05/03 14:57:22    148s] (I)       Ndr track 0 does not exist
[05/03 14:57:22    148s] (I)       Ndr track 0 does not exist
[05/03 14:57:22    148s] (I)       Layer1  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer2  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer3  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer4  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer5  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer6  viaCost=100.00
[05/03 14:57:22    148s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:57:22    148s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:57:22    148s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:57:22    148s] (I)       Site width          :   864  (dbu)
[05/03 14:57:22    148s] (I)       Row height          :  4320  (dbu)
[05/03 14:57:22    148s] (I)       GCell width         :  4320  (dbu)
[05/03 14:57:22    148s] (I)       GCell height        :  4320  (dbu)
[05/03 14:57:22    148s] (I)       Grid                :   220   167     7
[05/03 14:57:22    148s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:57:22    148s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:57:22    148s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:57:22    148s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:57:22    148s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:57:22    148s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:57:22    148s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:57:22    148s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:57:22    148s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:57:22    148s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:57:22    148s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:57:22    148s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:57:22    148s] (I)       --------------------------------------------------------
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] (I)       ID:0  Default:no NDR Track ID:0[05/03 14:57:22    148s] [NR-eGR] ============ Routing rule table ============
[05/03 14:57:22    148s] [NR-eGR] Rule id: 0  Nets: 0 
 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/03 14:57:22    148s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:57:22    148s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:57:22    148s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:22    148s] (I)       ID:1 [05/03 14:57:22    148s] [NR-eGR] Rule id: 1  Nets: 2339 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:57:22    148s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:57:22    148s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:22    148s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:22    148s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:57:22    148s] [NR-eGR] ========================================
[05/03 14:57:22    148s] [NR-eGR] 
[05/03 14:57:22    148s] (I)       blocked tracks on layer2 : = 114797 / 256960 (44.68%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:57:22    148s] (I)       After initializing earlyGlobalRoute syMemory usage = 1850.4 MB
[05/03 14:57:22    148s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Global Routing ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       ============= Initialization =============
[05/03 14:57:22    148s] (I)       totalPins=7771  totalGlobalPin=7700 (99.09%)
[05/03 14:57:22    148s] (I)       Started Build MST ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Generate topology with single threads
[05/03 14:57:22    148s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       total 2D Cap : 951113 = (464224 H, 486889 V)
[05/03 14:57:22    148s] (I)       ============  Phase 1a Route ============
[05/03 14:57:22    148s] [NR-eGR] Layer group 1: route 2339 net(s) in layer range [2, 7]
[05/03 14:57:22    148s] (I)       Started Phase 1a ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:57:22    148s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Usage: 31039 = (16928 H, 14111 V) = (3.65% H, 2.90% V) = (1.828e+04um H, 1.524e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] (I)       ============  Phase 1b Route ============
[05/03 14:57:22    148s] (I)       Started Phase 1b ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Usage: 31057 = (16938 H, 14119 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.525e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.354156e+04um
[05/03 14:57:22    148s] (I)       ============  Phase 1c Route ============
[05/03 14:57:22    148s] (I)       Started Phase 1c ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Level2 Grid: 44 x 34
[05/03 14:57:22    148s] (I)       Started Two Level Routing ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Usage: 31063 = (16938 H, 14125 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.526e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] (I)       ============  Phase 1d Route ============
[05/03 14:57:22    148s] (I)       Started Phase 1d ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Usage: 31066 = (16940 H, 14126 V) = (3.65% H, 2.90% V) = (1.830e+04um H, 1.526e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] (I)       ============  Phase 1e Route ============
[05/03 14:57:22    148s] (I)       Started Phase 1e ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Usage: 31066 = (16940 H, 14126 V) = (3.65% H, 2.90% V) = (1.830e+04um H, 1.526e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.355128e+04um
[05/03 14:57:22    148s] [NR-eGR] 
[05/03 14:57:22    148s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:57:22    148s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       ============  Phase 1l Route ============
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:57:22    148s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/03 14:57:22    148s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/03 14:57:22    148s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/03 14:57:22    148s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:57:22    148s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:22    148s] [NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:22    148s] [NR-eGR]      M3  (3)         9( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:22    148s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/03 14:57:22    148s] [NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/03 14:57:22    148s] [NR-eGR]      M6  (6)         8( 0.03%)         0( 0.00%)         3( 0.01%)   ( 0.04%) 
[05/03 14:57:22    148s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:22    148s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:57:22    148s] [NR-eGR] Total               34( 0.02%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[05/03 14:57:22    148s] [NR-eGR] 
[05/03 14:57:22    148s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 1850.41 MB )
[05/03 14:57:22    148s] (I)       total 2D Cap : 952784 = (465425 H, 487359 V)
[05/03 14:57:22    148s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:57:22    148s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:57:22    148s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1850.4M
[05/03 14:57:22    148s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.054, REAL:0.115, MEM:1850.4M
[05/03 14:57:22    148s] OPERPROF: Starting HotSpotCal at level 1, MEM:1850.4M
[05/03 14:57:22    148s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:22    148s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:57:22    148s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:22    148s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:57:22    148s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:22    148s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:57:22    148s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:57:22    148s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1850.4M
[05/03 14:57:22    148s] Skipped repairing congestion.
[05/03 14:57:22    148s] Clear Wl Manager.
[05/03 14:57:22    148s] Clear WL bound data that no need be kept to net call of ip
[05/03 14:57:22    148s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[05/03 14:57:22    148s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/03 14:57:22    148s] All LLGs are deleted
[05/03 14:57:22    148s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1850.4M
[05/03 14:57:22    148s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1849.6M
[05/03 14:57:22    148s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=1849.6M
[05/03 14:57:22    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:29 mem=1849.6M
[05/03 14:57:22    148s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Loading and Dumping File ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Reading DB...
[05/03 14:57:22    148s] (I)       Read data from FE... (mem=1849.6M)
[05/03 14:57:22    148s] (I)       Read nodes and places... (mem=1849.6M)
[05/03 14:57:22    148s] (I)       Done Read nodes and places (cpu=0.002s, mem=1849.6M)
[05/03 14:57:22    148s] (I)       Read nets... (mem=1849.6M)
[05/03 14:57:22    148s] (I)       Done Read nets (cpu=0.003s, mem=1849.6M)
[05/03 14:57:22    148s] (I)       Done Read data from FE (cpu=0.005s, mem=1849.6M)
[05/03 14:57:22    148s] (I)       before initializing RouteDB syMemory usage = 1849.6 MB
[05/03 14:57:22    148s] (I)       Honor MSV route constraint: false
[05/03 14:57:22    148s] (I)       Maximum routing layer  : 7
[05/03 14:57:22    148s] (I)       Minimum routing layer  : 2
[05/03 14:57:22    148s] (I)       Supply scale factor H  : 1.00
[05/03 14:57:22    148s] (I)       Supply scale factor V  : 1.00
[05/03 14:57:22    148s] (I)       Tracks used by clock wire: 0
[05/03 14:57:22    148s] (I)       Reverse direction      : 
[05/03 14:57:22    148s] (I)       Honor partition pin guides: true
[05/03 14:57:22    148s] (I)       Route selected nets only: false
[05/03 14:57:22    148s] (I)       Route secondary PG pins: false
[05/03 14:57:22    148s] (I)       Second PG max fanout   : 2147483647
[05/03 14:57:22    148s] (I)       Apply function for special wires: true
[05/03 14:57:22    148s] (I)       Layer by layer blockage reading: true
[05/03 14:57:22    148s] (I)       Offset calculation fix : true
[05/03 14:57:22    148s] (I)       Route stripe layer range: 
[05/03 14:57:22    148s] (I)       Honor partition fences : 
[05/03 14:57:22    148s] (I)       Honor partition pin    : 
[05/03 14:57:22    148s] (I)       Honor partition fences with feedthrough: 
[05/03 14:57:22    148s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:57:22    148s] (I)       build grid graph
[05/03 14:57:22    148s] (I)       build grid graph start
[05/03 14:57:22    148s] [NR-eGR] Track table information for default rule: 
[05/03 14:57:22    148s] [NR-eGR] M1 has no routable track
[05/03 14:57:22    148s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:57:22    148s] [NR-eGR] M3 has single uniform track structure
[05/03 14:57:22    148s] [NR-eGR] M4 has single uniform track structure
[05/03 14:57:22    148s] [NR-eGR] M5 has single uniform track structure
[05/03 14:57:22    148s] [NR-eGR] M6 has single uniform track structure
[05/03 14:57:22    148s] [NR-eGR] M7 has single uniform track structure
[05/03 14:57:22    148s] (I)       build grid graph end
[05/03 14:57:22    148s] (I)       ===========================================================================
[05/03 14:57:22    148s] (I)       == Report All Rule Vias ==
[05/03 14:57:22    148s] (I)       ===========================================================================
[05/03 14:57:22    148s] (I)        Via Rule : (Default)
[05/03 14:57:22    148s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:57:22    148s] (I)       ---------------------------------------------------------------------------
[05/03 14:57:22    148s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:57:22    148s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:57:22    148s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:57:22    148s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:57:22    148s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:57:22    148s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:57:22    148s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:57:22    148s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:57:22    148s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:57:22    148s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:57:22    148s] (I)       ===========================================================================
[05/03 14:57:22    148s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Num PG vias on layer 1 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 2 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 3 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 4 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 5 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 6 : 0
[05/03 14:57:22    148s] (I)       Num PG vias on layer 7 : 0
[05/03 14:57:22    148s] [NR-eGR] Read 944 PG shapes
[05/03 14:57:22    148s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:57:22    148s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:57:22    148s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:57:22    148s] [NR-eGR] #PG Blockages       : 944
[05/03 14:57:22    148s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:57:22    148s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:57:22    148s] [NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2855
[05/03 14:57:22    148s] (I)       readDataFromPlaceDB
[05/03 14:57:22    148s] (I)       Read net information..
[05/03 14:57:22    148s] (I)       Read testcase time = 0.000 seconds
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] [NR-eGR] Read numTotalNets=2366  numIgnoredNets=27
[05/03 14:57:22    148s] (I)       early_global_route_priority property id does not exist.
[05/03 14:57:22    148s] (I)       Start initializing grid graph
[05/03 14:57:22    148s] (I)       End initializing grid graph
[05/03 14:57:22    148s] (I)       Model blockages into capacity
[05/03 14:57:22    148s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2855  Num CS=0
[05/03 14:57:22    148s] (I)       Started Modeling ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 1 ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 2 ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 1704
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 3 ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 460
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 4 ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 516
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 5 ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 175
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 6 ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Modeling Layer 7 ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:57:22    148s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Number of ignored nets = 27
[05/03 14:57:22    148s] (I)       Number of fixed nets = 27.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of clock nets = 27.  Ignored: No
[05/03 14:57:22    148s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:57:22    148s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:57:22    148s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1849.6 MB
[05/03 14:57:22    148s] (I)       Ndr track 0 does not exist
[05/03 14:57:22    148s] (I)       Ndr track 0 does not exist
[05/03 14:57:22    148s] (I)       Layer1  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer2  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer3  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer4  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer5  viaCost=100.00
[05/03 14:57:22    148s] (I)       Layer6  viaCost=100.00
[05/03 14:57:22    148s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:57:22    148s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:57:22    148s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:57:22    148s] (I)       Site width          :   864  (dbu)
[05/03 14:57:22    148s] (I)       Row height          :  4320  (dbu)
[05/03 14:57:22    148s] (I)       GCell width         :  4320  (dbu)
[05/03 14:57:22    148s] (I)       GCell height        :  4320  (dbu)
[05/03 14:57:22    148s] (I)       Grid                :   220   167     7
[05/03 14:57:22    148s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:57:22    148s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:57:22    148s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:57:22    148s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:57:22    148s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:57:22    148s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:57:22    148s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:57:22    148s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:57:22    148s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:57:22    148s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:57:22    148s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:57:22    148s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:57:22    148s] (I)       --------------------------------------------------------
[05/03 14:57:22    148s] 
[05/03 14:57:22    148s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1[05/03 14:57:22    148s] [NR-eGR] ============ Routing rule table ============
[05/03 14:57:22    148s] [NR-eGR] Rule id: 0  Nets: 0 
 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/03 14:57:22    148s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:57:22    148s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:57:22    148s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:22    148s] (I)       ID:1 [05/03 14:57:22    148s] [NR-eGR] Rule id: 1  Nets: 2339 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:57:22    148s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:57:22    148s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:22    148s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:22    148s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:57:22    148s] [NR-eGR] ========================================
[05/03 14:57:22    148s] [NR-eGR] 
[05/03 14:57:22    148s] (I)       blocked tracks on layer2 : = 114797 / 256960 (44.68%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:57:22    148s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:57:22    148s] (I)       After initializing earlyGlobalRoute syMemory usage = 1849.6 MB
[05/03 14:57:22    148s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Global Routing ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       ============= Initialization =============
[05/03 14:57:22    148s] (I)       totalPins=7771  totalGlobalPin=7700 (99.09%)
[05/03 14:57:22    148s] (I)       Started Build MST ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Generate topology with single threads
[05/03 14:57:22    148s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       total 2D Cap : 951113 = (464224 H, 486889 V)
[05/03 14:57:22    148s] (I)       ============  Phase 1a Route ============
[05/03 14:57:22    148s] [NR-eGR] Layer group 1: route 2339 net(s) in layer range [2, 7]
[05/03 14:57:22    148s] (I)       Started Phase 1a ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:57:22    148s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Usage: 31039 = (16928 H, 14111 V) = (3.65% H, 2.90% V) = (1.828e+04um H, 1.524e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] (I)       ============  Phase 1b Route ============
[05/03 14:57:22    148s] (I)       Started Phase 1b ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Usage: 31057 = (16938 H, 14119 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.525e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.354156e+04um
[05/03 14:57:22    148s] (I)       ============  Phase 1c Route ============
[05/03 14:57:22    148s] (I)       Started Phase 1c ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Level2 Grid: 44 x 34
[05/03 14:57:22    148s] (I)       Started Two Level Routing ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Usage: 31063 = (16938 H, 14125 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.526e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] (I)       ============  Phase 1d Route ============
[05/03 14:57:22    148s] (I)       Started Phase 1d ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Usage: 31066 = (16940 H, 14126 V) = (3.65% H, 2.90% V) = (1.830e+04um H, 1.526e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] (I)       ============  Phase 1e Route ============
[05/03 14:57:22    148s] (I)       Started Phase 1e ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Usage: 31066 = (16940 H, 14126 V) = (3.65% H, 2.90% V) = (1.830e+04um H, 1.526e+04um V)
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.355128e+04um
[05/03 14:57:22    148s] [NR-eGR] 
[05/03 14:57:22    148s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:57:22    148s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       ============  Phase 1l Route ============
[05/03 14:57:22    148s] (I)       
[05/03 14:57:22    148s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:57:22    148s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/03 14:57:22    148s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/03 14:57:22    148s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/03 14:57:22    148s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:57:22    148s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:22    148s] [NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:22    148s] [NR-eGR]      M3  (3)         9( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:22    148s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/03 14:57:22    148s] [NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/03 14:57:22    148s] [NR-eGR]      M6  (6)         8( 0.03%)         0( 0.00%)         3( 0.01%)   ( 0.04%) 
[05/03 14:57:22    148s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:22    148s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:57:22    148s] [NR-eGR] Total               34( 0.02%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[05/03 14:57:22    148s] [NR-eGR] 
[05/03 14:57:22    148s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       total 2D Cap : 952784 = (465425 H, 487359 V)
[05/03 14:57:22    148s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:57:22    148s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:57:22    148s] (I)       ============= track Assignment ============
[05/03 14:57:22    148s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Started Greedy Track Assignment ( Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:57:22    148s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] (I)       Run Multi-thread track assignment
[05/03 14:57:22    148s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1849.60 MB )
[05/03 14:57:22    148s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:57:22    148s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7680
[05/03 14:57:22    148s] [NR-eGR]     M2  (2H) length: 9.906564e+03um, number of vias: 11598
[05/03 14:57:22    148s] [NR-eGR]     M3  (3V) length: 1.375952e+04um, number of vias: 1440
[05/03 14:57:22    148s] [NR-eGR]     M4  (4H) length: 6.664068e+03um, number of vias: 1044
[05/03 14:57:22    148s] [NR-eGR]     M5  (5V) length: 3.474784e+03um, number of vias: 407
[05/03 14:57:22    148s] [NR-eGR]     M6  (6H) length: 3.709088e+03um, number of vias: 55
[05/03 14:57:22    148s] [NR-eGR]     M7  (7V) length: 3.570560e+02um, number of vias: 0
[05/03 14:57:22    148s] [NR-eGR] Total length: 3.787108e+04um, number of vias: 22224
[05/03 14:57:22    148s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:57:22    148s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/03 14:57:22    148s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:57:22    148s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.18 sec, Curr Mem: 1806.18 MB )
[05/03 14:57:22    148s] Extraction called for design 'MSDAP' of instances=3313 and nets=2900 using extraction engine 'pre_route' .
[05/03 14:57:22    148s] pre_route RC Extraction called for design MSDAP.
[05/03 14:57:22    148s] RC Extraction called in multi-corner(2) mode.
[05/03 14:57:22    148s] RCMode: PreRoute
[05/03 14:57:22    148s]       RC Corner Indexes            0       1   
[05/03 14:57:22    148s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:57:22    148s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:22    148s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:22    148s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:22    148s] Shrink Factor                : 1.00000
[05/03 14:57:22    148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:57:22    148s] Using Quantus QRC technology file ...
[05/03 14:57:22    148s] LayerId::1 widthSet size::1
[05/03 14:57:22    148s] LayerId::2 widthSet size::1
[05/03 14:57:22    148s] LayerId::3 widthSet size::1
[05/03 14:57:22    148s] LayerId::4 widthSet size::1
[05/03 14:57:22    148s] LayerId::5 widthSet size::1
[05/03 14:57:22    148s] LayerId::6 widthSet size::1
[05/03 14:57:22    148s] LayerId::7 widthSet size::1
[05/03 14:57:22    148s] LayerId::8 widthSet size::1
[05/03 14:57:22    148s] LayerId::9 widthSet size::1
[05/03 14:57:22    148s] LayerId::10 widthSet size::1
[05/03 14:57:22    148s] Updating RC grid for preRoute extraction ...
[05/03 14:57:22    148s] Initializing multi-corner resistance tables ...
[05/03 14:57:23    148s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1806.184M)
[05/03 14:57:23    148s] Compute RC Scale Done ...
[05/03 14:57:23    148s] OPERPROF: Starting HotSpotCal at level 1, MEM:1806.2M
[05/03 14:57:23    148s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:23    148s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:57:23    148s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:23    148s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:57:23    148s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:57:23    148s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:23    148s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:57:23    148s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1806.2M
[05/03 14:57:23    148s] #################################################################################
[05/03 14:57:23    148s] # Design Stage: PreRoute
[05/03 14:57:23    148s] # Design Name: MSDAP
[05/03 14:57:23    148s] # Design Mode: 7nm
[05/03 14:57:23    148s] # Analysis Mode: MMMC OCV 
[05/03 14:57:23    148s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:23    148s] # Signoff Settings: SI Off 
[05/03 14:57:23    148s] #################################################################################
[05/03 14:57:23    148s] Calculate early delays in OCV mode...
[05/03 14:57:23    148s] Calculate late delays in OCV mode...
[05/03 14:57:23    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 1821.7M, InitMEM = 1821.7M)
[05/03 14:57:23    148s] Start delay calculation (fullDC) (1 T). (MEM=1821.74)
[05/03 14:57:23    149s] End AAE Lib Interpolated Model. (MEM=1846.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:23    149s] Total number of fetched objects 2439
[05/03 14:57:23    149s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:23    149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:23    149s] End delay calculation. (MEM=1912.93 CPU=0:00:00.4 REAL=0:00:00.0)
[05/03 14:57:23    149s] End delay calculation (fullDC). (MEM=1912.93 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 14:57:23    149s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1912.9M) ***
[05/03 14:57:23    149s] Begin: GigaOpt postEco DRV Optimization
[05/03 14:57:23    149s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -maintainWNS -postCTS
[05/03 14:57:23    149s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -maintainWNS -postCTS
[05/03 14:57:23    149s] Info: 27 nets with fixed/cover wires excluded.
[05/03 14:57:23    149s] Info: 27 clock nets excluded from IPO operation.
[05/03 14:57:23    149s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:29.7/0:04:04.4 (0.6), mem = 1912.9M
[05/03 14:57:23    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.8
[05/03 14:57:23    149s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:57:23    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1912.9M
[05/03 14:57:23    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:1912.9M
[05/03 14:57:23    149s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:23    149s] OPERPROF:   Starting FgcInit at level 2, MEM:1912.9M
[05/03 14:57:23    149s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1912.9M
[05/03 14:57:23    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1912.9M
[05/03 14:57:23    149s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1912.9M
[05/03 14:57:23    149s] Core basic site is asap7sc7p5t
[05/03 14:57:23    149s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:23    149s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:57:23    149s] SiteArray: use 851,968 bytes
[05/03 14:57:23    149s] SiteArray: current memory after site array memory allocation 1913.7M
[05/03 14:57:23    149s] SiteArray: FP blocked sites are writable
[05/03 14:57:23    149s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:57:23    149s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1913.7M
[05/03 14:57:23    149s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:57:23    149s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1913.7M
[05/03 14:57:23    149s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.061, REAL:0.062, MEM:1913.7M
[05/03 14:57:23    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.065, MEM:1913.7M
[05/03 14:57:23    149s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1913.7MB).
[05/03 14:57:23    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.077, MEM:1913.7M
[05/03 14:57:23    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1913.7M
[05/03 14:57:23    149s] 
[05/03 14:57:23    149s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/03 14:57:23    149s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1913.7M
[05/03 14:57:23    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1913.7M
[05/03 14:57:25    151s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1932.8M
[05/03 14:57:25    151s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1932.8M
[05/03 14:57:25    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:57:25    151s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/03 14:57:25    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:57:25    151s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/03 14:57:25    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:57:25    151s] Info: violation cost 0.771484 (cap = 0.000000, tran = 0.771484, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:57:25    151s] |     9|    17|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|  21.63|          |         |
[05/03 14:57:25    151s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:57:25    151s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       1|       0|       8|  21.64| 0:00:00.0|  1932.8M|
[05/03 14:57:25    151s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:57:25    151s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|  21.64| 0:00:00.0|  1932.8M|
[05/03 14:57:25    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:57:25    151s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:57:25    151s] Layer 3 has 27 constrained nets 
[05/03 14:57:25    151s] Layer 4 has 3 constrained nets 
[05/03 14:57:25    151s] **** End NDR-Layer Usage Statistics ****
[05/03 14:57:25    151s] 
[05/03 14:57:25    151s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1932.8M) ***
[05/03 14:57:25    151s] 
[05/03 14:57:25    151s] OPERPROF: Starting FgcCleanup at level 1, MEM:1948.8M
[05/03 14:57:25    151s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1948.8M
[05/03 14:57:25    151s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1948.8M
[05/03 14:57:25    151s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1948.8M
[05/03 14:57:25    151s] OPERPROF:     Starting FgcInit at level 3, MEM:1948.8M
[05/03 14:57:25    151s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1948.8M
[05/03 14:57:25    151s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.059, REAL:0.060, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:1948.8M
[05/03 14:57:26    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.9
[05/03 14:57:26    151s] OPERPROF: Starting RefinePlace at level 1, MEM:1948.8M
[05/03 14:57:26    151s] *** Starting place_detail (0:02:32 mem=1948.8M) ***
[05/03 14:57:26    151s] Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
[05/03 14:57:26    151s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:57:26    151s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:57:26    151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:26    151s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1948.8M
[05/03 14:57:26    151s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1948.8M
[05/03 14:57:26    151s] Starting refinePlace ...
[05/03 14:57:26    151s] 
[05/03 14:57:26    151s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:57:26    151s] Move report: legalization moves 3 insts, mean move: 1.44 um, max move: 2.16 um
[05/03 14:57:26    151s] 	Max move on inst (FE_OFC28_dataR_2): (200.02, 44.28) --> (200.02, 46.44)
[05/03 14:57:26    151s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1948.8MB) @(0:02:32 - 0:02:32).
[05/03 14:57:26    151s] Move report: Detail placement moves 3 insts, mean move: 1.44 um, max move: 2.16 um
[05/03 14:57:26    151s] 	Max move on inst (FE_OFC28_dataR_2): (200.02, 44.28) --> (200.02, 46.44)
[05/03 14:57:26    151s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1948.8MB
[05/03 14:57:26    151s] Statistics of distance of Instance movement in refine placement:
[05/03 14:57:26    151s]   maximum (X+Y) =         2.16 um
[05/03 14:57:26    151s]   inst (FE_OFC28_dataR_2) with max move: (200.016, 44.28) -> (200.016, 46.44)
[05/03 14:57:26    151s]   mean    (X+Y) =         1.44 um
[05/03 14:57:26    151s] Summary Report:
[05/03 14:57:26    151s] Instances move: 3 (out of 2185 movable)
[05/03 14:57:26    151s] Instances flipped: 0
[05/03 14:57:26    151s] Mean displacement: 1.44 um
[05/03 14:57:26    151s] Max displacement: 2.16 um (Instance: FE_OFC28_dataR_2) (200.016, 44.28) -> (200.016, 46.44)
[05/03 14:57:26    151s] Total instances moved : 3
[05/03 14:57:26    151s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx3_ASAP7_75t_L
[05/03 14:57:26    151s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.179, REAL:0.180, MEM:1948.8M
[05/03 14:57:26    151s] Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
[05/03 14:57:26    151s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1948.8MB
[05/03 14:57:26    151s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1948.8MB) @(0:02:32 - 0:02:32).
[05/03 14:57:26    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.9
[05/03 14:57:26    151s] *** Finished place_detail (0:02:32 mem=1948.8M) ***
[05/03 14:57:26    151s] OPERPROF: Finished RefinePlace at level 1, CPU:0.188, REAL:0.189, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF: Starting FgcCleanup at level 1, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1948.8M
[05/03 14:57:26    152s] *** maximum move = 2.16 um ***
[05/03 14:57:26    152s] *** Finished re-routing un-routed nets (1948.8M) ***
[05/03 14:57:26    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF:   Starting FgcInit at level 2, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1948.8M
[05/03 14:57:26    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:1948.8M
[05/03 14:57:26    152s] 
[05/03 14:57:26    152s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1948.8M) ***
[05/03 14:57:26    152s] OPERPROF: Starting FgcCleanup at level 1, MEM:1913.7M
[05/03 14:57:26    152s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1913.7M
[05/03 14:57:26    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.8
[05/03 14:57:26    152s] *** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:32.1/0:04:06.9 (0.6), mem = 1913.7M
[05/03 14:57:26    152s] End: GigaOpt postEco DRV Optimization
[05/03 14:57:26    152s] **INFO: Flow update: Design timing is met.
[05/03 14:57:26    152s] **INFO: Flow update: Design timing is met.
[05/03 14:57:26    152s] **INFO: Flow update: Design timing is met.
[05/03 14:57:26    152s] *** Steiner Routed Nets: 0.549%; Threshold: 100; Threshold for Hold: 100
[05/03 14:57:26    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1913.7M
[05/03 14:57:26    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1913.7M
[05/03 14:57:26    152s] Re-routed 0 nets
[05/03 14:57:26    152s] #optDebug: fT-D <X 1 0 0 0>
[05/03 14:57:26    152s] #optDebug: fT-D <X 1 0 0 0>
[05/03 14:57:26    152s] 
[05/03 14:57:26    152s] Active setup views:
[05/03 14:57:26    152s]  PVT_0P63V_100C.setup_view
[05/03 14:57:26    152s]   Dominating endpoints: 0
[05/03 14:57:26    152s]   Dominating TNS: -0.000
[05/03 14:57:26    152s] 
[05/03 14:57:26    152s] Extraction called for design 'MSDAP' of instances=3314 and nets=2901 using extraction engine 'pre_route' .
[05/03 14:57:26    152s] pre_route RC Extraction called for design MSDAP.
[05/03 14:57:26    152s] RC Extraction called in multi-corner(2) mode.
[05/03 14:57:26    152s] RCMode: PreRoute
[05/03 14:57:26    152s]       RC Corner Indexes            0       1   
[05/03 14:57:26    152s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:57:26    152s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:26    152s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:26    152s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:57:26    152s] Shrink Factor                : 1.00000
[05/03 14:57:26    152s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:57:26    152s] Using Quantus QRC technology file ...
[05/03 14:57:26    152s] RC Grid backup saved.
[05/03 14:57:26    152s] LayerId::1 widthSet size::1
[05/03 14:57:26    152s] LayerId::2 widthSet size::1
[05/03 14:57:26    152s] LayerId::3 widthSet size::1
[05/03 14:57:26    152s] LayerId::4 widthSet size::1
[05/03 14:57:26    152s] LayerId::5 widthSet size::1
[05/03 14:57:26    152s] LayerId::6 widthSet size::1
[05/03 14:57:26    152s] LayerId::7 widthSet size::1
[05/03 14:57:26    152s] LayerId::8 widthSet size::1
[05/03 14:57:26    152s] LayerId::9 widthSet size::1
[05/03 14:57:26    152s] LayerId::10 widthSet size::1
[05/03 14:57:26    152s] Skipped RC grid update for preRoute extraction.
[05/03 14:57:26    152s] Initializing multi-corner resistance tables ...
[05/03 14:57:26    152s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1808.324M)
[05/03 14:57:26    152s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Loading and Dumping File ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Reading DB...
[05/03 14:57:26    152s] (I)       Read data from FE... (mem=1808.3M)
[05/03 14:57:26    152s] (I)       Read nodes and places... (mem=1808.3M)
[05/03 14:57:26    152s] (I)       Done Read nodes and places (cpu=0.002s, mem=1808.3M)
[05/03 14:57:26    152s] (I)       Read nets... (mem=1808.3M)
[05/03 14:57:26    152s] (I)       Done Read nets (cpu=0.003s, mem=1808.3M)
[05/03 14:57:26    152s] (I)       Done Read data from FE (cpu=0.006s, mem=1808.3M)
[05/03 14:57:26    152s] (I)       before initializing RouteDB syMemory usage = 1808.3 MB
[05/03 14:57:26    152s] (I)       Build term to term wires: false
[05/03 14:57:26    152s] (I)       Honor MSV route constraint: false
[05/03 14:57:26    152s] (I)       Maximum routing layer  : 7
[05/03 14:57:26    152s] (I)       Minimum routing layer  : 2
[05/03 14:57:26    152s] (I)       Supply scale factor H  : 1.00
[05/03 14:57:26    152s] (I)       Supply scale factor V  : 1.00
[05/03 14:57:26    152s] (I)       Tracks used by clock wire: 0
[05/03 14:57:26    152s] (I)       Reverse direction      : 
[05/03 14:57:26    152s] (I)       Honor partition pin guides: true
[05/03 14:57:26    152s] (I)       Route selected nets only: false
[05/03 14:57:26    152s] (I)       Route secondary PG pins: false
[05/03 14:57:26    152s] (I)       Second PG max fanout   : 2147483647
[05/03 14:57:26    152s] (I)       Apply function for special wires: true
[05/03 14:57:26    152s] (I)       Layer by layer blockage reading: true
[05/03 14:57:26    152s] (I)       Offset calculation fix : true
[05/03 14:57:26    152s] (I)       Route stripe layer range: 
[05/03 14:57:26    152s] (I)       Honor partition fences : 
[05/03 14:57:26    152s] (I)       Honor partition pin    : 
[05/03 14:57:26    152s] (I)       Honor partition fences with feedthrough: 
[05/03 14:57:26    152s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:57:26    152s] (I)       build grid graph
[05/03 14:57:26    152s] (I)       build grid graph start
[05/03 14:57:26    152s] [NR-eGR] Track table information for default rule: 
[05/03 14:57:26    152s] [NR-eGR] M1 has no routable track
[05/03 14:57:26    152s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:57:26    152s] [NR-eGR] M3 has single uniform track structure
[05/03 14:57:26    152s] [NR-eGR] M4 has single uniform track structure
[05/03 14:57:26    152s] [NR-eGR] M5 has single uniform track structure
[05/03 14:57:26    152s] [NR-eGR] M6 has single uniform track structure
[05/03 14:57:26    152s] [NR-eGR] M7 has single uniform track structure
[05/03 14:57:26    152s] (I)       build grid graph end
[05/03 14:57:26    152s] (I)       ===========================================================================
[05/03 14:57:26    152s] (I)       == Report All Rule Vias ==
[05/03 14:57:26    152s] (I)       ===========================================================================
[05/03 14:57:26    152s] (I)        Via Rule : (Default)
[05/03 14:57:26    152s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:57:26    152s] (I)       ---------------------------------------------------------------------------
[05/03 14:57:26    152s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:57:26    152s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:57:26    152s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:57:26    152s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:57:26    152s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:57:26    152s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:57:26    152s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:57:26    152s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:57:26    152s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:57:26    152s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:57:26    152s] (I)       ===========================================================================
[05/03 14:57:26    152s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Num PG vias on layer 1 : 0
[05/03 14:57:26    152s] (I)       Num PG vias on layer 2 : 0
[05/03 14:57:26    152s] (I)       Num PG vias on layer 3 : 0
[05/03 14:57:26    152s] (I)       Num PG vias on layer 4 : 0
[05/03 14:57:26    152s] (I)       Num PG vias on layer 5 : 0
[05/03 14:57:26    152s] (I)       Num PG vias on layer 6 : 0
[05/03 14:57:26    152s] (I)       Num PG vias on layer 7 : 0
[05/03 14:57:26    152s] [NR-eGR] Read 944 PG shapes
[05/03 14:57:26    152s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:57:26    152s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:57:26    152s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:57:26    152s] [NR-eGR] #PG Blockages       : 944
[05/03 14:57:26    152s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:57:26    152s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:57:26    152s] [NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2855
[05/03 14:57:26    152s] (I)       readDataFromPlaceDB
[05/03 14:57:26    152s] (I)       Read net information..
[05/03 14:57:26    152s] (I)       Read testcase time = 0.001 seconds
[05/03 14:57:26    152s] 
[05/03 14:57:26    152s] [NR-eGR] Read numTotalNets=2367  numIgnoredNets=27
[05/03 14:57:26    152s] (I)       early_global_route_priority property id does not exist.
[05/03 14:57:26    152s] (I)       Start initializing grid graph
[05/03 14:57:26    152s] (I)       End initializing grid graph
[05/03 14:57:26    152s] (I)       Model blockages into capacity
[05/03 14:57:26    152s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2855  Num CS=0
[05/03 14:57:26    152s] (I)       Started Modeling ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Modeling Layer 1 ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Modeling Layer 2 ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 1704
[05/03 14:57:26    152s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Modeling Layer 3 ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 460
[05/03 14:57:26    152s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Modeling Layer 4 ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 516
[05/03 14:57:26    152s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Modeling Layer 5 ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 175
[05/03 14:57:26    152s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Modeling Layer 6 ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:57:26    152s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Modeling Layer 7 ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:57:26    152s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Number of ignored nets = 27
[05/03 14:57:26    152s] (I)       Number of fixed nets = 27.  Ignored: Yes
[05/03 14:57:26    152s] (I)       Number of clock nets = 27.  Ignored: No
[05/03 14:57:26    152s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:57:26    152s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:57:26    152s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:57:26    152s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:57:26    152s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:57:26    152s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:57:26    152s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:57:26    152s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1808.3 MB
[05/03 14:57:26    152s] (I)       Ndr track 0 does not exist
[05/03 14:57:26    152s] (I)       Ndr track 0 does not exist
[05/03 14:57:26    152s] (I)       Layer1  viaCost=100.00
[05/03 14:57:26    152s] (I)       Layer2  viaCost=100.00
[05/03 14:57:26    152s] (I)       Layer3  viaCost=100.00
[05/03 14:57:26    152s] (I)       Layer4  viaCost=100.00
[05/03 14:57:26    152s] (I)       Layer5  viaCost=100.00
[05/03 14:57:26    152s] (I)       Layer6  viaCost=100.00
[05/03 14:57:26    152s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:57:26    152s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:57:26    152s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:57:26    152s] (I)       Site width          :   864  (dbu)
[05/03 14:57:26    152s] (I)       Row height          :  4320  (dbu)
[05/03 14:57:26    152s] (I)       GCell width         :  4320  (dbu)
[05/03 14:57:26    152s] (I)       GCell height        :  4320  (dbu)
[05/03 14:57:26    152s] (I)       Grid                :   220   167     7
[05/03 14:57:26    152s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:57:26    152s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:57:26    152s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:57:26    152s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:57:26    152s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:57:26    152s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:57:26    152s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:57:26    152s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:57:26    152s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:57:26    152s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:57:26    152s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:57:26    152s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:57:26    152s] (I)       --------------------------------------------------------
[05/03 14:57:26    152s] 
[05/03 14:57:26    152s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1[05/03 14:57:26    152s] [NR-eGR] ============ Routing rule table ============
[05/03 14:57:26    152s] [NR-eGR] Rule id: 0  Nets: 2340 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:57:26    152s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:57:26    152s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:26    152s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:26    152s] (I)       ID:1 [05/03 14:57:26    152s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/03 14:57:26    152s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:57:26    152s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:57:26    152s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:26    152s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:57:26    152s] [NR-eGR] ========================================
[05/03 14:57:26    152s] [NR-eGR] 
[05/03 14:57:26    152s] (I)       blocked tracks on layer2 : = 114797 / 256960 (44.68%)
[05/03 14:57:26    152s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:57:26    152s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:57:26    152s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:57:26    152s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:57:26    152s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:57:26    152s] (I)       After initializing earlyGlobalRoute syMemory usage = 1808.3 MB
[05/03 14:57:26    152s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Global Routing ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       ============= Initialization =============
[05/03 14:57:26    152s] (I)       totalPins=7773  totalGlobalPin=7702 (99.09%)
[05/03 14:57:26    152s] (I)       Started Build MST ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Generate topology with single threads
[05/03 14:57:26    152s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       total 2D Cap : 641988 = (318676 H, 323312 V)
[05/03 14:57:26    152s] (I)       ============  Phase 1a Route ============
[05/03 14:57:26    152s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [4, 7]
[05/03 14:57:26    152s] (I)       Started Phase 1a ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:57:26    152s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] (I)       ============  Phase 1b Route ============
[05/03 14:57:26    152s] (I)       Started Phase 1b ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.801600e+02um
[05/03 14:57:26    152s] (I)       ============  Phase 1c Route ============
[05/03 14:57:26    152s] (I)       Started Phase 1c ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Level2 Grid: 44 x 34
[05/03 14:57:26    152s] (I)       Started Two Level Routing ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] (I)       ============  Phase 1d Route ============
[05/03 14:57:26    152s] (I)       Started Phase 1d ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] (I)       ============  Phase 1e Route ============
[05/03 14:57:26    152s] (I)       Started Phase 1e ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.801600e+02um
[05/03 14:57:26    152s] [NR-eGR] 
[05/03 14:57:26    152s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:57:26    152s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Build MST ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Generate topology with single threads
[05/03 14:57:26    152s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       total 2D Cap : 951113 = (464224 H, 486889 V)
[05/03 14:57:26    152s] (I)       ============  Phase 1a Route ============
[05/03 14:57:26    152s] [NR-eGR] Layer group 2: route 2337 net(s) in layer range [2, 7]
[05/03 14:57:26    152s] (I)       Started Phase 1a ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:57:26    152s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 31040 = (16929 H, 14111 V) = (3.65% H, 2.90% V) = (1.828e+04um H, 1.524e+04um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] (I)       ============  Phase 1b Route ============
[05/03 14:57:26    152s] (I)       Started Phase 1b ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 31059 = (16939 H, 14120 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.525e+04um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] (I)       earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 3.354372e+04um
[05/03 14:57:26    152s] (I)       ============  Phase 1c Route ============
[05/03 14:57:26    152s] (I)       Started Phase 1c ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Level2 Grid: 44 x 34
[05/03 14:57:26    152s] (I)       Started Two Level Routing ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 31065 = (16939 H, 14126 V) = (3.65% H, 2.90% V) = (1.829e+04um H, 1.526e+04um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] (I)       ============  Phase 1d Route ============
[05/03 14:57:26    152s] (I)       Started Phase 1d ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 31068 = (16941 H, 14127 V) = (3.65% H, 2.90% V) = (1.830e+04um H, 1.526e+04um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] (I)       ============  Phase 1e Route ============
[05/03 14:57:26    152s] (I)       Started Phase 1e ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Usage: 31068 = (16941 H, 14127 V) = (3.65% H, 2.90% V) = (1.830e+04um H, 1.526e+04um V)
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.355344e+04um
[05/03 14:57:26    152s] [NR-eGR] 
[05/03 14:57:26    152s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:57:26    152s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       ============  Phase 1l Route ============
[05/03 14:57:26    152s] (I)       
[05/03 14:57:26    152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:57:26    152s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/03 14:57:26    152s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/03 14:57:26    152s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/03 14:57:26    152s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:57:26    152s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:26    152s] [NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:26    152s] [NR-eGR]      M3  (3)        10( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:26    152s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/03 14:57:26    152s] [NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/03 14:57:26    152s] [NR-eGR]      M6  (6)         8( 0.03%)         0( 0.00%)         3( 0.01%)   ( 0.04%) 
[05/03 14:57:26    152s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:26    152s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:57:26    152s] [NR-eGR] Total               35( 0.02%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[05/03 14:57:26    152s] [NR-eGR] 
[05/03 14:57:26    152s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] (I)       total 2D Cap : 952784 = (465425 H, 487359 V)
[05/03 14:57:26    152s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:57:26    152s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:57:26    152s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 1808.32 MB )
[05/03 14:57:26    152s] OPERPROF: Starting HotSpotCal at level 1, MEM:1808.3M
[05/03 14:57:26    152s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:26    152s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:57:26    152s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:26    152s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:57:26    152s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:57:26    152s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:26    152s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:57:26    152s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1808.3M
[05/03 14:57:26    152s] Deleting Cell Server ...
[05/03 14:57:26    152s] Deleting Lib Analyzer.
[05/03 14:57:26    152s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:57:26    152s] GigaOpt Hold Optimizer is used
[05/03 14:57:26    152s] End AAE Lib Interpolated Model. (MEM=1808.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:26    152s] 
[05/03 14:57:26    152s] Creating Lib Analyzer ...
[05/03 14:57:26    152s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:57:26    152s] Summary for sequential cells identification: 
[05/03 14:57:26    152s]   Identified SBFF number: 68
[05/03 14:57:26    152s]   Identified MBFF number: 0
[05/03 14:57:26    152s]   Identified SB Latch number: 0
[05/03 14:57:26    152s]   Identified MB Latch number: 0
[05/03 14:57:26    152s]   Not identified SBFF number: 0
[05/03 14:57:26    152s]   Not identified MBFF number: 0
[05/03 14:57:26    152s]   Not identified SB Latch number: 0
[05/03 14:57:26    152s]   Not identified MB Latch number: 0
[05/03 14:57:26    152s]   Number of sequential cells which are not FFs: 64
[05/03 14:57:26    152s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:57:26    152s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:57:26    152s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:57:26    152s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:57:26    152s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:57:26    152s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:57:26    152s]  Setting StdDelay to 2.60
[05/03 14:57:26    152s] Creating Cell Server, finished. 
[05/03 14:57:26    152s] 
[05/03 14:57:26    152s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 14:57:26    152s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/03 14:57:26    152s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:57:26    152s] 
[05/03 14:57:28    153s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:34 mem=1808.3M
[05/03 14:57:28    153s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:34 mem=1808.3M
[05/03 14:57:28    153s] Creating Lib Analyzer, finished. 
[05/03 14:57:28    153s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:34 mem=1808.3M ***
[05/03 14:57:28    153s] End AAE Lib Interpolated Model. (MEM=1808.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:28    153s]  
[05/03 14:57:28    153s] **INFO: Starting Blocking QThread with 1 CPU
[05/03 14:57:28    153s]    ____________________________________________________________________
[05/03 14:57:28    153s] __/ message from Blocking QThread
[05/03 14:57:28    153s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[05/03 14:57:28    153s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[05/03 14:57:28    153s] Starting delay calculation for Hold views
[05/03 14:57:28    153s] Starting delay calculation for Hold views
[05/03 14:57:28    153s] #################################################################################
[05/03 14:57:28    153s] #################################################################################
[05/03 14:57:28    153s] # Design Stage: PreRoute
[05/03 14:57:28    153s] # Design Name: MSDAP
[05/03 14:57:28    153s] # Design Mode: 7nm
[05/03 14:57:28    153s] # Analysis Mode: MMMC OCV 
[05/03 14:57:28    153s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:28    153s] # Signoff Settings: SI Off 
[05/03 14:57:28    153s] # Design Stage: PreRoute
[05/03 14:57:28    153s] # Design Name: MSDAP
[05/03 14:57:28    153s] # Design Mode: 7nm
[05/03 14:57:28    153s] # Analysis Mode: MMMC OCV 
[05/03 14:57:28    153s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:28    153s] # Signoff Settings: SI Off 
[05/03 14:57:28    153s] #################################################################################
[05/03 14:57:28    153s] #################################################################################
[05/03 14:57:28    153s] AAE_INFO: 1 threads acquired from CTE.
[05/03 14:57:28    153s] AAE_INFO: 1 threads acquired from CTE.
[05/03 14:57:28    153s] Calculate late delays in OCV mode...
[05/03 14:57:28    153s] Calculate late delays in OCV mode...
[05/03 14:57:28    153s] Calculate early delays in OCV mode...
[05/03 14:57:28    153s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 12.9M, InitMEM = 12.9M)
[05/03 14:57:28    153s] Start delay calculation (fullDC) (1 T). (MEM=12.8711)
[05/03 14:57:28    153s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 14:57:28    153s] Start delay calculation (fullDC) (1 T). (MEM=12.8711)
[05/03 14:57:28    153s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 14:57:28    153s] End AAE Lib Interpolated Model. (MEM=37.2852 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:28    153s] Total number of fetched objects 2440
[05/03 14:57:28    153s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:28    153s] Total number of fetched objects 2440
[05/03 14:57:28    153s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:28    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:28    153s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 14:57:28    153s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 14:57:28    153s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 14:57:28    153s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 14:57:28    153s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
[05/03 14:57:28    153s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M)
[05/03 14:57:29    153s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M)
[05/03 14:57:28    153s] 
[05/03 14:57:28    153s] Active hold views:
[05/03 14:57:28    153s]  PVT_0P77V_0C.hold_view
[05/03 14:57:28    153s]   Dominating endpoints: 0
[05/03 14:57:28    153s]   Dominating TNS: -0.000
[05/03 14:57:28    153s] 
[05/03 14:57:29    153s] 
[05/03 14:57:29    153s] Active hold views:
[05/03 14:57:29    153s]  PVT_0P77V_0C.hold_view
[05/03 14:57:29    153s]   Dominating endpoints: 0
[05/03 14:57:29    153s]   Dominating TNS: -0.000
[05/03 14:57:29    153s] 
[05/03 14:57:28    153s] Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
[05/03 14:57:29    153s] Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
[05/03 14:57:28    153s] Done building hold timer [7292 node(s), 9919 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
[05/03 14:57:29    153s] Done building hold timer [7292 node(s), 9919 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
[05/03 14:57:28    153s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M
[05/03 14:57:29    153s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M
 
[05/03 14:57:29    153s] _______________________________________________________________________
[05/03 14:57:29    153s] Starting delay calculation for Setup views
[05/03 14:57:29    153s] #################################################################################
[05/03 14:57:29    153s] # Design Stage: PreRoute
[05/03 14:57:29    153s] # Design Name: MSDAP
[05/03 14:57:29    153s] # Design Mode: 7nm
[05/03 14:57:29    153s] # Analysis Mode: MMMC OCV 
[05/03 14:57:29    153s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:29    153s] # Signoff Settings: SI Off 
[05/03 14:57:29    153s] #################################################################################
[05/03 14:57:29    154s] Calculate early delays in OCV mode...
[05/03 14:57:29    154s] Calculate late delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 1823.9M, InitMEM = 1823.9M)
[05/03 14:57:29    154s] Start delay calculation (fullDC) (1 T). (MEM=1823.88)
[05/03 14:57:29    154s] End AAE Lib Interpolated Model. (MEM=1848.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:29    154s] Total number of fetched objects 2440
[05/03 14:57:29    154s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:29    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:29    154s] End delay calculation. (MEM=1915.07 CPU=0:00:00.4 REAL=0:00:00.0)
[05/03 14:57:29    154s] End delay calculation (fullDC). (MEM=1915.07 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 14:57:29    154s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1915.1M) ***
[05/03 14:57:29    154s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:35 mem=1915.1M)
[05/03 14:57:29    154s] Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:35 mem=1915.1M ***
[05/03 14:57:30    154s] *info: category slack lower bound [L 0.0] default
[05/03 14:57:30    154s] *info: category slack lower bound [H 0.0] reg2reg 
[05/03 14:57:30    154s] --------------------------------------------------- 
[05/03 14:57:30    154s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/03 14:57:30    154s] --------------------------------------------------- 
[05/03 14:57:30    154s]          WNS    reg2regWNS
[05/03 14:57:30    154s]    15.482 ns     15.482 ns
[05/03 14:57:30    154s] --------------------------------------------------- 
[05/03 14:57:30    154s] Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
[05/03 14:57:30    154s] Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
[05/03 14:57:30    154s] Restoring Hold Target Slack: 0
[05/03 14:57:30    154s] Footprint list for hold buffering (delay unit: ps)
[05/03 14:57:30    154s] =================================================================
[05/03 14:57:30    154s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/03 14:57:30    154s] ------------------------------------------------------------------
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] *Info: minBufDelay = 12.1 ps, libStdDelay = 2.6 ps, minBufSize = 14929920 (4.0)
[05/03 14:57:30    154s] *Info: worst delay setup view: PVT_0P63V_100C.setup_view
[05/03 14:57:30    154s] *Info:        7.0       1.73    4.0  57.65 HB1xp67_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:        7.9       1.86    4.0  67.57 HB1xp67_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:        9.4       2.06    4.0  84.91 HB1xp67_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       11.4       2.36    4.0 112.58 HB1xp67_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:        9.3       1.74    5.0  19.28 BUFx2_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       10.4       1.88    5.0  22.58 BUFx2_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       12.5       2.08    5.0  28.35 BUFx2_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       15.1       2.34    5.0  37.56 BUFx2_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       17.4       1.82    5.0  58.49 HB2xp67_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       19.9       1.98    5.0  68.76 HB2xp67_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       24.3       2.19    5.0  86.50 HB2xp67_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       30.2       2.47    5.0 114.47 HB2xp67_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:        8.5       1.69    6.0  12.95 BUFx3_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:        9.4       1.84    6.0  15.17 BUFx3_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       11.2       2.04    6.0  19.04 BUFx3_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       13.5       2.32    6.0  25.20 BUFx3_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       23.6       1.78    6.0  59.63 HB3xp67_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       26.8       1.94    6.0  70.35 HB3xp67_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       32.8       2.16    6.0  88.65 HB3xp67_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       40.9       2.45    6.0 117.10 HB3xp67_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       13.4       1.60    7.0   9.78 BUFx4_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       14.4       1.75    7.0  11.46 BUFx4_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       16.8       1.96    7.0  14.38 BUFx4_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       20.2       2.26    7.0  19.01 BUFx4_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       30.3       2.13    7.0  60.92 HB4xp67_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       34.3       2.35    7.0  72.15 HB4xp67_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       41.8       2.62    7.0  91.11 HB4xp67_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       52.4       2.45    7.0 120.14 HB4xp67_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       11.4       1.59    8.0   7.86 BUFx5_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       12.2       1.75    8.0   9.20 BUFx5_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:        9.0       1.90    8.0   9.69 BUFx4f_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       10.1       1.84    8.0  11.33 BUFx4f_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       14.2       1.97    8.0  11.54 BUFx5_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       12.0       2.05    8.0  14.21 BUFx4f_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       17.0       2.26    8.0  15.24 BUFx5_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       14.4       2.33    8.0  18.81 BUFx4f_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:        8.8       1.69   10.0   6.55 BUFx6f_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:        9.8       1.85   10.0   7.65 BUFx6f_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       11.6       2.05   10.0   9.58 BUFx6f_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       12.9       2.50   10.0  12.64 BUFx6f_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       13.0       1.57   12.0   4.98 BUFx8_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       13.8       1.74   12.0   5.81 BUFx8_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       16.1       1.94   12.0   7.26 BUFx8_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       19.2       2.23   12.0   9.56 BUFx8_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       11.6       1.59   14.0   4.04 BUFx10_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       12.4       1.75   14.0   4.70 BUFx10_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       14.5       1.96   14.0   5.86 BUFx10_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       16.6       2.33   14.0   7.69 BUFx10_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       13.1       1.56   16.0   3.45 BUFx12_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       13.8       1.72   16.0   4.01 BUFx12_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       15.9       1.94   16.0   4.98 BUFx12_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       18.4       2.30   16.0   6.51 BUFx12_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:        9.9       1.64   18.0   3.42 BUFx12f_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       10.6       1.76   18.0   3.96 BUFx12f_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       12.4       1.98   18.0   4.90 BUFx12f_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       14.2       2.32   18.0   6.42 BUFx12f_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       11.1       1.61   22.0   2.67 BUFx16f_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       12.1       1.71   22.0   3.06 BUFx16f_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       13.7       1.97   22.0   3.75 BUFx16f_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       16.3       2.23   22.0   4.86 BUFx16f_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] *Info:       14.3       1.55   30.0   2.04 BUFx24_ASAP7_75t_SL (A,Y)
[05/03 14:57:30    154s] *Info:       15.2       1.67   30.0   2.28 BUFx24_ASAP7_75t_L (A,Y)
[05/03 14:57:30    154s] *Info:       17.6       1.88   30.0   2.70 BUFx24_ASAP7_75t_R (A,Y)
[05/03 14:57:30    154s] *Info:       20.4       2.19   30.0   3.40 BUFx24_ASAP7_75t_SRAM (A,Y)
[05/03 14:57:30    154s] =================================================================
[05/03 14:57:30    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1915.1M
[05/03 14:57:30    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.063, REAL:0.063, MEM:1915.1M
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] ------------------------------------------------------------
[05/03 14:57:30    154s]              Initial Summary                             
[05/03 14:57:30    154s] ------------------------------------------------------------
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] Setup views included:
[05/03 14:57:30    154s]  PVT_0P63V_100C.setup_view
[05/03 14:57:30    154s] Hold  views included:
[05/03 14:57:30    154s]  PVT_0P77V_0C.hold_view
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] +--------------------+---------+---------+---------+
[05/03 14:57:30    154s] |     Setup mode     |   all   | reg2reg | default |
[05/03 14:57:30    154s] +--------------------+---------+---------+---------+
[05/03 14:57:30    154s] |           WNS (ns):| 15.482  | 15.482  | 32.900  |
[05/03 14:57:30    154s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 14:57:30    154s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 14:57:30    154s] |          All Paths:|   490   |   489   |   117   |
[05/03 14:57:30    154s] +--------------------+---------+---------+---------+
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] +--------------------+---------+---------+---------+
[05/03 14:57:30    154s] |     Hold mode      |   all   | reg2reg | default |
[05/03 14:57:30    154s] +--------------------+---------+---------+---------+
[05/03 14:57:30    154s] |           WNS (ns):| -0.092  | -0.084  | -0.092  |
[05/03 14:57:30    154s] |           TNS (ns):| -29.805 | -29.566 | -3.926  |
[05/03 14:57:30    154s] |    Violating Paths:|   447   |   447   |   78    |
[05/03 14:57:30    154s] |          All Paths:|   490   |   489   |   117   |
[05/03 14:57:30    154s] +--------------------+---------+---------+---------+
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] +----------------+-------------------------------+------------------+
[05/03 14:57:30    154s] |                |              Real             |       Total      |
[05/03 14:57:30    154s] |    DRVs        +------------------+------------+------------------|
[05/03 14:57:30    154s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 14:57:30    154s] +----------------+------------------+------------+------------------+
[05/03 14:57:30    154s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:57:30    154s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:57:30    154s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:57:30    154s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:57:30    154s] +----------------+------------------+------------+------------------+
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] Density: 21.627%
[05/03 14:57:30    154s] Routing Overflow: 0.01% H and 0.01% V
[05/03 14:57:30    154s] ------------------------------------------------------------
[05/03 14:57:30    154s] Deleting Cell Server ...
[05/03 14:57:30    154s] Deleting Lib Analyzer.
[05/03 14:57:30    154s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:57:30    154s] Summary for sequential cells identification: 
[05/03 14:57:30    154s]   Identified SBFF number: 68
[05/03 14:57:30    154s]   Identified MBFF number: 0
[05/03 14:57:30    154s]   Identified SB Latch number: 0
[05/03 14:57:30    154s]   Identified MB Latch number: 0
[05/03 14:57:30    154s]   Not identified SBFF number: 0
[05/03 14:57:30    154s]   Not identified MBFF number: 0
[05/03 14:57:30    154s]   Not identified SB Latch number: 0
[05/03 14:57:30    154s]   Not identified MB Latch number: 0
[05/03 14:57:30    154s]   Number of sequential cells which are not FFs: 64
[05/03 14:57:30    154s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:57:30    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:57:30    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:57:30    154s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:57:30    154s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:57:30    154s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:57:30    154s]  Setting StdDelay to 2.60
[05/03 14:57:30    154s] Creating Cell Server, finished. 
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] Deleting Cell Server ...
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] Creating Lib Analyzer ...
[05/03 14:57:30    154s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:57:30    154s] Summary for sequential cells identification: 
[05/03 14:57:30    154s]   Identified SBFF number: 68
[05/03 14:57:30    154s]   Identified MBFF number: 0
[05/03 14:57:30    154s]   Identified SB Latch number: 0
[05/03 14:57:30    154s]   Identified MB Latch number: 0
[05/03 14:57:30    154s]   Not identified SBFF number: 0
[05/03 14:57:30    154s]   Not identified MBFF number: 0
[05/03 14:57:30    154s]   Not identified SB Latch number: 0
[05/03 14:57:30    154s]   Not identified MB Latch number: 0
[05/03 14:57:30    154s]   Number of sequential cells which are not FFs: 64
[05/03 14:57:30    154s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:57:30    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:57:30    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:57:30    154s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:57:30    154s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:57:30    154s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:57:30    154s]  Setting StdDelay to 2.60
[05/03 14:57:30    154s] Creating Cell Server, finished. 
[05/03 14:57:30    154s] 
[05/03 14:57:30    154s] Total number of usable buffers from Lib Analyzer: 31 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_R)
[05/03 14:57:30    154s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_R INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:57:30    154s] Total number of usable delay cells from Lib Analyzer: 9 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM)
[05/03 14:57:30    154s] 
[05/03 14:57:31    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:36 mem=1915.1M
[05/03 14:57:31    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:36 mem=1915.1M
[05/03 14:57:31    155s] Creating Lib Analyzer, finished. 
[05/03 14:57:31    155s] Deleting Cell Server ...
[05/03 14:57:31    155s] Deleting Lib Analyzer.
[05/03 14:57:31    155s] 
[05/03 14:57:31    155s] Creating Lib Analyzer ...
[05/03 14:57:31    155s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:57:31    155s] Summary for sequential cells identification: 
[05/03 14:57:31    155s]   Identified SBFF number: 68
[05/03 14:57:31    155s]   Identified MBFF number: 0
[05/03 14:57:31    155s]   Identified SB Latch number: 0
[05/03 14:57:31    155s]   Identified MB Latch number: 0
[05/03 14:57:31    155s]   Not identified SBFF number: 0
[05/03 14:57:31    155s]   Not identified MBFF number: 0
[05/03 14:57:31    155s]   Not identified SB Latch number: 0
[05/03 14:57:31    155s]   Not identified MB Latch number: 0
[05/03 14:57:31    155s]   Number of sequential cells which are not FFs: 64
[05/03 14:57:31    155s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:57:31    155s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:57:31    155s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:57:31    155s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:57:31    155s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:57:31    155s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:57:31    155s]  Setting StdDelay to 2.60
[05/03 14:57:31    155s] Creating Cell Server, finished. 
[05/03 14:57:31    155s] 
[05/03 14:57:31    156s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 14:57:31    156s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/03 14:57:31    156s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:57:31    156s] 
[05/03 14:57:32    157s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=1915.1M
[05/03 14:57:32    157s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:38 mem=1915.1M
[05/03 14:57:32    157s] Creating Lib Analyzer, finished. 
[05/03 14:57:32    157s] Hold Timer stdDelay = 2.6ps
[05/03 14:57:32    157s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:57:32    157s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:57:32    157s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:57:32    157s] **opt_design ... cpu = 0:00:19, real = 0:00:20, mem = 1769.4M, totSessionCpu=0:02:38 **
[05/03 14:57:32    157s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:37.6/0:04:13.5 (0.6), mem = 1850.1M
[05/03 14:57:32    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.9
[05/03 14:57:32    157s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1850.1M
[05/03 14:57:32    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1850.1M
[05/03 14:57:32    157s] gigaOpt Hold fixing search radius: 43.200000 Microns (40 stdCellHgt)
[05/03 14:57:32    157s] gigaOpt Hold fixing search radius on new term: 5.400000 Microns (5 stdCellHgt)
[05/03 14:57:32    157s] gigaOpt Hold fixing search radius: 43.200000 Microns (40 stdCellHgt)
[05/03 14:57:32    157s] gigaOpt Hold fixing search radius on new term: 5.400000 Microns (5 stdCellHgt)
[05/03 14:57:32    157s] *info: Run opt_design holdfix with 1 thread.
[05/03 14:57:32    157s] Info: 27 nets with fixed/cover wires excluded.
[05/03 14:57:32    157s] Info: 27 clock nets excluded from IPO operation.
[05/03 14:57:33    157s] --------------------------------------------------- 
[05/03 14:57:33    157s]    Hold Timing Summary  - Initial 
[05/03 14:57:33    157s] --------------------------------------------------- 
[05/03 14:57:33    157s]  Target slack:       0.0000 ns
[05/03 14:57:33    157s]  View: PVT_0P77V_0C.hold_view 
[05/03 14:57:33    157s]    WNS:      -0.0921
[05/03 14:57:33    157s]    TNS:     -29.8066
[05/03 14:57:33    157s]    VP :          447
[05/03 14:57:33    157s]    Worst hold path end point: PISOR/ready_out_reg/SI 
[05/03 14:57:33    157s] --------------------------------------------------- 
[05/03 14:57:33    157s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:57:33    157s] Info: Do not create the CCOpt slew target map as it already exists.
[05/03 14:57:33    157s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=1869.1M
[05/03 14:57:33    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1869.1M
[05/03 14:57:33    157s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:33    157s] OPERPROF:   Starting FgcInit at level 2, MEM:1869.1M
[05/03 14:57:33    157s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1869.1M
[05/03 14:57:33    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1869.1M
[05/03 14:57:33    157s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:33    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.059, MEM:1869.1M
[05/03 14:57:33    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1869.1MB).
[05/03 14:57:33    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1869.1M
[05/03 14:57:33    157s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=1869.1M
[05/03 14:57:33    157s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1869.1M
[05/03 14:57:33    157s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1869.1M
[05/03 14:57:33    157s] Optimizer Target Slack 0.000 StdDelay is 0.003  
[05/03 14:57:33    157s] 
[05/03 14:57:33    157s] *** Starting Core Fixing (fixHold) cpu=0:00:03.9 real=0:00:05.0 totSessionCpu=0:02:38 mem=1869.1M density=21.643% ***
[05/03 14:57:33    157s] 
[05/03 14:57:33    157s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.482  | 15.482  | 32.900  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 21.643%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
[05/03 14:57:33    157s] *info: Hold Batch Commit is enabled
[05/03 14:57:33    157s] *info: Levelized Batch Commit is enabled
[05/03 14:57:33    157s] 
[05/03 14:57:33    157s] Phase I ......
[05/03 14:57:33    157s] Executing transform: ECO Safe Resize
[05/03 14:57:33    157s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 14:57:33    157s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/03 14:57:33    157s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 14:57:33    157s] Worst hold path end point:
[05/03 14:57:33    157s]   PISOR/ready_out_reg/SI
[05/03 14:57:33    157s]     net: PISOR/n_128 (nrTerm=2)
[05/03 14:57:33    157s] |   0|  -0.092|   -29.81|     447|          0|       0(     0)|    21.64%|   0:00:00.0|  1879.2M|
[05/03 14:57:33    157s] Worst hold path end point:
[05/03 14:57:33    157s]   PISOR/ready_out_reg/SI
[05/03 14:57:33    157s]     net: PISOR/n_128 (nrTerm=2)
[05/03 14:57:33    157s] |   1|  -0.092|   -29.81|     447|          0|       1(     1)|    21.64%|   0:00:00.0|  1925.3M|
[05/03 14:57:33    157s] Worst hold path end point:
[05/03 14:57:33    157s]   PISOR/ready_out_reg/SI
[05/03 14:57:33    157s]     net: PISOR/n_128 (nrTerm=2)
[05/03 14:57:33    157s] |   2|  -0.092|[05/03 14:57:33    157s] 
   -29.81|     447|          0|       0(     0)|    21.64%|   0:00:00.0|  1925.3M|
[05/03 14:57:33    157s] Capturing REF for hold ...
[05/03 14:57:33    157s]    Hold Timing Snapshot: (REF)
[05/03 14:57:33    157s]              All PG WNS: -0.092
[05/03 14:57:33    157s]              All PG TNS: -29.808
[05/03 14:57:33    157s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 14:57:33    157s] Executing transform: AddBuffer + LegalResize
[05/03 14:57:33    157s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 14:57:33    157s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/03 14:57:33    157s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 14:57:33    157s] Worst hold path end point:
[05/03 14:57:33    157s]   PISOR/ready_out_reg/SI
[05/03 14:57:33    157s]     net: PISOR/n_128 (nrTerm=2)
[05/03 14:57:33    157s] |   0|  -0.092|   -29.81|     447|          0|       0(     0)|    21.64%|   0:00:00.0|  1925.3M|
[05/03 14:57:37    162s] Worst hold path end point:
[05/03 14:57:37    162s]   main_ctrl/Coefficient_Read_Enable_reg/D
[05/03 14:57:37    162s]     net: main_ctrl/n_165 (nrTerm=2)
[05/03 14:57:37    162s] |   1|  -0.066|    -8.59|     356|        455|       0(     0)|    25.07%|   0:00:04.0|  1944.4M|
[05/03 14:57:40    165s] Worst hold path end point:
[05/03 14:57:40    165s]   main_ctrl/count_data_reg[1]/D
[05/03 14:57:40    165s]     net: main_ctrl/n_175 (nrTerm=3)
[05/03 14:57:40    165s] |   2|  -0.009|    -0.08|      50|        319|       0(     0)|    26.92%|   0:00:03.0|  1944.4M|
[05/03 14:57:41    165s] Worst hold path end point:
[05/03 14:57:41    165s]   alu_ctrl/coeffR_addr_reg[6]/D
[05/03 14:57:41    165s]     net: alu_ctrl/FE_PHN499_n_320 (nrTerm=2)
[05/03 14:57:41    165s] |   3|   0.000|     0.00|       0|         46|       0(     0)|    27.13%|   0:00:01.0|  1944.4M|
[05/03 14:57:41    165s] 
[05/03 14:57:41    165s] Capturing REF for hold ...
[05/03 14:57:41    165s]    Hold Timing Snapshot: (REF)
[05/03 14:57:41    165s]              All PG WNS: 0.000
[05/03 14:57:41    165s]              All PG TNS: 0.000
[05/03 14:57:41    165s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 14:57:41    165s] *info:        in which 1 FF resizing 
[05/03 14:57:41    165s] 
[05/03 14:57:41    165s] *info:    Total 820 cells added for Phase I
[05/03 14:57:41    165s] *info:    Total 1 instances resized for Phase I
[05/03 14:57:41    165s] --------------------------------------------------- 
[05/03 14:57:41    165s]    Hold Timing Summary  - Phase I 
[05/03 14:57:41    165s] --------------------------------------------------- 
[05/03 14:57:41    165s]  Target slack:       0.0000 ns
[05/03 14:57:41    165s]  View: PVT_0P77V_0C.hold_view 
[05/03 14:57:41    165s]    WNS:       0.0000
[05/03 14:57:41    165s]    TNS:       0.0000
[05/03 14:57:41    165s]    VP :            0
[05/03 14:57:41    165s]    Worst hold path end point: main_ctrl/count_data_reg[5]/SE 
[05/03 14:57:41    165s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.036  | 15.036  | 32.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 27.129%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
[05/03 14:57:41    165s] *info:          in which 489 termBuffering
[05/03 14:57:41    165s] *info:          in which 0 dummyBuffering
[05/03 14:57:41    165s] 
[05/03 14:57:41    165s] *** Finished Core Fixing (fixHold) cpu=0:00:11.8 real=0:00:13.0 totSessionCpu=0:02:46 mem=1944.4M density=27.129% ***
[05/03 14:57:41    165s] 
[05/03 14:57:41    165s] *info:
[05/03 14:57:41    165s] *info: Added a total of 820 cells to fix/reduce hold violation
[05/03 14:57:41    165s] *info:
[05/03 14:57:41    165s] *info: Summary: 
[05/03 14:57:41    165s]  (5.0, 	37.563)[05/03 14:57:41    165s] *info:            1 cell  of type 'BUFx2_ASAP7_75t_SRAM (8.0, 	9.690)' used
[05/03 14:57:41    165s] *info:            1 cell  of type 'BUFx4f_ASAP7_75t_SL (4.0, 	67.569)' used
[05/03 14:57:41    165s] *info:            5 cells of type 'HB1xp67_ASAP7_75t_L (4.0, 	84.915)' used
[05/03 14:57:41    165s] *info:           10 cells of type 'HB1xp67_ASAP7_75t_R (4.0, 	57.649)' used
[05/03 14:57:41    165s] *info:           80 cells of type 'HB1xp67_ASAP7_75t_SL (4.0, 	112.575)' used
[05/03 14:57:41    165s] *info:           12 cells of type 'HB1xp67_ASAP7_75t_SRAM (5.0, 	68.756)' used
[05/03 14:57:41    165s] *info:            1 cell  of type 'HB2xp67_ASAP7_75t_L (5.0, 	86.502)' used
[05/03 14:57:41    165s] *info:           34 cells of type 'HB2xp67_ASAP7_75t_R (5.0, 	114.469)' used
[05/03 14:57:41    165s] *info:          115 cells of type 'HB2xp67_ASAP7_75t_SRAM (6.0, 	88.653)' used
[05/03 14:57:41    165s] *info:           46 cells of type 'HB3xp67_ASAP7_75t_R (6.0, 	117.101)' used
[05/03 14:57:41    165s] *info:          137 cells of type 'HB3xp67_ASAP7_75t_SRAM (7.0, 	120.144)' used
[05/03 14:57:41    165s] *info:          378 cells of type 'HB4xp67_ASAP7_75t_SRAM' used
[05/03 14:57:41    165s] *info:
[05/03 14:57:41    165s] *info: Total 1 instances resized
[05/03 14:57:41    165s] *info:       in which 1 FF resizing
[05/03 14:57:41    165s] *info:
[05/03 14:57:41    165s] 
OPERPROF: Starting FgcCleanup at level 1, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:     Starting FgcInit at level 3, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:     Finished FgcInit at level 3, CPU:0.003, REAL:0.003, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.067, REAL:0.067, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.080, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.080, MEM:1960.4M
[05/03 14:57:41    165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.10
[05/03 14:57:41    165s] OPERPROF: Starting RefinePlace at level 1, MEM:1960.4M
[05/03 14:57:41    165s] *** Starting place_detail (0:02:46 mem=1960.4M) ***
[05/03 14:57:41    165s] Total net bbox length = 3.747e+04 (2.047e+04 1.700e+04) (ext = 1.860e+03)
[05/03 14:57:41    165s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:57:41    165s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:57:41    165s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:41    165s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1960.4M
[05/03 14:57:41    165s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1960.4M
[05/03 14:57:41    165s] Starting refinePlace ...
[05/03 14:57:41    165s]   Spread Effort: high, pre-route mode, useDDP on.
[05/03 14:57:41    165s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1960.4MB) @(0:02:46 - 0:02:46).
[05/03 14:57:41    165s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:41    165s] wireLenOptFixPriorityInst 378 inst fixed
[05/03 14:57:41    165s] Starting RTC Spread...
[05/03 14:57:41    165s] move report: RTC Spread moves 7 insts, mean move: 0.22 um, max move: 0.22 um
[05/03 14:57:41    165s] [CPU] RTC Spread cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/03 14:57:41    165s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/03 14:57:41    165s] Move report: Total RTC Spread moves 7 insts, mean move: 0.22 um, max move: 0.22 um
[05/03 14:57:41    165s] 	Max move on inst (PISOR/FE_PHC600_register_dataout_4): (170.64, 47.52) --> (170.42, 47.52)
[05/03 14:57:41    165s] 
[05/03 14:57:41    165s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:57:41    166s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:57:41    166s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1960.4MB) @(0:02:46 - 0:02:46).
[05/03 14:57:41    166s] Move report: Detail placement moves 7 insts, mean move: 0.22 um, max move: 0.22 um
[05/03 14:57:41    166s] 	Max move on inst (PISOR/FE_PHC600_register_dataout_4): (170.64, 47.52) --> (170.42, 47.52)
[05/03 14:57:41    166s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1960.4MB
[05/03 14:57:41    166s] Statistics of distance of Instance movement in refine placement:
[05/03 14:57:41    166s]   maximum (X+Y) =         0.22 um
[05/03 14:57:41    166s]   inst (PISOR/FE_PHC600_register_dataout_4) with max move: (170.64, 47.52) -> (170.424, 47.52)
[05/03 14:57:41    166s]   mean    (X+Y) =         0.22 um
[05/03 14:57:41    166s] Total instances flipped for legalization: 126
[05/03 14:57:41    166s] Summary Report:
[05/03 14:57:41    166s] Instances move: 7 (out of 3005 movable)
[05/03 14:57:41    166s] Instances flipped: 126
[05/03 14:57:41    166s] Mean displacement: 0.22 um
[05/03 14:57:41    166s] Max displacement: 0.22 um (Instance: PISOR/FE_PHC600_register_dataout_4) (170.64, 47.52) -> (170.424, 47.52)
[05/03 14:57:41    166s] Total instances moved : 7
[05/03 14:57:41    166s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB2xp67_ASAP7_75t_SRAM
[05/03 14:57:41    166s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.286, REAL:0.297, MEM:1960.4M
[05/03 14:57:41    166s] Total net bbox length = 3.756e+04 (2.057e+04 1.700e+04) (ext = 1.862e+03)
[05/03 14:57:41    166s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1960.4MB
[05/03 14:57:41    166s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1960.4MB) @(0:02:46 - 0:02:46).
[05/03 14:57:41    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.10
[05/03 14:57:41    166s] *** Finished place_detail (0:02:46 mem=1960.4M) ***
[05/03 14:57:41    166s] OPERPROF: Finished RefinePlace at level 1, CPU:0.296, REAL:0.307, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF: Starting FgcCleanup at level 1, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1960.4M
[05/03 14:57:41    166s] *** maximum move = 0.22 um ***
[05/03 14:57:41    166s] *** Finished re-routing un-routed nets (1960.4M) ***
[05/03 14:57:41    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF:   Starting FgcInit at level 2, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.062, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1960.4M
[05/03 14:57:41    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.073, MEM:1960.4M
[05/03 14:57:41    166s] 
[05/03 14:57:41    166s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1960.4M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.036  | 15.036  | 32.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 27.129%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
[05/03 14:57:41    166s] *** Finish Post CTS Hold Fixing (cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:02:46 mem=1960.4M density=27.129%) ***
[05/03 14:57:41    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.9
[05/03 14:57:41    166s] *** HoldOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:02:46.1/0:04:22.2 (0.6), mem = 1925.3M
[05/03 14:57:41    166s] **INFO: total 821 insts, 0 nets marked don't touch
[05/03 14:57:41    166s] **INFO: total 821 insts, 0 nets marked don't touch DB property
[05/03 14:57:41    166s] **INFO: total 821 insts, 0 nets unmarked don't touch
[05/03 14:57:41    166s] 
[05/03 14:57:41    166s] OPERPROF: Starting FgcCleanup at level 1, MEM:1925.3M
[05/03 14:57:41    166s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1925.3M
[05/03 14:57:41    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1858.3M
[05/03 14:57:41    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.059, MEM:1858.3M
[05/03 14:57:41    166s] *** Steiner Routed Nets: 45.811%; Threshold: 100; Threshold for Hold: 100
[05/03 14:57:41    166s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=1858.3M
[05/03 14:57:41    166s] ### Creating LA Mngr, finished. totSessionCpu=0:02:46 mem=1858.3M
[05/03 14:57:41    166s] Re-routed 0 nets
[05/03 14:57:41    166s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/03 14:57:41    166s] Deleting Cell Server ...
[05/03 14:57:41    166s] Deleting Lib Analyzer.
[05/03 14:57:41    166s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:57:41    166s] Summary for sequential cells identification: 
[05/03 14:57:41    166s]   Identified SBFF number: 68
[05/03 14:57:41    166s]   Identified MBFF number: 0
[05/03 14:57:41    166s]   Identified SB Latch number: 0
[05/03 14:57:41    166s]   Identified MB Latch number: 0
[05/03 14:57:41    166s]   Not identified SBFF number: 0
[05/03 14:57:41    166s]   Not identified MBFF number: 0
[05/03 14:57:41    166s]   Not identified SB Latch number: 0
[05/03 14:57:41    166s]   Not identified MB Latch number: 0
[05/03 14:57:41    166s]   Number of sequential cells which are not FFs: 64
[05/03 14:57:41    166s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:57:41    166s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:57:41    166s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:57:41    166s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:57:41    166s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:57:41    166s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:57:41    166s]  Setting StdDelay to 2.60
[05/03 14:57:41    166s] Creating Cell Server, finished. 
[05/03 14:57:41    166s] 
[05/03 14:57:41    166s] Deleting Cell Server ...
[05/03 14:57:41    166s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:57:41    166s] Summary for sequential cells identification: 
[05/03 14:57:41    166s]   Identified SBFF number: 68
[05/03 14:57:41    166s]   Identified MBFF number: 0
[05/03 14:57:41    166s]   Identified SB Latch number: 0
[05/03 14:57:41    166s]   Identified MB Latch number: 0
[05/03 14:57:41    166s]   Not identified SBFF number: 0
[05/03 14:57:41    166s]   Not identified MBFF number: 0
[05/03 14:57:41    166s]   Not identified SB Latch number: 0
[05/03 14:57:41    166s]   Not identified MB Latch number: 0
[05/03 14:57:41    166s]   Number of sequential cells which are not FFs: 64
[05/03 14:57:41    166s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:57:41    166s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:57:41    166s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:57:41    166s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:57:41    166s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:57:41    166s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:57:41    166s]  Setting StdDelay to 2.60
[05/03 14:57:41    166s] Creating Cell Server, finished. 
[05/03 14:57:41    166s] 
[05/03 14:57:41    166s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/03 14:57:41    166s] GigaOpt: WNS bump threshold: 0.0013
[05/03 14:57:41    166s] GigaOpt: Skipping postEco optimization
[05/03 14:57:41    166s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/03 14:57:41    166s] GigaOpt: Skipping nonLegal postEco optimization
[05/03 14:57:41    166s] *** Steiner Routed Nets: 45.811%; Threshold: 100; Threshold for Hold: 100
[05/03 14:57:41    166s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=1856.3M
[05/03 14:57:41    166s] ### Creating LA Mngr, finished. totSessionCpu=0:02:46 mem=1856.3M
[05/03 14:57:41    166s] Re-routed 0 nets
[05/03 14:57:41    166s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0013)
[05/03 14:57:41    166s] GigaOpt: Skipping post-eco TNS optimization
[05/03 14:57:41    166s] 
[05/03 14:57:41    166s] Active setup views:
[05/03 14:57:41    166s]  PVT_0P63V_100C.setup_view
[05/03 14:57:41    166s]   Dominating endpoints: 0
[05/03 14:57:41    166s]   Dominating TNS: -0.000
[05/03 14:57:41    166s] 
[05/03 14:57:41    166s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Loading and Dumping File ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Reading DB...
[05/03 14:57:41    166s] (I)       Read data from FE... (mem=1856.3M)
[05/03 14:57:41    166s] (I)       Read nodes and places... (mem=1856.3M)
[05/03 14:57:41    166s] (I)       Done Read nodes and places (cpu=0.003s, mem=1856.3M)
[05/03 14:57:41    166s] (I)       Read nets... (mem=1856.3M)
[05/03 14:57:41    166s] (I)       Done Read nets (cpu=0.004s, mem=1856.3M)
[05/03 14:57:41    166s] (I)       Done Read data from FE (cpu=0.007s, mem=1856.3M)
[05/03 14:57:41    166s] (I)       before initializing RouteDB syMemory usage = 1856.3 MB
[05/03 14:57:41    166s] (I)       Build term to term wires: false
[05/03 14:57:41    166s] (I)       Honor MSV route constraint: false
[05/03 14:57:41    166s] (I)       Maximum routing layer  : 7
[05/03 14:57:41    166s] (I)       Minimum routing layer  : 2
[05/03 14:57:41    166s] (I)       Supply scale factor H  : 1.00
[05/03 14:57:41    166s] (I)       Supply scale factor V  : 1.00
[05/03 14:57:41    166s] (I)       Tracks used by clock wire: 0
[05/03 14:57:41    166s] (I)       Reverse direction      : 
[05/03 14:57:41    166s] (I)       Honor partition pin guides: true
[05/03 14:57:41    166s] (I)       Route selected nets only: false
[05/03 14:57:41    166s] (I)       Route secondary PG pins: false
[05/03 14:57:41    166s] (I)       Second PG max fanout   : 2147483647
[05/03 14:57:41    166s] (I)       Apply function for special wires: true
[05/03 14:57:41    166s] (I)       Layer by layer blockage reading: true
[05/03 14:57:41    166s] (I)       Offset calculation fix : true
[05/03 14:57:41    166s] (I)       Route stripe layer range: 
[05/03 14:57:41    166s] (I)       Honor partition fences : 
[05/03 14:57:41    166s] (I)       Honor partition pin    : 
[05/03 14:57:41    166s] (I)       Honor partition fences with feedthrough: 
[05/03 14:57:41    166s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:57:41    166s] (I)       build grid graph
[05/03 14:57:41    166s] (I)       build grid graph start
[05/03 14:57:41    166s] [NR-eGR] Track table information for default rule: 
[05/03 14:57:41    166s] [NR-eGR] M1 has no routable track
[05/03 14:57:41    166s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:57:41    166s] [NR-eGR] M3 has single uniform track structure
[05/03 14:57:41    166s] [NR-eGR] M4 has single uniform track structure
[05/03 14:57:41    166s] [NR-eGR] M5 has single uniform track structure
[05/03 14:57:41    166s] [NR-eGR] M6 has single uniform track structure
[05/03 14:57:41    166s] [NR-eGR] M7 has single uniform track structure
[05/03 14:57:41    166s] (I)       build grid graph end
[05/03 14:57:41    166s] (I)       ===========================================================================
[05/03 14:57:41    166s] (I)       == Report All Rule Vias ==
[05/03 14:57:41    166s] (I)       ===========================================================================
[05/03 14:57:41    166s] (I)        Via Rule : (Default)
[05/03 14:57:41    166s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:57:41    166s] (I)       ---------------------------------------------------------------------------
[05/03 14:57:41    166s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:57:41    166s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:57:41    166s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:57:41    166s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:57:41    166s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:57:41    166s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:57:41    166s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:57:41    166s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:57:41    166s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:57:41    166s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:57:41    166s] (I)       ===========================================================================
[05/03 14:57:41    166s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Num PG vias on layer 1 : 0
[05/03 14:57:41    166s] (I)       Num PG vias on layer 2 : 0
[05/03 14:57:41    166s] (I)       Num PG vias on layer 3 : 0
[05/03 14:57:41    166s] (I)       Num PG vias on layer 4 : 0
[05/03 14:57:41    166s] (I)       Num PG vias on layer 5 : 0
[05/03 14:57:41    166s] (I)       Num PG vias on layer 6 : 0
[05/03 14:57:41    166s] (I)       Num PG vias on layer 7 : 0
[05/03 14:57:41    166s] [NR-eGR] Read 944 PG shapes
[05/03 14:57:41    166s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:57:41    166s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:57:41    166s] [NR-eGR] #Instance Blockages : 1082
[05/03 14:57:41    166s] [NR-eGR] #PG Blockages       : 944
[05/03 14:57:41    166s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:57:41    166s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:57:41    166s] [NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2855
[05/03 14:57:41    166s] (I)       readDataFromPlaceDB
[05/03 14:57:41    166s] (I)       Read net information..
[05/03 14:57:41    166s] (I)       Read testcase time = 0.000 seconds
[05/03 14:57:41    166s] 
[05/03 14:57:41    166s] [NR-eGR] Read numTotalNets=3187  numIgnoredNets=27
[05/03 14:57:41    166s] (I)       early_global_route_priority property id does not exist.
[05/03 14:57:41    166s] (I)       Start initializing grid graph
[05/03 14:57:41    166s] (I)       End initializing grid graph
[05/03 14:57:41    166s] (I)       Model blockages into capacity
[05/03 14:57:41    166s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2855  Num CS=0
[05/03 14:57:41    166s] (I)       Started Modeling ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Modeling Layer 1 ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Modeling Layer 2 ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 1704
[05/03 14:57:41    166s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Modeling Layer 3 ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 460
[05/03 14:57:41    166s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Modeling Layer 4 ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 516
[05/03 14:57:41    166s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Modeling Layer 5 ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 175
[05/03 14:57:41    166s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Modeling Layer 6 ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:57:41    166s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Modeling Layer 7 ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:57:41    166s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Number of ignored nets = 27
[05/03 14:57:41    166s] (I)       Number of fixed nets = 27.  Ignored: Yes
[05/03 14:57:41    166s] (I)       Number of clock nets = 27.  Ignored: No
[05/03 14:57:41    166s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:57:41    166s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:57:41    166s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:57:41    166s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:57:41    166s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:57:41    166s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:57:41    166s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:57:41    166s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1856.3 MB
[05/03 14:57:41    166s] (I)       Ndr track 0 does not exist
[05/03 14:57:41    166s] (I)       Ndr track 0 does not exist
[05/03 14:57:41    166s] (I)       Layer1  viaCost=100.00
[05/03 14:57:41    166s] (I)       Layer2  viaCost=100.00
[05/03 14:57:41    166s] (I)       Layer3  viaCost=100.00
[05/03 14:57:41    166s] (I)       Layer4  viaCost=100.00
[05/03 14:57:41    166s] (I)       Layer5  viaCost=100.00
[05/03 14:57:41    166s] (I)       Layer6  viaCost=100.00
[05/03 14:57:41    166s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:57:41    166s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:57:41    166s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:57:41    166s] (I)       Site width          :   864  (dbu)
[05/03 14:57:41    166s] (I)       Row height          :  4320  (dbu)
[05/03 14:57:41    166s] (I)       GCell width         :  4320  (dbu)
[05/03 14:57:41    166s] (I)       GCell height        :  4320  (dbu)
[05/03 14:57:41    166s] (I)       Grid                :   220   167     7
[05/03 14:57:41    166s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:57:41    166s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:57:41    166s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:57:41    166s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:57:41    166s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:57:41    166s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:57:41    166s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:57:41    166s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:57:41    166s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:57:41    166s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:57:41    166s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:57:41    166s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:57:41    166s] (I)       --------------------------------------------------------
[05/03 14:57:41    166s] 
[05/03 14:57:41    166s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1[05/03 14:57:41    166s] [NR-eGR] ============ Routing rule table ============
[05/03 14:57:41    166s] [NR-eGR] Rule id: 0  Nets: 3160 
 Max Demand(V):1
[05/03 14:57:41    166s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:57:41    166s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:41    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:41    166s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1[05/03 14:57:41    166s] [NR-eGR] Rule id: 1  Nets: 0 
 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/03 14:57:41    166s] (I)       Pitch:  L1=1152  L2=1152  L3=1152  L4=1536  L5=1536  L6=2048  L7=2048
[05/03 14:57:41    166s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/03 14:57:41    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:57:41    166s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:57:41    166s] (I)       [05/03 14:57:41    166s] [NR-eGR] ========================================
[05/03 14:57:41    166s] [NR-eGR] 
blocked tracks on layer2 : = 114799 / 256960 (44.68%)
[05/03 14:57:41    166s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:57:41    166s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:57:41    166s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:57:41    166s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:57:41    166s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:57:41    166s] (I)       After initializing earlyGlobalRoute syMemory usage = 1856.3 MB
[05/03 14:57:41    166s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Global Routing ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       ============= Initialization =============
[05/03 14:57:41    166s] (I)       totalPins=9413  totalGlobalPin=9317 (98.98%)
[05/03 14:57:41    166s] (I)       Started Build MST ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Generate topology with single threads
[05/03 14:57:41    166s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       total 2D Cap : 641988 = (318676 H, 323312 V)
[05/03 14:57:41    166s] (I)       ============  Phase 1a Route ============
[05/03 14:57:41    166s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [4, 7]
[05/03 14:57:41    166s] (I)       Started Phase 1a ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:57:41    166s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] (I)       ============  Phase 1b Route ============
[05/03 14:57:41    166s] (I)       Started Phase 1b ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.801600e+02um
[05/03 14:57:41    166s] (I)       ============  Phase 1c Route ============
[05/03 14:57:41    166s] (I)       Started Phase 1c ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Level2 Grid: 44 x 34
[05/03 14:57:41    166s] (I)       Started Two Level Routing ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] (I)       ============  Phase 1d Route ============
[05/03 14:57:41    166s] (I)       Started Phase 1d ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] (I)       ============  Phase 1e Route ============
[05/03 14:57:41    166s] (I)       Started Phase 1e ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 352 = (65 H, 287 V) = (0.02% H, 0.09% V) = (7.020e+01um H, 3.100e+02um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.801600e+02um
[05/03 14:57:41    166s] [NR-eGR] 
[05/03 14:57:41    166s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:57:41    166s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Build MST ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Generate topology with single threads
[05/03 14:57:41    166s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       total 2D Cap : 951111 = (464222 H, 486889 V)
[05/03 14:57:41    166s] (I)       ============  Phase 1a Route ============
[05/03 14:57:41    166s] [NR-eGR] Layer group 2: route 3157 net(s) in layer range [2, 7]
[05/03 14:57:41    166s] (I)       Started Phase 1a ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:57:41    166s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 34582 = (18933 H, 15649 V) = (4.08% H, 3.21% V) = (2.045e+04um H, 1.690e+04um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] (I)       ============  Phase 1b Route ============
[05/03 14:57:41    166s] (I)       Started Phase 1b ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 34599 = (18944 H, 15655 V) = (4.08% H, 3.22% V) = (2.046e+04um H, 1.691e+04um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] (I)       earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 3.736692e+04um
[05/03 14:57:41    166s] (I)       ============  Phase 1c Route ============
[05/03 14:57:41    166s] (I)       Started Phase 1c ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Level2 Grid: 44 x 34
[05/03 14:57:41    166s] (I)       Started Two Level Routing ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 34603 = (18944 H, 15659 V) = (4.08% H, 3.22% V) = (2.046e+04um H, 1.691e+04um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] (I)       ============  Phase 1d Route ============
[05/03 14:57:41    166s] (I)       Started Phase 1d ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 34605 = (18946 H, 15659 V) = (4.08% H, 3.22% V) = (2.046e+04um H, 1.691e+04um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] (I)       ============  Phase 1e Route ============
[05/03 14:57:41    166s] (I)       Started Phase 1e ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Usage: 34605 = (18946 H, 15659 V) = (4.08% H, 3.22% V) = (2.046e+04um H, 1.691e+04um V)
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.737340e+04um
[05/03 14:57:41    166s] [NR-eGR] 
[05/03 14:57:41    166s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:57:41    166s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:41    166s] (I)       ============  Phase 1l Route ============
[05/03 14:57:41    166s] (I)       
[05/03 14:57:41    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:57:41    166s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/03 14:57:41    166s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/03 14:57:41    166s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/03 14:57:41    166s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:57:41    166s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:41    166s] [NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:42    166s] [NR-eGR]      M3  (3)        10( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/03 14:57:42    166s] [NR-eGR]      M4  (4)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/03 14:57:42    166s] [NR-eGR]      M5  (5)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/03 14:57:42    166s] [NR-eGR]      M6  (6)         8( 0.03%)         0( 0.00%)         3( 0.01%)   ( 0.04%) 
[05/03 14:57:42    166s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:57:42    166s] [NR-eGR] --------------------------------------------------------------------------------
[05/03 14:57:42    166s] [NR-eGR] Total               39( 0.02%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[05/03 14:57:42    166s] [NR-eGR] 
[05/03 14:57:42    166s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:42    166s] (I)       total 2D Cap : 952785 = (465426 H, 487359 V)
[05/03 14:57:42    166s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/03 14:57:42    166s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/03 14:57:42    166s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 1856.31 MB )
[05/03 14:57:42    166s] OPERPROF: Starting HotSpotCal at level 1, MEM:1856.3M
[05/03 14:57:42    166s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:42    166s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:57:42    166s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:42    166s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:57:42    166s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:57:42    166s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:42    166s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:57:42    166s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1856.3M
[05/03 14:57:42    166s] Reported timing to dir hammer_cts_debug
[05/03 14:57:42    166s] **opt_design ... cpu = 0:00:28, real = 0:00:30, mem = 1727.0M, totSessionCpu=0:02:47 **
[05/03 14:57:42    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1810.9M
[05/03 14:57:42    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:1810.9M
[05/03 14:57:42    166s] End AAE Lib Interpolated Model. (MEM=1810.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:42    166s]  
[05/03 14:57:42    166s] **INFO: Starting Blocking QThread with 1 CPU
[05/03 14:57:42    166s]    ____________________________________________________________________
[05/03 14:57:42    166s] __/ message from Blocking QThread
[05/03 14:57:42    166s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[05/03 14:57:42    166s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[05/03 14:57:42    166s] Starting delay calculation for Hold views
[05/03 14:57:42    166s] Starting delay calculation for Hold views
[05/03 14:57:42    166s] #################################################################################
[05/03 14:57:42    166s] #################################################################################
[05/03 14:57:42    166s] # Design Stage: PreRoute
[05/03 14:57:42    166s] # Design Name: MSDAP
[05/03 14:57:42    166s] # Design Mode: 7nm
[05/03 14:57:42    166s] # Analysis Mode: [05/03 14:57:42    166s] # Design Stage: PreRoute
MMMC OCV 
[05/03 14:57:42    166s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:42    166s] # Design Name: MSDAP
[05/03 14:57:42    166s] # Design Mode: 7nm
[05/03 14:57:42    166s] # Analysis Mode: MMMC OCV 
[05/03 14:57:42    166s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:42    166s] # Signoff Settings: SI [05/03 14:57:42    166s] # Signoff Settings: SI Off 
Off 
[05/03 14:57:42    166s] #################################################################################
[05/03 14:57:42    166s] #################################################################################
[05/03 14:57:42    166s] AAE_INFO: 1 threads acquired from CTE.
[05/03 14:57:42    166s] AAE_INFO: 1 threads acquired from CTE.
[05/03 14:57:42    166s] Calculate late delays in OCV mode...
[05/03 14:57:42    166s] Calculate late delays in OCV mode...
[05/03 14:57:42    166s] Calculate early delays in OCV mode...
[05/03 14:57:42    166s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 5.4M, InitMEM = 5.4M)
[05/03 14:57:42    166s] Start delay calculation (fullDC) (1 T). (MEM=5.44141)
[05/03 14:57:42    166s] Start delay calculation (fullDC) (1 T). (MEM=5.44141)
[05/03 14:57:42    166s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 14:57:42    166s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 14:57:42    166s] End AAE Lib Interpolated Model. (MEM=29.8555 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:42    166s] Total number of fetched objects 3252
[05/03 14:57:42    166s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:43    166s] Total number of fetched objects 3252
[05/03 14:57:43    166s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:42    166s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:42    166s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
[05/03 14:57:43    166s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
[05/03 14:57:42    166s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[05/03 14:57:43    166s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[05/03 14:57:42    166s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
[05/03 14:57:43    166s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M)
[05/03 14:57:42    166s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M)
[05/03 14:57:42    166s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 ([05/03 14:57:43    166s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M
1.0), mem = 0.0M
 
[05/03 14:57:43    166s] _______________________________________________________________________
[05/03 14:57:43    166s] Starting delay calculation for Setup views
[05/03 14:57:43    166s] #################################################################################
[05/03 14:57:43    166s] # Design Stage: PreRoute
[05/03 14:57:43    166s] # Design Name: MSDAP
[05/03 14:57:43    166s] # Design Mode: 7nm
[05/03 14:57:43    166s] # Analysis Mode: MMMC OCV 
[05/03 14:57:43    166s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:57:43    166s] # Signoff Settings: SI Off 
[05/03 14:57:43    166s] #################################################################################
[05/03 14:57:43    166s] Calculate early delays in OCV mode...
[05/03 14:57:43    166s] Calculate late delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 1818.4M, InitMEM = 1818.4M)
[05/03 14:57:43    166s] Start delay calculation (fullDC) (1 T). (MEM=1818.45)
[05/03 14:57:43    167s] End AAE Lib Interpolated Model. (MEM=1842.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:44    167s] Total number of fetched objects 3252
[05/03 14:57:44    167s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:44    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:44    167s] End delay calculation. (MEM=1909.64 CPU=0:00:00.4 REAL=0:00:01.0)
[05/03 14:57:44    167s] End delay calculation (fullDC). (MEM=1909.64 CPU=0:00:00.5 REAL=0:00:01.0)
[05/03 14:57:44    167s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1909.6M) ***
[05/03 14:57:44    167s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:48 mem=1909.6M)
[05/03 14:57:44    167s] 2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:57:44    167s] 2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:57:44    167s] 2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:57:44    167s] 2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:57:44    167s] 2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:57:44    167s] 2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:57:44    167s] 2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:57:44    167s] 2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:57:44    167s] 2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:57:44    167s] 2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:57:44    167s] 2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:57:44    167s] 2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:57:45    167s] 2025/05/03 14:57:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:57:45    167s] 2025/05/03 14:57:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:57:45    167s] 2025/05/03 14:57:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:57:45    167s] 2025/05/03 14:57:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:57:45    167s] 
[05/03 14:57:45    167s] ------------------------------------------------------------
[05/03 14:57:45    167s]      opt_design Final Summary                             
[05/03 14:57:45    167s] ------------------------------------------------------------
[05/03 14:57:45    167s] 
[05/03 14:57:45    167s] Setup views included:
[05/03 14:57:45    167s]  PVT_0P63V_100C.setup_view 
[05/03 14:57:45    167s] Hold  views included:
[05/03 14:57:45    167s]  PVT_0P77V_0C.hold_view
[05/03 14:57:45    167s] 
[05/03 14:57:45    167s] +--------------------+---------+---------+---------+
[05/03 14:57:45    167s] |     Setup mode     |   all   | reg2reg | default |
[05/03 14:57:45    167s] +--------------------+---------+---------+---------+
[05/03 14:57:45    167s] |           WNS (ns):| 15.037  | 15.037  | 32.529  |
[05/03 14:57:45    167s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 14:57:45    167s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 14:57:45    167s] |          All Paths:|   490   |   489   |   117   |
[05/03 14:57:45    167s] +--------------------+---------+---------+---------+
[05/03 14:57:45    167s] 
[05/03 14:57:45    167s] +--------------------+---------+---------+---------+
[05/03 14:57:45    167s] |     Hold mode      |   all   | reg2reg | default |
[05/03 14:57:45    167s] +--------------------+---------+---------+---------+
[05/03 14:57:45    167s] |           WNS (ns):| -0.001  | -0.001  |  0.000  |
[05/03 14:57:45    167s] |           TNS (ns):| -0.001  | -0.001  |  0.000  |
[05/03 14:57:45    167s] |    Violating Paths:|    3    |    3    |    0    |
[05/03 14:57:45    167s] |          All Paths:|   490   |   489   |   117   |
[05/03 14:57:45    167s] +--------------------+---------+---------+---------+
[05/03 14:57:45    167s] 
[05/03 14:57:45    167s] +----------------+-------------------------------+------------------+
[05/03 14:57:45    167s] |                |              Real             |       Total      |
[05/03 14:57:45    167s] |    DRVs        +------------------+------------+------------------|
[05/03 14:57:45    167s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 14:57:45    167s] +----------------+------------------+------------+------------------+
[05/03 14:57:45    167s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:57:45    167s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:57:45    167s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:57:45    167s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:57:45    167s] +----------------+------------------+------------+------------------+
[05/03 14:57:45    167s] 
[05/03 14:57:45    167s] Density: 27.108%
[05/03 14:57:45    167s] Routing Overflow: 0.01% H and 0.01% V
[05/03 14:57:45    167s] ------------------------------------------------------------
[05/03 14:57:45    167s] *** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:03.0, MEM=1845.7M
[05/03 14:57:45    167s] **opt_design ... cpu = 0:00:29, real = 0:00:33, mem = 1785.8M, totSessionCpu=0:02:48 **
[05/03 14:57:45    167s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:57:45    167s] Deleting Cell Server ...
[05/03 14:57:45    167s] *** Finished opt_design ***
[05/03 14:57:45    167s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:45    167s] UM:*          0.000 ns         15.037 ns  final
[05/03 14:57:45    167s] OPERPROF: Starting HotSpotCal at level 1, MEM:1845.7M
[05/03 14:57:45    167s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:45    167s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:57:45    167s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:45    167s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:57:45    167s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:57:45    167s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:45    167s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:57:45    167s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1845.7M
[05/03 14:57:45    167s] OPERPROF: Starting FgcInit at level 1, MEM:1845.7M
[05/03 14:57:45    167s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:1845.7M
[05/03 14:57:45    167s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1845.7M
[05/03 14:57:45    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.063, MEM:1845.7M
[05/03 14:57:45    168s] 
[05/03 14:57:45    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1845.7M
[05/03 14:57:45    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1844.8M
[05/03 14:57:45    168s] OPERPROF: Starting FgcCleanup at level 1, MEM:1844.8M
[05/03 14:57:45    168s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1844.8M
[05/03 14:57:45    168s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:45    168s] UM:                                       opt_design_postcts
[05/03 14:57:45    168s] 
[05/03 14:57:45    168s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.9 real=0:00:38.1)
[05/03 14:57:45    168s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[05/03 14:57:45    168s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:57:45    168s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.2 real=0:00:03.3)
[05/03 14:57:45    168s] Info: pop threads available for lower-level modules during optimization.
[05/03 14:57:45    168s] Info: Destroy the CCOpt slew target map.
[05/03 14:57:45    168s] Reset maxLocalDensity to default value from 7nm/5nm setting.
[05/03 14:57:45    168s] clean pInstBBox. size 0
[05/03 14:57:45    168s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/03 14:57:45    168s] Set place::cacheFPlanSiteMark to 0
[05/03 14:57:45    168s] All LLGs are deleted
[05/03 14:57:45    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1844.8M
[05/03 14:57:45    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1844.8M
[05/03 14:57:45    168s] (ccopt_design): dumping clock statistics to metric
[05/03 14:57:45    168s] Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early...
[05/03 14:57:45    168s] End AAE Lib Interpolated Model. (MEM=1844.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:45    168s] Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/03 14:57:45    168s] Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 14:57:45    168s] Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:57:45    168s] Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early...
[05/03 14:57:45    168s] Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:57:45    168s] Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late...
[05/03 14:57:45    168s] Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:57:46    168s] OPERPROF: Starting HotSpotCal at level 1, MEM:1902.1M
[05/03 14:57:46    168s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:46    168s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:57:46    168s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:46    168s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:57:46    168s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:57:46    168s] [hotspot] +------------+---------------+---------------+
[05/03 14:57:46    168s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:57:46    168s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1902.1M
[05/03 14:57:46    168s] OPERPROF: Starting FgcInit at level 1, MEM:1902.1M
[05/03 14:57:46    168s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:1902.1M
[05/03 14:57:46    168s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1902.1M
[05/03 14:57:46    168s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1902.1M
[05/03 14:57:46    168s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1902.9M
[05/03 14:57:46    168s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1902.9M
[05/03 14:57:46    168s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.062, REAL:0.063, MEM:1902.9M
[05/03 14:57:46    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.063, REAL:0.063, MEM:1902.9M
[05/03 14:57:46    168s] 
[05/03 14:57:46    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1902.9M
[05/03 14:57:46    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1902.1M
[05/03 14:57:46    168s] OPERPROF: Starting FgcCleanup at level 1, MEM:1902.1M
[05/03 14:57:46    168s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1902.1M
[05/03 14:57:46    168s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:57:46    168s] UM:                                       ccopt_design
[05/03 14:57:46    168s] 
[05/03 14:57:46    168s] *** Summary of all messages that are not suppressed in this session:
[05/03 14:57:46    168s] Severity  ID               Count  Summary                                  
[05/03 14:57:46    168s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/03 14:57:46    168s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[05/03 14:57:46    168s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/03 14:57:46    168s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[05/03 14:57:46    168s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[05/03 14:57:46    168s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/03 14:57:46    168s] *** Message Summary: 7 warning(s), 0 error(s)
[05/03 14:57:46    168s] 
[05/03 14:57:46    168s] #% End ccopt_design (date=05/03 14:57:46, total cpu=0:01:28, real=0:01:32, peak res=1838.6M, current mem=1723.6M)
[05/03 14:57:46    168s] @file 78:
[05/03 14:57:46    168s] @file 79: # 16. Add filler cells
[05/03 14:57:46    168s] @file 80: set_db add_fillers_cells "DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx2b_ASAP7_75t_R DECAPx2b_ASAP7_75t_L DECAPx2b_ASAP7_75t_SL DECAPx2b_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM"
[05/03 14:57:46    168s] @file 81: add_fillers
[05/03 14:57:46    168s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1796.1M
[05/03 14:57:46    168s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1796.1M
[05/03 14:57:46    168s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:46    168s] OPERPROF:     Starting FgcInit at level 3, MEM:1796.1M
[05/03 14:57:46    168s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1796.1M
[05/03 14:57:46    168s] All LLGs are deleted
[05/03 14:57:46    168s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1796.1M
[05/03 14:57:46    168s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1796.1M
[05/03 14:57:46    168s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1796.1M
[05/03 14:57:46    168s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1796.1M
[05/03 14:57:46    168s] Core basic site is asap7sc7p5t
[05/03 14:57:46    168s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:46    168s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:57:46    168s] SiteArray: use 851,968 bytes
[05/03 14:57:46    168s] SiteArray: current memory after site array memory allocation 1796.9M
[05/03 14:57:46    168s] SiteArray: FP blocked sites are writable
[05/03 14:57:46    168s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:57:46    168s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1796.9M
[05/03 14:57:46    168s] Process 45024 wires and vias for routing blockage and capacity analysis
[05/03 14:57:46    168s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.015, REAL:0.015, MEM:1796.9M
[05/03 14:57:46    168s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.075, REAL:0.076, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.078, REAL:0.079, MEM:1796.9M
[05/03 14:57:46    169s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1796.9MB).
[05/03 14:57:46    169s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.088, REAL:0.089, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1796.9M
[05/03 14:57:46    169s]   Signal wire search tree: 3475 elements. (cpu=0:00:00.0, mem=0.0M)
[05/03 14:57:46    169s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1796.9M
[05/03 14:57:46    169s] AddFiller main function time CPU:0.182, REAL:0.187
[05/03 14:57:46    169s] Filler instance commit time CPU:0.031, REAL:0.032
[05/03 14:57:46    169s] *INFO: Adding fillers to module Co_mem_L.
[05/03 14:57:46    169s] *INFO:   Added 2069 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 208 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 276 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 476 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_L / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_R / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 1332 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 14:57:46    169s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.185, REAL:0.187, MEM:1796.9M
[05/03 14:57:46    169s] *INFO: Total 4361 filler insts added - prefix FILLER_AO (CPU: 0:00:00.3).
[05/03 14:57:46    169s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.185, REAL:0.188, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1796.9M
[05/03 14:57:46    169s] For 4361 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 14:57:46    169s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.002, REAL:0.002, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.188, REAL:0.190, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.188, REAL:0.190, MEM:1796.9M
[05/03 14:57:46    169s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/03 14:57:46    169s] *INFO: Second pass addFiller without DRC checking.
[05/03 14:57:46    169s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1796.9M
[05/03 14:57:46    169s] AddFiller main function time CPU:0.005, REAL:0.005
[05/03 14:57:46    169s] Filler instance commit time CPU:0.000, REAL:0.000
[05/03 14:57:46    169s] *INFO: Adding fillers to module Co_mem_L.
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst of any cell-type.
[05/03 14:57:46    169s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.006, REAL:0.006, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.006, REAL:0.006, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.006, REAL:0.006, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.006, REAL:0.006, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1796.1M
[05/03 14:57:46    169s] All LLGs are deleted
[05/03 14:57:46    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.304, REAL:0.306, MEM:1796.1M
[05/03 14:57:46    169s] @file 82: set_db add_fillers_cells "FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM"
[05/03 14:57:46    169s] @file 83: add_fillers
[05/03 14:57:46    169s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1796.1M
[05/03 14:57:46    169s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:57:46    169s] OPERPROF:     Starting FgcInit at level 3, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1796.1M
[05/03 14:57:46    169s] Core basic site is asap7sc7p5t
[05/03 14:57:46    169s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:57:46    169s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:57:46    169s] SiteArray: use 851,968 bytes
[05/03 14:57:46    169s] SiteArray: current memory after site array memory allocation 1796.9M
[05/03 14:57:46    169s] SiteArray: FP blocked sites are writable
[05/03 14:57:46    169s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:57:46    169s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1796.9M
[05/03 14:57:46    169s] Process 45024 wires and vias for routing blockage and capacity analysis
[05/03 14:57:46    169s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.016, REAL:0.016, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.074, REAL:0.074, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.078, REAL:0.078, MEM:1796.9M
[05/03 14:57:46    169s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1796.9MB).
[05/03 14:57:46    169s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.090, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1796.9M
[05/03 14:57:46    169s]   Signal wire search tree: 3475 elements. (cpu=0:00:00.0, mem=0.0M)
[05/03 14:57:46    169s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1796.9M
[05/03 14:57:46    169s] AddFiller main function time CPU:0.182, REAL:0.184
[05/03 14:57:46    169s] Filler instance commit time CPU:0.030, REAL:0.030
[05/03 14:57:46    169s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.184, REAL:0.185, MEM:1796.9M
[05/03 14:57:46    169s] *INFO: Adding fillers to module Co_mem_L.
[05/03 14:57:46    169s] *INFO:   Added 2259 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 1733 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 14:57:46    169s] *INFO: Total 3992 filler insts added - prefix FILLER_AO (CPU: 0:00:00.3).
[05/03 14:57:46    169s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.184, REAL:0.185, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1796.9M
[05/03 14:57:46    169s] For 3992 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 14:57:46    169s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.002, REAL:0.002, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.186, REAL:0.187, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.186, REAL:0.187, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.005, REAL:0.005, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1796.1M
[05/03 14:57:46    169s] All LLGs are deleted
[05/03 14:57:46    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.303, REAL:0.304, MEM:1796.1M
[05/03 14:57:46    169s] @file 84:
[05/03 14:57:46    169s] @file 85: # 17. Route your design
[05/03 14:57:46    169s] @file 86: #set_db design_express_route true
[05/03 14:57:46    169s] @file 87: route_design 
[05/03 14:57:46    169s] #% Begin route_design (date=05/03 14:57:46, mem=1726.8M)
[05/03 14:57:46    169s] ### Time Record (route_design) is installed.
[05/03 14:57:46    169s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.78 (MB), peak = 1838.57 (MB)
[05/03 14:57:46    169s] #**INFO: setDesignMode -flowEffort standard
[05/03 14:57:46    169s] #**INFO: multi-cut via swapping will be performed after routing.
[05/03 14:57:46    169s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[05/03 14:57:46    169s] OPERPROF: Starting checkPlace at level 1, MEM:1796.1M
[05/03 14:57:46    169s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T pinDensity cut2cut 
[05/03 14:57:46    169s] OPERPROF:   Starting FgcInit at level 2, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1796.1M
[05/03 14:57:46    169s] Core basic site is asap7sc7p5t
[05/03 14:57:46    169s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:57:46    169s] SiteArray: use 851,968 bytes
[05/03 14:57:46    169s] SiteArray: current memory after site array memory allocation 1796.9M
[05/03 14:57:46    169s] SiteArray: FP blocked sites are writable
[05/03 14:57:46    169s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:1796.9M
[05/03 14:57:46    169s] 
[05/03 14:57:46    169s] Begin checking placement ... (start mem=1796.1M, init mem=1796.9M)
[05/03 14:57:46    169s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.004, REAL:0.004, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.001, REAL:0.001, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.025, REAL:0.025, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:1796.9M
[05/03 14:57:46    169s] *info: Placed = 12487          (Fixed = 1129)
[05/03 14:57:46    169s] *info: Unplaced = 0           
[05/03 14:57:46    169s] Placement Density:100.00%(21002/21002)
[05/03 14:57:46    169s] Placement Density (including fixed std cells):100.00%(21511/21511)
[05/03 14:57:46    169s] PowerDomain Density <AO>:99.80%(20961/21002)
[05/03 14:57:46    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1796.9M
[05/03 14:57:46    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1796.1M
[05/03 14:57:46    169s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1796.1M
[05/03 14:57:46    169s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1796.1M)
[05/03 14:57:46    169s] OPERPROF: Finished checkPlace at level 1, CPU:0.067, REAL:0.067, MEM:1796.1M
[05/03 14:57:46    169s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/03 14:57:46    169s] 
[05/03 14:57:46    169s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/03 14:57:46    169s] *** Changed status on (27) nets in Clock.
[05/03 14:57:46    169s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1796.1M) ***
[05/03 14:57:46    169s] #Start route 27 clock and analog nets...
[05/03 14:57:46    169s] 
[05/03 14:57:46    169s] route_global_detail
[05/03 14:57:46    169s] 
[05/03 14:57:46    169s] #set_db route_design_detail_end_iteration 5
[05/03 14:57:46    169s] #set_db route_design_bottom_routing_layer 2
[05/03 14:57:46    169s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[05/03 14:57:46    169s] #set_db route_design_reserve_space_for_multi_cut true
[05/03 14:57:46    169s] #set_db route_design_top_routing_layer 7
[05/03 14:57:46    169s] #set_db route_design_with_eco true
[05/03 14:57:46    169s] #set_db route_design_with_si_driven true
[05/03 14:57:46    169s] #set_db route_design_with_timing_driven true
[05/03 14:57:46    169s] #set_db route_design_with_via_in_pin "true"
[05/03 14:57:46    169s] ### Time Record (route_global_detail) is installed.
[05/03 14:57:46    169s] #Start route_global_detail on Sat May  3 14:57:46 2025
[05/03 14:57:46    169s] #
[05/03 14:57:47    169s] ### Time Record (Pre Callback) is installed.
[05/03 14:57:47    169s] ### Time Record (Pre Callback) is uninstalled.
[05/03 14:57:47    169s] ### Time Record (DB Import) is installed.
[05/03 14:57:47    169s] ### Time Record (Timing Data Generation) is installed.
[05/03 14:57:47    169s] ### Time Record (Timing Data Generation) is uninstalled.
[05/03 14:57:47    169s] LayerId::1 widthSet size::1
[05/03 14:57:47    169s] LayerId::2 widthSet size::1
[05/03 14:57:47    169s] LayerId::3 widthSet size::1
[05/03 14:57:47    169s] LayerId::4 widthSet size::1
[05/03 14:57:47    169s] LayerId::5 widthSet size::1
[05/03 14:57:47    169s] LayerId::6 widthSet size::1
[05/03 14:57:47    169s] LayerId::7 widthSet size::1
[05/03 14:57:47    169s] LayerId::8 widthSet size::1
[05/03 14:57:47    169s] LayerId::9 widthSet size::1
[05/03 14:57:47    169s] LayerId::10 widthSet size::1
[05/03 14:57:47    169s] Skipped RC grid update for preRoute extraction.
[05/03 14:57:47    169s] Initializing multi-corner resistance tables ...
[05/03 14:57:47    169s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/03 14:57:47    169s] ### Net info: total nets: 3721
[05/03 14:57:47    169s] ### Net info: dirty nets: 1460
[05/03 14:57:47    169s] ### Net info: marked as disconnected nets: 0
[05/03 14:57:47    169s] #num needed restored net=3694
[05/03 14:57:47    169s] #need_extraction net=3694 (total=3721)
[05/03 14:57:47    169s] ### Net info: fully routed nets: 27
[05/03 14:57:47    169s] ### Net info: trivial (< 2 pins) nets: 532
[05/03 14:57:47    169s] ### Net info: unrouted nets: 3162
[05/03 14:57:47    169s] ### Net info: re-extraction nets: 0
[05/03 14:57:47    169s] ### Net info: ignored nets: 0
[05/03 14:57:47    169s] ### Net info: skip routing nets: 3694
[05/03 14:57:47    169s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 14:57:47    169s] ### Time Record (DB Import) is uninstalled.
[05/03 14:57:47    169s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[05/03 14:57:47    169s] #RTESIG:78da9594514bc33014857df6575cb23d4cd8666ed224ede3840942d5d1a9afa5ba6c2b74
[05/03 14:57:47    169s] #       adb429b87f6f049195764bcce3c9c7cdcdb927198ddf9609108ce688b3065998223c2518
[05/03 14:57:47    169s] #       d110c58c51216e314aedd6eb1db91e8d9f572f0c390898e4a5d13b5d4fa16d740d8d3626
[05/03 14:57:47    169s] #       2f7737bf08a360ea56c3e4bdaa8a296c8e6576c83f60a3b7595b981e2d809e14bc4c7385
[05/03 14:57:47    169s] #       1d7ae0781eb17f1c2f980292b5a6223031ba2eb3fa383d838694c2362b9abfca038787aa
[05/03 14:57:47    169s] #       7bf701245212e89c0a6a174cb6459599410e290d3c41ee6e0c91311f2884e0b2bd881cc1
[05/03 14:57:47    169s] #       46c376469d9da11020fc400538171ea0e2c0bc2a86ce492046e8c1700f2670328c310fc6
[05/03 14:57:47    169s] #       a30e0fad01d26d0013eec699440f460239e84dde1eec1b694c6df7ce9036d9ce8871fbde
[05/03 14:57:47    169s] #       9d5060bf10e6c86160cd22fb7cb77774158808c8cf254fb8cb7f024ac981dc3fc4f13249
[05/03 14:57:47    169s] #       17ebc54aa54a9834819e14f7a5f590962c1e7fd5af4f3150b2abc683eafa8c6c6b3b1c90
[05/03 14:57:47    169s] #       32705b2e65e48c82b219568eb128eeceb90aa807c33d18d91b6d97bbfa067734153b
[05/03 14:57:47    169s] #
[05/03 14:57:47    169s] #Skip comparing routing design signature in db-snapshot flow
[05/03 14:57:47    169s] #RTESIG:78da9594514bc33014857df6575cb23d4cd8666ed224ede3840942d5d1a9afa5ba6c2b74
[05/03 14:57:47    169s] #       adb429b87f6f049195764bcce3c9c7cdcdb927198ddf9609108ce688b3065998223c2518
[05/03 14:57:47    169s] #       d110c58c51216e314aedd6eb1db91e8d9f572f0c390898e4a5d13b5d4fa16d740d8d3626
[05/03 14:57:47    169s] #       2f7737bf08a360ea56c3e4bdaa8a296c8e6576c83f60a3b7595b981e2d809e14bc4c7385
[05/03 14:57:47    169s] #       1d7ae0781eb17f1c2f980292b5a6223031ba2eb3fa383d838694c2362b9abfca038787aa
[05/03 14:57:47    169s] #       7bf701245212e89c0a6a174cb6459599410e290d3c41ee6e0c91311f2884e0b2bd881cc1
[05/03 14:57:47    169s] #       46c376469d9da11020fc400538171ea0e2c0bc2a86ce492046e8c1700f2670328c310fc6
[05/03 14:57:47    169s] #       a30e0fad01d26d0013eec699440f460239e84dde1eec1b694c6df7ce9036d9ce8871fbde
[05/03 14:57:47    169s] #       9d5060bf10e6c86160cd22fb7cb77774158808c8cf254fb8cb7f024ac981dc3fc4f13249
[05/03 14:57:47    169s] #       17ebc54aa54a9834819e14f7a5f590962c1e7fd5af4f3150b2abc683eafa8c6c6b3b1c90
[05/03 14:57:47    169s] #       32705b2e65e48c82b219568eb128eeceb90aa807c33d18d91b6d97bbfa067734153b
[05/03 14:57:47    169s] #
[05/03 14:57:47    169s] ### Time Record (Data Preparation) is installed.
[05/03 14:57:47    169s] #Start routing data preparation on Sat May  3 14:57:47 2025
[05/03 14:57:47    169s] #
[05/03 14:57:47    169s] #Minimum voltage of a net in the design = 0.000.
[05/03 14:57:47    169s] #Maximum voltage of a net in the design = 0.700.
[05/03 14:57:47    169s] #Voltage range [0.000 - 0.630] has 3227 nets.
[05/03 14:57:47    169s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 14:57:47    169s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 14:57:47    169s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 14:57:47    169s] ### Time Record (Cell Pin Access) is installed.
[05/03 14:57:47    170s] ### Time Record (Cell Pin Access) is uninstalled.
[05/03 14:57:47    170s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:57:47    170s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:57:47    170s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:57:47    170s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 14:57:47    170s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 14:57:47    170s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 14:57:47    170s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:57:47    170s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 14:57:47    170s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:57:47    170s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 14:57:47    170s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 14:57:47    170s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[05/03 14:57:47    170s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:57:47    170s] #Regenerating Ggrids automatically.
[05/03 14:57:47    170s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 14:57:47    170s] #Using automatically generated G-grids.
[05/03 14:57:47    170s] #Done routing data preparation.
[05/03 14:57:47    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.24 (MB)[05/03 14:57:47    170s] ### Time Record (Data Preparation) is uninstalled.
, peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### Time Record (Special Wire Merging) is installed.
[05/03 14:57:47    170s] #Merging special wires: starts on Sat May  3 14:57:47 2025 with memory = 1736.24 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB[05/03 14:57:47    170s] ### Time Record (Special Wire Merging) is uninstalled.
, peak:1.8 GB
[05/03 14:57:47    170s] ### Time Record (Instance Pin Access) is installed.
[05/03 14:57:47    170s] #Start instance access analysis using 1 thread...
[05/03 14:57:47    170s] #0 instance pins are hard to access
[05/03 14:57:47    170s] #Instance access analysis statistics:
[05/03 14:57:47    170s] #Cpu time = 00:00:00
[05/03 14:57:47    170s] #Elapsed time = 00:00:00
[05/03 14:57:47    170s] #Increased memory = 0.70 (MB)
[05/03 14:57:47    170s] #Total memory = 1737.18 (MB)
[05/03 14:57:47    170s] #Peak memory = 1838.57 (MB)
[05/03 14:57:47    170s] ### Time Record (Instance Pin Access) is uninstalled.
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Finished routing data preparation on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Cpu time = 00:00:00
[05/03 14:57:47    170s] #Elapsed time = 00:00:00
[05/03 14:57:47    170s] #Increased memory = 10.95 (MB)
[05/03 14:57:47    170s] #Total memory = 1737.18 (MB)
[05/03 14:57:47    170s] ### Time Record (Global Routing) is installed.
[05/03 14:57:47    170s] #Peak memory = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Start global routing on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Start global routing initialization on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Number of eco nets is 9
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Start global routing data preparation on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### build_merged_routing_blockage_rect_list starts on Sat May  3 14:57:47 2025 with memory = 1737.18 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] #Start routing resource analysis on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### init_is_bin_blocked starts on Sat May  3 14:57:47 2025 with memory = 1737.18 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### adjust_flow_cap starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### adjust_partial_route_blockage starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### set_via_blocked starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### copy_flow starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] #Routing resource analysis is done on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### report_flow_cap starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #  Resource Analysis:
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/03 14:57:47    170s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/03 14:57:47    170s] #  --------------------------------------------------------------
[05/03 14:57:47    170s] #  M1             V         989         655        9492    98.18%
[05/03 14:57:47    170s] #  M2             H         693         476        9492    41.01%
[05/03 14:57:47    170s] #  M3             V         989         655        9492    38.06%
[05/03 14:57:47    170s] #  M4             H         919           0        9492     1.26%
[05/03 14:57:47    170s] #  M5             V        1208           0        9492     0.00%
[05/03 14:57:47    170s] #  M6             H         316         103        9492     9.52%
[05/03 14:57:47    170s] #  M7             V         424         133        9492     9.73%
[05/03 14:57:47    170s] #  --------------------------------------------------------------
[05/03 14:57:47    170s] #  Total                   5539      24.11%       66444    28.25%
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #  27 nets (0.73%) with 1 preferred extra spacing.
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### analyze_m2_tracks starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### report_initial_resource starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### mark_pg_pins_accessibility starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### set_net_region starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Global routing data preparation is done on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### prepare_level starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### init level 1 starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### Level 1 hgrid = 113 X 84
[05/03 14:57:47    170s] ### prepare_level_flow starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Global routing initialization is done on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #start global routing iteration 1...
[05/03 14:57:47    170s] ### init_flow_edge starts on Sat May  3 14:57:47 2025 with memory = 1738.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### routing at level 1 (topmost level) iter 0
[05/03 14:57:47    170s] ### measure_qor starts on Sat May  3 14:57:47 2025 with memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### measure_congestion starts on Sat May  3 14:57:47 2025 with memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #start global routing iteration 2...
[05/03 14:57:47    170s] ### routing at level 1 (topmost level) iter 1
[05/03 14:57:47    170s] ### measure_qor starts on Sat May  3 14:57:47 2025 with memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### measure_congestion starts on Sat May  3 14:57:47 2025 with memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### route_end starts on Sat May  3 14:57:47 2025 with memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
[05/03 14:57:47    170s] #Total number of nets with skipped attribute = 3162 (skipped).
[05/03 14:57:47    170s] #Total number of routable nets = 27.
[05/03 14:57:47    170s] #Total number of nets in the design = 3721.
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #9 routable nets have only global wires.
[05/03 14:57:47    170s] #18 routable nets have only detail routed wires.
[05/03 14:57:47    170s] #3162 skipped nets have only detail routed wires.
[05/03 14:57:47    170s] #9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 14:57:47    170s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Routed net constraints summary:
[05/03 14:57:47    170s] #------------------------------------------------
[05/03 14:57:47    170s] #        Rules   Pref Extra Space   Unconstrained  
[05/03 14:57:47    170s] #------------------------------------------------
[05/03 14:57:47    170s] #      Default                  9               0  
[05/03 14:57:47    170s] #------------------------------------------------
[05/03 14:57:47    170s] #        Total                  9               0  
[05/03 14:57:47    170s] #------------------------------------------------
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Routing constraints summary of the whole design:
[05/03 14:57:47    170s] #-------------------------------------------------------------
[05/03 14:57:47    170s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/03 14:57:47    170s] #-------------------------------------------------------------
[05/03 14:57:47    170s] #      Default                 27            3            3159  
[05/03 14:57:47    170s] #-------------------------------------------------------------
[05/03 14:57:47    170s] #        Total                 27            3            3159  
[05/03 14:57:47    170s] #-------------------------------------------------------------
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### cal_base_flow starts on Sat May  3 14:57:47 2025 with memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### init_flow_edge starts on Sat May  3 14:57:47 2025 with memory = 1742.06 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### cal_flow starts on Sat May  3 14:57:47 2025 with memory = 1742.85 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### report_overcon starts on Sat May  3 14:57:47 2025 with memory = 1742.85 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s]   Flow/Cap--------------[05/03 14:57:47    170s] #                 OverCon          
[05/03 14:57:47    170s] #                  #Gcell    %Gcell
[05/03 14:57:47    170s] #     Layer           (1)   OverCon     0.03  
[05/03 14:57:47    170s] #  --------------------------------
[05/03 14:57:47    170s] #  M2            0(0.00%)   (0.00%)
     0.01  [05/03 14:57:47    170s] #  M3            0(0.00%)   (0.00%)     0.02       0.00  
[05/03 14:57:47    170s] #  M4            0(0.00%)   (0.00%)
[05/03 14:57:47    170s] #  M5            0(0.00%)   (0.00%)     0.00  
[05/03 14:57:47    170s] #  M6            0(0.00%)   (0.00%)     0.00  
[05/03 14:57:47    170s] #  M7            0(0.00%)   (0.00%)--------------
[05/03 14:57:47    170s] #  --------------------------------
[05/03 14:57:47    170s] #     Total      0(0.00%)   (0.00%)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/03 14:57:47    170s] #  Overflow after GR: 0.00% H + 0.00% V
[05/03 14:57:47    170s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### cal_base_flow starts on Sat May  3 14:57:47 2025 with memory = 1742.85 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### init_flow_edge starts on Sat May  3 14:57:47 2025 with memory = 1742.85 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### cal_flow starts on Sat May  3 14:57:47 2025 with memory = 1742.85 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### export_cong_map starts on Sat May  3 14:57:47 2025 with memory = 1742.85 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### PDZT_Export::export_cong_map starts on Sat May  3 14:57:47 2025 with memory = 1743.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### import_cong_map starts on Sat May  3 14:57:47 2025 with memory = 1743.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### update starts on Sat May  3 14:57:47 2025 with memory = 1743.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #Complete Global Routing.
[05/03 14:57:47    170s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 14:57:47    170s] #Total wire length = 3409 um.
[05/03 14:57:47    170s] #Total half perimeter of net bounding box = 2341 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M2 = 498 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M3 = 1528 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M4 = 976 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M5 = 407 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M6 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M7 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:57:47    170s] #Total number of vias = 1779
[05/03 14:57:47    170s] #Up-Via Summary (total 1779):
[05/03 14:57:47    170s] #           
[05/03 14:57:47    170s] #-----------------------
[05/03 14:57:47    170s] # M1                428
[05/03 14:57:47    170s] # M2                883
[05/03 14:57:47    170s] # M3                111
[05/03 14:57:47    170s] # M4                357
[05/03 14:57:47    170s] #-----------------------
[05/03 14:57:47    170s] #                  1779 
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Total number of involved priority nets 9
[05/03 14:57:47    170s] #Maximum src to sink distance for priority net 113.0
[05/03 14:57:47    170s] #Average of max src_to_sink distance for priority net 63.8
[05/03 14:57:47    170s] #Average of ave src_to_sink distance for priority net 39.2
[05/03 14:57:47    170s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### report_overcon starts on Sat May  3 14:57:47 2025 with memory = 1743.33 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### report_overcon starts on Sat May  3 14:57:47 2025 with memory = 1743.33 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB[05/03 14:57:47    170s] #Max overcon = 0 track.
[05/03 14:57:47    170s] #Total overcon = 0.00%.
[05/03 14:57:47    170s] #Worst layer Gcell overcon rate = 0.00%.
, peak:1.8 GB
[05/03 14:57:47    170s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:47    170s] ### Time Record (Global Routing) is uninstalled.
[05/03 14:57:47    170s] ### Time Record (Track Assignment) is installed.
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Global routing statistics:
[05/03 14:57:47    170s] #Cpu time = 00:00:00
[05/03 14:57:47    170s] #Elapsed time = 00:00:00
[05/03 14:57:47    170s] #Increased memory = 6.15 (MB)
[05/03 14:57:47    170s] #Total memory = 1743.33 (MB)
[05/03 14:57:47    170s] #Peak memory = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Finished global routing on Sat May  3 14:57:47 2025
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:57:47    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.02 (MB)[05/03 14:57:47    170s] ### Time Record (Track Assignment) is installed.
, peak = 1838.57 (MB)
[05/03 14:57:47    170s] #Start Track Assignment.
[05/03 14:57:47    170s] #Done with 6 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[05/03 14:57:47    170s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/03 14:57:47    170s] #Complete Track Assignment.
[05/03 14:57:47    170s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 14:57:47    170s] #Total wire length = 3425 um.
[05/03 14:57:47    170s] #Total half perimeter of net bounding box = 2341 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M2 = 505 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M3 = 1535 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M4 = 978 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M5 = 407 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M6 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M7 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:57:47    170s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:57:47    170s] #Total number of vias = 1779
[05/03 14:57:47    170s] #Up-Via Summary (total 1779):
[05/03 14:57:47    170s] #           
[05/03 14:57:47    170s] #-----------------------
[05/03 14:57:47    170s] # M1                428
[05/03 14:57:47    170s] # M2                883
[05/03 14:57:47    170s] # M3                111
[05/03 14:57:47    170s] # M4                357
[05/03 14:57:47    170s] #-----------------------
[05/03 14:57:47    170s] #                  1779 
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:57:47    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/03 14:57:47    170s] #Cpu time = 00:00:01
[05/03 14:57:47    170s] #Elapsed time = 00:00:01
[05/03 14:57:47    170s] #Increased memory = 17.88 (MB)
[05/03 14:57:47    170s] #Total memory = 1744.11 (MB)
[05/03 14:57:47    170s] #Peak memory = 1838.57 (MB)
[05/03 14:57:47    170s] ### Time Record (Detail Routing) is installed.
[05/03 14:57:47    170s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 14:57:47    170s] #
[05/03 14:57:47    170s] #Start Detail Routing..
[05/03 14:57:47    170s] #start initial detail routing ...
[05/03 14:57:47    170s] ### Design has 13 dirty nets, 9352 dirty-areas)
[05/03 14:57:48    171s] # ECO: 28.9% of the total area was rechecked for DRC, and 4.5% required routing.
[05/03 14:57:48    171s] #   number of violations = 99
[05/03 14:57:48    171s] #
[05/03 14:57:48    171s] #    By Layer and Type :
[05/03 14:57:48    171s] #	          Short      Enc   Totals
[05/03 14:57:48    171s] #	M1            0        0        0
[05/03 14:57:48    171s] #	M2            1        0        1
[05/03 14:57:48    171s] #	M3            0       98       98
[05/03 14:57:48    171s] #	Totals        1       98       99
[05/03 14:57:48    171s] #9294 out of 12487 instances (74.4%) need to be verified(marked ipoed), dirty area = 41.7%.
[05/03 14:57:49    172s] #   number of violations = 110
[05/03 14:57:49    172s] #
[05/03 14:57:49    172s] #    By Layer and Type :
[05/03 14:57:49    172s] #	          Short      Enc   Totals
[05/03 14:57:49    172s] #	M1            0        0        0
[05/03 14:57:49    172s] #	M2            1        0        1
[05/03 14:57:49    172s] #	M3            0      109      109
[05/03 14:57:49    172s] #	Totals        1      109      110
[05/03 14:57:49    172s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1794.80 (MB), peak = 1838.57 (MB)
[05/03 14:57:49    172s] #start 1st optimization iteration ...
[05/03 14:57:49    172s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:51    173s] #   number of violations = 92
[05/03 14:57:51    173s] #
[05/03 14:57:51    173s] #    By Layer and Type :
[05/03 14:57:51    173s] #	            Enc   Totals
[05/03 14:57:51    173s] #	M1            0        0
[05/03 14:57:51    173s] #	M2            0        0
[05/03 14:57:51    173s] #	M3           92       92
[05/03 14:57:51    173s] #	Totals       92       92
[05/03 14:57:51    173s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1785.66 (MB), peak = 1838.57 (MB)
[05/03 14:57:51    173s] #start 2nd optimization iteration ...
[05/03 14:57:51    173s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:52    175s] #   number of violations = 90
[05/03 14:57:52    175s] #
[05/03 14:57:52    175s] #    By Layer and Type :
[05/03 14:57:52    175s] #	            Enc   Totals
[05/03 14:57:52    175s] #	M1            0        0
[05/03 14:57:52    175s] #	M2            0        0
[05/03 14:57:52    175s] #	M3           90       90
[05/03 14:57:52    175s] #	Totals       90       90
[05/03 14:57:52    175s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.95 (MB), peak = 1838.57 (MB)
[05/03 14:57:52    175s] #start 3rd optimization iteration ...
[05/03 14:57:52    175s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:54    177s] #   number of violations = 87
[05/03 14:57:54    177s] #
[05/03 14:57:54    177s] #    By Layer and Type :
[05/03 14:57:54    177s] #	            Enc   Totals
[05/03 14:57:54    177s] #	M1            0        0
[05/03 14:57:54    177s] #	M2            0        0
[05/03 14:57:54    177s] #	M3           87       87
[05/03 14:57:54    177s] #	Totals       87       87
[05/03 14:57:54    177s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1786.07 (MB), peak = 1838.57 (MB)
[05/03 14:57:54    177s] #start 4th optimization iteration ...
[05/03 14:57:54    177s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:55    178s] #   number of violations = 87
[05/03 14:57:55    178s] #
[05/03 14:57:55    178s] #    By Layer and Type :
[05/03 14:57:55    178s] #	            Enc   Totals
[05/03 14:57:55    178s] #	M1            0        0
[05/03 14:57:55    178s] #	M2            0        0
[05/03 14:57:55    178s] #	M3           87       87
[05/03 14:57:55    178s] #	Totals       87       87
[05/03 14:57:55    178s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1787.79 (MB), peak = 1838.57 (MB)
[05/03 14:57:55    178s] #start 5th optimization iteration ...
[05/03 14:57:55    178s] #deterministic_schedule_search_repair_queue1
[05/03 14:57:56    179s] #   number of violations = 87
[05/03 14:57:56    179s] #
[05/03 14:57:56    179s] #    By Layer and Type :
[05/03 14:57:56    179s] #	            Enc   Totals
[05/03 14:57:56    179s] #	M1            0        0
[05/03 14:57:56    179s] #	M2            0        0
[05/03 14:57:56    179s] #	M3           87       87
[05/03 14:57:56    179s] #	Totals       87       87
[05/03 14:57:56    179s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1787.89 (MB), peak = 1838.57 (MB)
[05/03 14:57:56    179s] #Complete Detail Routing.
[05/03 14:57:56    179s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 14:57:56    179s] #Total wire length = 3387 um.
[05/03 14:57:56    179s] #Total half perimeter of net bounding box = 2341 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M2 = 597 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M3 = 1507 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M4 = 905 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M5 = 378 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M6 = 0 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M7 = 0 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:57:56    179s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:57:56    179s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:57:56    179s] #Total number of vias = 1638
[05/03 14:57:56    179s] #Up-Via Summary (total 1638):
[05/03 14:57:56    179s] #           
[05/03 14:57:56    179s] #-----------------------
[05/03 14:57:56    179s] # M1                429
[05/03 14:57:56    179s] # M2                847
[05/03 14:57:56    179s] # M3                 87
[05/03 14:57:56    179s] # M4                275
[05/03 14:57:56    179s] #-----------------------
[05/03 14:57:56    179s] #                  1638 
[05/03 14:57:56    179s] #
[05/03 14:57:56    179s] #Total number of DRC violations = 87
[05/03 14:57:56    179s] #Total number of violations on LAYER M1 = 0
[05/03 14:57:56    179s] #Total number of violations on LAYER M2 = 0
[05/03 14:57:56    179s] #Total number of violations on LAYER M3 = 87
[05/03 14:57:56    179s] #Total number of violations on LAYER M4 = 0
[05/03 14:57:56    179s] #Total number of violations on LAYER M5 = 0
[05/03 14:57:56    179s] #Total number of violations on LAYER M6 = 0
[05/03 14:57:56    179s] #Total number of violations on LAYER M7 = 0
[05/03 14:57:56    179s] #Total number of violations on LAYER M8 = 0
[05/03 14:57:56    179s] #Total number of violations on LAYER M9 = 0
[05/03 14:57:56    179s] #Total number of violations on LAYER Pad = 0
[05/03 14:57:56    179s] ### Time Record (Detail Routing) is uninstalled.
[05/03 14:57:56    179s] #Cpu time = 00:00:09
[05/03 14:57:56    179s] #Elapsed time = 00:00:09
[05/03 14:57:56    179s] #Increased memory = 8.82 (MB)
[05/03 14:57:56    179s] #Total memory = 1752.93 (MB)
[05/03 14:57:56    179s] #Peak memory = 1838.57 (MB)
[05/03 14:57:56    179s] #route_detail Statistics:
[05/03 14:57:56    179s] #Cpu time = 00:00:09
[05/03 14:57:56    179s] #Elapsed time = 00:00:09
[05/03 14:57:56    179s] #Increased memory = 8.82 (MB)
[05/03 14:57:56    179s] #Total memory = 1752.93 (MB)
[05/03 14:57:56    179s] #Peak memory = 1838.57 (MB)
[05/03 14:57:56    179s] #Skip updating routing design signature in db-snapshot flow
[05/03 14:57:56    179s] ### Time Record (DB Export) is installed.
[05/03 14:57:56    179s] ### Time Record (DB Export) is uninstalled.
[05/03 14:57:56    179s] ### Time Record (Post Callback) is installed.
[05/03 14:57:56    179s] ### Time Record (Post Callback) is uninstalled.
[05/03 14:57:56    179s] #
[05/03 14:57:56    179s] #route_global_detail statistics:
[05/03 14:57:56    179s] #Cpu time = 00:00:10
[05/03 14:57:56    179s] #Elapsed time = 00:00:10
[05/03 14:57:56    179s] #Increased memory = -5.84 (MB)
[05/03 14:57:56    179s] #Total memory = 1721.25 (MB)
[05/03 14:57:56    179s] #Peak memory = 1838.57 (MB)
[05/03 14:57:56    179s] #Number of warnings = 5
[05/03 14:57:56    179s] #Total number of warnings = 37
[05/03 14:57:56    179s] #Number of fails = 0
[05/03 14:57:56    179s] #Total number of fails = 0
[05/03 14:57:56    179s] #Complete route_global_detail on Sat May  3 14:57:56 2025
[05/03 14:57:56    179s] #
[05/03 14:57:56    179s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 14:57:56    179s] ### Time Record (route_global_detail) is uninstalled.
[05/03 14:57:56    179s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/03 14:57:56    179s] 
[05/03 14:57:56    179s] route_global_detail
[05/03 14:57:56    179s] 
[05/03 14:57:56    179s] #set_db route_design_detail_post_route_swap_via "multiCut"
[05/03 14:57:56    179s] #set_db route_design_bottom_routing_layer 2
[05/03 14:57:56    179s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[05/03 14:57:56    179s] #set_db route_design_reserve_space_for_multi_cut true
[05/03 14:57:56    179s] #set_db route_design_top_routing_layer 7
[05/03 14:57:56    179s] #set_db route_design_with_si_driven true
[05/03 14:57:56    179s] #set_db route_design_with_timing_driven true
[05/03 14:57:56    179s] #set_db route_design_with_via_in_pin "true"
[05/03 14:57:56    179s] ### Time Record (route_global_detail) is installed.
[05/03 14:57:56    179s] #Start route_global_detail on Sat May  3 14:57:56 2025
[05/03 14:57:56    179s] #
[05/03 14:57:56    179s] ### Time Record (Pre Callback) is installed.
[05/03 14:57:56    179s] Saved RC grid cleaned up.
[05/03 14:57:56    179s] ### Time Record (Pre Callback) is uninstalled.
[05/03 14:57:56    179s] ### Time Record (DB Import) is installed.
[05/03 14:57:56    179s] ### Time Record (Timing Data Generation) is installed.
[05/03 14:57:56    179s] #Generating timing data, please wait...
[05/03 14:57:56    179s] #3227 total nets, 27 already routed, 27 will ignore in trialRoute
[05/03 14:57:56    179s] ### run_trial_route starts on Sat May  3 14:57:56 2025 with memory = 1683.70 (MB), peak = 1838.57 (MB)
[05/03 14:57:56    179s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:56    179s] ### dump_timing_file starts on Sat May  3 14:57:56 2025 with memory = 1684.95 (MB), peak = 1838.57 (MB)
[05/03 14:57:56    179s] ### extractRC starts on Sat May  3 14:57:56 2025 with memory = 1684.95 (MB), peak = 1838.57 (MB)
[05/03 14:57:56    179s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:56    179s] 0 out of 1 active views are pruned
[05/03 14:57:56    179s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.02 (MB), peak = 1838.57 (MB)
[05/03 14:57:56    179s] ### generate_timing_data starts on Sat May  3 14:57:56 2025 with memory = 1685.02 (MB), peak = 1838.57 (MB)
[05/03 14:57:56    179s] #Reporting timing...
[05/03 14:57:56    179s] ### report_timing starts on Sat May  3 14:57:56 2025 with memory = 1713.48 (MB), peak = 1838.57 (MB)
[05/03 14:57:56    179s] ###############################################################
[05/03 14:57:56    179s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/03 14:57:56    179s] #  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
[05/03 14:57:56    179s] #  Generated on:      Sat May  3 14:57:56 2025
[05/03 14:57:56    179s] #  Design:            MSDAP
[05/03 14:57:56    179s] #  Command:           route_design
[05/03 14:57:56    179s] ###############################################################
[05/03 14:57:56    179s] End AAE Lib Interpolated Model. (MEM=1809.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:57    179s] Total number of fetched objects 3252
[05/03 14:57:57    179s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:57:57    180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:57:57    180s] End delay calculation. (MEM=1857.41 CPU=0:00:00.4 REAL=0:00:01.0)
[05/03 14:57:57    180s] Path 1: MET (15040.617 ps) Setup Check with Pin shiftL/tempreg_reg[38]/CLK->D
[05/03 14:57:57    180s]                View: PVT_0P63V_100C.setup_view
[05/03 14:57:57    180s]               Group: reg2reg
[05/03 14:57:57    180s]          Startpoint: (R) Data_mem_L/mem_0_0/CE
[05/03 14:57:57    180s]               Clock: (R) Sclk
[05/03 14:57:57    180s]            Endpoint: (F) shiftL/tempreg_reg[38]/D
[05/03 14:57:57    180s]               Clock: (F) Sclk
[05/03 14:57:57    180s] 
[05/03 14:57:57    180s]                          Capture       Launch
[05/03 14:57:57    180s]          Clock Edge:+  16666.650        0.000
[05/03 14:57:57    180s]         Src Latency:+    -85.455      -78.947
[05/03 14:57:57    180s]         Net Latency:+     78.600 (P)   70.600 (P)
[05/03 14:57:57    180s]             Arrival:=  16659.795       -8.347
[05/03 14:57:57    180s] 
[05/03 14:57:57    180s]               Setup:-      7.125
[05/03 14:57:57    180s]         Uncertainty:-    100.000
[05/03 14:57:57    180s]         Cppr Adjust:+      0.000
[05/03 14:57:57    180s]       Required Time:=  16552.670
[05/03 14:57:57    180s]        Launch Clock:=     -8.347
[05/03 14:57:57    180s]           Data Path:+   1520.400
[05/03 14:57:57    180s]               Slack:=  15040.617
[05/03 14:57:57    180s] 
[05/03 14:57:57    180s] #--------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:57    180s] # Timing Point                               Flags  Arc       Edge  Cell                     Fanout    Trans     Delay    Arrival  
[05/03 14:57:57    180s] #                                                                                                       (ps)      (ps)       (ps)  
[05/03 14:57:57    180s] #--------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:57    180s]   Data_mem_L/mem_0_0/CE                      -      CE        R     (arrival)                     1   20.600         -     -8.337  
[05/03 14:57:57    180s]   Data_mem_L/mem_0_0/O[0]                    -      CE->O[0]  R     SRAM1RW256x8                  1   20.600   176.800    168.463  
[05/03 14:57:57    180s]   Data_mem_L/g1509__5477/Y                   -      B->Y      R     AND2x2_ASAP7_75t_SL           1   21.400    20.100    188.562  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g921__6417/Y      -      A->Y      R     XOR2xp5_ASAP7_75t_SL          2   20.900    36.000    224.562  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g912__7482/Y      -      B->Y      F     MAJIxp5_ASAP7_75t_SL          1   86.700    20.600    245.162  
[05/03 14:57:57    180s]   addL/FE_PHC264_sub_6_75_Y_add_6_39_n_43/Y  -      A->Y      F     HB4xp67_ASAP7_75t_SRAM        2   62.900   165.800    410.962  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g899/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   62.600    21.500    432.462  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g886__9315/Y      -      C->Y      F     MAJIxp5_ASAP7_75t_SL          2   34.200    21.600    454.062  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g883__7482/Y      -      C->Y      R     MAJIxp5_ASAP7_75t_SL          2   55.000    33.000    487.062  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g880__1881/Y      -      C->Y      F     MAJIxp5_ASAP7_75t_SL          2   66.800    24.100    511.161  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g878__6131/Y      -      C->Y      R     MAJIxp5_ASAP7_75t_SL          2   55.600    30.500    541.661  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g875__8246/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   62.300    25.100    566.761  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g873__5122/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   51.200    32.200    598.960  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g870__2802/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   62.500    25.400    624.359  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g868__1617/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   51.000    32.000    656.359  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g865__6783/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   61.200    25.300    681.659  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g863__5526/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   52.100    32.500    714.159  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g860__4319/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   62.800    25.800    739.959  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g858__6260/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   52.100    32.200    772.158  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g855__2398/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   61.600    25.200    797.357  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g853__5477/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   50.600    31.600    828.957  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g850__7410/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   60.400    23.800    852.757  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g849/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.600    19.500    872.257  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g847__1666/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.800    20.200    892.456  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g846/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.200    19.300    911.756  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g844__2883/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.500    20.200    931.955  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g843/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.200    19.100    951.055  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g841__9315/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.300    20.300    971.354  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g840/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.600    19.000    990.354  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g838__4733/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.300    20.100   1010.454  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g837/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.200    18.700   1029.154  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g835__5115/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   31.800    20.200   1049.354  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g834/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.600    19.000   1068.354  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g832__6131/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.300    20.000   1088.354  
[05/03 14:57:57    180s]   addL/sub_6_75_Y_add_6_39_g828__5122/Y      -      B->Y      R     XNOR2xp5_ASAP7_75t_SL         1   78.000    27.100   1115.453  
[05/03 14:57:57    180s]   FE_PHC347_sum_L_38/Y                       -      A->Y      R     HB4xp67_ASAP7_75t_SRAM        2   44.400   127.600   1243.053  
[05/03 14:57:57    180s]   shiftL/g1827/Y                             -      C2->Y     F     AOI222xp33_ASAP7_75t_SL       1   52.300    22.900   1265.952  
[05/03 14:57:57    180s]   shiftL/FE_PHC819_n_45/Y                    -      A->Y      F     HB3xp67_ASAP7_75t_R           1  107.900   108.300   1374.252  
[05/03 14:57:57    180s]   shiftL/FE_PHC462_n_45/Y                    -      A->Y      F     HB4xp67_ASAP7_75t_SRAM        1   30.500   137.800   1512.053  
[05/03 14:57:57    180s]   shiftL/tempreg_reg[38]/D                   -      D         F     DFFLQNx1_ASAP7_75t_SL         1   43.700     0.000   1512.053  
[05/03 14:57:57    180s] #--------------------------------------------------------------------------------------------------------------------------------
[05/03 14:57:57    180s] 
[05/03 14:57:57    180s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:57    180s] ###############################################################
[05/03 14:57:57    180s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/03 14:57:57    180s] #  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
[05/03 14:57:57    180s] #  Generated on:      Sat May  3 14:57:57 2025
[05/03 14:57:57    180s] #  Design:            MSDAP
[05/03 14:57:57    180s] #  Command:           route_design
[05/03 14:57:57    180s] ###############################################################
[05/03 14:57:57    180s] ### generate_cdm_net_timing starts on Sat May  3 14:57:57 2025 with memory = 1754.43 (MB), peak = 1838.57 (MB)
[05/03 14:57:57    180s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1.00, clk period 33333.30
[05/03 14:57:57    180s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1754.43 (MB), peak = 1838.57 (MB)
[05/03 14:57:57    180s] #Library Standard Delay: 2.60ps
[05/03 14:57:57    180s] #Slack threshold: 5.20ps
[05/03 14:57:57    180s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:57    180s] ###############################################################
[05/03 14:57:57    180s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/03 14:57:57    180s] #  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
[05/03 14:57:57    180s] #  Generated on:      Sat May  3 14:57:57 2025
[05/03 14:57:57    180s] #  Design:            MSDAP
[05/03 14:57:57    180s] #  Command:           route_design
[05/03 14:57:57    180s] ###############################################################
[05/03 14:57:57    180s] ### get_cap_violations starts on Sat May  3 14:57:57 2025 with memory = 1754.46 (MB), peak = 1838.57 (MB)
[05/03 14:57:57    180s] #*** Analyzed 0 timing critical paths
[05/03 14:57:57    180s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:57    180s] ### get_max_trans_slack starts on Sat May  3 14:57:57 2025 with memory = 1754.53 (MB), peak = 1838.57 (MB)
[05/03 14:57:57    180s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:57    180s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1754.53 (MB)[05/03 14:57:57    180s] ### Use bna from skp: 0
, peak = 1838.57 (MB)
[05/03 14:57:59    181s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1758.59 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    181s] #Default setup view is reset to PVT_0P63V_100C.setup_view.
[05/03 14:57:59    181s] ### cache starts on Sat May  3 14:57:59 2025 with memory = 1758.59 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    181s] ### cache cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    181s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1758.59 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    181s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    181s] #Current view: PVT_0P63V_100C.setup_view 
[05/03 14:57:59    181s] #Current enabled view: PVT_0P63V_100C.setup_view 
[05/03 14:57:59    181s] ### run_free_timing_graph starts on Sat May  3 14:57:59 2025 with memory = 1761.86 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    181s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    181s] ### run_build_timing_graph starts on Sat May  3 14:57:59 2025 with memory = 1707.03 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] MSDAP
[05/03 14:57:59    182s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1675.90 (MB)[05/03 14:57:59    182s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.6 GB, peak = 1838.57 (MB)
, peak:1.8 GB
[05/03 14:57:59    182s] #Done generating timing data.
[05/03 14:57:59    182s] ### Time Record (Timing Data Generation) is uninstalled.
[05/03 14:57:59    182s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/03 14:57:59    182s] ### Net info: total nets: 3721
[05/03 14:57:59    182s] ### Net info: dirty nets: 0
[05/03 14:57:59    182s] ### Net info: marked as disconnected nets: 0
[05/03 14:57:59    182s] #num needed restored net=0
[05/03 14:57:59    182s] #need_extraction net=0 (total=3721)
[05/03 14:57:59    182s] ### Net info: fully routed nets: 27
[05/03 14:57:59    182s] ### Net info: trivial (< 2 pins) nets: 532
[05/03 14:57:59    182s] ### Net info: unrouted nets: 3162
[05/03 14:57:59    182s] ### Net info: re-extraction nets: 0
[05/03 14:57:59    182s] ### Net info: ignored nets: 0
[05/03 14:57:59    182s] ### Net info: skip routing nets: 0
[05/03 14:57:59    182s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 14:57:59    182s] ### Time Record (DB Import) is uninstalled.
[05/03 14:57:59    182s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[05/03 14:57:59    182s] #RTESIG:78da95945b4fc24010857df6574c0a0f9800ee4cf7d27d44a389095e52d4d7a64ac12605
[05/03 14:57:59    182s] #       4cbb4df4dfbb266a402ab3f6f1ec97b3d33333dbeb3f5ea410a11d238e1aa42443b849d1
[05/03 14:57:59    182s] #       8a04d5888452a768337ff470161df7fab777f744025cdd163078da6caa21ccdfd7f9aa7c
[05/03 14:57:59    182s] #       8679b1c8dbca41533857ae9727dfb402018372ed8a655173746ce91fde8a0c4479eb3611
[05/03 14:57:59    182s] #       0c5c51aff3fa7df817aa08a295d7cbf3d679bc71b53f1c42db14f52f3411021679d5fc14
[05/03 14:57:59    182s] #       d1c598dd0c3a106b3488b150c27f3058549bdc75733681e8a55cbe1cae0a8590417e287c
[05/03 14:57:59    182s] #       e24c6d8844ec3f7a2801b9d5ba4e2646f053e20b136c61a814a830d0008e55006862a020
[05/03 14:57:59    182s] #       c744f099580c60e20046b20c110530013e71e203d07c00a4f8c249233f14a4b55fa4625e
[05/03 14:57:59    182s] #       b62b6660c92f0077a5f46f093123267d0e210b229585e8f3c22deef0fb815ac7105d5e4d
[05/03 14:57:59    182s] #       a7176936994dee4c6694cb52d893a6fbd2ac4b4b27d75feadbabeab0dc55a79deaec0fd9
[05/03 14:57:59    182s] #       7b3309682df9066a6dd9b66813f626193fc686699f91fcea191907307aafbdbbdcd10741
[05/03 14:57:59    182s] #       b30f0d
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #RTESIG:78da95945b4fc24010857df6574c0a0f9800ee4cf7d27d44a389095e52d4d7a64ac12605
[05/03 14:57:59    182s] #       4cbb4df4dfbb266a402ab3f6f1ec97b3d33333dbeb3f5ea410a11d238e1aa42443b849d1
[05/03 14:57:59    182s] #       8a04d5888452a768337ff470161df7fab777f744025cdd163078da6caa21ccdfd7f9aa7c
[05/03 14:57:59    182s] #       8679b1c8dbca41533857ae9727dfb402018372ed8a655173746ce91fde8a0c4479eb3611
[05/03 14:57:59    182s] #       0c5c51aff3fa7df817aa08a295d7cbf3d679bc71b53f1c42db14f52f3411021679d5fc14
[05/03 14:57:59    182s] #       d1c598dd0c3a106b3488b150c27f3058549bdc75733681e8a55cbe1cae0a8590417e287c
[05/03 14:57:59    182s] #       e24c6d8844ec3f7a2801b9d5ba4e2646f053e20b136c61a814a830d0008e55006862a020
[05/03 14:57:59    182s] #       c744f099580c60e20046b20c110530013e71e203d07c00a4f8c249233f14a4b55fa4625e
[05/03 14:57:59    182s] #       b62b6660c92f0077a5f46f093123267d0e210b229585e8f3c22deef0fb815ac7105d5e4d
[05/03 14:57:59    182s] #       a7176936994dee4c6694cb52d893a6fbd2ac4b4b27d75feadbabeab0dc55a79deaec0fd9
[05/03 14:57:59    182s] #       7b3309682df9066a6dd9b66813f626193fc686699f91fcea191907307aafbdbbdcd10741
[05/03 14:57:59    182s] #       b30f0d
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] ### Time Record (Data Preparation) is installed.
[05/03 14:57:59    182s] #Start routing data preparation on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Minimum voltage of a net in the design = 0.000.
[05/03 14:57:59    182s] #Maximum voltage of a net in the design = 0.700.
[05/03 14:57:59    182s] #Voltage range [0.000 - 0.630] has 3227 nets.
[05/03 14:57:59    182s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 14:57:59    182s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 14:57:59    182s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 14:57:59    182s] ### Time Record (Cell Pin Access) is installed.
[05/03 14:57:59    182s] ### Time Record (Cell Pin Access) is uninstalled.
[05/03 14:57:59    182s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:57:59    182s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:57:59    182s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 14:57:59    182s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 14:57:59    182s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 14:57:59    182s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 14:57:59    182s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:57:59    182s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 14:57:59    182s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:57:59    182s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 14:57:59    182s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 14:57:59    182s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[05/03 14:57:59    182s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 14:57:59    182s] #Regenerating Ggrids automatically.
[05/03 14:57:59    182s] ### Time Record (Data Preparation) is uninstalled.
[05/03 14:57:59    182s] ### Time Record (Instance Pin Access) is installed.
[05/03 14:57:59    182s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 14:57:59    182s] #Using automatically generated G-grids.
[05/03 14:57:59    182s] #Done routing data preparation.
[05/03 14:57:59    182s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.29 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #Start instance access analysis using 1 thread...
[05/03 14:57:59    182s] #0 instance pins are hard to access
[05/03 14:57:59    182s] #Instance access analysis statistics:
[05/03 14:57:59    182s] ### Time Record (Instance Pin Access) is uninstalled.
[05/03 14:57:59    182s] #Cpu time = 00:00:00
[05/03 14:57:59    182s] #Elapsed time = 00:00:00
[05/03 14:57:59    182s] #Increased memory = 0.89 (MB)
[05/03 14:57:59    182s] #Total memory = 1686.18 (MB)
[05/03 14:57:59    182s] #Peak memory = 1838.57 (MB)
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Summary of active signal nets routing constraints set by OPT:
[05/03 14:57:59    182s] #	preferred routing layers      : 3
[05/03 14:57:59    182s] #	(M4)3 
[05/03 14:57:59    182s] #	preferred routing layer effort: 0
[05/03 14:57:59    182s] #	preferred extra space         : 0
[05/03 14:57:59    182s] #	preferred multi-cut via       : 0
[05/03 14:57:59    182s] #	avoid detour                  : 0
[05/03 14:57:59    182s] #	expansion ratio               : 0
[05/03 14:57:59    182s] #	net priority                  : 0
[05/03 14:57:59    182s] #	s2s control                   : 0
[05/03 14:57:59    182s] #	avoid chaining                : 0
[05/03 14:57:59    182s] #	inst-based stacking via       : 0
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Summary of active signal nets routing constraints set by USER:
[05/03 14:57:59    182s] #	preferred routing layers      : 0
[05/03 14:57:59    182s] #	preferred routing layer effort     : 0
[05/03 14:57:59    182s] #	preferred extra space              : 0
[05/03 14:57:59    182s] #	preferred multi-cut via            : 0
[05/03 14:57:59    182s] #	avoid detour                       : 0
[05/03 14:57:59    182s] #	net weight                         : 0
[05/03 14:57:59    182s] #	avoid chaining                     : 0
[05/03 14:57:59    182s] #	cell-based stacking via (required) : 0
[05/03 14:57:59    182s] #	cell-based stacking via (optional) : 0
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Start timing driven prevention iteration
[05/03 14:57:59    182s] ### td_prevention_read_timing_data starts on Sat May  3 14:57:59 2025 with memory = 1686.18 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #----------------------------------------------------
[05/03 14:57:59    182s] # Summary of active signal nets routing constraints
[05/03 14:57:59    182s] #+--------------------------+-----------+
[05/03 14:57:59    182s] #| Preferred Layer Effort   |         3 |
[05/03 14:57:59    182s] #+--------------------------+-----------+
[05/03 14:57:59    182s] #  Bottom Preferred Layer
[05/03 14:57:59    182s] #+----------------+----------+
[05/03 14:57:59    182s] #|      Layer     | OPT_LA   |
[05/03 14:57:59    182s] #+----------------+----------+
[05/03 14:57:59    182s] #| M4 (z=3)       |        3 |
[05/03 14:57:59    182s] #+----------------+----------+
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #----------------------------------------------------
[05/03 14:57:59    182s] #Done timing-driven prevention
[05/03 14:57:59    182s] ### Time Record (Special Wire Merging) is installed.
[05/03 14:57:59    182s] ### Time Record (Special Wire Merging) is uninstalled.
[05/03 14:57:59    182s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1686.80 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #Merging special wires: starts on Sat May  3 14:57:59 2025 with memory = 1686.80 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Connectivity extraction summary:
[05/03 14:57:59    182s] #27 routed net(s) are imported.
[05/03 14:57:59    182s] #3162 (84.98%) nets are without wires.
[05/03 14:57:59    182s] #532 nets are fixed|skipped|trivial (not extracted).
[05/03 14:57:59    182s] #Total number of nets = 3721.
[05/03 14:57:59    182s] ### Time Record (Global Routing) is installed.
[05/03 14:57:59    182s] ### build_merged_routing_blockage_rect_list starts on Sat May  3 14:57:59 2025 with memory = 1687.27 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### init_is_bin_blocked starts on Sat May  3 14:57:59 2025 with memory = 1687.27 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Finished routing data preparation on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Cpu time = 00:00:00
[05/03 14:57:59    182s] #Elapsed time = 00:00:00
[05/03 14:57:59    182s] #Increased memory = 0.24 (MB)
[05/03 14:57:59    182s] #Total memory = 1687.05 (MB)
[05/03 14:57:59    182s] #Peak memory = 1838.57 (MB)
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Start global routing on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Start global routing initialization on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Number of eco nets is 0
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Start global routing data preparation on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Start routing resource analysis on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### adjust_flow_cap starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### adjust_partial_route_blockage starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### set_via_blocked starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### copy_flow starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] #Routing resource analysis is done on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] ### report_flow_cap starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #  Resource Analysis:
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/03 14:57:59    182s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/03 14:57:59    182s] #  --------------------------------------------------------------
[05/03 14:57:59    182s] #  M1             V         989         655        9492    98.18%
[05/03 14:57:59    182s] #  M2             H         693         476        9492    41.01%
[05/03 14:57:59    182s] #  M3             V         989         655        9492    38.06%
[05/03 14:57:59    182s] #  M4             H         919           0        9492     1.26%
[05/03 14:57:59    182s] #  M5             V        1208           0        9492     0.00%
[05/03 14:57:59    182s] #  M6             H         316         103        9492     9.52%
[05/03 14:57:59    182s] #  M7             V         424         133        9492     9.73%
[05/03 14:57:59    182s] #  --------------------------------------------------------------
[05/03 14:57:59    182s] #  Total                   5539      24.11%       66444    28.25%
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #  27 nets (0.73%) with 1 preferred extra spacing.
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### analyze_m2_tracks starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### report_initial_resource starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### mark_pg_pins_accessibility starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### set_net_region starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Global routing data preparation is done on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] ### prepare_level starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### init level 1 starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### Level 1 hgrid = 113 X 84
[05/03 14:57:59    182s] ### prepare_level_flow starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Global routing initialization is done on Sat May  3 14:57:59 2025
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Skip 1/3 round for no nets in the round...
[05/03 14:57:59    182s] #Route nets in 2/3 round...
[05/03 14:57:59    182s] #start global routing iteration 1...
[05/03 14:57:59    182s] ### init_flow_edge starts on Sat May  3 14:57:59 2025 with memory = 1688.54 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### cal_flow starts on Sat May  3 14:57:59 2025 with memory = 1691.92 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### routing at level 1 (topmost level) iter 0
[05/03 14:57:59    182s] ### measure_qor starts on Sat May  3 14:57:59 2025 with memory = 1692.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### measure_congestion starts on Sat May  3 14:57:59 2025 with memory = 1692.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### routing at level 1 (topmost level) iter 1
[05/03 14:57:59    182s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #start global routing iteration 2...
[05/03 14:57:59    182s] ### measure_qor starts on Sat May  3 14:57:59 2025 with memory = 1692.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### measure_congestion starts on Sat May  3 14:57:59 2025 with memory = 1692.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    182s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] #
[05/03 14:57:59    182s] #Route nets in 3/3 round...
[05/03 14:57:59    182s] #start global routing iteration 3...
[05/03 14:57:59    182s] ### init_flow_edge starts on Sat May  3 14:57:59 2025 with memory = 1692.09 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### cal_flow starts on Sat May  3 14:57:59 2025 with memory = 1692.27 (MB), peak = 1838.57 (MB)
[05/03 14:57:59    182s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:57:59    182s] ### routing at level 1 (topmost level) iter 0
[05/03 14:58:00    183s] ### measure_qor starts on Sat May  3 14:58:00 2025 with memory = 1698.94 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### measure_congestion starts on Sat May  3 14:58:00 2025 with memory = 1698.94 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1698.94 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #start global routing iteration 4...
[05/03 14:58:00    183s] ### routing at level 1 (topmost level) iter 1
[05/03 14:58:00    183s] ### measure_qor starts on Sat May  3 14:58:00 2025 with memory = 1699.46 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### measure_congestion starts on Sat May  3 14:58:00 2025 with memory = 1699.46 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.46 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] ### route_end starts on Sat May  3 14:58:00 2025 with memory = 1699.46 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
[05/03 14:58:00    183s] #Total number of routable nets = 3189.
[05/03 14:58:00    183s] #Total number of nets in the design = 3721.
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #3162 routable nets have only global wires.
[05/03 14:58:00    183s] #27 routable nets have only detail routed wires.
[05/03 14:58:00    183s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 14:58:00    183s] #27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #Routed nets constraints summary:
[05/03 14:58:00    183s] #------------------------------------------
[05/03 14:58:00    183s] #        Rules   Pref Layer   Unconstrained  
[05/03 14:58:00    183s] #------------------------------------------
[05/03 14:58:00    183s] #      Default            3            3159  
[05/03 14:58:00    183s] #------------------------------------------
[05/03 14:58:00    183s] #        Total            3            3159  
[05/03 14:58:00    183s] #------------------------------------------
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #Routing constraints summary of the whole design:
[05/03 14:58:00    183s] #-------------------------------------------------------------
[05/03 14:58:00    183s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/03 14:58:00    183s] #-------------------------------------------------------------
[05/03 14:58:00    183s] #      Default                 27            3            3159  
[05/03 14:58:00    183s] #-------------------------------------------------------------
[05/03 14:58:00    183s] #        Total                 27            3            3159  
[05/03 14:58:00    183s] #-------------------------------------------------------------
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] ### cal_base_flow starts on Sat May  3 14:58:00 2025 with memory = 1699.46 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### init_flow_edge starts on Sat May  3 14:58:00 2025 with memory = 1699.46 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### cal_flow starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### report_overcon starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s]   Flow/Cap[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #          --------------       OverCon          
[05/03 14:58:00    183s] #                  #Gcell    %Gcell
[05/03 14:58:00    183s] #     Layer           (1)   OverCon
[05/03 14:58:00    183s] #  --------------------------------
[05/03 14:58:00    183s] #  M2           0.18        1(0.02%)   (0.02%)
     0.14  [05/03 14:58:00    183s] #  M3            0(0.00%)   (0.00%)
[05/03 14:58:00    183s] #  M4           0.06        0(0.00%)   (0.00%)
     0.02  [05/03 14:58:00    183s] #  M5            0(0.00%)   (0.00%)
[05/03 14:58:00    183s] #  M6           0.01        0(0.00%)   (0.00%)     0.00  
[05/03 14:58:00    183s] #  M7            0(0.00%)   (0.00%)--------------
[05/03 14:58:00    183s] #  --------------------------------
[05/03 14:58:00    183s] #     Total      1(0.00%)   (0.00%)
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/03 14:58:00    183s] #  Overflow after GR: 0.00% H + 0.00% V
[05/03 14:58:00    183s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### cal_base_flow starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### init_flow_edge starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### cal_flow starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### export_cong_map starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### PDZT_Export::export_cong_map starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### import_cong_map starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] #Hotspot report including placement blocked areas
[05/03 14:58:00    183s] OPERPROF: Starting HotSpotCal at level 1, MEM:1768.9M
[05/03 14:58:00    183s] [hotspot] +------------+---------------+---------------+
[05/03 14:58:00    183s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/03 14:58:00    183s] [hotspot] +------------+---------------+---------------+
[05/03 14:58:00    183s] [hotspot] |    M2(H)   |          0.00 |          0.00 |
[05/03 14:58:00    183s] [hotspot] |    M3(V)   |          0.00 |          0.00 |
[05/03 14:58:00    183s] [hotspot] |    M4(H)   |          2.00 |          7.00 |
[05/03 14:58:00    183s] [hotspot] |    M5(V)   |          0.00 |          0.00 |
[05/03 14:58:00    183s] [hotspot] |    M6(H)   |          0.00 |          0.00 |
[05/03 14:58:00    183s] [hotspot] |    M7(V)   |          0.00 |          0.00 |
[05/03 14:58:00    183s] [hotspot] +------------+---------------+---------------+
[05/03 14:58:00    183s] [hotspot] |   worst    | (M4)     2.00 | (M4)     7.00 |
[05/03 14:58:00    183s] [hotspot] +------------+---------------+---------------+
[05/03 14:58:00    183s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:58:00    183s] [hotspot] | all layers |          0.00 |          0.00 |
[05/03 14:58:00    183s] [hotspot] +------------+---------------+---------------+
[05/03 14:58:00    183s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:58:00    183s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:58:00    183s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:1768.9M
[05/03 14:58:00    183s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### update starts on Sat May  3 14:58:00 2025 with memory = 1702.58 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] #Complete Global Routing.
[05/03 14:58:00    183s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 14:58:00    183s] #Total wire length = 40467 um.
[05/03 14:58:00    183s] #Total half perimeter of net bounding box = 41918 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M2 = 12112 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M3 = 15758 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M4 = 8972 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M5 = 2884 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M6 = 615 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M7 = 126 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:58:00    183s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:58:00    183s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:58:00    183s] #Total number of vias = 17322
[05/03 14:58:00    183s] #Up-Via Summary (total 17322):
[05/03 14:58:00    183s] #           
[05/03 14:58:00    183s] #-----------------------
[05/03 14:58:00    183s] # M1               9050
[05/03 14:58:00    183s] # M2               6646
[05/03 14:58:00    183s] # M3                931
[05/03 14:58:00    183s] # M4                615
[05/03 14:58:00    183s] # M5                 62
[05/03 14:58:00    183s] # M6                 18
[05/03 14:58:00    183s] #-----------------------
[05/03 14:58:00    183s] #                 17322 
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #Total number of involved regular nets 639
[05/03 14:58:00    183s] #Maximum src to sink distance  222.7
[05/03 14:58:00    183s] #Average of max src_to_sink distance  33.5
[05/03 14:58:00    183s] #Average of ave src_to_sink distance  23.7
[05/03 14:58:00    183s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### report_overcon starts on Sat May  3 14:58:00 2025 with memory = 1703.04 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### report_overcon starts on Sat May  3 14:58:00 2025 with memory = 1703.04 (MB), peak = 1838.57 (MB)
[05/03 14:58:00    183s] #Max overcon = 1 tracks.
[05/03 14:58:00    183s] #Total overcon = 0.00%.
[05/03 14:58:00    183s] #Worst layer Gcell overcon rate = 0.00%.
[05/03 14:58:00    183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #Global routing statistics:
[05/03 14:58:00    183s] #Cpu time = 00:00:01
[05/03 14:58:00    183s] #Elapsed time = 00:00:01
[05/03 14:58:00    183s] #Increased memory = 15.99 (MB)
[05/03 14:58:00    183s] #Total memory = 1703.04 (MB)
[05/03 14:58:00    183s] #Peak memory = 1838.57 (MB)
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #Finished global routing on [05/03 14:58:00    183s] ### Time Record (Global Routing) is uninstalled.
Sat May  3 14:58:00 2025
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] #
[05/03 14:58:00    183s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:00    183s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:00    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.13 (MB)[05/03 14:58:00    183s] ### Time Record (Track Assignment) is installed.
, peak = 1838.57 (MB)
[05/03 14:58:00    183s] #Start Track Assignment.
[05/03 14:58:00    183s] #Done with 4206 horizontal wires in 1 hboxes and 4022 vertical wires in 1 hboxes.
[05/03 14:58:01    183s] #Done with 882 horizontal wires in 1 hboxes and 649 vertical wires in 1 hboxes.
[05/03 14:58:01    183s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/03 14:58:01    183s] #
[05/03 14:58:01    183s] #Track assignment summary:
[05/03 14:58:01    183s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/03 14:58:01    183s] #------------------------------------------------------------------------
[05/03 14:58:01    183s] # M2         11381.49 	  0.04%  	  0.00% 	  0.01%
[05/03 14:58:01    183s] # M3         14041.69 	  0.04%  	  0.00% 	  0.01%
[05/03 14:58:01    183s] # M4          8109.74 	  0.00%  	  0.00% 	  0.00%
[05/03 14:58:01    183s] # M5          2510.97 	  0.00%  	  0.00% 	  0.00%
[05/03 14:58:01    183s] # M6           618.95 	  0.00%  	  0.00% 	  0.00%
[05/03 14:58:01    183s] # M7           125.21 	  0.00%  	  0.00% 	  0.00%
[05/03 14:58:01    183s] #------------------------------------------------------------------------
[05/03 14:58:01    183s] # All       36788.05  	  0.03% 	  0.00% 	  0.00%
[05/03 14:58:01    183s] #Complete Track Assignment.
[05/03 14:58:01    183s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 14:58:01    183s] #Total wire length = 40888 um.
[05/03 14:58:01    183s] #Total half perimeter of net bounding box = 41918 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M2 = 12466 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M3 = 15702 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M4 = 9065 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M5 = 2908 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M6 = 622 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M7 = 124 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:58:01    183s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:58:01    183s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:58:01    183s] #Total number of vias = 17322
[05/03 14:58:01    183s] #Up-Via Summary (total 17322):
[05/03 14:58:01    183s] #           
[05/03 14:58:01    183s] #-----------------------
[05/03 14:58:01    183s] # M1               9050
[05/03 14:58:01    183s] # M2               6646
[05/03 14:58:01    183s] # M3                931
[05/03 14:58:01    183s] # M4                615
[05/03 14:58:01    183s] # M5                 62
[05/03 14:58:01    183s] # M6                 18
[05/03 14:58:01    183s] #-----------------------
[05/03 14:58:01    183s] #                 17322 
[05/03 14:58:01    183s] #
[05/03 14:58:01    183s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:01    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1705.63 (MB), peak = 1838.57 (MB)
[05/03 14:58:01    183s] #
[05/03 14:58:01    183s] #number of short segments in preferred routing layers
[05/03 14:58:01    183s] #	M4        M5        Total 
[05/03 14:58:01    183s] #	7         2         9         
[05/03 14:58:01    183s] #
[05/03 14:58:01    183s] #Start post global route fixing for timing critical nets ...
[05/03 14:58:01    183s] #
[05/03 14:58:01    183s] ### update_timing_after_routing starts on Sat May  3 14:58:01 2025 with memory = 1705.63 (MB), peak = 1838.57 (MB)
[05/03 14:58:01    183s] ### Time Record (Timing Data Generation) is installed.
[05/03 14:58:01    183s] #* Updating design timing data...
[05/03 14:58:01    183s] #Extracting RC...
[05/03 14:58:01    183s] Un-suppress "**WARN ..." messages.
[05/03 14:58:01    183s] #
[05/03 14:58:01    183s] #Start tQuantus RC extraction...
[05/03 14:58:01    183s] #Extract in track assign mode
[05/03 14:58:01    183s] #Start building rc corner(s)...
[05/03 14:58:01    183s] #Number of RC Corner = 2
[05/03 14:58:01    183s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 14:58:01    183s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 14:58:01    183s] #LISD -> M1 (1)
[05/03 14:58:01    183s] #M1 -> M2 (2)
[05/03 14:58:01    183s] #M2 -> M3 (3)
[05/03 14:58:01    183s] #M3 -> M4 (4)
[05/03 14:58:01    183s] #M4 -> M5 (5)
[05/03 14:58:01    183s] #M5 -> M6 (6)
[05/03 14:58:01    183s] #M6 -> M7 (7)
[05/03 14:58:01    183s] #M7 -> M8 (8)
[05/03 14:58:01    183s] #M8 -> M9 (9)
[05/03 14:58:01    183s] #M9 -> Pad (10)
[05/03 14:58:01    183s] #SADV_On
[05/03 14:58:01    183s] # Corner(s) : 
[05/03 14:58:01    183s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 14:58:01    183s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 14:58:02    184s] # Corner id: 0
[05/03 14:58:02    184s] # Layout Scale: 1.000000
[05/03 14:58:02    184s] # Has Metal Fill model: yes
[05/03 14:58:02    184s] # Temperature was set
[05/03 14:58:02    184s] # Temperature : 0.000000
[05/03 14:58:02    184s] # Ref. Temp   : 25.000000
[05/03 14:58:02    184s] # Corner id: 1
[05/03 14:58:02    184s] # Layout Scale: 1.000000
[05/03 14:58:02    184s] # Has Metal Fill model: yes
[05/03 14:58:02    184s] # Temperature was set
[05/03 14:58:02    184s] # Temperature : 100.000000
[05/03 14:58:02    184s] # Ref. Temp   : 25.000000
[05/03 14:58:02    184s] #SADV_Off
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[1] tech width 288 != ict width 400.0
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[4] tech width 384 != ict width 288.0
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[6] tech width 512 != ict width 384.0
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[8] tech width 640 != ict width 512.0
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 14:58:02    184s] #
[05/03 14:58:02    184s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 14:58:02    184s] #total pattern=220 [20, 605]
[05/03 14:58:02    184s] #Generating the tQuantus model file automatically.
[05/03 14:58:02    184s] #num_tile=17896 avg_aspect_ratio=1.214344 
[05/03 14:58:02    184s] #Vertical num_row 49 per_row= 360 halo= 49000 
[05/03 14:58:02    184s] #hor_num_col = 84 final aspect_ratio= 1.233289
[05/03 14:58:28    201s] #Build RC corners: cpu time = 00:00:17, elapsed time = 00:00:28, memory = 1889.96 (MB), peak = 1889.96 (MB)
[05/03 14:58:30    202s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:30    202s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:30    202s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:30    202s] #
[05/03 14:58:30    202s] #Start Post Track Assignment Wire Spread.
[05/03 14:58:30    202s] #Done with 856 horizontal wires in 1 hboxes and 702 vertical wires in 1 hboxes.
[05/03 14:58:30    202s] #Complete Post Track Assignment Wire Spread.
[05/03 14:58:30    202s] #
[05/03 14:58:30    202s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:30    202s] #Length limit = 200 pitches
[05/03 14:58:30    202s] #opt mode = 2
[05/03 14:58:30    202s] #Init Design Signature = 1771220697
[05/03 14:58:30    202s] #Start generate extraction boxes.
[05/03 14:58:30    202s] #
[05/03 14:58:30    202s] #Extract using 30 x 30 Hboxes
[05/03 14:58:30    202s] #5x4 initial hboxes
[05/03 14:58:30    202s] #Use area based hbox pruning.
[05/03 14:58:30    202s] #0/0 hboxes pruned.
[05/03 14:58:30    202s] #Complete generating extraction boxes.
[05/03 14:58:30    202s] #Extract 8 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
[05/03 14:58:30    202s] #Process 0 special clock nets for rc extraction
[05/03 14:58:30    202s] #0 temporary NDR added
[05/03 14:58:30    202s] #Total 3187 nets were built. 185 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/03 14:58:30    203s] #Run Statistics for Extraction:
[05/03 14:58:30    203s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/03 14:58:30    203s] #   Increased memory =    11.55 (MB), total memory =  1752.26 (MB), peak memory =  1890.57 (MB)
[05/03 14:58:30    203s] #
[05/03 14:58:30    203s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/03 14:58:30    203s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.66 (MB), peak = 1890.57 (MB)
[05/03 14:58:30    203s] #RC Statistics: 0 Res, 7784 Ground Cap, 0 XCap (Edge to Edge)
[05/03 14:58:30    203s] #Start writing rcdb into /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d
[05/03 14:58:31    203s] 2025/05/03 14:58:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:58:31    203s] 2025/05/03 14:58:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:58:31    203s] #Finish writing rcdb with 17641 nodes, 14454 edges, and 0 xcaps
[05/03 14:58:31    203s] #185 inserted nodes are removed
[05/03 14:58:31    203s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:31    203s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:31    203s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:31    203s] #Remove Post Track Assignment Wire Spread
[05/03 14:58:31    203s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:31    203s] Restoring parasitic data from file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d' ...
[05/03 14:58:31    203s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d' for reading (mem: 1958.184M)
[05/03 14:58:31    203s] Reading RCDB with compressed RC data.
[05/03 14:58:31    203s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d' for content verification (mem: 1958.184M)
[05/03 14:58:31    203s] Reading RCDB with compressed RC data.
[05/03 14:58:31    203s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d': 0 access done (mem: 1958.184M)
[05/03 14:58:31    203s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d': 0 access done (mem: 1958.184M)
[05/03 14:58:31    203s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1958.184M)
[05/03 14:58:31    203s] Following multi-corner parasitics specified:
[05/03 14:58:31    203s] 	/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d (rcdb)
[05/03 14:58:31    203s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d' for reading (mem: 1958.184M)
[05/03 14:58:31    203s] Reading RCDB with compressed RC data.
[05/03 14:58:31    203s] 		Cell MSDAP has rcdb /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d specified
[05/03 14:58:31    203s] Cell MSDAP, hinst 
[05/03 14:58:31    203s] processing rcdb (/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d) for hinst (top) of cell (MSDAP);
[05/03 14:58:31    203s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d': 0 access done (mem: 1958.184M)
[05/03 14:58:31    203s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1934.184M)
[05/03 14:58:31    203s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_8ZGeLt.rcdb.d/MSDAP.rcdb.d' for reading (mem: 1934.184M)
[05/03 14:58:31    203s] Reading RCDB with compressed RC data.
[05/03 14:58:31    203s] 2025/05/03 14:58:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:58:31    203s] 2025/05/03 14:58:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:58:31    203s] 2025/05/03 14:58:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:58:31    203s] 2025/05/03 14:58:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:58:31    203s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_8ZGeLt.rcdb.d/MSDAP.rcdb.d': 0 access done (mem: 1934.184M)
[05/03 14:58:31    203s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1934.184M)
[05/03 14:58:31    203s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1934.184M)
[05/03 14:58:31    203s] #
[05/03 14:58:31    203s] #Restore RCDB.
[05/03 14:58:31    203s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:31    203s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:31    203s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:31    203s] #Remove Post Track Assignment Wire Spread
[05/03 14:58:31    203s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:31    203s] #Final Design Signature = -101127978
[05/03 14:58:31    203s] #
[05/03 14:58:31    203s] #Complete tQuantus RC extraction.
[05/03 14:58:31    203s] #Cpu time = 00:00:20
[05/03 14:58:31    203s] #Elapsed time = 00:00:30
[05/03 14:58:31    203s] #Increased memory = 40.52 (MB)
[05/03 14:58:31    203s] #Total memory = 1746.16 (MB)
[05/03 14:58:31    203s] #Peak memory = 1890.57 (MB)
[05/03 14:58:31    203s] #
[05/03 14:58:31    203s] Un-suppress "**WARN ..." messages.
[05/03 14:58:31    203s] #RC Extraction Completed...
[05/03 14:58:31    203s] ### update_timing starts on Sat May  3 14:58:31 2025 with memory = 1746.16 (MB), peak = 1890.57 (MB)
[05/03 14:58:31    203s] ### generate_timing_data starts on Sat May  3 14:58:31 2025 with memory = 1746.22 (MB), peak = 1890.57 (MB)
[05/03 14:58:31    203s] #Reporting timing...
[05/03 14:58:31    203s] ### report_timing starts on Sat May  3 14:58:31 2025 with memory = 1781.82 (MB), peak = 1890.57 (MB)
[05/03 14:58:31    203s] ###############################################################
[05/03 14:58:31    203s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/03 14:58:31    203s] #  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
[05/03 14:58:31    203s] #  Generated on:      Sat May  3 14:58:31 2025
[05/03 14:58:31    203s] #  Design:            MSDAP
[05/03 14:58:31    203s] #  Command:           route_design
[05/03 14:58:31    203s] ###############################################################
[05/03 14:58:31    204s] End AAE Lib Interpolated Model. (MEM=1979.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:58:31    204s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_8ZGeLt.rcdb.d/MSDAP.rcdb.d' for reading (mem: 1980.090M)
[05/03 14:58:31    204s] Reading RCDB with compressed RC data.
[05/03 14:58:31    204s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1982.1M)
[05/03 14:58:32    204s] Total number of fetched objects 3252
[05/03 14:58:32    204s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:58:32    204s] AAE_INFO-618: Total number of nets in the design is 3721,  86.7 percent of the nets selected for SI analysis
[05/03 14:58:32    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:58:32    204s] End delay calculation. (MEM=2029.79 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 14:58:32    205s] End AAE Lib Interpolated Model. (MEM=1997.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:58:32    205s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/03 14:58:32    205s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3252. 
[05/03 14:58:32    205s] Total number of fetched objects 3252
[05/03 14:58:32    205s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:58:32    205s] AAE_INFO-618: Total number of nets in the design is 3721,  0.2 percent of the nets selected for SI analysis
[05/03 14:58:32    205s] End delay calculation. (MEM=2012.06 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 14:58:32    205s] Path 1: MET (14983.007 ps) Setup Check with Pin shiftL/tempreg_reg[38]/CLK->D
[05/03 14:58:32    205s]                View: PVT_0P63V_100C.setup_view
[05/03 14:58:32    205s]               Group: reg2reg
[05/03 14:58:32    205s]          Startpoint: (R) Data_mem_L/mem_0_0/CE
[05/03 14:58:32    205s]               Clock: (R) Sclk
[05/03 14:58:32    205s]            Endpoint: (F) shiftL/tempreg_reg[38]/D
[05/03 14:58:32    205s]               Clock: (F) Sclk
[05/03 14:58:32    205s] 
[05/03 14:58:32    205s]                          Capture       Launch
[05/03 14:58:32    205s]          Clock Edge:+  16666.650        0.000
[05/03 14:58:32    205s]         Src Latency:+    -85.455      -78.947
[05/03 14:58:32    205s]         Net Latency:+     78.100 (P)   70.600 (P)
[05/03 14:58:32    205s]             Arrival:=  16659.295       -8.347
[05/03 14:58:32    205s] 
[05/03 14:58:32    205s]               Setup:-      7.436
[05/03 14:58:32    205s]         Uncertainty:-    100.000
[05/03 14:58:32    205s]         Cppr Adjust:+      0.000
[05/03 14:58:32    205s]       Required Time:=  16551.859
[05/03 14:58:32    205s]        Launch Clock:=     -8.347
[05/03 14:58:32    205s]           Data Path:+   1577.200
[05/03 14:58:32    205s]               Slack:=  14983.007
[05/03 14:58:32    205s]      +---------------------------------------------------------------------------------------------------------------------------------------+ 
[05/03 14:58:32    205s]      |               Timing Point                | Flags |   Arc    | Edge |          Cell           | Fanout |  Trans  |  Delay  |  Arrival | 
[05/03 14:58:32    205s]      |                                           |       |          |      |                         |        |  (ps)   |  (ps)   |   (ps)   | 
[05/03 14:58:32    205s]      |-------------------------------------------+-------+----------+------+-------------------------+--------+---------+---------+----------| 
[05/03 14:58:32    205s]      | Data_mem_L/mem_0_0/CE                     |       | CE       |  R   | (arrival)               |      1 |  20.900 |         |   -8.345 | 
[05/03 14:58:32    205s]      | Data_mem_L/mem_0_0/O[0]                   |       | CE->O[0] |  R   | SRAM1RW256x8            |      1 |  20.900 | 178.500 |  170.155 | 
[05/03 14:58:32    205s]      | Data_mem_L/g1509__5477/Y                  |       | B->Y     |  R   | AND2x2_ASAP7_75t_SL     |      1 |  23.200 |  20.500 |  190.655 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g921__6417/Y     |       | A->Y     |  R   | XOR2xp5_ASAP7_75t_SL    |      2 |  22.400 |  37.400 |  228.056 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g912__7482/Y     |       | B->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      1 |  94.700 |  21.600 |  249.655 | 
[05/03 14:58:32    205s]      | addL/FE_PHC264_sub_6_75_Y_add_6_39_n_43/Y |       | A->Y     |  F   | HB4xp67_ASAP7_75t_SRAM  |      2 |  70.000 | 171.300 |  420.955 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g899/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  66.000 |  22.600 |  443.555 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g886__9315/Y     |       | C->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  36.100 |  21.700 |  465.254 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g883__7482/Y     |       | C->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  57.400 |  33.300 |  498.554 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g880__1881/Y     |       | C->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  68.500 |  25.000 |  523.554 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g878__6131/Y     |       | C->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  59.000 |  32.800 |  556.354 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g875__8246/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  67.600 |  25.500 |  581.854 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g873__5122/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  54.000 |  33.900 |  615.754 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g870__2802/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  66.600 |  26.400 |  642.153 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g868__1617/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  54.300 |  33.600 |  675.754 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g865__6783/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  65.000 |  26.600 |  702.354 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g863__5526/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  55.700 |  34.200 |  736.555 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g860__4319/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  66.900 |  27.100 |  763.655 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g858__6260/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  56.000 |  35.500 |  799.155 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g855__2398/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  68.200 |  27.900 |  827.056 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g853__5477/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  55.100 |  33.100 |  860.155 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g850__7410/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  63.500 |  25.900 |  886.056 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g849/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  84.200 |  19.100 |  905.155 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g847__1666/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  32.900 |  20.600 |  925.755 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g846/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  81.900 |  21.000 |  946.755 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g844__2883/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  35.100 |  20.800 |  967.555 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g843/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  81.600 |  18.800 |  986.354 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g841__9315/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  32.300 |  20.900 | 1007.254 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g840/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  82.600 |  21.100 | 1028.354 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g838__4733/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  35.200 |  20.800 | 1049.153 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g837/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  81.600 |  18.800 | 1067.953 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g835__5115/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  32.300 |  21.500 | 1089.453 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g834/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  83.700 |  19.000 | 1108.453 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g832__6131/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  32.800 |  19.700 | 1128.153 | 
[05/03 14:58:32    205s]      | addL/sub_6_75_Y_add_6_39_g828__5122/Y     |       | B->Y     |  R   | XNOR2xp5_ASAP7_75t_SL   |      1 |  80.200 |  29.000 | 1157.153 | 
[05/03 14:58:32    205s]      | FE_PHC347_sum_L_38/Y                      |       | A->Y     |  R   | HB4xp67_ASAP7_75t_SRAM  |      2 |  47.500 | 131.900 | 1289.054 | 
[05/03 14:58:32    205s]      | shiftL/g1827/Y                            |       | C2->Y    |  F   | AOI222xp33_ASAP7_75t_SL |      1 |  56.400 |  24.100 | 1313.153 | 
[05/03 14:58:32    205s]      | shiftL/FE_PHC819_n_45/Y                   |       | A->Y     |  F   | HB3xp67_ASAP7_75t_R     |      1 | 123.400 | 115.100 | 1428.253 | 
[05/03 14:58:32    205s]      | shiftL/FE_PHC462_n_45/Y                   |       | A->Y     |  F   | HB4xp67_ASAP7_75t_SRAM  |      1 |  32.800 | 140.600 | 1568.853 | 
[05/03 14:58:32    205s]      | shiftL/tempreg_reg[38]/D                  |       | D        |  F   | DFFLQNx1_ASAP7_75t_SL   |      1 |  45.700 |   0.000 | 1568.853 | 
[05/03 14:58:32    205s]      +---------------------------------------------------------------------------------------------------------------------------------------+ 
[05/03 14:58:32    205s] 
[05/03 14:58:32    205s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:32    205s] ###############################################################
[05/03 14:58:32    205s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/03 14:58:32    205s] #  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
[05/03 14:58:32    205s] #  Generated on:      Sat May  3 14:58:32 2025
[05/03 14:58:32    205s] #  Design:            MSDAP
[05/03 14:58:32    205s] #  Command:           route_design
[05/03 14:58:32    205s] ###############################################################
[05/03 14:58:32    205s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1.00, clk period 33333.30
[05/03 14:58:32    205s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1737.10 (MB), peak = 1890.57 (MB)
[05/03 14:58:32    205s] #Library Standard Delay: 2.60ps
[05/03 14:58:32    205s] #Slack threshold: 0.00ps
[05/03 14:58:32    205s] ### generate_cdm_net_timing starts on Sat May  3 14:58:32 2025 with memory = 1737.10 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:33    205s] ###############################################################
[05/03 14:58:33    205s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/03 14:58:33    205s] #  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
[05/03 14:58:33    205s] #  Generated on:      Sat May  3 14:58:33 2025
[05/03 14:58:33    205s] #  Design:            MSDAP
[05/03 14:58:33    205s] #  Command:           route_design
[05/03 14:58:33    205s] ###############################################################
[05/03 14:58:33    205s] ### get_cap_violations starts on Sat May  3 14:58:33 2025 with memory = 1737.11 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] #*** Analyzed 0 timing critical paths
[05/03 14:58:33    205s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:33    205s] ### get_max_trans_slack starts on Sat May  3 14:58:33 2025 with memory = 1737.11 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:33    205s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.11 (MB)[05/03 14:58:33    205s] ### Use bna from skp: 0
, peak = 1890.57 (MB)
[05/03 14:58:33    205s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.16 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] ### cache starts on Sat May  3 14:58:33 2025 with memory = 1737.16 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] ### cache cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:33    205s] Worst slack reported in the design = 32600.798828 (late)
[05/03 14:58:33    205s] 
[05/03 14:58:33    205s] *** writeDesignTiming (0:00:00.1) ***
[05/03 14:58:33    205s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.66 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] Un-suppress "**WARN ..." messages.
[05/03 14:58:33    205s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:33    205s] ### run_free_timing_graph starts on Sat May  3 14:58:33 2025 with memory = 1737.79 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/03 14:58:33    205s] ### run_build_timing_graph starts on Sat May  3 14:58:33 2025 with memory = 1807.44 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] MSDAP
[05/03 14:58:33    205s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:33    205s] #Number of victim nets: 0
[05/03 14:58:33    205s] #Number of aggressor nets: 0
[05/03 14:58:33    205s] #Number of weak nets: 0
[05/03 14:58:33    205s] #Number of critical nets: 0
[05/03 14:58:33    205s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/03 14:58:33    205s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/03 14:58:33    205s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/03 14:58:33    205s] #Total number of nets: 3187
[05/03 14:58:33    205s] ### update_timing cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:33    205s] ### Time Record (Timing Data Generation) is uninstalled.
[05/03 14:58:33    205s] ### update_timing_after_routing cpu:00:00:22, real:00:00:33, mem:1.7 GB, peak:1.8 GB
[05/03 14:58:33    205s] #Total number of significant detoured timing critical nets is 0
[05/03 14:58:33    205s] #Total number of selected detoured timing critical nets is 0
[05/03 14:58:33    205s] #
[05/03 14:58:33    205s] #----------------------------------------------------
[05/03 14:58:33    205s] # Summary of active signal nets routing constraints
[05/03 14:58:33    205s] #+--------------------------+-----------+
[05/03 14:58:33    205s] #| Preferred Layer Effort   |         3 |
[05/03 14:58:33    205s] #+--------------------------+-----------+
[05/03 14:58:33    205s] #  Bottom Preferred Layer
[05/03 14:58:33    205s] #+----------------+----------+
[05/03 14:58:33    205s] #|      Layer     | OPT_LA   |
[05/03 14:58:33    205s] #+----------------+----------+
[05/03 14:58:33    205s] #| M4 (z=3)       |        3 |
[05/03 14:58:33    205s] #+----------------+----------+
[05/03 14:58:33    205s] #
[05/03 14:58:33    205s] #----------------------------------------------------
[05/03 14:58:33    205s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:33    205s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:33    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.68 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    205s] #* Importing design timing data...
[05/03 14:58:33    205s] #Number of victim nets: 0
[05/03 14:58:33    205s] #Number of aggressor nets: 0
[05/03 14:58:33    205s] #Number of weak nets: 0
[05/03 14:58:33    205s] #Number of critical nets: 0
[05/03 14:58:33    205s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/03 14:58:33    205s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/03 14:58:33    205s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/03 14:58:33    205s] #Total number of nets: 3187
[05/03 14:58:33    205s] ### Time Record (Track Assignment) is installed.
[05/03 14:58:33    205s] #
[05/03 14:58:33    205s] #timing driven effort level: 3
[05/03 14:58:33    205s] #Start Track Assignment With Timing Driven.
[05/03 14:58:33    205s] #Done with 102 horizontal wires in 1 hboxes and 152 vertical wires in 1 hboxes.
[05/03 14:58:33    206s] #Done with 16 horizontal wires in 1 hboxes and 18 vertical wires in 1 hboxes.
[05/03 14:58:33    206s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/03 14:58:33    206s] #
[05/03 14:58:33    206s] #Track assignment summary:
[05/03 14:58:33    206s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/03 14:58:33    206s] #------------------------------------------------------------------------
[05/03 14:58:33    206s] # M2         11353.59 	  0.03%  	  0.00% 	  0.01%
[05/03 14:58:33    206s] # M3         14033.18 	  0.03%  	  0.00% 	  0.00%
[05/03 14:58:33    206s] # M4          8114.01 	  0.00%  	  0.00% 	  0.00%
[05/03 14:58:33    206s] # M5          2512.77 	  0.00%  	  0.00% 	  0.00%
[05/03 14:58:33    206s] # M6           618.95 	  0.00%  	  0.00% 	  0.00%
[05/03 14:58:33    206s] # M7           125.21 	  0.00%  	  0.00% 	  0.00%
[05/03 14:58:33    206s] #------------------------------------------------------------------------
[05/03 14:58:33    206s] # All       36757.71  	  0.02% 	  0.00% 	  0.00%
[05/03 14:58:33    206s] #Complete Track Assignment With Timing Driven.
[05/03 14:58:33    206s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 14:58:33    206s] #Total wire length = 40770 um.
[05/03 14:58:33    206s] #Total half perimeter of net bounding box = 41918 um.
[05/03 14:58:33    206s] #Total wire length on LAYER M1 = 0 um.
[05/03 14:58:33    206s] #Total wire length on LAYER M2 = 12429 um.
[05/03 14:58:33    206s] #Total wire length on LAYER M3 = 15641 um.
[05/03 14:58:33    206s] #Total wire length on LAYER M4 = 9051 um.
[05/03 14:58:33    206s] ### Time Record (Track Assignment) is uninstalled.
[05/03 14:58:33    206s] #Total wire length on LAYER M5 = 2904 um.
[05/03 14:58:33    206s] #Total wire length on LAYER M6 = 621 um.
[05/03 14:58:33    206s] #Total wire length on LAYER M7 = 124 um.
[05/03 14:58:33    206s] #Total wire length on LAYER M8 = 0 um.
[05/03 14:58:33    206s] #Total wire length on LAYER M9 = 0 um.
[05/03 14:58:33    206s] #Total wire length on LAYER Pad = 0 um.
[05/03 14:58:33    206s] #Total number of vias = 17322
[05/03 14:58:33    206s] #Up-Via Summary (total 17322):
[05/03 14:58:33    206s] #           
[05/03 14:58:33    206s] #-----------------------
[05/03 14:58:33    206s] # M1               9050
[05/03 14:58:33    206s] # M2               6646
[05/03 14:58:33    206s] # M3                931
[05/03 14:58:33    206s] # M4                615
[05/03 14:58:33    206s] # M5                 62
[05/03 14:58:33    206s] # M6                 18
[05/03 14:58:33    206s] #-----------------------
[05/03 14:58:33    206s] #                 17322 
[05/03 14:58:33    206s] #
[05/03 14:58:33    206s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.22 (MB), peak = 1890.57 (MB)
[05/03 14:58:33    206s] #
[05/03 14:58:33    206s] ### Time Record (Detail Routing) is installed.
[05/03 14:58:33    206s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/03 14:58:33    206s] #Cpu time = 00:00:24
[05/03 14:58:33    206s] #Elapsed time = 00:00:34
[05/03 14:58:33    206s] #Increased memory = 66.08 (MB)
[05/03 14:58:33    206s] #Total memory = 1744.01 (MB)
[05/03 14:58:33    206s] #Peak memory = 1890.57 (MB)
[05/03 14:58:33    206s] #Start reading timing information from file .timing_file_958605.tif.gz ...
[05/03 14:58:33    206s] #Read in timing information for 41 ports, 3044 instances from timing file .timing_file_958605.tif.gz.
[05/03 14:58:33    206s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 14:58:33    206s] #
[05/03 14:58:33    206s] #Start Detail Routing..
[05/03 14:58:33    206s] #start initial detail routing ...
[05/03 14:58:33    206s] ### Design has 0 dirty nets, 2127 dirty-areas), has valid drcs
[05/03 14:58:46    218s] #   number of violations = 840
[05/03 14:58:46    218s] #
[05/03 14:58:46    218s] #    By Layer and Type :
[05/03 14:58:46    218s] #	         MetSpc   EOLSpc    EolKO      Enc   CorSpc ViaInPin   Others   Totals
[05/03 14:58:46    218s] #	M1            9        0       21        0        0       43        0       73
[05/03 14:58:46    218s] #	M2           11       16        7        0        2        0        1       37
[05/03 14:58:46    218s] #	M3            2        0        1      646        0        0        0      649
[05/03 14:58:46    218s] #	M4            0        0       10        0        0        0        1       11
[05/03 14:58:46    218s] #	M5            0        0        3       67        0        0        0       70
[05/03 14:58:46    218s] #	Totals       22       16       42      713        2       43        2      840
[05/03 14:58:46    218s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1852.14 (MB), peak = 1890.57 (MB)
[05/03 14:58:46    218s] #start 1st optimization iteration ...
[05/03 14:58:46    218s] #deterministic_schedule_search_repair_queue1
[05/03 14:58:53    225s] #   number of violations = 724
[05/03 14:58:53    225s] #
[05/03 14:58:53    225s] #    By Layer and Type :
[05/03 14:58:53    225s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 14:58:53    225s] #	M1            8       13        0       39       60
[05/03 14:58:53    225s] #	M2            0        2        0        0        2
[05/03 14:58:53    225s] #	M3            1        1      597        0      599
[05/03 14:58:53    225s] #	M4            0        1        0        0        1
[05/03 14:58:53    225s] #	M5            0        0       62        0       62
[05/03 14:58:53    225s] #	Totals        9       17      659       39      724
[05/03 14:58:53    225s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1863.03 (MB), peak = 1890.57 (MB)
[05/03 14:58:53    225s] #start 2nd optimization iteration ...
[05/03 14:58:53    225s] #deterministic_schedule_search_repair_queue1
[05/03 14:59:00    232s] #   number of violations = 694
[05/03 14:59:00    232s] #
[05/03 14:59:00    232s] #    By Layer and Type :
[05/03 14:59:00    232s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 14:59:00    232s] #	M1            7       14        0       39       60
[05/03 14:59:00    232s] #	M2            0        0        0        0        0
[05/03 14:59:00    232s] #	M3            1        0      574        0      575
[05/03 14:59:00    232s] #	M4            0        1        0        0        1
[05/03 14:59:00    232s] #	M5            0        0       58        0       58
[05/03 14:59:00    232s] #	Totals        8       15      632       39      694
[05/03 14:59:00    232s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1867.40 (MB), peak = 1890.57 (MB)
[05/03 14:59:00    232s] #start 3rd optimization iteration ...
[05/03 14:59:00    232s] #deterministic_schedule_search_repair_queue1
[05/03 14:59:08    240s] #   number of violations = 662
[05/03 14:59:08    240s] #
[05/03 14:59:08    240s] #    By Layer and Type :
[05/03 14:59:08    240s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 14:59:08    240s] #	M1            8       18        0       39       65
[05/03 14:59:08    240s] #	M2            0        0        0        0        0
[05/03 14:59:08    240s] #	M3            0        0      558        0      558
[05/03 14:59:08    240s] #	M4            0        3        0        0        3
[05/03 14:59:08    240s] #	M5            0        0       36        0       36
[05/03 14:59:08    240s] #	Totals        8       21      594       39      662
[05/03 14:59:08    240s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1868.60 (MB), peak = 1890.57 (MB)
[05/03 14:59:08    240s] #start 4th optimization iteration ...
[05/03 14:59:08    240s] #deterministic_schedule_search_repair_queue1
[05/03 14:59:18    250s] #   number of violations = 636
[05/03 14:59:18    250s] #
[05/03 14:59:18    250s] #    By Layer and Type :
[05/03 14:59:18    250s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 14:59:18    250s] #	M1            5       12        0       38       55
[05/03 14:59:18    250s] #	M2            0        1        0        0        1
[05/03 14:59:18    250s] #	M3            0        1      545        0      546
[05/03 14:59:18    250s] #	M4            0        4        0        0        4
[05/03 14:59:18    250s] #	M5            0        0       30        0       30
[05/03 14:59:18    250s] #	Totals        5       18      575       38      636
[05/03 14:59:18    250s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1869.99 (MB), peak = 1890.57 (MB)
[05/03 14:59:18    250s] #start 5th optimization iteration ...
[05/03 14:59:18    250s] #deterministic_schedule_search_repair_queue1
[05/03 14:59:29    261s] #   number of violations = 612
[05/03 14:59:29    261s] #
[05/03 14:59:29    261s] #    By Layer and Type :
[05/03 14:59:29    261s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 14:59:29    261s] #	M1           11       17        0       38       66
[05/03 14:59:29    261s] #	M2            0        0        0        0        0
[05/03 14:59:29    261s] #	M3            0        0      522        0      522
[05/03 14:59:29    261s] #	M4            0        2        0        0        2
[05/03 14:59:29    261s] #	M5            0        0       22        0       22
[05/03 14:59:29    261s] #	Totals       11       19      544       38      612
[05/03 14:59:29    261s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1870.94 (MB), peak = 1890.57 (MB)
[05/03 14:59:29    261s] #start 6th optimization iteration ...
[05/03 14:59:29    261s] #deterministic_schedule_search_repair_queue1
[05/03 14:59:41    273s] #   number of violations = 595
[05/03 14:59:41    273s] #
[05/03 14:59:41    273s] #    By Layer and Type :
[05/03 14:59:41    273s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 14:59:41    273s] #	M1            6       19        0       39       64
[05/03 14:59:41    273s] #	M2            0        0        0        0        0
[05/03 14:59:41    273s] #	M3            0        0      506        0      506
[05/03 14:59:41    273s] #	M4            0        1        0        0        1
[05/03 14:59:41    273s] #	M5            0        0       24        0       24
[05/03 14:59:41    273s] #	Totals        6       20      530       39      595
[05/03 14:59:41    273s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1916.07 (MB), peak = 1925.25 (MB)
[05/03 14:59:41    273s] #start 7th optimization iteration ...
[05/03 14:59:41    273s] #deterministic_schedule_search_repair_queue1
[05/03 14:59:51    282s] #   number of violations = 594
[05/03 14:59:51    282s] #
[05/03 14:59:51    282s] #    By Layer and Type :
[05/03 14:59:51    282s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 14:59:51    282s] #	M1            9       18        0       39       66
[05/03 14:59:51    282s] #	M2            0        0        0        0        0
[05/03 14:59:51    282s] #	M3            0        0      500        0      500
[05/03 14:59:51    282s] #	M4            0        3        0        0        3
[05/03 14:59:51    282s] #	M5            0        0       25        0       25
[05/03 14:59:51    282s] #	Totals        9       21      525       39      594
[05/03 14:59:51    282s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1913.91 (MB), peak = 1927.50 (MB)
[05/03 14:59:51    282s] #start 8th optimization iteration ...
[05/03 14:59:51    282s] #deterministic_schedule_search_repair_queue1
[05/03 14:59:59    291s] #   number of violations = 579
[05/03 14:59:59    291s] #
[05/03 14:59:59    291s] #    By Layer and Type :
[05/03 14:59:59    291s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 14:59:59    291s] #	M1            5       11        0       39       55
[05/03 14:59:59    291s] #	M2            0        0        0        0        0
[05/03 14:59:59    291s] #	M3            0        0      498        0      498
[05/03 14:59:59    291s] #	M4            0        1        0        0        1
[05/03 14:59:59    291s] #	M5            0        0       25        0       25
[05/03 14:59:59    291s] #	Totals        5       12      523       39      579
[05/03 14:59:59    291s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1920.34 (MB), peak = 1930.93 (MB)
[05/03 14:59:59    291s] #start 9th optimization iteration ...
[05/03 14:59:59    291s] #deterministic_schedule_search_repair_queue1
[05/03 15:00:06    298s] #   number of violations = 570
[05/03 15:00:06    298s] #
[05/03 15:00:06    298s] #    By Layer and Type :
[05/03 15:00:06    298s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:00:06    298s] #	M1            4        9        0       39       52
[05/03 15:00:06    298s] #	M2            0        0        0        0        0
[05/03 15:00:06    298s] #	M3            0        0      493        0      493
[05/03 15:00:06    298s] #	M4            0        0        0        0        0
[05/03 15:00:06    298s] #	M5            0        0       25        0       25
[05/03 15:00:06    298s] #	Totals        4        9      518       39      570
[05/03 15:00:06    298s] #cpu time = 00:00:07, elapsed time = 00:00:08, memory = 1922.51 (MB), peak = 1930.93 (MB)
[05/03 15:00:06    298s] #start 10th optimization iteration ...
[05/03 15:00:06    298s] #deterministic_schedule_search_repair_queue1
[05/03 15:00:14    306s] #   number of violations = 585
[05/03 15:00:14    306s] #
[05/03 15:00:14    306s] #    By Layer and Type :
[05/03 15:00:14    306s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:00:14    306s] #	M1           10       19        0       41       70
[05/03 15:00:14    306s] #	M2            0        0        0        0        0
[05/03 15:00:14    306s] #	M3            0        0      490        0      490
[05/03 15:00:14    306s] #	M4            0        3        0        0        3
[05/03 15:00:14    306s] #	M5            0        0       22        0       22
[05/03 15:00:14    306s] #	Totals       10       22      512       41      585
[05/03 15:00:14    306s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1924.50 (MB), peak = 1930.93 (MB)
[05/03 15:00:14    306s] #start 11th optimization iteration ...
[05/03 15:00:14    306s] #deterministic_schedule_search_repair_queue1
[05/03 15:00:23    315s] #   number of violations = 569
[05/03 15:00:23    315s] #
[05/03 15:00:23    315s] #    By Layer and Type :
[05/03 15:00:23    315s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:00:23    315s] #	M1            5       14        0       41       60
[05/03 15:00:23    315s] #	M2            0        0        0        0        0
[05/03 15:00:23    315s] #	M3            0        0      484        0      484
[05/03 15:00:23    315s] #	M4            0        3        0        0        3
[05/03 15:00:23    315s] #	M5            0        0       22        0       22
[05/03 15:00:23    315s] #	Totals        5       17      506       41      569
[05/03 15:00:23    315s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1917.07 (MB), peak = 1930.93 (MB)
[05/03 15:00:23    315s] #start 12th optimization iteration ...
[05/03 15:00:23    315s] #deterministic_schedule_search_repair_queue1
[05/03 15:00:35    326s] #   number of violations = 556
[05/03 15:00:35    326s] #
[05/03 15:00:35    326s] #    By Layer and Type :
[05/03 15:00:35    326s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:00:35    326s] #	M1            6       11        0       38       55
[05/03 15:00:35    326s] #	M2            0        0        0        0        0
[05/03 15:00:35    326s] #	M3            0        0      476        0      476
[05/03 15:00:35    326s] #	M4            0        2        0        0        2
[05/03 15:00:35    326s] #	M5            0        0       23        0       23
[05/03 15:00:35    326s] #	Totals        6       13      499       38      556
[05/03 15:00:35    326s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1911.48 (MB), peak = 1930.93 (MB)
[05/03 15:00:35    326s] #start 13th optimization iteration ...
[05/03 15:00:35    326s] #deterministic_schedule_search_repair_queue1
[05/03 15:00:42    334s] #   number of violations = 551
[05/03 15:00:42    334s] #
[05/03 15:00:42    334s] #    By Layer and Type :
[05/03 15:00:42    334s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:00:42    334s] #	M1            4       12        0       40       56
[05/03 15:00:42    334s] #	M2            0        0        0        0        0
[05/03 15:00:42    334s] #	M3            0        0      472        0      472
[05/03 15:00:42    334s] #	M4            0        0        0        0        0
[05/03 15:00:42    334s] #	M5            0        0       23        0       23
[05/03 15:00:42    334s] #	Totals        4       12      495       40      551
[05/03 15:00:42    334s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1913.10 (MB), peak = 1930.93 (MB)
[05/03 15:00:42    334s] #start 14th optimization iteration ...
[05/03 15:00:42    334s] #deterministic_schedule_search_repair_queue1
[05/03 15:00:50    342s] #   number of violations = 563
[05/03 15:00:50    342s] #
[05/03 15:00:50    342s] #    By Layer and Type :
[05/03 15:00:50    342s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:00:50    342s] #	M1            6       22        0       39       67
[05/03 15:00:50    342s] #	M2            0        0        0        0        0
[05/03 15:00:50    342s] #	M3            0        0      471        0      471
[05/03 15:00:50    342s] #	M4            0        2        0        0        2
[05/03 15:00:50    342s] #	M5            0        0       23        0       23
[05/03 15:00:50    342s] #	Totals        6       24      494       39      563
[05/03 15:00:50    342s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1922.34 (MB), peak = 1930.93 (MB)
[05/03 15:00:50    342s] #start 15th optimization iteration ...
[05/03 15:00:50    342s] #deterministic_schedule_search_repair_queue1
[05/03 15:00:57    349s] #   number of violations = 557
[05/03 15:00:57    349s] #
[05/03 15:00:57    349s] #    By Layer and Type :
[05/03 15:00:57    349s] #	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:00:57    349s] #	M1            5        0       13        0       39       57
[05/03 15:00:57    349s] #	M2            0        0        0        0        0        0
[05/03 15:00:57    349s] #	M3            0        0        0      473        0      473
[05/03 15:00:57    349s] #	M4            1        1        2        0        0        4
[05/03 15:00:57    349s] #	M5            0        0        0       23        0       23
[05/03 15:00:57    349s] #	Totals        6        1       15      496       39      557
[05/03 15:00:57    349s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1923.05 (MB), peak = 1930.93 (MB)
[05/03 15:00:57    349s] #start 16th optimization iteration ...
[05/03 15:00:57    349s] #deterministic_schedule_search_repair_queue1
[05/03 15:01:06    358s] #   number of violations = 547
[05/03 15:01:06    358s] #
[05/03 15:01:06    358s] #    By Layer and Type :
[05/03 15:01:06    358s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:06    358s] #	M1            6        9        0       41       56
[05/03 15:01:06    358s] #	M2            0        0        0        0        0
[05/03 15:01:06    358s] #	M3            0        0      467        0      467
[05/03 15:01:06    358s] #	M4            0        3        0        0        3
[05/03 15:01:06    358s] #	M5            0        0       21        0       21
[05/03 15:01:06    358s] #	Totals        6       12      488       41      547
[05/03 15:01:06    358s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1954.51 (MB), peak = 1972.07 (MB)
[05/03 15:01:06    358s] #start 17th optimization iteration ...
[05/03 15:01:06    358s] #deterministic_schedule_search_repair_queue1
[05/03 15:01:15    367s] #   number of violations = 533
[05/03 15:01:15    367s] #
[05/03 15:01:15    367s] #    By Layer and Type :
[05/03 15:01:15    367s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:15    367s] #	M1            5       10        0       38       53
[05/03 15:01:15    367s] #	M2            0        0        0        0        0
[05/03 15:01:15    367s] #	M3            0        0      456        0      456
[05/03 15:01:15    367s] #	M4            0        3        0        0        3
[05/03 15:01:15    367s] #	M5            0        0       21        0       21
[05/03 15:01:15    367s] #	Totals        5       13      477       38      533
[05/03 15:01:15    367s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1949.18 (MB), peak = 1977.89 (MB)
[05/03 15:01:15    367s] #start 18th optimization iteration ...
[05/03 15:01:15    367s] #deterministic_schedule_search_repair_queue1
[05/03 15:01:24    375s] #   number of violations = 539
[05/03 15:01:24    375s] #
[05/03 15:01:24    375s] #    By Layer and Type :
[05/03 15:01:24    375s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:24    375s] #	M1            4        8        0       38       50
[05/03 15:01:24    375s] #	M2            0        0        0        0        0
[05/03 15:01:24    375s] #	M3            0        0      464        0      464
[05/03 15:01:24    375s] #	M4            0        3        0        0        3
[05/03 15:01:24    375s] #	M5            0        0       22        0       22
[05/03 15:01:24    375s] #	Totals        4       11      486       38      539
[05/03 15:01:24    375s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1962.52 (MB), peak = 1977.89 (MB)
[05/03 15:01:24    375s] #start 19th optimization iteration ...
[05/03 15:01:24    375s] #deterministic_schedule_search_repair_queue1
[05/03 15:01:33    384s] #   number of violations = 553
[05/03 15:01:33    384s] #
[05/03 15:01:33    384s] #    By Layer and Type :
[05/03 15:01:33    384s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:33    384s] #	M1            6       17        0       37       60
[05/03 15:01:33    384s] #	M2            0        0        0        0        0
[05/03 15:01:33    384s] #	M3            0        0      464        0      464
[05/03 15:01:33    384s] #	M4            0        5        0        0        5
[05/03 15:01:33    384s] #	M5            0        0       24        0       24
[05/03 15:01:33    384s] #	Totals        6       22      488       37      553
[05/03 15:01:33    384s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1964.02 (MB), peak = 1977.89 (MB)
[05/03 15:01:33    384s] #start 20th optimization iteration ...
[05/03 15:01:33    384s] #deterministic_schedule_search_repair_queue1
[05/03 15:01:44    395s] #   number of violations = 548
[05/03 15:01:44    395s] #
[05/03 15:01:44    395s] #    By Layer and Type :
[05/03 15:01:44    395s] #	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:44    395s] #	M1            6        0       14        0       37       57
[05/03 15:01:44    395s] #	M2            0        0        0        0        0        0
[05/03 15:01:44    395s] #	M3            0        0        1      459        0      460
[05/03 15:01:44    395s] #	M4            1        1        5        0        0        7
[05/03 15:01:44    395s] #	M5            0        0        0       24        0       24
[05/03 15:01:44    395s] #	Totals        7        1       20      483       37      548
[05/03 15:01:44    395s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1973.93 (MB), peak = 1977.89 (MB)
[05/03 15:01:44    395s] #Complete Detail Routing.
[05/03 15:01:44    395s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:01:44    395s] #Total wire length = 41761 um.
[05/03 15:01:44    395s] #Total half perimeter of net bounding box = 41918 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M2 = 16798 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M3 = 14781 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M4 = 5253 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M5 = 4740 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M6 = 33 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:01:44    395s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:01:44    395s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:01:44    395s] #Total number of vias = 24378
[05/03 15:01:44    395s] #Up-Via Summary (total 24378):
[05/03 15:01:44    395s] #           
[05/03 15:01:44    395s] #-----------------------
[05/03 15:01:44    395s] # M1               9380
[05/03 15:01:44    395s] # M2              13221
[05/03 15:01:44    395s] # M3                463
[05/03 15:01:44    395s] # M4               1272
[05/03 15:01:44    395s] # M5                 24
[05/03 15:01:44    395s] # M6                 18
[05/03 15:01:44    395s] #-----------------------
[05/03 15:01:44    395s] #                 24378 
[05/03 15:01:44    395s] #
[05/03 15:01:44    395s] #Total number of DRC violations = 548
[05/03 15:01:44    395s] #Total number of violations on LAYER M1 = 57
[05/03 15:01:44    395s] #Total number of violations on LAYER M2 = 0
[05/03 15:01:44    395s] #Total number of violations on LAYER M3 = 460
[05/03 15:01:44    395s] #Total number of violations on LAYER M4 = 7
[05/03 15:01:44    395s] #Total number of violations on LAYER M5 = 24
[05/03 15:01:44    395s] #Total number of violations on LAYER M6 = 0
[05/03 15:01:44    395s] #Total number of violations on LAYER M7 = 0
[05/03 15:01:44    395s] #Total number of violations on LAYER M8 = 0
[05/03 15:01:44    395s] #Total number of violations on LAYER M9 = 0
[05/03 15:01:44    395s] #Total number of violations on LAYER Pad = 0
[05/03 15:01:44    395s] ### Time Record (Detail Routing) is uninstalled.
[05/03 15:01:44    395s] #Cpu time = 00:03:10
[05/03 15:01:44    395s] #Elapsed time = 00:03:10
[05/03 15:01:44    395s] #Increased memory = 11.71 (MB)
[05/03 15:01:44    395s] #Total memory = 1755.73 (MB)
[05/03 15:01:44    395s] #Peak memory = 1977.89 (MB)
[05/03 15:01:44    395s] ### Time Record (Post Route Via Swapping) is installed.
[05/03 15:01:44    395s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 15:01:44    395s] #
[05/03 15:01:44    395s] #Start Post Route via swapping...
[05/03 15:01:44    395s] #58.19% of area are rerouted by ECO routing.
[05/03 15:01:44    396s] #   number of violations = 559
[05/03 15:01:44    396s] #
[05/03 15:01:44    396s] #    By Layer and Type :
[05/03 15:01:44    396s] #	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:44    396s] #	M1            6        0       14        0       37       57
[05/03 15:01:44    396s] #	M2            0        0        0        0        0        0
[05/03 15:01:44    396s] #	M3            0        0        1      467        0      468
[05/03 15:01:44    396s] #	M4            2        2        6        0        0       10
[05/03 15:01:44    396s] #	M5            0        0        0       24        0       24
[05/03 15:01:44    396s] #	Totals        8        2       21      491       37      559
[05/03 15:01:44    396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.77 (MB), peak = 1977.89 (MB)
[05/03 15:01:44    396s] #CELL_VIEW MSDAP,init has 559 DRC violations
[05/03 15:01:44    396s] #Total number of DRC violations = 559
[05/03 15:01:44    396s] #Total number of violations on LAYER M1 = 57
[05/03 15:01:44    396s] #Total number of violations on LAYER M2 = 0
[05/03 15:01:44    396s] #Total number of violations on LAYER M3 = 468
[05/03 15:01:44    396s] #Total number of violations on LAYER M4 = 10
[05/03 15:01:44    396s] #Total number of violations on LAYER M5 = 24
[05/03 15:01:44    396s] #Total number of violations on LAYER M6 = 0
[05/03 15:01:44    396s] #Total number of violations on LAYER M7 = 0
[05/03 15:01:44    396s] #Total number of violations on LAYER M8 = 0
[05/03 15:01:44    396s] #Total number of violations on LAYER M9 = 0
[05/03 15:01:44    396s] #Total number of violations on LAYER Pad = 0
[05/03 15:01:44    396s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/03 15:01:44    396s] #No via is swapped.
[05/03 15:01:44    396s] #Post Route via swapping is done.
[05/03 15:01:44    396s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:01:44    396s] #Total wire length = 41761 um.
[05/03 15:01:44    396s] #Total half perimeter of net bounding box = 41918 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M2 = 16798 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M3 = 14781 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M4 = 5253 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M5 = 4740 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M6 = 33 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:01:44    396s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:01:44    396s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:01:44    396s] #Total number of vias = 24378
[05/03 15:01:44    396s] #Up-Via Summary (total 24378):
[05/03 15:01:44    396s] #           
[05/03 15:01:44    396s] #-----------------------
[05/03 15:01:44    396s] # M1               9380
[05/03 15:01:44    396s] # M2              13221
[05/03 15:01:44    396s] # M3                463
[05/03 15:01:44    396s] # M4               1272
[05/03 15:01:44    396s] # M5                 24
[05/03 15:01:44    396s] # M6                 18
[05/03 15:01:44    396s] #-----------------------
[05/03 15:01:44    396s] #                 24378 
[05/03 15:01:44    396s] #
[05/03 15:01:44    396s] ### Time Record (Post Route Wire Spreading) is installed.
[05/03 15:01:44    396s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 15:01:44    396s] #
[05/03 15:01:44    396s] #Start Post Route wire spreading..
[05/03 15:01:44    396s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 15:01:44    396s] #
[05/03 15:01:44    396s] #Start DRC checking..
[05/03 15:01:46    397s] #   number of violations = 574
[05/03 15:01:46    397s] #
[05/03 15:01:46    397s] #    By Layer and Type :
[05/03 15:01:46    397s] #	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:46    397s] #	M1            6        0       14        0       37       57
[05/03 15:01:46    397s] #	M2            0        0        0        0        0        0
[05/03 15:01:46    397s] #	M3            0        0        1      481        0      482
[05/03 15:01:46    397s] #	M4            2        2        6        0        0       10
[05/03 15:01:46    397s] #	M5            0        0        0       25        0       25
[05/03 15:01:46    397s] #	Totals        8        2       21      506       37      574
[05/03 15:01:46    397s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1858.86 (MB), peak = 1977.89 (MB)
[05/03 15:01:46    397s] #CELL_VIEW MSDAP,init has 574 DRC violations
[05/03 15:01:46    397s] #Total number of DRC violations = 574
[05/03 15:01:46    397s] #Total number of violations on LAYER M1 = 57
[05/03 15:01:46    397s] #Total number of violations on LAYER M2 = 0
[05/03 15:01:46    397s] #Total number of violations on LAYER M3 = 482
[05/03 15:01:46    397s] #Total number of violations on LAYER M4 = 10
[05/03 15:01:46    397s] #Total number of violations on LAYER M5 = 25
[05/03 15:01:46    397s] #Total number of violations on LAYER M6 = 0
[05/03 15:01:46    397s] #Total number of violations on LAYER M7 = 0
[05/03 15:01:46    397s] #Total number of violations on LAYER M8 = 0
[05/03 15:01:46    397s] #Total number of violations on LAYER M9 = 0
[05/03 15:01:46    397s] #Total number of violations on LAYER Pad = 0
[05/03 15:01:46    397s] #
[05/03 15:01:46    397s] #Start data preparation for wire spreading...
[05/03 15:01:46    397s] #
[05/03 15:01:46    397s] #Data preparation is done on Sat May  3 15:01:46 2025
[05/03 15:01:46    397s] #
[05/03 15:01:46    397s] #
[05/03 15:01:46    397s] #Start Post Route Wire Spread.
[05/03 15:01:46    397s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[05/03 15:01:46    397s] #Complete Post Route Wire Spread.
[05/03 15:01:46    397s] #
[05/03 15:01:46    397s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:01:46    397s] #Total wire length = 41761 um.
[05/03 15:01:46    397s] #Total half perimeter of net bounding box = 41918 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M2 = 16798 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M3 = 14781 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M4 = 5253 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M5 = 4740 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M6 = 33 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:01:46    397s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:01:46    397s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:01:46    397s] #Total number of vias = 24378
[05/03 15:01:46    397s] #Up-Via Summary (total 24378):
[05/03 15:01:46    397s] #           
[05/03 15:01:46    397s] #-----------------------
[05/03 15:01:46    397s] # M1               9380
[05/03 15:01:46    397s] # M2              13221
[05/03 15:01:46    397s] # M3                463
[05/03 15:01:46    397s] # M4               1272
[05/03 15:01:46    397s] # M5                 24
[05/03 15:01:46    397s] # M6                 18
[05/03 15:01:46    397s] #-----------------------
[05/03 15:01:46    397s] #                 24378 
[05/03 15:01:46    397s] #
[05/03 15:01:46    397s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 15:01:46    397s] #
[05/03 15:01:46    397s] #Start DRC checking..
[05/03 15:01:48    399s] #   number of violations = 574
[05/03 15:01:48    399s] #
[05/03 15:01:48    399s] #    By Layer and Type :
[05/03 15:01:48    399s] #	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:48    399s] #	M1            6        0       14        0       37       57
[05/03 15:01:48    399s] #	M2            0        0        0        0        0        0
[05/03 15:01:48    399s] #	M3            0        0        1      481        0      482
[05/03 15:01:48    399s] #	M4            2        2        6        0        0       10
[05/03 15:01:48    399s] #	M5            0        0        0       25        0       25
[05/03 15:01:48    399s] #	Totals        8        2       21      506       37      574
[05/03 15:01:48    399s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1855.07 (MB), peak = 1977.89 (MB)
[05/03 15:01:48    399s] #CELL_VIEW MSDAP,init has 574 DRC violations
[05/03 15:01:48    399s] #Total number of DRC violations = 574
[05/03 15:01:48    399s] #Total number of violations on LAYER M1 = 57
[05/03 15:01:48    399s] #Total number of violations on LAYER M2 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER M3 = 482
[05/03 15:01:48    399s] #Total number of violations on LAYER M4 = 10
[05/03 15:01:48    399s] #Total number of violations on LAYER M5 = 25
[05/03 15:01:48    399s] #Total number of violations on LAYER M6 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER M7 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER M8 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER M9 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER Pad = 0
[05/03 15:01:48    399s] #   number of violations = 574
[05/03 15:01:48    399s] #
[05/03 15:01:48    399s] #    By Layer and Type :
[05/03 15:01:48    399s] #	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:01:48    399s] #	M1            6        0       14        0       37       57
[05/03 15:01:48    399s] #	M2            0        0        0        0        0        0
[05/03 15:01:48    399s] #	M3            0        0        1      481        0      482
[05/03 15:01:48    399s] #	M4            2        2        6        0        0       10
[05/03 15:01:48    399s] #	M5            0        0        0       25        0       25
[05/03 15:01:48    399s] #	Totals        8        2       21      506       37      574
[05/03 15:01:48    399s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1754.31 (MB), peak = 1977.89 (MB)
[05/03 15:01:48    399s] #CELL_VIEW MSDAP,init has 574 DRC violations
[05/03 15:01:48    399s] #Total number of DRC violations = 574
[05/03 15:01:48    399s] #Total number of violations on LAYER M1 = 57
[05/03 15:01:48    399s] #Total number of violations on LAYER M2 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER M3 = 482
[05/03 15:01:48    399s] #Total number of violations on LAYER M4 = 10
[05/03 15:01:48    399s] #Total number of violations on LAYER M5 = 25
[05/03 15:01:48    399s] #Total number of violations on LAYER M6 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER M7 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER M8 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER M9 = 0
[05/03 15:01:48    399s] #Total number of violations on LAYER Pad = 0
[05/03 15:01:48    399s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/03 15:01:48    399s] #Post Route wire spread is done.
[05/03 15:01:48    399s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:01:48    399s] #Total wire length = 41761 um.
[05/03 15:01:48    399s] #Total half perimeter of net bounding box = 41918 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M2 = 16798 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M3 = 14781 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M4 = 5253 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M5 = 4740 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M6 = 33 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:01:48    399s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:01:48    399s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:01:48    399s] #Total number of vias = 24378
[05/03 15:01:48    399s] #Up-Via Summary (total 24378):
[05/03 15:01:48    399s] #           
[05/03 15:01:48    399s] #-----------------------
[05/03 15:01:48    399s] # M1               9380
[05/03 15:01:48    399s] # M2              13221
[05/03 15:01:48    399s] # M3                463
[05/03 15:01:48    399s] # M4               1272
[05/03 15:01:48    399s] # M5                 24
[05/03 15:01:48    399s] # M6                 18
[05/03 15:01:48    399s] #-----------------------
[05/03 15:01:48    399s] #                 24378 
[05/03 15:01:48    399s] #
[05/03 15:01:48    399s] #route_detail Statistics:
[05/03 15:01:48    399s] #Cpu time = 00:03:14
[05/03 15:01:48    399s] #Elapsed time = 00:03:14
[05/03 15:01:48    399s] #Increased memory = 8.76 (MB)
[05/03 15:01:48    399s] #Total memory = 1752.77 (MB)
[05/03 15:01:48    399s] #Peak memory = 1977.89 (MB)
[05/03 15:01:48    399s] ### Time Record (DB Export) is installed.
[05/03 15:01:48    399s] ### Time Record (DB Export) is uninstalled.
[05/03 15:01:48    399s] ### Time Record (Post Callback) is installed.
[05/03 15:01:48    399s] ### Time Record (Post Callback) is uninstalled.
[05/03 15:01:48    399s] #
[05/03 15:01:48    399s] #route_global_detail statistics:
[05/03 15:01:48    399s] #Cpu time = 00:03:40
[05/03 15:01:48    399s] #Elapsed time = 00:03:52
[05/03 15:01:48    399s] #Increased memory = 51.57 (MB)
[05/03 15:01:48    399s] #Total memory = 1735.96 (MB)
[05/03 15:01:48    399s] #Peak memory = 1977.89 (MB)
[05/03 15:01:48    399s] #Number of warnings = 5
[05/03 15:01:48    399s] #Total number of warnings = 44
[05/03 15:01:48    399s] #Number of fails = 0
[05/03 15:01:48    399s] #Total number of fails = 0
[05/03 15:01:48    399s] #Complete route_global_detail on Sat May  3 15:01:48 2025
[05/03 15:01:48    399s] #
[05/03 15:01:48    399s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:01:48    399s] ### Time Record (route_global_detail) is uninstalled.
[05/03 15:01:48    400s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/03 15:01:48    400s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/03 15:01:48    400s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/03 15:01:48    400s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/03 15:01:48    400s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/03 15:01:48    400s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/03 15:01:48    400s] #Default setup view is reset to PVT_0P63V_100C.setup_view.
[05/03 15:01:48    400s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:01:48    400s] UM:*                                      final
[05/03 15:01:48    400s] OPERPROF: Starting HotSpotCal at level 1, MEM:1897.9M
[05/03 15:01:48    400s] [hotspot] +------------+---------------+---------------+
[05/03 15:01:48    400s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 15:01:48    400s] [hotspot] +------------+---------------+---------------+
[05/03 15:01:48    400s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 15:01:48    400s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 15:01:48    400s] [hotspot] +------------+---------------+---------------+
[05/03 15:01:48    400s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 15:01:48    400s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1897.9M
[05/03 15:01:48    400s] OPERPROF: Starting FgcInit at level 1, MEM:1897.9M
[05/03 15:01:48    400s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:1897.9M
[05/03 15:01:48    400s] All LLGs are deleted
[05/03 15:01:48    400s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1897.9M
[05/03 15:01:48    400s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1897.9M
[05/03 15:01:48    400s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1897.9M
[05/03 15:01:48    400s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1897.9M
[05/03 15:01:49    400s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1898.7M
[05/03 15:01:49    400s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1898.7M
[05/03 15:01:49    400s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.066, REAL:0.067, MEM:1898.7M
[05/03 15:01:49    400s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.068, REAL:0.068, MEM:1898.7M
[05/03 15:01:49    400s] 
[05/03 15:01:49    400s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1898.7M
[05/03 15:01:49    400s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:1897.9M
[05/03 15:01:49    400s] OPERPROF: Starting FgcCleanup at level 1, MEM:1897.9M
[05/03 15:01:49    400s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1897.9M
[05/03 15:01:49    400s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:01:49    400s] UM:                                       route_design
[05/03 15:01:49    400s] #route_design: cpu time = 00:03:51, elapsed time = 00:04:02, memory = 1712.89 (MB), peak = 1977.89 (MB)
[05/03 15:01:49    400s] ### Time Record (route_design) is uninstalled.
[05/03 15:01:49    400s] ### 
[05/03 15:01:49    400s] ###   Scalability Statistics
[05/03 15:01:49    400s] ### 
[05/03 15:01:49    400s] ### --------------------------------+----------------+----------------+----------------+
[05/03 15:01:49    400s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[05/03 15:01:49    400s] ### --------------------------------+----------------+----------------+----------------+
[05/03 15:01:49    400s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   Timing Data Generation        |        00:00:25|        00:00:35|             0.7|
[05/03 15:01:49    400s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/03 15:01:49    400s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[05/03 15:01:49    400s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:03|             1.0|
[05/03 15:01:49    400s] ###   Detail Routing                |        00:03:18|        00:03:19|             1.0|
[05/03 15:01:49    400s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[05/03 15:01:49    400s] ###   Entire Command                |        00:03:51|        00:04:02|             1.0|
[05/03 15:01:49    400s] ### --------------------------------+----------------+----------------+----------------+
[05/03 15:01:49    400s] ### 
[05/03 15:01:49    400s] #% End route_design (date=05/03 15:01:49, total cpu=0:03:51, real=0:04:03, peak res=1977.9M, current mem=1712.9M)
[05/03 15:01:49    400s] @file 88: opt_design -post_route -setup -hold -expanded_views
[05/03 15:01:49    400s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1712.9M, totSessionCpu=0:06:41 **
[05/03 15:01:49    400s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/03 15:01:49    400s] Enable merging buffers from different footprints for postRoute code for MSV designs
[05/03 15:01:49    400s] Need call spDPlaceInit before registerPrioInstLoc.
[05/03 15:01:49    400s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/03 15:01:49    400s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/03 15:01:49    400s] Switching SI Aware to true by default in postroute mode   
[05/03 15:01:49    400s] Info: 1 threads available for lower-level modules during optimization.
[05/03 15:01:49    400s] GigaOpt running with 1 threads.
[05/03 15:01:49    400s] Enable maxLocalDensity for 7nm : 0.920
[05/03 15:01:49    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:1903.2M
[05/03 15:01:49    400s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 15:01:49    400s] OPERPROF:   Starting FgcInit at level 2, MEM:1903.2M
[05/03 15:01:49    400s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1903.2M
[05/03 15:01:49    400s] All LLGs are deleted
[05/03 15:01:49    400s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1903.2M
[05/03 15:01:49    400s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1903.2M
[05/03 15:01:49    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1903.2M
[05/03 15:01:49    400s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1903.2M
[05/03 15:01:49    400s] Core basic site is asap7sc7p5t
[05/03 15:01:49    400s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 15:01:49    400s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 15:01:49    400s] SiteArray: use 851,968 bytes
[05/03 15:01:49    400s] SiteArray: current memory after site array memory allocation 1904.0M
[05/03 15:01:49    400s] SiteArray: FP blocked sites are writable
[05/03 15:01:49    400s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 15:01:49    400s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1904.0M
[05/03 15:01:49    400s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 15:01:49    400s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1904.0M
[05/03 15:01:49    400s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.064, REAL:0.065, MEM:1904.0M
[05/03 15:01:49    400s] OPERPROF:     Starting CMU at level 3, MEM:1904.0M
[05/03 15:01:49    400s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:1904.0M
[05/03 15:01:49    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.076, MEM:1904.0M
[05/03 15:01:49    400s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1904.0MB).
[05/03 15:01:49    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.092, MEM:1904.0M
[05/03 15:01:49    400s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/03 15:01:49    400s] 	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 15:01:49    400s] 	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 15:01:49    400s] 	...
[05/03 15:01:49    400s] 	Reporting only the 20 first cells found...
[05/03 15:01:49    400s] .
[05/03 15:01:49    400s] OPERPROF: Starting FgcCleanup at level 1, MEM:1904.0M
[05/03 15:01:49    400s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1904.0M
[05/03 15:01:49    400s] Deleting Lib Analyzer.
[05/03 15:01:49    400s] 
[05/03 15:01:49    400s] Creating Lib Analyzer ...
[05/03 15:01:49    400s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 15:01:49    400s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/03 15:01:49    400s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 15:01:49    400s] 
[05/03 15:01:50    402s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:42 mem=1904.0M
[05/03 15:01:51    402s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:42 mem=1904.0M
[05/03 15:01:51    402s] Creating Lib Analyzer, finished. 
[05/03 15:01:51    402s] Effort level <high> specified for reg2reg path_group
[05/03 15:01:51    402s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1749.0M, totSessionCpu=0:06:42 **
[05/03 15:01:51    402s] Existing Dirty Nets : 0
[05/03 15:01:51    402s] New Signature Flow (optDesignCheckOptions) ....
[05/03 15:01:51    402s] #Taking db snapshot
[05/03 15:01:51    402s] #Taking db snapshot ... done
[05/03 15:01:51    402s] OPERPROF: Starting checkPlace at level 1, MEM:1906.0M
[05/03 15:01:51    402s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T pinDensity cut2cut 
[05/03 15:01:51    402s] OPERPROF:   Starting FgcInit at level 2, MEM:1906.0M
[05/03 15:01:51    402s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1906.0M
[05/03 15:01:51    402s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1906.0M
[05/03 15:01:51    402s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 15:01:51    402s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:1906.0M
[05/03 15:01:51    402s] 
[05/03 15:01:51    402s] Begin checking placement ... (start mem=1906.0M, init mem=1906.0M)
[05/03 15:01:51    402s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1906.0M
[05/03 15:01:51    402s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.001, REAL:0.001, MEM:1906.0M
[05/03 15:01:51    402s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1906.0M
[05/03 15:01:51    402s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.358, REAL:0.360, MEM:1906.0M
[05/03 15:01:51    402s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1906.0M
[05/03 15:01:51    402s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:1906.0M
[05/03 15:01:51    402s] *info: Placed = 12487          (Fixed = 1129)
[05/03 15:01:51    402s] *info: Unplaced = 0           
[05/03 15:01:51    402s] Placement Density:100.00%(21002/21002)
[05/03 15:01:51    402s] Placement Density (including fixed std cells):100.00%(21511/21511)
[05/03 15:01:51    402s] PowerDomain Density <AO>:99.80%(20961/21002)
[05/03 15:01:51    402s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1906.0M
[05/03 15:01:51    402s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1905.2M
[05/03 15:01:51    402s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1905.2M
[05/03 15:01:51    402s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1905.2M
[05/03 15:01:51    402s] OPERPROF: Finished checkPlace at level 1, CPU:0.444, REAL:0.447, MEM:1905.2M
[05/03 15:01:51    402s] Finished check_place (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1905.2M)
[05/03 15:01:51    402s]  Initial DC engine is -> aae
[05/03 15:01:51    402s]  
[05/03 15:01:51    402s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/03 15:01:51    402s]  
[05/03 15:01:51    402s]  
[05/03 15:01:51    402s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/03 15:01:51    402s]  
[05/03 15:01:51    402s] Reset EOS DB
[05/03 15:01:51    402s] Ignoring AAE DB Resetting ...
[05/03 15:01:51    402s]  Set Options for AAE Based Opt flow 
[05/03 15:01:51    402s] *** opt_design -post_route ***
[05/03 15:01:51    402s] DRC Margin: user margin 0.0; extra margin 0
[05/03 15:01:51    402s] Setup Target Slack: user slack 0
[05/03 15:01:51    402s] Hold Target Slack: user slack 0
[05/03 15:01:51    402s] All LLGs are deleted
[05/03 15:01:51    402s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1905.2M
[05/03 15:01:51    402s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1905.2M
[05/03 15:01:51    402s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1905.2M
[05/03 15:01:51    402s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1905.2M
[05/03 15:01:51    403s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1906.0M
[05/03 15:01:51    403s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1906.0M
[05/03 15:01:51    403s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:1906.0M
[05/03 15:01:51    403s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.062, REAL:0.063, MEM:1906.0M
[05/03 15:01:51    403s] Deleting Cell Server ...
[05/03 15:01:51    403s] Deleting Lib Analyzer.
[05/03 15:01:51    403s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 15:01:51    403s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 15:01:51    403s] Summary for sequential cells identification: 
[05/03 15:01:51    403s]   Identified SBFF number: 68
[05/03 15:01:51    403s]   Identified MBFF number: 0
[05/03 15:01:51    403s]   Identified SB Latch number: 0
[05/03 15:01:51    403s]   Identified MB Latch number: 0
[05/03 15:01:51    403s]   Not identified SBFF number: 0
[05/03 15:01:51    403s]   Not identified MBFF number: 0
[05/03 15:01:51    403s]   Not identified SB Latch number: 0
[05/03 15:01:51    403s]   Not identified MB Latch number: 0
[05/03 15:01:51    403s]   Number of sequential cells which are not FFs: 64
[05/03 15:01:51    403s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 15:01:51    403s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 15:01:51    403s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 15:01:51    403s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:01:51    403s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:01:51    403s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:01:51    403s]  Setting StdDelay to 2.60
[05/03 15:01:51    403s] Creating Cell Server, finished. 
[05/03 15:01:51    403s] 
[05/03 15:01:51    403s] Deleting Cell Server ...
[05/03 15:01:51    403s] ** INFO : this run is activating 'postRoute' automaton
[05/03 15:01:51    403s] #USet: Electrify Fences = 1
[05/03 15:01:51    403s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/03 15:01:51    403s] ### Net info: total nets: 3721
[05/03 15:01:51    403s] ### Net info: dirty nets: 0
[05/03 15:01:51    403s] ### Net info: marked as disconnected nets: 0
[05/03 15:01:51    403s] #num needed restored net=0
[05/03 15:01:51    403s] #need_extraction net=0 (total=3721)
[05/03 15:01:51    403s] ### Net info: fully routed nets: 3189
[05/03 15:01:51    403s] ### Net info: trivial (< 2 pins) nets: 532
[05/03 15:01:51    403s] ### Net info: unrouted nets: 0
[05/03 15:01:51    403s] ### Net info: re-extraction nets: 0
[05/03 15:01:51    403s] ### Net info: ignored nets: 0
[05/03 15:01:51    403s] ### Net info: skip routing nets: 0
[05/03 15:01:51    403s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:01:52    403s] #Start routing data preparation on Sat May  3 15:01:52 2025
[05/03 15:01:52    403s] #
[05/03 15:01:52    403s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:01:52    403s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:01:52    403s] #Voltage range [0.000 - 0.630] has 3227 nets.
[05/03 15:01:52    403s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:01:52    403s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:01:52    403s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:01:52    403s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:01:52    403s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:01:52    403s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:01:52    403s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 15:01:52    403s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 15:01:52    403s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 15:01:52    403s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:01:52    403s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 15:01:52    403s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:01:52    403s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 15:01:52    403s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 15:01:52    403s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[05/03 15:01:52    403s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:01:52    403s] #Regenerating Ggrids automatically.
[05/03 15:01:52    403s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:01:52    403s] #Using automatically generated G-grids.
[05/03 15:01:52    403s] #Done routing data preparation.
[05/03 15:01:52    403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.12 (MB), peak = 1977.89 (MB)
[05/03 15:01:52    403s] #Extract in post route mode
[05/03 15:01:52    403s] #
[05/03 15:01:52    403s] #Start tQuantus RC extraction...
[05/03 15:01:52    403s] #Start building rc corner(s)...
[05/03 15:01:52    403s] #Number of RC Corner = 2
[05/03 15:01:52    403s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 15:01:52    403s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 15:01:52    403s] #LISD -> M1 (1)
[05/03 15:01:52    403s] #M1 -> M2 (2)
[05/03 15:01:52    403s] #M2 -> M3 (3)
[05/03 15:01:52    403s] #M3 -> M4 (4)
[05/03 15:01:52    403s] #M4 -> M5 (5)
[05/03 15:01:52    403s] #M5 -> M6 (6)
[05/03 15:01:52    403s] #M6 -> M7 (7)
[05/03 15:01:52    403s] #M7 -> M8 (8)
[05/03 15:01:52    403s] #M8 -> M9 (9)
[05/03 15:01:52    403s] #M9 -> Pad (10)
[05/03 15:01:52    403s] #SADV_On
[05/03 15:01:52    403s] # Corner(s) : 
[05/03 15:01:52    403s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 15:01:52    403s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 15:01:53    403s] # Corner id: 0
[05/03 15:01:53    403s] # Layout Scale: 1.000000
[05/03 15:01:53    403s] # Has Metal Fill model: yes
[05/03 15:01:53    403s] # Temperature was set
[05/03 15:01:53    403s] # Temperature : 0.000000
[05/03 15:01:53    403s] # Ref. Temp   : 25.000000
[05/03 15:01:53    403s] # Corner id: 1
[05/03 15:01:53    403s] # Layout Scale: 1.000000
[05/03 15:01:53    403s] # Has Metal Fill model: yes
[05/03 15:01:53    403s] # Temperature was set
[05/03 15:01:53    403s] # Temperature : 100.000000
[05/03 15:01:53    403s] # Ref. Temp   : 25.000000
[05/03 15:01:53    403s] #SADV_Off
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[1] tech width 288 != ict width 400.0
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[4] tech width 384 != ict width 288.0
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[6] tech width 512 != ict width 384.0
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[8] tech width 640 != ict width 512.0
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 15:01:53    403s] #
[05/03 15:01:53    403s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 15:01:53    403s] #total pattern=220 [20, 605]
[05/03 15:01:53    403s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 15:01:53    403s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 15:01:53    403s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 15:01:53    403s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 15:01:53    403s] #number model r/c [2,1] [20,605] read
[05/03 15:01:53    403s] #0 rcmodel(s) requires rebuild
[05/03 15:01:53    403s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1756.44 (MB), peak = 1977.89 (MB)
[05/03 15:01:54    405s] #Start building rc corner(s)...
[05/03 15:01:54    405s] #Number of RC Corner = 2
[05/03 15:01:54    405s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 15:01:54    405s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 15:01:54    405s] #LISD -> M1 (1)
[05/03 15:01:54    405s] #M1 -> M2 (2)
[05/03 15:01:54    405s] #M2 -> M3 (3)
[05/03 15:01:54    405s] #M3 -> M4 (4)
[05/03 15:01:54    405s] #M4 -> M5 (5)
[05/03 15:01:54    405s] #M5 -> M6 (6)
[05/03 15:01:54    405s] #M6 -> M7 (7)
[05/03 15:01:54    405s] #M7 -> M8 (8)
[05/03 15:01:54    405s] #M8 -> M9 (9)
[05/03 15:01:54    405s] #M9 -> Pad (10)
[05/03 15:01:54    405s] #SADV_On
[05/03 15:01:54    405s] # Corner(s) : 
[05/03 15:01:54    405s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 15:01:54    405s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 15:01:55    405s] # Corner id: 0
[05/03 15:01:55    405s] # Layout Scale: 1.000000
[05/03 15:01:55    405s] # Has Metal Fill model: yes
[05/03 15:01:55    405s] # Temperature was set
[05/03 15:01:55    405s] # Temperature : 0.000000
[05/03 15:01:55    405s] # Ref. Temp   : 25.000000
[05/03 15:01:55    405s] # Corner id: 1
[05/03 15:01:55    405s] # Layout Scale: 1.000000
[05/03 15:01:55    405s] # Has Metal Fill model: yes
[05/03 15:01:55    405s] # Temperature was set
[05/03 15:01:55    405s] # Temperature : 100.000000
[05/03 15:01:55    405s] # Ref. Temp   : 25.000000
[05/03 15:01:55    405s] #SADV_Off
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[1] tech width 288 != ict width 400.0
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[4] tech width 384 != ict width 288.0
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[6] tech width 512 != ict width 384.0
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[8] tech width 640 != ict width 512.0
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 15:01:55    405s] #
[05/03 15:01:55    405s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 15:01:55    405s] #total pattern=220 [20, 605]
[05/03 15:01:55    405s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 15:01:55    405s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 15:01:55    405s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 15:01:55    405s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 15:01:55    405s] #number model r/c [2,1] [20,605] read
[05/03 15:01:55    405s] #0 rcmodel(s) requires rebuild
[05/03 15:01:55    405s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1766.30 (MB), peak = 1977.89 (MB)
[05/03 15:01:56    407s] #Length limit = 200 pitches
[05/03 15:01:56    407s] #opt mode = 2
[05/03 15:01:56    407s] #Start routing data preparation on Sat May  3 15:01:56 2025
[05/03 15:01:56    407s] #
[05/03 15:01:56    407s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:01:56    407s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:01:56    407s] #Voltage range [0.000 - 0.630] has 3227 nets.
[05/03 15:01:56    407s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:01:56    407s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:01:56    407s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:01:56    407s] #Regenerating Ggrids automatically.
[05/03 15:01:56    407s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:01:56    407s] #Using automatically generated G-grids.
[05/03 15:01:56    407s] #Done routing data preparation.
[05/03 15:01:56    407s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.42 (MB), peak = 1977.89 (MB)
[05/03 15:01:56    407s] #Start routing data preparation on Sat May  3 15:01:56 2025
[05/03 15:01:56    407s] #
[05/03 15:01:56    407s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:01:56    407s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:01:56    407s] #Voltage range [0.000 - 0.630] has 3227 nets.
[05/03 15:01:56    407s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:01:56    407s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:01:56    407s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:01:56    407s] #Regenerating Ggrids automatically.
[05/03 15:01:56    407s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:01:56    407s] #Using automatically generated G-grids.
[05/03 15:01:56    407s] #Done routing data preparation.
[05/03 15:01:56    407s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.42 (MB), peak = 1977.89 (MB)
[05/03 15:01:56    407s] #Init Design Signature = -709892524
[05/03 15:01:56    407s] #Start generate extraction boxes.
[05/03 15:01:56    407s] #
[05/03 15:01:56    407s] #Extract using 30 x 30 Hboxes
[05/03 15:01:56    407s] #5x4 initial hboxes
[05/03 15:01:56    407s] #Use area based hbox pruning.
[05/03 15:01:56    407s] #0/0 hboxes pruned.
[05/03 15:01:56    407s] #Complete generating extraction boxes.
[05/03 15:01:56    407s] #Extract 10 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
[05/03 15:01:56    407s] #Process 0 special clock nets for rc extraction
[05/03 15:01:56    407s] #0 temporary NDR added
[05/03 15:01:56    407s] #Total 3187 nets were built. 159 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/03 15:01:58    408s] #Run Statistics for Extraction:
[05/03 15:01:58    408s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/03 15:01:58    408s] #   Increased memory =    19.60 (MB), total memory =  1779.68 (MB), peak memory =  1977.89 (MB)
[05/03 15:01:58    408s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.17 (MB), peak = 1977.89 (MB)
[05/03 15:01:58    408s] #RC Statistics: 14338 Res, 7748 Ground Cap, 116 XCap (Edge to Edge)
[05/03 15:01:58    408s] #RC V/H edge ratio: 0.51, Avg V/H Edge Length: 6959.22 (8765), Avg L-Edge Length: 12658.51 (4658)
[05/03 15:01:58    408s] #Start writing rcdb into /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d
[05/03 15:01:58    408s] 2025/05/03 15:01:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:01:58    408s] 2025/05/03 15:01:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:01:58    408s] #Finish writing rcdb with 17605 nodes, 14418 edges, and 240 xcaps
[05/03 15:01:58    408s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.66 (MB), peak = 1977.89 (MB)
[05/03 15:01:58    408s] Restoring parasitic data from file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d' ...
[05/03 15:01:58    408s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d' for reading (mem: 1960.293M)
[05/03 15:01:58    408s] Reading RCDB with compressed RC data.
[05/03 15:01:58    408s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d' for content verification (mem: 1960.293M)
[05/03 15:01:58    408s] Reading RCDB with compressed RC data.
[05/03 15:01:58    408s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d': 0 access done (mem: 1960.293M)
[05/03 15:01:58    408s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d': 0 access done (mem: 1960.293M)
[05/03 15:01:58    408s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1960.293M)
[05/03 15:01:58    408s] Following multi-corner parasitics specified:
[05/03 15:01:58    408s] 	/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d (rcdb)
[05/03 15:01:58    408s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d' for reading (mem: 1960.293M)
[05/03 15:01:58    408s] Reading RCDB with compressed RC data.
[05/03 15:01:58    408s] 		Cell MSDAP has rcdb /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d specified
[05/03 15:01:58    408s] Cell MSDAP, hinst 
[05/03 15:01:58    408s] processing rcdb (/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d) for hinst (top) of cell (MSDAP);
[05/03 15:01:58    408s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d': 0 access done (mem: 1960.293M)
[05/03 15:01:58    408s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1935.293M)
[05/03 15:01:58    408s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_T8vajR.rcdb.d/MSDAP.rcdb.d' for reading (mem: 1935.293M)
[05/03 15:01:58    408s] Reading RCDB with compressed RC data.
[05/03 15:01:58    408s] 2025/05/03 15:01:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:01:58    408s] 2025/05/03 15:01:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:01:58    408s] 2025/05/03 15:01:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:01:58    408s] 2025/05/03 15:01:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:01:58    408s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_T8vajR.rcdb.d/MSDAP.rcdb.d': 0 access done (mem: 1935.293M)
[05/03 15:01:58    408s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1935.293M)
[05/03 15:01:58    408s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1935.293M)
[05/03 15:01:58    408s] #
[05/03 15:01:58    408s] #Restore RCDB.
[05/03 15:01:58    408s] #
[05/03 15:01:58    408s] #Complete tQuantus RC extraction.
[05/03 15:01:58    408s] #Cpu time = 00:00:05
[05/03 15:01:58    408s] #Elapsed time = 00:00:06
[05/03 15:01:58    408s] #Increased memory = 23.46 (MB)
[05/03 15:01:58    408s] #Total memory = 1766.58 (MB)
[05/03 15:01:58    408s] #Peak memory = 1977.89 (MB)
[05/03 15:01:58    408s] #
[05/03 15:01:58    408s] #159 inserted nodes are removed
[05/03 15:01:58    408s] #Final Design Signature = -709892524
[05/03 15:01:58    408s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:01:58    408s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_T8vajR.rcdb.d/MSDAP.rcdb.d' for reading (mem: 1903.293M)
[05/03 15:01:58    408s] Reading RCDB with compressed RC data.
[05/03 15:01:58    408s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1905.3M)
[05/03 15:01:58    408s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1905.3M
[05/03 15:01:58    408s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_R / prefix -).
[05/03 15:01:58    408s] Deleted 2259 physical insts (cell FILLER_ASAP7_75t_L / prefix -).
[05/03 15:01:58    408s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SL / prefix -).
[05/03 15:01:58    408s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SRAM / prefix -).
[05/03 15:01:58    408s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_R / prefix -).
[05/03 15:01:58    408s] Deleted 1733 physical insts (cell FILLERxp5_ASAP7_75t_L / prefix -).
[05/03 15:01:58    408s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SL / prefix -).
[05/03 15:01:58    408s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix -).
[05/03 15:01:58    408s] Total physical insts deleted = 3992.
[05/03 15:01:58    408s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.007, REAL:0.007, MEM:1905.3M
[05/03 15:01:58    409s] AAE DB initialization (MEM=1924.37 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/03 15:01:58    409s] Start AAE Lib Loading. (MEM=1924.37)
[05/03 15:01:59    409s] End AAE Lib Loading. (MEM=1952.99 CPU=0:00:00.1 Real=0:00:01.0)
[05/03 15:01:59    409s] End AAE Lib Interpolated Model. (MEM=1952.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:01:59    409s]  
[05/03 15:01:59    409s] **INFO: Starting Blocking QThread with 1 CPU
[05/03 15:01:59    409s]    ____________________________________________________________________
[05/03 15:01:59    409s] __/ message from Blocking QThread
[05/03 15:01:59    409s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[05/03 15:01:59    409s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[05/03 15:01:59    409s] Starting delay calculation for Hold views
[05/03 15:01:59    409s] Starting delay calculation for Hold views
[05/03 15:01:59    409s] #################################################################################
[05/03 15:01:59    409s] #################################################################################
[05/03 15:01:59    409s] # Design Stage: PostRoute
[05/03 15:01:59    409s] # Design Name: MSDAP
[05/03 15:01:59    409s] # Design Mode: 7nm
[05/03 15:01:59    409s] # Analysis Mode: MMMC OCV 
[05/03 15:01:59    409s] # Parasitics Mode: SPEF/RCDB
[05/03 15:01:59    409s] # Design Stage: PostRoute
[05/03 15:01:59    409s] # Design Name: MSDAP
[05/03 15:01:59    409s] # Design Mode: 7nm
[05/03 15:01:59    409s] # Analysis Mode: MMMC OCV 
[05/03 15:01:59    409s] # Parasitics Mode: SPEF/RCDB
[05/03 15:01:59    409s] # Signoff Settings: SI Off 
[05/03 15:01:59    409s] # Signoff Settings: SI Off 
[05/03 15:01:59    409s] #################################################################################
[05/03 15:01:59    409s] #################################################################################
[05/03 15:01:59    409s] AAE_INFO: 1 threads acquired from CTE.
[05/03 15:01:59    409s] AAE_INFO: 1 threads acquired from CTE.
[05/03 15:01:59    409s] Calculate late delays in OCV mode...
[05/03 15:01:59    409s] Calculate late delays in OCV mode...
[05/03 15:01:59    409s] Calculate early delays in OCV mode...
[05/03 15:01:59    409s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 1.0M, InitMEM = 1.0M)
[05/03 15:01:59    409s] Start delay calculation (fullDC) (1 T). (MEM=0.988281)
[05/03 15:01:59    409s] Start delay calculation (fullDC) (1 T). (MEM=0.988281)
[05/03 15:01:59    409s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 15:01:59    409s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 15:01:59    409s] End AAE Lib Interpolated Model. (MEM=25.4023 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:01:59    409s] First Iteration Infinite Tw... 
[05/03 15:01:59    409s] Total number of fetched objects 3252
[05/03 15:01:59    409s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:01:59    409s] Total number of fetched objects 3252
[05/03 15:01:59    409s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:01:59    409s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:01:59    409s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 15:01:59    409s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 15:01:59    409s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[05/03 15:02:00    409s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[05/03 15:01:59    409s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
[05/03 15:01:59    409s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M)
[05/03 15:01:59    409s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
[05/03 15:02:00    409s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M)
[05/03 15:02:00    409s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
[05/03 15:01:59    409s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.1 (0.9), mem = 0.0M
[05/03 15:01:59    409s] 
[05/03 15:01:59    409s] =============================================================================================
[05/03 15:01:59    409s]  Step TAT Report for QThreadWorker #1
[05/03 15:01:59    409s] =============================================================================================
[05/03 15:01:59    409s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/03 15:01:59    409s] ---------------------------------------------------------------------------------------------
[05/03 15:01:59    409s] [ TimingUpdate           ]      1   0:00:00.1  (   7.5 % )     0:00:00.9 /  0:00:00.8    1.0
[05/03 15:01:59    409s] [ FullDelayCalc          ]      1   0:00:00.8  (  73.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/03 15:01:59    409s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:02:00    409s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.1 (0.9), mem = 0.0M
[05/03 15:01:59    409s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:01:59    409s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:01:59    409s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:01:59    409s] [ MISC                   ]          0:00:00.2  (  18.6 % )     0:00:00.2 /  0:00:00.2    0.9
[05/03 15:01:59    409s] ---------------------------------------------------------------------------------------------
[05/03 15:01:59    409s]  QThreadWorker #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    0.9
[05/03 15:01:59    409s] ---------------------------------------------------------------------------------------------
[05/03 15:01:59    409s] 
 
[05/03 15:02:00    409s] _______________________________________________________________________
[05/03 15:02:00    409s] Starting delay calculation for Setup views
[05/03 15:02:00    409s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:02:00    409s] Begin IPO call back ...
[05/03 15:02:00    409s] End IPO call back ...
[05/03 15:02:00    409s] #################################################################################
[05/03 15:02:00    409s] # Design Stage: PostRoute
[05/03 15:02:00    409s] # Design Name: MSDAP
[05/03 15:02:00    409s] # Design Mode: 7nm
[05/03 15:02:00    409s] # Analysis Mode: MMMC OCV 
[05/03 15:02:00    409s] # Parasitics Mode: SPEF/RCDB
[05/03 15:02:00    409s] # Signoff Settings: SI On 
[05/03 15:02:00    409s] #################################################################################
[05/03 15:02:00    409s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[05/03 15:02:00    409s] First Iteration Infinite Tw... 
[05/03 15:02:00    409s] Calculate early delays in OCV mode...
[05/03 15:02:00    409s] Calculate late delays in OCV mode...
[05/03 15:02:00    409s] Topological Sorting (REAL = 0:00:00.0, MEM = 1953.0M, InitMEM = 1953.0M)
[05/03 15:02:00    409s] Start delay calculation (fullDC) (1 T). (MEM=1952.99)
[05/03 15:02:00    410s] End AAE Lib Interpolated Model. (MEM=1969.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:01    410s] Total number of fetched objects 3252
[05/03 15:02:01    410s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:02:01    410s] AAE_INFO-618: Total number of nets in the design is 3721,  86.8 percent of the nets selected for SI analysis
[05/03 15:02:01    410s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:01    410s] End delay calculation. (MEM=2044.06 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 15:02:01    410s] End delay calculation (fullDC). (MEM=2044.06 CPU=0:00:00.9 REAL=0:00:01.0)
[05/03 15:02:01    410s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2044.1M) ***
[05/03 15:02:01    411s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2036.1M)
[05/03 15:02:01    411s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:02:01    411s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2036.1M)
[05/03 15:02:01    411s] 
[05/03 15:02:01    411s] Executing IPO callback for view pruning ..
[05/03 15:02:01    411s] Starting SI iteration 2
[05/03 15:02:01    411s] Calculate early delays in OCV mode...
[05/03 15:02:01    411s] Calculate late delays in OCV mode...
[05/03 15:02:01    411s] Start delay calculation (fullDC) (1 T). (MEM=1982.18)
[05/03 15:02:02    411s] End AAE Lib Interpolated Model. (MEM=1982.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:02    411s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 2. 
[05/03 15:02:02    411s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3252. 
[05/03 15:02:02    411s] Total number of fetched objects 3252
[05/03 15:02:02    411s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:02:02    411s] AAE_INFO-618: Total number of nets in the design is 3721,  0.2 percent of the nets selected for SI analysis
[05/03 15:02:02    411s] End delay calculation. (MEM=1988.41 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:02:02    411s] End delay calculation (fullDC). (MEM=1988.41 CPU=0:00:00.1 REAL=0:00:01.0)
[05/03 15:02:02    411s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1988.4M) ***
[05/03 15:02:02    411s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:06:51 mem=1988.4M)
[05/03 15:02:02    411s] End AAE Lib Interpolated Model. (MEM=1988.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:02    411s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1988.4M
[05/03 15:02:02    411s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.066, REAL:0.067, MEM:1988.4M
[05/03 15:02:02    411s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[05/03 15:02:02    411s] 
[05/03 15:02:02    411s] ------------------------------------------------------------
[05/03 15:02:02    411s]      Initial SI Timing Summary                             
[05/03 15:02:02    411s] ------------------------------------------------------------
[05/03 15:02:02    411s] 
[05/03 15:02:02    411s] Setup views included:
[05/03 15:02:02    411s]  PVT_0P63V_100C.setup_view 
[05/03 15:02:02    411s] 
[05/03 15:02:02    411s] +--------------------+---------+---------+---------+
[05/03 15:02:02    411s] |     Setup mode     |   all   | reg2reg | default |
[05/03 15:02:02    411s] +--------------------+---------+---------+---------+
[05/03 15:02:02    411s] |           WNS (ns):| 15.035  | 15.035  | 32.514  |
[05/03 15:02:02    411s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 15:02:02    411s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 15:02:02    411s] |          All Paths:|   490   |   489   |   117   |
[05/03 15:02:02    411s] +--------------------+---------+---------+---------+
[05/03 15:02:02    411s] 
[05/03 15:02:02    411s] +----------------+-------------------------------+------------------+
[05/03 15:02:02    411s] |                |              Real             |       Total      |
[05/03 15:02:02    411s] |    DRVs        +------------------+------------+------------------|
[05/03 15:02:02    411s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 15:02:02    411s] +----------------+------------------+------------+------------------+
[05/03 15:02:02    411s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:02:02    411s] |   max_tran     |      1 (22)      |   -0.013   |      1 (22)      |
[05/03 15:02:02    411s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:02:02    411s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:02:02    411s] +----------------+------------------+------------+------------------+
[05/03 15:02:02    411s] 
[05/03 15:02:02    411s] Density: 27.108%
[05/03 15:02:02    411s]        (93.057% with Fillers)
[05/03 15:02:02    411s] Total number of glitch violations: 0
[05/03 15:02:02    411s] ------------------------------------------------------------
[05/03 15:02:02    411s] **opt_design ... cpu = 0:00:11, real = 0:00:13, mem = 1669.2M, totSessionCpu=0:06:52 **
[05/03 15:02:02    411s] Setting latch borrow mode to budget during optimization.
[05/03 15:02:02    411s] Info: Done creating the CCOpt slew target map.
[05/03 15:02:02    411s] Glitch fixing enabled
[05/03 15:02:02    411s] Running CCOpt-PRO on entire clock network
[05/03 15:02:02    411s] Net route status summary:
[05/03 15:02:02    411s]   Clock:        27 (unrouted=0, trialRouted=0, noStatus=0, routed=27, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 15:02:02    411s]   Non-clock:  3694 (unrouted=532, trialRouted=0, noStatus=0, routed=3162, fixed=0, [crossesIlmBoundary=0, tooFewTerms=532, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 15:02:02    411s] Clock tree cells fixed by user: 0 out of 25 (0%)
[05/03 15:02:02    411s] PRO...
[05/03 15:02:02    411s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/03 15:02:02    411s] Initializing clock structures...
[05/03 15:02:02    411s]   Creating own balancer
[05/03 15:02:02    411s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/03 15:02:02    411s]   Removing CTS place status from clock tree and sinks.
[05/03 15:02:02    411s] Removed CTS place status from 25 clock cells (out of 28 ) and 0 clock sinks (out of 0 ).
[05/03 15:02:02    411s]   Initializing legalizer
[05/03 15:02:02    411s]   Using cell based legalization.
[05/03 15:02:02    411s] OPERPROF: Starting DPlace-Init at level 1, MEM:1975.2M
[05/03 15:02:02    411s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 15:02:02    411s] OPERPROF:   Starting FgcInit at level 2, MEM:1975.2M
[05/03 15:02:02    411s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1975.2M
[05/03 15:02:02    411s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1975.2M
[05/03 15:02:02    411s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 15:02:02    411s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:1975.2M
[05/03 15:02:02    411s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1975.2MB).
[05/03 15:02:02    411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.075, MEM:1975.2M
[05/03 15:02:02    411s] (I)       Load db... (mem=1975.2M)
[05/03 15:02:02    411s] (I)       Read data from FE... (mem=1975.2M)
[05/03 15:02:02    411s] (I)       Read nodes and places... (mem=1975.2M)
[05/03 15:02:02    411s] (I)       Number of ignored instance 0
[05/03 15:02:02    411s] (I)       Number of inbound cells 0
[05/03 15:02:02    411s] (I)       numMoveCells=7391, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/03 15:02:02    411s] (I)       Done Read nodes and places (cpu=0.009s, mem=1977.3M)
[05/03 15:02:02    411s] (I)       Read rows... (mem=1977.3M)
[05/03 15:02:02    411s] (I)       Done Read rows (cpu=0.000s, mem=1977.3M)
[05/03 15:02:02    411s] (I)       Read module constraints... (mem=1977.3M)
[05/03 15:02:02    411s] (I)       Done Read module constraints (cpu=0.000s, mem=1977.3M)
[05/03 15:02:02    411s] (I)       Done Read data from FE (cpu=0.009s, mem=1977.3M)
[05/03 15:02:02    411s] (I)       Done Load db (cpu=0.009s, mem=1977.3M)
[05/03 15:02:02    411s] (I)       Constructing placeable region... (mem=1977.3M)
[05/03 15:02:02    411s] (I)       Constructing bin map
[05/03 15:02:02    411s] (I)       Initialize bin information with width=43200 height=43200
[05/03 15:02:02    411s] (I)       Done constructing bin map
[05/03 15:02:02    411s] (I)       Removing 96 blocked bin with high fixed inst density
[05/03 15:02:02    411s] (I)       Compute region effective width... (mem=1977.3M)
[05/03 15:02:02    411s] (I)       Done Compute region effective width (cpu=0.000s, mem=1977.3M)
[05/03 15:02:02    411s] (I)       Done Constructing placeable region (cpu=0.002s, mem=1977.3M)
[05/03 15:02:02    411s] Accumulated time to calculate placeable region: 0.00821
[05/03 15:02:02    411s] Accumulated time to calculate placeable region: 0.00851
[05/03 15:02:02    411s] Accumulated time to calculate placeable region: 0.0088
[05/03 15:02:02    411s] Accumulated time to calculate placeable region: 0.00909
[05/03 15:02:02    411s] Accumulated time to calculate placeable region: 0.00931
[05/03 15:02:02    411s] Accumulated time to calculate placeable region: 0.00956
[05/03 15:02:02    411s]   Reconstructing clock tree datastructures...
[05/03 15:02:02    411s]     Validating CTS configuration...
[05/03 15:02:02    411s]     Checking module port directions...
[05/03 15:02:02    411s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 15:02:02    411s]     Non-default CCOpt properties:
[05/03 15:02:02    411s]     adjacent_rows_legal: true (default: false)
[05/03 15:02:02    411s]     allow_non_fterm_identical_swaps: 0 (default: true)
[05/03 15:02:02    411s]     cell_density is set for at least one key
[05/03 15:02:02    411s]     cell_halo_rows: 0 (default: 1)
[05/03 15:02:02    411s]     cell_halo_sites: 0 (default: 4)
[05/03 15:02:02    411s]     clock_nets_detailed_routed: 1 (default: false)
[05/03 15:02:02    411s]     force_design_routing_status: 1 (default: auto)
[05/03 15:02:02    411s]     route_type is set for at least one key
[05/03 15:02:02    411s]     target_insertion_delay is set for at least one key
[05/03 15:02:02    411s]     target_skew is set for at least one key
[05/03 15:02:02    411s]     target_skew_wire is set for at least one key
[05/03 15:02:02    411s]     Route type trimming info:
[05/03 15:02:02    411s]       No route type modifications were made.
[05/03 15:02:02    411s] Accumulated time to calculate placeable region: 0.01
[05/03 15:02:02    411s] Accumulated time to calculate placeable region: 0.0104
[05/03 15:02:02    411s] (I)       Initializing Steiner engine. 
[05/03 15:02:02    411s] End AAE Lib Interpolated Model. (MEM=1980.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:04    413s]     Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
[05/03 15:02:04    413s]     Original list had 10 cells:
[05/03 15:02:04    413s]     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/03 15:02:04    413s]     New trimmed list has 9 cells:
[05/03 15:02:04    413s]     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/03 15:02:04    413s]     Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
[05/03 15:02:04    413s]     Original list had 21 cells:
[05/03 15:02:04    413s]     CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/03 15:02:04    413s]     New trimmed list has 13 cells:
[05/03 15:02:04    413s]     CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/03 15:02:04    413s]     Clock tree balancer configuration for clock_trees Dclk Sclk:
[05/03 15:02:04    413s]     Non-default CCOpt properties:
[05/03 15:02:04    413s]       cell_density: 1 (default: 0.75)
[05/03 15:02:04    413s]       route_type (leaf): default_route_type_leaf (default: default)
[05/03 15:02:04    413s]       route_type (trunk): default_route_type_nonleaf (default: default)
[05/03 15:02:04    413s]       route_type (top): default_route_type_nonleaf (default: default)
[05/03 15:02:04    413s]     For power domain AO:
[05/03 15:02:04    413s]       Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
[05/03 15:02:04    413s]       Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
[05/03 15:02:04    413s]       Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
[05/03 15:02:04    413s]       Unblocked area available for placement of any clock cells in power_domain AO: 20058.348um^2
[05/03 15:02:04    413s]     Top Routing info:
[05/03 15:02:04    413s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/03 15:02:04    413s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[05/03 15:02:04    413s]     Trunk Routing info:
[05/03 15:02:04    413s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/03 15:02:04    413s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/03 15:02:04    413s]     Leaf Routing info:
[05/03 15:02:04    413s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/03 15:02:04    413s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/03 15:02:04    413s]     For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
[05/03 15:02:04    413s]       Slew time target (leaf):    59.7ps
[05/03 15:02:04    413s]       Slew time target (trunk):   59.7ps
[05/03 15:02:04    413s]       Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
[05/03 15:02:04    413s]       Buffer unit delay: 21.0ps
[05/03 15:02:04    413s]       Buffer max distance: 234.363um
[05/03 15:02:04    413s]     Fastest wire driving cells and distances:
[05/03 15:02:04    413s]       Buffer    : {lib_cell:BUFx24_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=234.363um, saturatedSlew=47.7ps, speed=5338.553um per ns, cellArea=29.861um^2 per 1000um}
[05/03 15:02:04    413s]       Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.924um, saturatedSlew=47.1ps, speed=4079.041um per ns, cellArea=12.365um^2 per 1000um}
[05/03 15:02:04    413s]       Clock gate: {lib_cell:ICGx4_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=199.694um, saturatedSlew=48.5ps, speed=4720.910um per ns, cellArea=24.532um^2 per 1000um}
[05/03 15:02:04    413s]     
[05/03 15:02:04    413s]     
[05/03 15:02:04    413s]     Logic Sizing Table:
[05/03 15:02:04    413s]     
[05/03 15:02:04    413s]     ----------------------------------------------------------
[05/03 15:02:04    413s]     Cell    Instance count    Source    Eligible library cells
[05/03 15:02:04    413s]     ----------------------------------------------------------
[05/03 15:02:04    413s]       (empty table)
[05/03 15:02:04    413s]     ----------------------------------------------------------
[05/03 15:02:04    413s]     
[05/03 15:02:04    413s]     
[05/03 15:02:04    413s]     Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
[05/03 15:02:04    413s]       Sources:                     pin Dclk
[05/03 15:02:04    413s]       Total number of sinks:       38
[05/03 15:02:04    413s]       Delay constrained sinks:     38
[05/03 15:02:04    413s]       Non-leaf sinks:              0
[05/03 15:02:04    413s]       Ignore pins:                 0
[05/03 15:02:04    413s]      Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/03 15:02:04    413s]       Skew target:                 21.0ps
[05/03 15:02:04    413s]     Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
[05/03 15:02:04    413s]       Sources:                     pin Sclk
[05/03 15:02:04    413s]       Total number of sinks:       354
[05/03 15:02:04    413s]       Delay constrained sinks:     354
[05/03 15:02:04    413s]       Non-leaf sinks:              0
[05/03 15:02:04    413s]       Ignore pins:                 0
[05/03 15:02:04    413s]      Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/03 15:02:04    413s]       Skew target:                 21.0ps
[05/03 15:02:04    413s]     Primary reporting skew groups are:
[05/03 15:02:04    413s]     skew_group Sclk/my_constraint_mode with 354 clock sinks
[05/03 15:02:04    413s]     
[05/03 15:02:04    413s]     Via Selection for Estimated Routes (rule default):
[05/03 15:02:04    413s]     
[05/03 15:02:04    413s]     --------------------------------------------------------------
[05/03 15:02:04    413s]     Layer     Via Cell    Res.      Cap.     RC       Top of Stack
[05/03 15:02:04    413s]     Range                 (Ohm)     (fF)     (fs)     Only
[05/03 15:02:04    413s]     --------------------------------------------------------------
[05/03 15:02:04    413s]     M1-M2     VIA12       10.000    0.002    0.018    false
[05/03 15:02:04    413s]     M2-M3     VIA23       10.000    0.002    0.020    false
[05/03 15:02:04    413s]     M3-M4     VIA34       10.000    0.002    0.025    false
[05/03 15:02:04    413s]     M4-M5     VIA45       10.000    0.003    0.033    false
[05/03 15:02:04    413s]     M5-M6     VIA56       10.000    0.004    0.037    false
[05/03 15:02:04    413s]     M6-M7     VIA67       10.000    0.004    0.040    false
[05/03 15:02:04    413s]     M7-M8     VIA78       10.000    0.003    0.034    false
[05/03 15:02:04    413s]     M8-M9     VIA89       10.000    0.003    0.028    false
[05/03 15:02:04    413s]     M9-Pad    VIA9Pad     10.000    0.013    0.133    false
[05/03 15:02:04    413s]     --------------------------------------------------------------
[05/03 15:02:04    413s]     
[05/03 15:02:04    413s]     No ideal or dont_touch nets found in the clock tree
[05/03 15:02:04    413s]     No dont_touch hnets found in the clock tree
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] Filtering reasons for cell type: buffer
[05/03 15:02:04    413s] =======================================
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s] Clock trees    Power domain    Reason                         Library cells
[05/03 15:02:04    413s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s] all            AO              Unbalanced rise/fall delays    { BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L
[05/03 15:02:04    413s]                                                                 BUFx12_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R
[05/03 15:02:04    413s]                                                                 BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx16f_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R
[05/03 15:02:04    413s]                                                                 BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx3_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L
[05/03 15:02:04    413s]                                                                 BUFx4f_ASAP7_75t_R BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx5_ASAP7_75t_R
[05/03 15:02:04    413s]                                                                 BUFx5_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx6f_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[05/03 15:02:04    413s]                                                                 HB1xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R
[05/03 15:02:04    413s]                                                                 HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL }
[05/03 15:02:04    413s] all            AO              Library trimming               { BUFx4f_ASAP7_75t_SRAM }
[05/03 15:02:04    413s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] Filtering reasons for cell type: inverter
[05/03 15:02:04    413s] =========================================
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s] Clock trees    Power domain    Reason                         Library cells
[05/03 15:02:04    413s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s] all            AO              Unbalanced rise/fall delays    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx10_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx11_ASAP7_75t_L CKINVDCx11_ASAP7_75t_R CKINVDCx11_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_R CKINVDCx14_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L
[05/03 15:02:04    413s]                                                                 INVx13_ASAP7_75t_R INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx1_ASAP7_75t_R
[05/03 15:02:04    413s]                                                                 INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx2_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_L
[05/03 15:02:04    413s]                                                                 INVx4_ASAP7_75t_R INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R
[05/03 15:02:04    413s]                                                                 INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx6_ASAP7_75t_SL
[05/03 15:02:04    413s]                                                                 INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx8_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[05/03 15:02:04    413s]                                                                 INVxp33_ASAP7_75t_R INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_R
[05/03 15:02:04    413s]                                                                 INVxp67_ASAP7_75t_SL }
[05/03 15:02:04    413s] all            AO              Library trimming               { CKINVDCx10_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM
[05/03 15:02:04    413s]                                                                 CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM
[05/03 15:02:04    413s]                                                                 CKINVDCx9p33_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM }
[05/03 15:02:04    413s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s]     Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/03 15:02:04    413s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:02:04    413s] UM:*                                      Validating CTS configuration
[05/03 15:02:04    413s]     CCOpt configuration status: all checks passed.
[05/03 15:02:04    413s]   Reconstructing clock tree datastructures done.
[05/03 15:02:04    413s] Initializing clock structures done.
[05/03 15:02:04    413s] PRO...
[05/03 15:02:04    413s]   PRO active optimizations:
[05/03 15:02:04    413s]    - DRV fixing with cell sizing
[05/03 15:02:04    413s]   
[05/03 15:02:04    413s]   Detected clock skew data from CTS
[05/03 15:02:04    413s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 15:02:04    413s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 15:02:04    413s]   Clock DAG stats PRO initial state:
[05/03 15:02:04    413s]     cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
[05/03 15:02:04    413s]     cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
[05/03 15:02:04    413s]     cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
[05/03 15:02:04    413s]     sink capacitance : count=392, total=362.000fF, avg=0.923fF, sd=2.339fF, min=0.455fF, max=13.063fF
[05/03 15:02:04    413s]     wire capacitance : top=0.000fF, trunk=11.671fF, leaf=68.552fF, total=80.223fF
[05/03 15:02:04    413s]     wire lengths     : top=0.000um, trunk=569.004um, leaf=2794.500um, total=3363.504um
[05/03 15:02:04    413s]     hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
[05/03 15:02:04    413s]   Clock DAG net violations PRO initial state:
[05/03 15:02:04    413s]     Remaining Transition : {count=2, worst=[18.6ps, 6.1ps]} avg=12.3ps sd=8.8ps sum=24.7ps
[05/03 15:02:04    413s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/03 15:02:04    413s]     Trunk : target=59.7ps count=6 avg=24.9ps sd=12.0ps min=9.2ps max=39.2ps {4 <= 35.8ps, 2 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 15:02:04    413s]     Leaf  : target=59.7ps count=21 avg=43.1ps sd=16.2ps min=16.6ps max=78.3ps {7 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 0 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 15:02:04    413s]   Clock DAG library cell distribution PRO initial state {count}:
[05/03 15:02:04    413s]      Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
[05/03 15:02:04    413s]      Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 15:02:04    413s]   Primary reporting skew groups PRO initial state:
[05/03 15:02:04    413s]     skew_group default.Sclk/my_constraint_mode: unconstrained
[05/03 15:02:04    413s]       min path sink: shiftL/tempreg_reg[7]/CLK
[05/03 15:02:04    413s]       max path sink: Co_mem_R/cs_vec_reg[0]/CLK
[05/03 15:02:04    413s]   Skew group summary PRO initial state:
[05/03 15:02:04    413s]     skew_group Dclk/my_constraint_mode: insertion delay [min=34.0, max=49.4, avg=43.5, sd=4.0], skew [15.4 vs 21.0], 100% {34.0, 49.4} (wid=24.5 ws=15.4) (gid=24.9 gs=0.0)
[05/03 15:02:04    413s]     skew_group Sclk/my_constraint_mode: insertion delay [min=66.9, max=107.7, avg=85.8, sd=10.9], skew [40.8 vs 21.2*], 66.9% {76.8, 98.0} (wid=45.2 ws=34.8) (gid=84.2 gs=45.8)
[05/03 15:02:04    413s]   Recomputing CTS skew targets...
[05/03 15:02:04    413s]   Resolving skew group constraints...
[05/03 15:02:04    413s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
[05/03 15:02:04    413s]   Resolving skew group constraints done.
[05/03 15:02:04    413s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 15:02:04    413s]   Fixing DRVs...
[05/03 15:02:04    413s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/03 15:02:04    413s]   CCOpt-PRO: considered: 27, tested: 27, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[05/03 15:02:04    413s]   
[05/03 15:02:04    413s]   PRO Statistics: Fix DRVs (cell sizing):
[05/03 15:02:04    413s]   =======================================
[05/03 15:02:04    413s]   
[05/03 15:02:04    413s]   Cell changes by Net Type:
[05/03 15:02:04    413s]   
[05/03 15:02:04    413s]   -------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s]   Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/03 15:02:04    413s]   -------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s]   top                0                    0           0            0                    0                  0
[05/03 15:02:04    413s]   trunk              0                    0           0            0                    0                  0
[05/03 15:02:04    413s]   leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[05/03 15:02:04    413s]   -------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s]   Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[05/03 15:02:04    413s]   -------------------------------------------------------------------------------------------------------------------
[05/03 15:02:04    413s]   
[05/03 15:02:04    413s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[05/03 15:02:04    413s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/03 15:02:04    413s]   
[05/03 15:02:04    413s]   Clock DAG stats PRO after DRV fixing:
[05/03 15:02:04    413s]     cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
[05/03 15:02:04    413s]     cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
[05/03 15:02:04    413s]     cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
[05/03 15:02:04    413s]     sink capacitance : count=392, total=362.000fF, avg=0.923fF, sd=2.339fF, min=0.455fF, max=13.063fF
[05/03 15:02:04    413s]     wire capacitance : top=0.000fF, trunk=11.671fF, leaf=68.552fF, total=80.223fF
[05/03 15:02:04    413s]     wire lengths     : top=0.000um, trunk=569.004um, leaf=2794.500um, total=3363.504um
[05/03 15:02:04    413s]     hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
[05/03 15:02:04    413s]   Clock DAG net violations PRO after DRV fixing:
[05/03 15:02:04    413s]     Remaining Transition : {count=2, worst=[18.6ps, 6.1ps]} avg=12.3ps sd=8.8ps sum=24.7ps
[05/03 15:02:04    413s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[05/03 15:02:04    413s]     Trunk : target=59.7ps count=6 avg=24.9ps sd=12.0ps min=9.2ps max=39.2ps {4 <= 35.8ps, 2 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 15:02:04    413s]     Leaf  : target=59.7ps count=21 avg=43.1ps sd=16.2ps min=16.6ps max=78.3ps {7 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 0 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 15:02:04    413s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[05/03 15:02:04    413s]      Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
[05/03 15:02:04    413s]      Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 15:02:04    413s]   Primary reporting skew groups PRO after DRV fixing:
[05/03 15:02:04    413s]     skew_group default.Sclk/my_constraint_mode: unconstrained
[05/03 15:02:04    413s]       min path sink: shiftL/tempreg_reg[7]/CLK
[05/03 15:02:04    413s]       max path sink: Co_mem_R/cs_vec_reg[0]/CLK
[05/03 15:02:04    413s]   Skew group summary PRO after DRV fixing:
[05/03 15:02:04    413s]     skew_group Dclk/my_constraint_mode: insertion delay [min=34.0, max=49.4, avg=43.5, sd=4.0], skew [15.4 vs 21.0], 100% {34.0, 49.4} (wid=24.5 ws=15.4) (gid=24.9 gs=0.0)
[05/03 15:02:04    413s]     skew_group Sclk/my_constraint_mode: insertion delay [min=66.9, max=107.7, avg=85.8, sd=10.9], skew [40.8 vs 21.2*], 66.9% {76.8, 98.0} (wid=45.2 ws=34.8) (gid=84.2 gs=45.8)
[05/03 15:02:04    413s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 15:02:04    413s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:02:04    413s] UM:*                                      Fixing DRVs
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] Slew Diagnostics: After DRV fixing
[05/03 15:02:04    413s] ==================================
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] Global Causes:
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] -------------------------------------
[05/03 15:02:04    413s] Cause
[05/03 15:02:04    413s] -------------------------------------
[05/03 15:02:04    413s] DRV fixing with buffering is disabled
[05/03 15:02:04    413s] -------------------------------------
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] Top 5 overslews:
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] -----------------------------------------------------------------------------------------
[05/03 15:02:04    413s] Overslew    Causes                                                Driving Pin
[05/03 15:02:04    413s] -----------------------------------------------------------------------------------------
[05/03 15:02:04    413s]  18.6ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00050/Y
[05/03 15:02:04    413s]   6.1ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_cpc_drv_buf_00095/Y
[05/03 15:02:04    413s] -----------------------------------------------------------------------------------------
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] ------------------------------------------
[05/03 15:02:04    413s] Cause                           Occurences
[05/03 15:02:04    413s] ------------------------------------------
[05/03 15:02:04    413s] Inst already optimally sized        2
[05/03 15:02:04    413s] ------------------------------------------
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] Violation diagnostics counts from the 2 nodes that have violations:
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s] ------------------------------------------
[05/03 15:02:04    413s] Cause                           Occurences
[05/03 15:02:04    413s] ------------------------------------------
[05/03 15:02:04    413s] Inst already optimally sized        2
[05/03 15:02:04    413s] ------------------------------------------
[05/03 15:02:04    413s] 
[05/03 15:02:04    413s]   Reconnecting optimized routes...
[05/03 15:02:04    413s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 15:02:04    413s]   Set dirty flag on 4 insts, 8 nets
[05/03 15:02:04    413s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/03 15:02:04    413s] End AAE Lib Interpolated Model. (MEM=2038.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:04    413s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 15:02:04    413s]   Clock DAG stats PRO final:
[05/03 15:02:04    413s]     cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
[05/03 15:02:04    413s]     cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
[05/03 15:02:04    413s]     cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
[05/03 15:02:04    413s]     sink capacitance : count=392, total=362.000fF, avg=0.923fF, sd=2.339fF, min=0.455fF, max=13.063fF
[05/03 15:02:04    413s]     wire capacitance : top=0.000fF, trunk=11.671fF, leaf=68.552fF, total=80.223fF
[05/03 15:02:04    413s]     wire lengths     : top=0.000um, trunk=569.004um, leaf=2794.500um, total=3363.504um
[05/03 15:02:04    413s]     hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
[05/03 15:02:04    413s]   Clock DAG net violations PRO final:
[05/03 15:02:04    413s]     Remaining Transition : {count=2, worst=[18.6ps, 6.1ps]} avg=12.3ps sd=8.8ps sum=24.7ps
[05/03 15:02:04    413s]   Clock DAG primary half-corner transition distribution PRO final:
[05/03 15:02:04    413s]     Trunk : target=59.7ps count=6 avg=24.9ps sd=12.0ps min=9.2ps max=39.2ps {4 <= 35.8ps, 2 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/03 15:02:04    413s]     Leaf  : target=59.7ps count=21 avg=43.1ps sd=16.2ps min=16.6ps max=78.3ps {7 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 0 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
[05/03 15:02:04    413s]   Clock DAG library cell distribution PRO final {count}:
[05/03 15:02:04    413s]      Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
[05/03 15:02:04    413s]      Invs: INVx11_ASAP7_75t_SRAM: 1 
[05/03 15:02:04    413s]   Primary reporting skew groups PRO final:
[05/03 15:02:04    413s]     skew_group default.Sclk/my_constraint_mode: unconstrained
[05/03 15:02:04    413s]       min path sink: shiftL/tempreg_reg[7]/CLK
[05/03 15:02:04    413s]       max path sink: Co_mem_R/cs_vec_reg[0]/CLK
[05/03 15:02:04    413s]   Skew group summary PRO final:
[05/03 15:02:04    413s]     skew_group Dclk/my_constraint_mode: insertion delay [min=34.0, max=49.4, avg=43.5, sd=4.0], skew [15.4 vs 21.0], 100% {34.0, 49.4} (wid=24.5 ws=15.4) (gid=24.9 gs=0.0)
[05/03 15:02:04    413s]     skew_group Sclk/my_constraint_mode: insertion delay [min=66.9, max=107.7, avg=85.8, sd=10.9], skew [40.8 vs 21.2*], 66.9% {76.8, 98.0} (wid=45.2 ws=34.8) (gid=84.2 gs=45.8)
[05/03 15:02:04    413s] PRO done.
[05/03 15:02:04    413s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/03 15:02:04    413s] numClockCells = 28, numClockCellsFixed = 0, numClockCellsRestored = 25, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/03 15:02:04    413s] Net route status summary:
[05/03 15:02:04    413s]   Clock:        27 (unrouted=0, trialRouted=0, noStatus=0, routed=27, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 15:02:04    413s]   Non-clock:  3694 (unrouted=532, trialRouted=0, noStatus=0, routed=3162, fixed=0, [crossesIlmBoundary=0, tooFewTerms=532, (crossesIlmBoundary AND tooFewTerms=0)])
[05/03 15:02:04    413s] Updating delays...
[05/03 15:02:04    413s] Updating delays done.
[05/03 15:02:04    413s] PRO done. (took cpu=0:00:02.1 real=0:00:02.2)
[05/03 15:02:04    413s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:02:04    413s] UM:*                                      PRO
[05/03 15:02:04    413s] OPERPROF: Starting FgcCleanup at level 1, MEM:2057.3M
[05/03 15:02:04    413s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2057.3M
[05/03 15:02:04    414s] **INFO: Start fixing DRV (Mem = 1975.33M) ...
[05/03 15:02:04    414s] Begin: GigaOpt DRV Optimization
[05/03 15:02:04    414s] Glitch fixing enabled
[05/03 15:02:04    414s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.92 -numThreads 1  -glitch
[05/03 15:02:04    414s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.92 -numThreads 1  -glitch
[05/03 15:02:04    414s] Info: 27 clock nets excluded from IPO operation.
[05/03 15:02:04    414s] End AAE Lib Interpolated Model. (MEM=1975.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:04    414s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:54.0/0:08:45.5 (0.8), mem = 1975.3M
[05/03 15:02:04    414s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.10
[05/03 15:02:04    414s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 15:02:04    414s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=1975.3M
[05/03 15:02:04    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:1975.3M
[05/03 15:02:04    414s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 15:02:04    414s] OPERPROF:   Starting FgcInit at level 2, MEM:1975.3M
[05/03 15:02:04    414s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1975.3M
[05/03 15:02:04    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1975.3M
[05/03 15:02:04    414s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 15:02:05    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.063, MEM:1975.3M
[05/03 15:02:05    414s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1975.3MB).
[05/03 15:02:05    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.077, MEM:1975.3M
[05/03 15:02:05    414s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:54 mem=1975.3M
[05/03 15:02:05    414s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=2098.8M
[05/03 15:02:06    415s] ### Creating LA Mngr, finished. totSessionCpu=0:06:55 mem=2114.8M
[05/03 15:02:06    415s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/03 15:02:06    415s] 
[05/03 15:02:06    415s] Creating Lib Analyzer ...
[05/03 15:02:06    415s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 15:02:06    415s] Total number of usable inverters from Lib Analyzer: 27 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 15:02:06    415s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 15:02:06    415s] 
[05/03 15:02:06    415s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:56 mem=2114.8M
[05/03 15:02:06    415s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:56 mem=2114.8M
[05/03 15:02:06    415s] Creating Lib Analyzer, finished. 
[05/03 15:02:08    418s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/03 15:02:08    418s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2133.8M
[05/03 15:02:08    418s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2133.8M
[05/03 15:02:08    418s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 15:02:08    418s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/03 15:02:08    418s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 15:02:08    418s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/03 15:02:08    418s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 15:02:08    418s] Info: violation cost 3.630921 (cap = 0.000000, tran = 3.630921, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 15:02:09    418s] |     3|    72|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.03|     0.00|       0|       0|       0|  93.13|          |         |
[05/03 15:02:09    418s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 15:02:09    418s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.04|     0.00|       0|       0|       3|  93.13| 0:00:00.0|  2141.8M|
[05/03 15:02:09    418s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 15:02:09    418s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.04|     0.00|       0|       0|       0|  93.13| 0:00:00.0|  2141.8M|
[05/03 15:02:09    418s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 15:02:09    418s] **** Begin NDR-Layer Usage Statistics ****
[05/03 15:02:09    418s] Layer 3 has 27 constrained nets 
[05/03 15:02:09    418s] Layer 4 has 3 constrained nets 
[05/03 15:02:09    418s] **** End NDR-Layer Usage Statistics ****
[05/03 15:02:09    418s] 
[05/03 15:02:09    418s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2141.8M) ***
[05/03 15:02:09    418s] 
[05/03 15:02:09    418s] Begin: glitch net info
[05/03 15:02:09    418s] glitch slack range: number of glitch nets
[05/03 15:02:09    418s] glitch slack < -0.32 : 0
[05/03 15:02:09    418s] -0.32 < glitch slack < -0.28 : 0
[05/03 15:02:09    418s] -0.28 < glitch slack < -0.24 : 0
[05/03 15:02:09    418s] -0.24 < glitch slack < -0.2 : 0
[05/03 15:02:09    418s] -0.2 < glitch slack < -0.16 : 0
[05/03 15:02:09    418s] -0.16 < glitch slack < -0.12 : 0
[05/03 15:02:09    418s] -0.12 < glitch slack < -0.08 : 0
[05/03 15:02:09    418s] -0.08 < glitch slack < -0.04 : 0
[05/03 15:02:09    418s] -0.04 < glitch slack : 0
[05/03 15:02:09    418s] End: glitch net info
[05/03 15:02:09    418s] OPERPROF: Starting FgcCleanup at level 1, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2119.8M
[05/03 15:02:09    418s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.10
[05/03 15:02:09    418s] *** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:06:58.5/0:08:50.0 (0.8), mem = 2119.8M
[05/03 15:02:09    418s] 
[05/03 15:02:09    418s] =============================================================================================
[05/03 15:02:09    418s]  Step TAT Report for DrvOpt #1
[05/03 15:02:09    418s] =============================================================================================
[05/03 15:02:09    418s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/03 15:02:09    418s] ---------------------------------------------------------------------------------------------
[05/03 15:02:09    418s] [ OptEval                ]      1   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/03 15:02:09    418s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/03 15:02:09    418s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/03 15:02:09    418s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[05/03 15:02:09    418s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/03 15:02:09    418s] [ LibAnalyzerInit        ]      2   0:00:01.6  (  36.8 % )     0:00:01.6 /  0:00:01.6    1.0
[05/03 15:02:09    418s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:02:09    418s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/03 15:02:09    418s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[05/03 15:02:09    418s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:02:09    418s] [ MISC                   ]          0:00:02.3  (  51.1 % )     0:00:02.3 /  0:00:02.3    1.0
[05/03 15:02:09    418s] ---------------------------------------------------------------------------------------------
[05/03 15:02:09    418s]  DrvOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[05/03 15:02:09    418s] ---------------------------------------------------------------------------------------------
[05/03 15:02:09    418s] 
[05/03 15:02:09    418s] Running refinePlace -preserveRouting true
[05/03 15:02:09    418s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2119.8M
[05/03 15:02:09    418s] #spOpts: N=7 autoPA advPA fgc alignH local_util mergeVia=T sncAbut pinDensity 
[05/03 15:02:09    418s] #spOpts: cut2cut 
[05/03 15:02:09    418s] OPERPROF:       Starting FgcInit at level 4, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:       Finished FgcInit at level 4, CPU:0.002, REAL:0.002, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2119.8M
[05/03 15:02:09    418s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 15:02:09    418s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.062, REAL:0.062, MEM:2119.8M
[05/03 15:02:09    418s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2119.8MB).
[05/03 15:02:09    418s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.075, REAL:0.075, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.075, REAL:0.075, MEM:2119.8M
[05/03 15:02:09    418s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.11
[05/03 15:02:09    418s] OPERPROF:   Starting RefinePlace at level 2, MEM:2119.8M
[05/03 15:02:09    418s] *** Starting place_detail (0:06:59 mem=2119.8M) ***
[05/03 15:02:09    418s] Total net bbox length = 3.756e+04 (2.056e+04 1.700e+04) (ext = 1.862e+03)
[05/03 15:02:09    418s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2119.8M
[05/03 15:02:09    418s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2119.8M
[05/03 15:02:09    418s] Starting refinePlace ...
[05/03 15:02:09    418s]   Spread Effort: high, post-route mode, useDDP on.
[05/03 15:02:09    418s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2119.8MB) @(0:06:59 - 0:06:59).
[05/03 15:02:09    418s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 15:02:09    418s] wireLenOptFixPriorityInst 378 inst fixed
[05/03 15:02:09    418s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 15:02:09    418s] 
[05/03 15:02:09    418s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 15:02:10    419s] Move report: legalization moves 172 insts, mean move: 11.14 um, max move: 60.91 um
[05/03 15:02:10    419s] 	Max move on inst (Co_mem_L/FILLER_AO_4_736): (170.21, 83.16) --> (112.54, 79.92)
[05/03 15:02:10    419s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2119.8MB) @(0:06:59 - 0:06:59).
[05/03 15:02:10    419s] Move report: Detail placement moves 172 insts, mean move: 11.14 um, max move: 60.91 um
[05/03 15:02:10    419s] 	Max move on inst (Co_mem_L/FILLER_AO_4_736): (170.21, 83.16) --> (112.54, 79.92)
[05/03 15:02:10    419s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2119.8MB
[05/03 15:02:10    419s] Statistics of distance of Instance movement in refine placement:
[05/03 15:02:10    419s]   maximum (X+Y) =         4.32 um
[05/03 15:02:10    419s]   inst (alu_ctrl/FE_PHC727_start_workR) with max move: (149.472, 74.52) -> (149.472, 70.2)
[05/03 15:02:10    419s]   mean    (X+Y) =         2.09 um
[05/03 15:02:10    419s] Summary Report:
[05/03 15:02:10    419s] Instances move: 31 (out of 3005 movable)
[05/03 15:02:10    419s] Instances flipped: 0
[05/03 15:02:10    419s] Mean displacement: 2.09 um
[05/03 15:02:10    419s] Max displacement: 4.32 um (Instance: alu_ctrl/FE_PHC727_start_workR) (149.472, 74.52) -> (149.472, 70.2)
[05/03 15:02:10    419s] Total instances moved : 31
[05/03 15:02:10    419s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB2xp67_ASAP7_75t_SRAM
[05/03 15:02:10    419s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.536, REAL:0.539, MEM:2119.8M
[05/03 15:02:10    419s] Total net bbox length = 3.758e+04 (2.057e+04 1.701e+04) (ext = 1.862e+03)
[05/03 15:02:10    419s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2119.8MB
[05/03 15:02:10    419s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2119.8MB) @(0:06:59 - 0:06:59).
[05/03 15:02:10    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.11
[05/03 15:02:10    419s] *** Finished place_detail (0:06:59 mem=2119.8M) ***
[05/03 15:02:10    419s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.550, REAL:0.553, MEM:2119.8M
[05/03 15:02:10    419s] OPERPROF:   Starting FgcCleanup at level 2, MEM:2119.8M
[05/03 15:02:10    419s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:2119.8M
[05/03 15:02:10    419s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.634, REAL:0.636, MEM:2119.8M
[05/03 15:02:10    419s] End: GigaOpt DRV Optimization
[05/03 15:02:10    419s] **opt_design ... cpu = 0:00:19, real = 0:00:21, mem = 1822.9M, totSessionCpu=0:06:59 **
[05/03 15:02:10    419s] *info:
[05/03 15:02:10    419s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2066.77M).
[05/03 15:02:10    419s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2066.8M
[05/03 15:02:10    419s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:2066.8M
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] ------------------------------------------------------------
[05/03 15:02:10    419s]      SI Timing Summary (cpu=0.09min real=0.10min mem=2066.8M)                             
[05/03 15:02:10    419s] ------------------------------------------------------------
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] Setup views included:
[05/03 15:02:10    419s]  PVT_0P63V_100C.setup_view 
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] +--------------------+---------+---------+---------+
[05/03 15:02:10    419s] |     Setup mode     |   all   | reg2reg | default |
[05/03 15:02:10    419s] +--------------------+---------+---------+---------+
[05/03 15:02:10    419s] |           WNS (ns):| 15.040  | 15.040  | 32.514  |
[05/03 15:02:10    419s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 15:02:10    419s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 15:02:10    419s] |          All Paths:|   490   |   489   |   117   |
[05/03 15:02:10    419s] +--------------------+---------+---------+---------+
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] +----------------+-------------------------------+------------------+
[05/03 15:02:10    419s] |                |              Real             |       Total      |
[05/03 15:02:10    419s] |    DRVs        +------------------+------------+------------------|
[05/03 15:02:10    419s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 15:02:10    419s] +----------------+------------------+------------+------------------+
[05/03 15:02:10    419s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:02:10    419s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:02:10    419s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:02:10    419s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:02:10    419s] +----------------+------------------+------------+------------------+
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] Density: 27.107%
[05/03 15:02:10    419s]        (93.056% with Fillers)
[05/03 15:02:10    419s] Total number of glitch violations: 0
[05/03 15:02:10    419s] ------------------------------------------------------------
[05/03 15:02:10    419s] **opt_design ... cpu = 0:00:19, real = 0:00:21, mem = 1821.3M, totSessionCpu=0:06:59 **
[05/03 15:02:10    419s]   DRV Snapshot: (REF)
[05/03 15:02:10    419s]          Tran DRV: 0
[05/03 15:02:10    419s]           Cap DRV: 0
[05/03 15:02:10    419s]        Fanout DRV: 0
[05/03 15:02:10    419s]            Glitch: 0
[05/03 15:02:10    419s] *** Timing Is met
[05/03 15:02:10    419s] *** Check timing (0:00:00.0)
[05/03 15:02:10    419s] *** Setup timing is met (target slack 0ns)
[05/03 15:02:10    419s]   Timing Snapshot: (REF)
[05/03 15:02:10    419s]      Weighted WNS: 0.000
[05/03 15:02:10    419s]       All  PG WNS: 0.000
[05/03 15:02:10    419s]       High PG WNS: 0.000
[05/03 15:02:10    419s]       All  PG TNS: 0.000
[05/03 15:02:10    419s]       High PG TNS: 0.000
[05/03 15:02:10    419s]    Category Slack: { [L, 15.040] [H, 15.040] }
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] Deleting Cell Server ...
[05/03 15:02:10    419s] Deleting Lib Analyzer.
[05/03 15:02:10    419s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 15:02:10    419s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 15:02:10    419s] Summary for sequential cells identification: 
[05/03 15:02:10    419s]   Identified SBFF number: 68
[05/03 15:02:10    419s]   Identified MBFF number: 0
[05/03 15:02:10    419s]   Identified SB Latch number: 0
[05/03 15:02:10    419s]   Identified MB Latch number: 0
[05/03 15:02:10    419s]   Not identified SBFF number: 0
[05/03 15:02:10    419s]   Not identified MBFF number: 0
[05/03 15:02:10    419s]   Not identified SB Latch number: 0
[05/03 15:02:10    419s]   Not identified MB Latch number: 0
[05/03 15:02:10    419s]   Number of sequential cells which are not FFs: 64
[05/03 15:02:10    419s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 15:02:10    419s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 15:02:10    419s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 15:02:10    419s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:02:10    419s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:02:10    419s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:02:10    419s]  Setting StdDelay to 2.60
[05/03 15:02:10    419s] Creating Cell Server, finished. 
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] Deleting Cell Server ...
[05/03 15:02:10    419s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2057.2M
[05/03 15:02:10    419s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.059, REAL:0.059, MEM:2057.2M
[05/03 15:02:10    419s] GigaOpt Hold Optimizer is used
[05/03 15:02:10    419s] End AAE Lib Interpolated Model. (MEM=2057.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] Creating Lib Analyzer ...
[05/03 15:02:10    419s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 15:02:10    419s] Summary for sequential cells identification: 
[05/03 15:02:10    419s]   Identified SBFF number: 68
[05/03 15:02:10    419s]   Identified MBFF number: 0
[05/03 15:02:10    419s]   Identified SB Latch number: 0
[05/03 15:02:10    419s]   Identified MB Latch number: 0
[05/03 15:02:10    419s]   Not identified SBFF number: 0
[05/03 15:02:10    419s]   Not identified MBFF number: 0
[05/03 15:02:10    419s]   Not identified SB Latch number: 0
[05/03 15:02:10    419s]   Not identified MB Latch number: 0
[05/03 15:02:10    419s]   Number of sequential cells which are not FFs: 64
[05/03 15:02:10    419s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 15:02:10    419s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 15:02:10    419s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 15:02:10    419s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:02:10    419s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:02:10    419s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:02:10    419s]  Setting StdDelay to 2.60
[05/03 15:02:10    419s] Creating Cell Server, finished. 
[05/03 15:02:10    419s] 
[05/03 15:02:10    419s] Total number of usable buffers from Lib Analyzer: 31 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_R)
[05/03 15:02:10    419s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_R INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 15:02:10    419s] Total number of usable delay cells from Lib Analyzer: 9 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM)
[05/03 15:02:10    419s] 
[05/03 15:02:11    420s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:00 mem=2057.2M
[05/03 15:02:11    420s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:01 mem=2057.2M
[05/03 15:02:11    420s] Creating Lib Analyzer, finished. 
[05/03 15:02:11    420s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:01 mem=2057.2M ***
[05/03 15:02:11    420s] End AAE Lib Interpolated Model. (MEM=2057.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:11    420s]  
[05/03 15:02:11    420s] **INFO: Starting Blocking QThread with 1 CPU
[05/03 15:02:11    420s]    ____________________________________________________________________
[05/03 15:02:11    420s] __/ message from Blocking QThread
[05/03 15:02:11    420s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[05/03 15:02:11    420s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[05/03 15:02:11    420s] Latch borrow mode reset to max_borrow
[05/03 15:02:11    420s] Latch borrow mode reset to max_borrow
[05/03 15:02:11    420s] Starting delay calculation for Hold views
[05/03 15:02:11    420s] Starting delay calculation for Hold views
[05/03 15:02:11    420s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:02:11    420s] Begin IPO call back ...
[05/03 15:02:11    420s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:02:11    420s] Begin IPO call back ...
[05/03 15:02:11    420s] End IPO call back ...
[05/03 15:02:12    420s] End IPO call back ...
[05/03 15:02:11    420s] #################################################################################
[05/03 15:02:12    420s] #################################################################################
[05/03 15:02:11    420s] # Design Stage: PostRoute
[05/03 15:02:12    420s] # Design Stage: PostRoute
[05/03 15:02:11    420s] # Design Name: MSDAP
[05/03 15:02:11    420s] # Design Mode: 7nm
[05/03 15:02:12    420s] # Design Name: MSDAP
[05/03 15:02:12    420s] # Design Mode: 7nm
[05/03 15:02:11    420s] # Analysis Mode: MMMC OCV 
[05/03 15:02:11    420s] # Parasitics Mode: SPEF/RCDB
[05/03 15:02:12    420s] # Analysis Mode: MMMC OCV 
[05/03 15:02:12    420s] # Parasitics Mode: SPEF/RCDB
[05/03 15:02:11    420s] # Signoff Settings: SI On 
[05/03 15:02:12    420s] # Signoff Settings: SI On 
[05/03 15:02:11    420s] #################################################################################
[05/03 15:02:12    420s] #################################################################################
[05/03 15:02:12    420s] AAE_INFO: 1 threads acquired from CTE.
[05/03 15:02:11    420s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[05/03 15:02:11    420s] First Iteration Infinite Tw... 
[05/03 15:02:11    420s] Calculate late delays in OCV mode...
[05/03 15:02:12    420s] Calculate late delays in OCV mode...
[05/03 15:02:11    420s] Calculate early delays in OCV mode...
[05/03 15:02:12    420s] Calculate early delays in OCV mode...
[05/03 15:02:11    420s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/03 15:02:12    420s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/03 15:02:11    420s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/03 15:02:11    420s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 15:02:12    420s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 15:02:11    420s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:11    420s] Total number of fetched objects 3252
[05/03 15:02:11    420s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:02:11    420s] AAE_INFO-618: Total number of nets in the design is 3721,  86.8 percent of the nets selected for SI analysis
[05/03 15:02:13    420s] Total number of fetched objects 3252
[05/03 15:02:13    420s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:02:13    420s] AAE_INFO-618: Total number of nets in the design is 3721,  86.8 percent of the nets selected for SI analysis
[05/03 15:02:11    420s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:11    420s] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
[05/03 15:02:13    420s] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
[05/03 15:02:11    420s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[05/03 15:02:13    420s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[05/03 15:02:11    420s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[05/03 15:02:11    420s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 15:02:11    420s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:02:13    420s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 15:02:13    420s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:02:11    420s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 15:02:13    420s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 15:02:11    420s] 
[05/03 15:02:11    420s] Executing IPO callback for view pruning ..
[05/03 15:02:13    420s] 
[05/03 15:02:13    420s] Executing IPO callback for view pruning ..
[05/03 15:02:11    420s] 
[05/03 15:02:11    420s] Active hold views:[05/03 15:02:13    420s] 
[05/03 15:02:13    420s] Active hold views:
[05/03 15:02:11    420s]  PVT_0P77V_0C.hold_view
[05/03 15:02:11    420s]   Dominating endpoints: 0
[05/03 15:02:11    420s]   Dominating TNS: -0.000
[05/03 15:02:11    420s] 

[05/03 15:02:13    420s]  PVT_0P77V_0C.hold_view
[05/03 15:02:13    420s]   Dominating endpoints: 0
[05/03 15:02:13    420s]   Dominating TNS: -0.000
[05/03 15:02:13    420s] 
[05/03 15:02:11    420s] Starting SI iteration 2
[05/03 15:02:13    420s] Starting SI iteration 2
[05/03 15:02:11    420s] Calculate late delays in OCV mode...
[05/03 15:02:13    420s] Calculate late delays in OCV mode...
[05/03 15:02:11    420s] Calculate early delays in OCV mode...
[05/03 15:02:13    420s] Calculate early delays in OCV mode...
[05/03 15:02:11    420s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/03 15:02:13    420s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/03 15:02:11    420s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:02:11    420s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 2. 
[05/03 15:02:11    420s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3252. 
[05/03 15:02:11    420s] Total number of fetched objects 3252
[05/03 15:02:11    420s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:02:11    420s] AAE_INFO-618: Total number of nets in the design is 3721,  12.4 percent of the nets selected for SI analysis
[05/03 15:02:13    420s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 2. 
[05/03 15:02:13    420s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3252. 
[05/03 15:02:13    420s] Total number of fetched objects 3252
[05/03 15:02:13    420s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:02:13    420s] AAE_INFO-618: Total number of nets in the design is 3721,  12.4 percent of the nets selected for SI analysis
[05/03 15:02:11    420s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:02:13    420s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:02:11    420s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:02:13    420s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:02:11    420s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[05/03 15:02:11    420s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M)
[05/03 15:02:13    420s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M)
[05/03 15:02:11    420s] Done building cte hold timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M ***
[05/03 15:02:13    420s] Done building cte hold timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M ***
[05/03 15:02:11    420s] Timing Data dump into file /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/coe_eosdata_OyYqtC/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
[05/03 15:02:13    420s] Timing Data dump into file /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/coe_eosdata_OyYqtC/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
[05/03 15:02:11    420s] 	 Dumping view 1 PVT_0P77V_0C.hold_view 
[05/03 15:02:13    420s] 	 Dumping view 1 PVT_0P77V_0C.hold_view 
[05/03 15:02:11    420s] Done building hold timer [8857 node(s), 11397 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:02.3 mem=0.0M ***
[05/03 15:02:13    420s] Done building hold timer [8857 node(s), 11397 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:02.3 mem=0.0M ***
[05/03 15:02:11    420s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), mem = 0.0M
[05/03 15:02:13    420s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), mem = 0.0M
[05/03 15:02:11    420s] 
[05/03 15:02:11    420s] =============================================================================================
[05/03 15:02:11    420s]  Step TAT Report for QThreadWorker #1
[05/03 15:02:11    420s] =============================================================================================
[05/03 15:02:11    420s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/03 15:02:11    420s] ---------------------------------------------------------------------------------------------
[05/03 15:02:11    420s] [ TimingUpdate           ]      2   0:00:00.1  (   3.1 % )     0:00:01.9 /  0:00:01.9    1.0
[05/03 15:02:11    420s] [ FullDelayCalc          ]      1   0:00:01.8  (  79.1 % )     0:00:01.9 /  0:00:01.8    1.0
[05/03 15:02:11    420s] [ ViewPruning            ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/03 15:02:11    420s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[05/03 15:02:11    420s] [ BuildHoldTimer         ]      3   0:00:00.0  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/03 15:02:11    420s] [ HoldTimerViewData      ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[05/03 15:02:11    420s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/03 15:02:11    420s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.0
[05/03 15:02:11    420s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/03 15:02:11    420s] [ MISC                   ]          0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/03 15:02:11    420s] ---------------------------------------------------------------------------------------------
[05/03 15:02:11    420s]  QThreadWorker #1 TOTAL             0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[05/03 15:02:11    420s] ---------------------------------------------------------------------------------------------
[05/03 15:02:11    420s] 
 
[05/03 15:02:13    422s] _______________________________________________________________________
[05/03 15:02:13    422s] Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:03 mem=2057.2M ***
*info: category slack lower bound [L 0.0] default
[05/03 15:02:13    422s] *info: category slack lower bound [H 0.0] reg2reg 
[05/03 15:02:13    422s] --------------------------------------------------- 
[05/03 15:02:13    422s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/03 15:02:13    422s] --------------------------------------------------- 
[05/03 15:02:13    422s]          WNS    reg2regWNS
[05/03 15:02:13    422s]    15.040 ns     15.040 ns
[05/03 15:02:13    422s] --------------------------------------------------- 
[05/03 15:02:13    422s] Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
[05/03 15:02:13    422s] Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
[05/03 15:02:13    422s] Restoring Hold Target Slack: 0
[05/03 15:02:14    422s] Loading timing data from /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/coe_eosdata_OyYqtC/PVT_0P77V_0C.hold_view.twf 
[05/03 15:02:14    422s] 	 Loading view 1 PVT_0P77V_0C.hold_view 
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] *Info: minBufDelay = 12.1 ps, libStdDelay = 2.6 ps, minBufSize = 14929920 (4.0)
[05/03 15:02:14    422s] *Info: worst delay setup view: PVT_0P63V_100C.setup_view
[05/03 15:02:14    422s] Footprint list for hold buffering (delay unit: ps)
[05/03 15:02:14    422s] =================================================================
[05/03 15:02:14    422s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/03 15:02:14    422s] ------------------------------------------------------------------
[05/03 15:02:14    422s] *Info:        7.0       1.73    4.0  57.65 HB1xp67_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:        7.9       1.86    4.0  67.57 HB1xp67_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       11.4       2.36    4.0 112.58 HB1xp67_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:        9.3       1.74    5.0  19.28 BUFx2_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:       10.4       1.88    5.0  22.58 BUFx2_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       12.5       2.08    5.0  28.35 BUFx2_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       17.4       1.82    5.0  58.49 HB2xp67_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:       19.9       1.98    5.0  68.76 HB2xp67_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       30.2       2.47    5.0 114.47 HB2xp67_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:        8.5       1.69    6.0  12.95 BUFx3_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:        9.4       1.84    6.0  15.17 BUFx3_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       11.2       2.04    6.0  19.04 BUFx3_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       23.6       1.78    6.0  59.63 HB3xp67_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:       26.8       1.94    6.0  70.35 HB3xp67_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       32.8       2.16    6.0  88.65 HB3xp67_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       40.9       2.45    6.0 117.10 HB3xp67_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:       20.2       2.26    7.0  19.01 BUFx4_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:       34.3       2.35    7.0  72.15 HB4xp67_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       41.8       2.62    7.0  91.11 HB4xp67_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       52.4       2.45    7.0 120.14 HB4xp67_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:        9.0       1.90    8.0   9.69 BUFx4f_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:       10.1       1.84    8.0  11.33 BUFx4f_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       14.2       1.97    8.0  11.54 BUFx5_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       12.0       2.05    8.0  14.21 BUFx4f_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       17.0       2.26    8.0  15.24 BUFx5_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:       14.4       2.33    8.0  18.81 BUFx4f_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:        8.8       1.69   10.0   6.55 BUFx6f_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:       11.6       2.05   10.0   9.58 BUFx6f_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       12.9       2.50   10.0  12.64 BUFx6f_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:       13.0       1.57   12.0   4.98 BUFx8_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:       19.2       2.23   12.0   9.56 BUFx8_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:       12.4       1.75   14.0   4.70 BUFx10_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       14.5       1.96   14.0   5.86 BUFx10_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       16.6       2.33   14.0   7.69 BUFx10_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:       13.8       1.72   16.0   4.01 BUFx12_ASAP7_75t_L (A,Y)
[05/03 15:02:14    422s] *Info:       15.9       1.94   16.0   4.98 BUFx12_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] *Info:       18.4       2.30   16.0   6.51 BUFx12_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:        9.9       1.64   18.0   3.42 BUFx12f_ASAP7_75t_SL (A,Y)
[05/03 15:02:14    422s] *Info:       14.2       2.32   18.0   6.42 BUFx12f_ASAP7_75t_SRAM (A,Y)
[05/03 15:02:14    422s] *Info:       13.7       1.97   22.0   3.75 BUFx16f_ASAP7_75t_R (A,Y)
[05/03 15:02:14    422s] =================================================================
[05/03 15:02:14    422s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2067.2M
[05/03 15:02:14    422s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:2067.2M
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] ------------------------------------------------------------
[05/03 15:02:14    422s]              Initial Summary                             
[05/03 15:02:14    422s] ------------------------------------------------------------
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] Setup views included:
[05/03 15:02:14    422s]  PVT_0P63V_100C.setup_view
[05/03 15:02:14    422s] Hold  views included:
[05/03 15:02:14    422s]  PVT_0P77V_0C.hold_view
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] +--------------------+---------+---------+---------+
[05/03 15:02:14    422s] |     Setup mode     |   all   | reg2reg | default |
[05/03 15:02:14    422s] +--------------------+---------+---------+---------+
[05/03 15:02:14    422s] |           WNS (ns):| 15.040  | 15.040  | 32.514  |
[05/03 15:02:14    422s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 15:02:14    422s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 15:02:14    422s] |          All Paths:|   490   |   489   |   117   |
[05/03 15:02:14    422s] +--------------------+---------+---------+---------+
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] +--------------------+---------+---------+---------+
[05/03 15:02:14    422s] |     Hold mode      |   all   | reg2reg | default |
[05/03 15:02:14    422s] +--------------------+---------+---------+---------+
[05/03 15:02:14    422s] |           WNS (ns):| -0.022  | -0.022  |  0.001  |
[05/03 15:02:14    422s] |           TNS (ns):| -0.072  | -0.072  |  0.000  |
[05/03 15:02:14    422s] |    Violating Paths:|   16    |   16    |    0    |
[05/03 15:02:14    422s] |          All Paths:|   490   |   489   |   117   |
[05/03 15:02:14    422s] +--------------------+---------+---------+---------+
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] +----------------+-------------------------------+------------------+
[05/03 15:02:14    422s] |                |              Real             |       Total      |
[05/03 15:02:14    422s] |    DRVs        +------------------+------------+------------------|
[05/03 15:02:14    422s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 15:02:14    422s] +----------------+------------------+------------+------------------+
[05/03 15:02:14    422s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:02:14    422s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:02:14    422s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:02:14    422s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:02:14    422s] +----------------+------------------+------------+------------------+
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] Density: 27.107%
[05/03 15:02:14    422s]        (93.056% with Fillers)
[05/03 15:02:14    422s] Total number of glitch violations: 0
[05/03 15:02:14    422s] ------------------------------------------------------------
[05/03 15:02:14    422s] Deleting Cell Server ...
[05/03 15:02:14    422s] Deleting Lib Analyzer.
[05/03 15:02:14    422s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 15:02:14    422s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 15:02:14    422s] Summary for sequential cells identification: 
[05/03 15:02:14    422s]   Identified SBFF number: 68
[05/03 15:02:14    422s]   Identified MBFF number: 0
[05/03 15:02:14    422s]   Identified SB Latch number: 0
[05/03 15:02:14    422s]   Identified MB Latch number: 0
[05/03 15:02:14    422s]   Not identified SBFF number: 0
[05/03 15:02:14    422s]   Not identified MBFF number: 0
[05/03 15:02:14    422s]   Not identified SB Latch number: 0
[05/03 15:02:14    422s]   Not identified MB Latch number: 0
[05/03 15:02:14    422s]   Number of sequential cells which are not FFs: 64
[05/03 15:02:14    422s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 15:02:14    422s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 15:02:14    422s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 15:02:14    422s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:02:14    422s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:02:14    422s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:02:14    422s]  Setting StdDelay to 2.60
[05/03 15:02:14    422s] Creating Cell Server, finished. 
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] Deleting Cell Server ...
[05/03 15:02:14    422s] 
[05/03 15:02:14    422s] Creating Lib Analyzer ...
[05/03 15:02:14    422s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 15:02:14    422s] Summary for sequential cells identification: 
[05/03 15:02:14    422s]   Identified SBFF number: 68
[05/03 15:02:14    422s]   Identified MBFF number: 0
[05/03 15:02:14    422s]   Identified SB Latch number: 0
[05/03 15:02:14    422s]   Identified MB Latch number: 0
[05/03 15:02:14    422s]   Not identified SBFF number: 0
[05/03 15:02:14    422s]   Not identified MBFF number: 0
[05/03 15:02:14    422s]   Not identified SB Latch number: 0
[05/03 15:02:14    422s]   Not identified MB Latch number: 0
[05/03 15:02:14    422s]   Number of sequential cells which are not FFs: 64
[05/03 15:02:14    422s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 15:02:14    422s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 15:02:14    422s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 15:02:14    422s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:02:14    422s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:02:14    422s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:02:14    422s]  Setting StdDelay to 2.60
[05/03 15:02:14    422s] Creating Cell Server, finished. 
[05/03 15:02:14    422s] 
[05/03 15:02:14    423s] Total number of usable buffers from Lib Analyzer: 31 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_R)
[05/03 15:02:14    423s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_R INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 15:02:14    423s] Total number of usable delay cells from Lib Analyzer: 9 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM)
[05/03 15:02:14    423s] 
[05/03 15:02:15    423s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:04 mem=2067.2M
[05/03 15:02:15    423s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:04 mem=2067.2M
[05/03 15:02:15    423s] Creating Lib Analyzer, finished. 
[05/03 15:02:15    423s] Deleting Cell Server ...
[05/03 15:02:15    423s] Deleting Lib Analyzer.
[05/03 15:02:15    423s] 
[05/03 15:02:15    423s] Creating Lib Analyzer ...
[05/03 15:02:15    423s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 15:02:15    423s] Summary for sequential cells identification: 
[05/03 15:02:15    423s]   Identified SBFF number: 68
[05/03 15:02:15    423s]   Identified MBFF number: 0
[05/03 15:02:15    423s]   Identified SB Latch number: 0
[05/03 15:02:15    423s]   Identified MB Latch number: 0
[05/03 15:02:15    423s]   Not identified SBFF number: 0
[05/03 15:02:15    423s]   Not identified MBFF number: 0
[05/03 15:02:15    423s]   Not identified SB Latch number: 0
[05/03 15:02:15    423s]   Not identified MB Latch number: 0
[05/03 15:02:15    423s]   Number of sequential cells which are not FFs: 64
[05/03 15:02:15    424s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 15:02:15    424s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 15:02:15    424s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 15:02:15    424s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:02:15    424s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:02:15    424s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:02:15    424s]  Setting StdDelay to 2.60
[05/03 15:02:15    424s] Creating Cell Server, finished. 
[05/03 15:02:15    424s] 
[05/03 15:02:15    424s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 15:02:15    424s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/03 15:02:15    424s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 15:02:15    424s] 
[05/03 15:02:16    425s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:05 mem=2067.2M
[05/03 15:02:16    425s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:06 mem=2067.2M
[05/03 15:02:16    425s] Creating Lib Analyzer, finished. 
[05/03 15:02:16    425s] Hold Timer stdDelay = 2.6ps
[05/03 15:02:16    425s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:02:16    425s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:02:16    425s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:02:16    425s] **opt_design ... cpu = 0:00:25, real = 0:00:27, mem = 1818.9M, totSessionCpu=0:07:06 **
[05/03 15:02:16    425s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:05.6/0:08:57.5 (0.8), mem = 2057.2M
[05/03 15:02:16    425s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.958605.11
[05/03 15:02:16    425s] gigaOpt Hold fixing search radius: 43.200000 Microns (40 stdCellHgt)
[05/03 15:02:16    425s] gigaOpt Hold fixing search radius on new term: 5.400000 Microns (5 stdCellHgt)
[05/03 15:02:16    425s] gigaOpt Hold fixing search radius: 43.200000 Microns (40 stdCellHgt)
[05/03 15:02:16    425s] gigaOpt Hold fixing search radius on new term: 5.400000 Microns (5 stdCellHgt)
[05/03 15:02:16    425s] *info: Run opt_design holdfix with 1 thread.
[05/03 15:02:16    425s] Info: 27 clock nets excluded from IPO operation.
[05/03 15:02:16    425s] --------------------------------------------------- 
[05/03 15:02:16    425s]    Hold Timing Summary  - Initial 
[05/03 15:02:16    425s] --------------------------------------------------- 
[05/03 15:02:16    425s]  Target slack:       0.0000 ns
[05/03 15:02:16    425s]  View: PVT_0P77V_0C.hold_view 
[05/03 15:02:16    425s]    WNS:      -0.0221
[05/03 15:02:16    425s]    TNS:      -0.0724
[05/03 15:02:16    425s]    VP :           16
[05/03 15:02:16    425s]    Worst hold path end point: Co_mem_R/cs_vec_reg[0]/D 
[05/03 15:02:16    425s] --------------------------------------------------- 
[05/03 15:02:17    425s] Info: Do not create the CCOpt slew target map as it already exists.
[05/03 15:02:17    425s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 15:02:17    425s] ### Creating PhyDesignMc. totSessionCpu=0:07:06 mem=2076.3M
[05/03 15:02:17    425s] OPERPROF: Starting DPlace-Init at level 1, MEM:2076.3M
[05/03 15:02:17    425s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 15:02:17    425s] OPERPROF:   Starting FgcInit at level 2, MEM:2076.3M
[05/03 15:02:17    425s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2076.3M
[05/03 15:02:17    425s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2076.3M
[05/03 15:02:17    425s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 15:02:17    425s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:2076.3M
[05/03 15:02:17    425s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2076.3MB).
[05/03 15:02:17    425s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.074, MEM:2076.3M
[05/03 15:02:17    425s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:06 mem=2076.3M
[05/03 15:02:17    425s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2076.3M
[05/03 15:02:17    425s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2076.3M
[05/03 15:02:17    425s] Optimizer Target Slack 0.000 StdDelay is 0.003  
[05/03 15:02:17    425s] 
[05/03 15:02:17    425s] *** Starting Core Fixing (fixHold) cpu=0:00:05.2 real=0:00:06.0 totSessionCpu=0:07:06 mem=2076.3M density=93.126% ***

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.040  | 15.040  | 32.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 27.128%
       (93.126% with Fillers)
------------------------------------------------------------
[05/03 15:02:17    425s] *info: Hold Batch Commit is enabled
[05/03 15:02:17    425s] *info: Levelized Batch Commit is enabled
[05/03 15:02:17    425s] 
[05/03 15:02:17    425s] Phase I ......
[05/03 15:02:17    425s] Executing transform: ECO Safe Resize
[05/03 15:02:17    425s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 15:02:17    425s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/03 15:02:17    425s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 15:02:17    425s] Worst hold path end point:
[05/03 15:02:17    425s]   Co_mem_R/cs_vec_reg[0]/D
[05/03 15:02:17    425s]     net: Co_mem_R/n_3 (nrTerm=6)
[05/03 15:02:17    425s] |   0|  -0.022|    -0.07|      16|          0|       0(     0)|    93.13%|   0:00:00.0|  2086.3M|
[05/03 15:02:17    425s] Worst hold path end point:
[05/03 15:02:17    425s]   Co_mem_R/cs_vec_reg[0]/D
[05/03 15:02:17    425s]     net: Co_mem_R/n_3 (nrTerm=6)
[05/03 15:02:17    425s] |   1|  -0.022|    -0.05|       5|          0|      13(    13)|    93.13%|   0:00:00.0|  2124.5M|
[05/03 15:02:17    426s] Worst hold path end point:
[05/03 15:02:17    426s]   Co_mem_R/cs_vec_reg[0]/D
[05/03 15:02:17    426s]     net: Co_mem_R/n_3 (nrTerm=6)
[05/03 15:02:17    426s] |   2|  -0.022|    -0.04|       4|          0|       1(     1)|    93.13%|   0:00:00.0|  2124.5M|
[05/03 15:02:17    426s] Worst hold path end point:
[05/03 15:02:17    426s]   Co_mem_R/cs_vec_reg[0]/D
[05/03 15:02:17    426s]     net: Co_mem_R/n_3 (nrTerm=6)
[05/03 15:02:17    426s] |   3|  -0.022|    -0.04|       4|          0|       0(     0)|    93.13%|   0:00:00.0[05/03 15:02:17    426s] 
[05/03 15:02:17    426s] Capturing REF for hold ...
[05/03 15:02:17    426s]    Hold Timing Snapshot: (REF)
|  2124.5M|
[05/03 15:02:17    426s]              All PG WNS: -0.022
[05/03 15:02:17    426s]              All PG TNS: -0.045
[05/03 15:02:17    426s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 15:02:17    426s] Executing transform: AddBuffer + LegalResize
[05/03 15:02:17    426s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 15:02:17    426s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/03 15:02:17    426s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 15:02:17    426s] Worst hold path end point:
[05/03 15:02:17    426s]   Co_mem_R/cs_vec_reg[0]/D
[05/03 15:02:17    426s]     net: Co_mem_R/n_3 (nrTerm=6)
[05/03 15:02:17    426s] |   0|  -0.022|    -0.04|       4|          0|       0(     0)|    93.13%|   0:00:00.0|  2124.5M|
[05/03 15:02:17    426s] Worst hold path end point:
[05/03 15:02:17    426s]   pipo/dataL_reg[3]/D
[05/03 15:02:17    426s]     net: pipo/FE_PHN265_n_15 (nrTerm=2)
[05/03 15:02:17    426s] |   1|   0.000|     0.00|       0|          3|       0(     0)|[05/03 15:02:17    426s] 
[05/03 15:02:17    426s] Capturing REF for hold ...
    93.14%|   0:00:00.0|  2124.5M|
[05/03 15:02:17    426s]    Hold Timing Snapshot: (REF)
[05/03 15:02:17    426s]              All PG WNS: 0.000
[05/03 15:02:17    426s]              All PG TNS: 0.000
[05/03 15:02:17    426s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 15:02:17    426s] *info:        in which 14 FF resizing 
[05/03 15:02:17    426s] 
[05/03 15:02:17    426s] *info:    Total 3 cells added for Phase I
[05/03 15:02:17    426s] *info:    Total 14 instances resized for Phase I
[05/03 15:02:17    426s] --------------------------------------------------- 
[05/03 15:02:17    426s]    Hold Timing Summary  - Phase I 
[05/03 15:02:17    426s] --------------------------------------------------- 
[05/03 15:02:17    426s]  Target slack:       0.0000 ns
[05/03 15:02:17    426s]  View: PVT_0P77V_0C.hold_view 
[05/03 15:02:17    426s]    WNS:       0.0001
[05/03 15:02:17    426s]    TNS:       0.0000
[05/03 15:02:17    426s]    VP :            0
[05/03 15:02:17    426s]    Worst hold path end point: pipo/dataL_reg[3]/D 
[05/03 15:02:17    426s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.040  | 15.040  | 32.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 27.142%
       (93.141% with Fillers)
------------------------------------------------------------
[05/03 15:02:17    426s] *info:          in which 3 termBuffering
[05/03 15:02:17    426s] *info:          in which 0 dummyBuffering
[05/03 15:02:17    426s] 
[05/03 15:02:17    426s] *** Finished Core Fixing (fixHold) cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:07:06 mem=2132.5M density=93.141% ***
[05/03 15:02:17    426s] 
[05/03 15:02:17    426s] *info:
[05/03 15:02:17    426s] *info: Added a total of 3 cells to fix/reduce hold violation
[05/03 15:02:17    426s] *info:
[05/03 15:02:17    426s] *info: Summary: 
[05/03 15:02:17    426s]  (4.0, 	67.569)[05/03 15:02:17    426s] *info:            1 cell  of type 'HB1xp67_ASAP7_75t_L (4.0, 	57.649)' used
[05/03 15:02:17    426s] *info:            1 cell  of type 'HB1xp67_ASAP7_75t_SL (5.0, 	86.502)' used
[05/03 15:02:17    426s] *info:            1 cell  of type 'HB2xp67_ASAP7_75t_R' used
[05/03 15:02:17    426s] *info:
[05/03 15:02:17    426s] *info: Total 14 instances resized
[05/03 15:02:17    426s] *info:       in which 14 FF resizing
[05/03 15:02:17    426s] *info:
[05/03 15:02:17    426s] 
[05/03 15:02:17    426s] *** Finish Post Route Hold Fixing (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:07:06 mem=2132.5M density=93.141%) ***
GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.958605.11
[05/03 15:02:17    426s] *** HoldOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:07:06.1/0:08:58.0 (0.8), mem = 2113.4M
[05/03 15:02:17    426s] **INFO: total 17 insts, 0 nets marked don't touch
[05/03 15:02:17    426s] **INFO: total 17 insts, 0 nets marked don't touch DB property
[05/03 15:02:17    426s] **INFO: total 17 insts, 0 nets unmarked don't touch
[05/03 15:02:17    426s] 
[05/03 15:02:17    426s] OPERPROF: Starting FgcCleanup at level 1, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2113.4M
[05/03 15:02:17    426s] Running refinePlace -preserveRouting true
[05/03 15:02:17    426s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2113.4M
[05/03 15:02:17    426s] #spOpts: N=7 autoPA advPA fgc alignH local_util mergeVia=T sncAbut pinDensity 
[05/03 15:02:17    426s] #spOpts: cut2cut 
[05/03 15:02:17    426s] OPERPROF:       Starting FgcInit at level 4, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:       Finished FgcInit at level 4, CPU:0.002, REAL:0.002, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2113.4M
[05/03 15:02:17    426s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 15:02:17    426s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.064, REAL:0.064, MEM:2113.4M
[05/03 15:02:17    426s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2113.4MB).
[05/03 15:02:17    426s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.078, REAL:0.078, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.078, REAL:0.078, MEM:2113.4M
[05/03 15:02:17    426s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.958605.12
[05/03 15:02:17    426s] OPERPROF:   Starting RefinePlace at level 2, MEM:2113.4M
[05/03 15:02:17    426s] *** Starting place_detail (0:07:06 mem=2113.4M) ***
[05/03 15:02:17    426s] Total net bbox length = 3.759e+04 (2.058e+04 1.702e+04) (ext = 1.862e+03)
[05/03 15:02:17    426s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2113.4M
[05/03 15:02:17    426s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2113.4M
[05/03 15:02:17    426s] Starting refinePlace ...
[05/03 15:02:17    426s]   Spread Effort: high, post-route mode, useDDP on.
[05/03 15:02:17    426s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2113.4MB) @(0:07:06 - 0:07:06).
[05/03 15:02:17    426s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 15:02:17    426s] wireLenOptFixPriorityInst 378 inst fixed
[05/03 15:02:17    426s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 15:02:17    426s] 
[05/03 15:02:17    426s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 15:02:18    426s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 15:02:18    426s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2113.4MB) @(0:07:06 - 0:07:07).
[05/03 15:02:18    426s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 15:02:18    426s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2113.4MB
[05/03 15:02:18    426s] Statistics of distance of Instance movement in refine placement:
[05/03 15:02:18    426s]   maximum (X+Y) =         0.00 um
[05/03 15:02:18    426s]   mean    (X+Y) =         0.00 um
[05/03 15:02:18    426s] Total instances moved : 0
[05/03 15:02:18    426s] Summary Report:
[05/03 15:02:18    426s] Instances move: 0 (out of 3008 movable)
[05/03 15:02:18    426s] Instances flipped: 0
[05/03 15:02:18    426s] Mean displacement: 0.00 um
[05/03 15:02:18    426s] Max displacement: 0.00 um 
[05/03 15:02:18    426s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.530, REAL:0.533, MEM:2113.4M
[05/03 15:02:18    426s] Total net bbox length = 3.759e+04 (2.058e+04 1.702e+04) (ext = 1.862e+03)
[05/03 15:02:18    426s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2113.4MB
[05/03 15:02:18    426s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2113.4MB) @(0:07:06 - 0:07:07).
[05/03 15:02:18    426s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.958605.12
[05/03 15:02:18    426s] *** Finished place_detail (0:07:07 mem=2113.4M) ***
[05/03 15:02:18    426s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.544, REAL:0.547, MEM:2113.4M
[05/03 15:02:18    426s] OPERPROF:   Starting FgcCleanup at level 2, MEM:2113.4M
[05/03 15:02:18    426s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:2113.4M
[05/03 15:02:18    426s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.630, REAL:0.633, MEM:2113.4M
[05/03 15:02:18    426s] 
[05/03 15:02:18    426s] =============================================================================================
[05/03 15:02:18    426s]  Step TAT Report for HoldOpt #1
[05/03 15:02:18    426s] =============================================================================================
[05/03 15:02:18    426s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/03 15:02:18    426s] ---------------------------------------------------------------------------------------------
[05/03 15:02:18    426s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.7
[05/03 15:02:18    426s] [ RefinePlace            ]      1   0:00:00.6  (   8.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/03 15:02:18    426s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:02:18    426s] [ QThreadMaster          ]      1   0:00:02.4  (  31.6 % )     0:00:02.4 /  0:00:02.0    0.8
[05/03 15:02:18    426s] [ TimingReport           ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/03 15:02:18    426s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/03 15:02:18    426s] [ OptEval                ]      4   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/03 15:02:18    426s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[05/03 15:02:18    426s] [ PostCommitDelayCalc    ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[05/03 15:02:18    426s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   81.9
[05/03 15:02:18    426s] [ HoldReEval             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[05/03 15:02:18    426s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/03 15:02:18    426s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[05/03 15:02:18    426s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:02:18    426s] [ HoldCollectNode        ]      7   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[05/03 15:02:18    426s] [ HoldBottleneckCount    ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:02:18    426s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/03 15:02:18    426s] [ CellServerInit         ]      4   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.2
[05/03 15:02:18    426s] [ LibAnalyzerInit        ]      3   0:00:03.7  (  48.6 % )     0:00:03.7 /  0:00:03.7    1.0
[05/03 15:02:18    426s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:02:18    426s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/03 15:02:18    426s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/03 15:02:18    426s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/03 15:02:18    426s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/03 15:02:18    426s] [ MISC                   ]          0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.3    0.9
[05/03 15:02:18    426s] ---------------------------------------------------------------------------------------------
[05/03 15:02:18    426s]  HoldOpt #1 TOTAL                   0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:07.3    0.9
[05/03 15:02:18    426s] ---------------------------------------------------------------------------------------------
[05/03 15:02:18    426s] 
[05/03 15:02:18    426s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2057.4M
[05/03 15:02:18    426s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:2057.4M
[05/03 15:02:18    426s] Deleting Cell Server ...
[05/03 15:02:18    426s] Deleting Lib Analyzer.
[05/03 15:02:18    426s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 15:02:18    426s] Summary for sequential cells identification: 
[05/03 15:02:18    426s]   Identified SBFF number: 68
[05/03 15:02:18    426s]   Identified MBFF number: 0
[05/03 15:02:18    426s]   Identified SB Latch number: 0
[05/03 15:02:18    426s]   Identified MB Latch number: 0
[05/03 15:02:18    426s]   Not identified SBFF number: 0
[05/03 15:02:18    426s]   Not identified MBFF number: 0
[05/03 15:02:18    426s]   Not identified SB Latch number: 0
[05/03 15:02:18    426s]   Not identified MB Latch number: 0
[05/03 15:02:18    426s]   Number of sequential cells which are not FFs: 64
[05/03 15:02:18    426s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 15:02:18    426s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 15:02:18    426s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 15:02:18    426s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:02:18    426s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:02:18    426s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:02:18    426s]  Setting StdDelay to 2.60
[05/03 15:02:18    426s] Creating Cell Server, finished. 
[05/03 15:02:18    426s] 
[05/03 15:02:18    426s] Deleting Cell Server ...
[05/03 15:02:18    427s] OPERPROF: Starting HotSpotCal at level 1, MEM:2057.4M
[05/03 15:02:18    427s] [hotspot] +------------+---------------+---------------+
[05/03 15:02:18    427s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 15:02:18    427s] [hotspot] +------------+---------------+---------------+
[05/03 15:02:18    427s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 15:02:18    427s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 15:02:18    427s] [hotspot] +------------+---------------+---------------+
[05/03 15:02:18    427s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 15:02:18    427s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:2057.4M
[05/03 15:02:18    427s] OPERPROF: Starting FgcInit at level 1, MEM:2057.4M
[05/03 15:02:18    427s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:2057.4M
[05/03 15:02:18    427s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2057.4M
[05/03 15:02:18    427s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.057, REAL:0.057, MEM:2057.4M
[05/03 15:02:18    427s] 
[05/03 15:02:18    427s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2057.4M
[05/03 15:02:18    427s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2056.6M
[05/03 15:02:18    427s] OPERPROF: Starting FgcCleanup at level 1, MEM:2056.6M
[05/03 15:02:18    427s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2056.6M
[05/03 15:02:18    427s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:02:18    427s] UM:           0.000 ps      15040.299 ps  postroute.hold
[05/03 15:02:18    427s] Running postRoute recovery in preEcoRoute mode
[05/03 15:02:18    427s] **opt_design ... cpu = 0:00:27, real = 0:00:29, mem = 1818.1M, totSessionCpu=0:07:07 **
[05/03 15:02:18    427s]   DRV Snapshot: (TGT)
[05/03 15:02:18    427s]          Tran DRV: 0
[05/03 15:02:18    427s]           Cap DRV: 0
[05/03 15:02:18    427s]        Fanout DRV: 0
[05/03 15:02:18    427s]            Glitch: 0
[05/03 15:02:18    427s] 
[05/03 15:02:18    427s] Creating Lib Analyzer ...
[05/03 15:02:18    427s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 15:02:18    427s] Summary for sequential cells identification: 
[05/03 15:02:18    427s]   Identified SBFF number: 68
[05/03 15:02:18    427s]   Identified MBFF number: 0
[05/03 15:02:18    427s]   Identified SB Latch number: 0
[05/03 15:02:18    427s]   Identified MB Latch number: 0
[05/03 15:02:18    427s]   Not identified SBFF number: 0
[05/03 15:02:18    427s]   Not identified MBFF number: 0
[05/03 15:02:18    427s]   Not identified SB Latch number: 0
[05/03 15:02:18    427s]   Not identified MB Latch number: 0
[05/03 15:02:18    427s]   Number of sequential cells which are not FFs: 64
[05/03 15:02:18    427s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 15:02:18    427s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 15:02:18    427s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 15:02:18    427s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 15:02:18    427s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 15:02:18    427s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 15:02:18    427s]  Setting StdDelay to 2.60
[05/03 15:02:18    427s] Creating Cell Server, finished. 
[05/03 15:02:18    427s] 
[05/03 15:02:18    427s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 15:02:18    427s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 15:02:18    427s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 15:02:18    427s] 
[05/03 15:02:19    428s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=2058.6M
[05/03 15:02:19    428s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=2058.6M
[05/03 15:02:19    428s] Creating Lib Analyzer, finished. 
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] Recovery Manager:
[05/03 15:02:19    428s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/03 15:02:19    428s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/03 15:02:19    428s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/03 15:02:19    428s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] Checking DRV degradation...
[05/03 15:02:19    428s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/03 15:02:19    428s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2056.62M, totSessionCpu=0:07:08).
[05/03 15:02:19    428s] **opt_design ... cpu = 0:00:28, real = 0:00:30, mem = 1822.2M, totSessionCpu=0:07:08 **
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s]   DRV Snapshot: (REF)
[05/03 15:02:19    428s]          Tran DRV: 0
[05/03 15:02:19    428s]           Cap DRV: 0
[05/03 15:02:19    428s]        Fanout DRV: 0
[05/03 15:02:19    428s]            Glitch: 0
[05/03 15:02:19    428s] Skipping post route harden opt
[05/03 15:02:19    428s] ### Creating LA Mngr. totSessionCpu=0:07:08 mem=2056.6M
[05/03 15:02:19    428s] ### Creating LA Mngr, finished. totSessionCpu=0:07:08 mem=2056.6M
[05/03 15:02:19    428s] Default Rule : ""
[05/03 15:02:19    428s] Non Default Rules :
[05/03 15:02:19    428s] Worst Slack : 15.040 ns
[05/03 15:02:19    428s] Total 0 nets layer assigned (0.0).
[05/03 15:02:19    428s] GigaOpt: setting up router preferences
[05/03 15:02:19    428s] GigaOpt: 0 nets assigned router directives
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] Start Assign Priority Nets ...
[05/03 15:02:19    428s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/03 15:02:19    428s] Existing Priority Nets 0 (0.0%)
[05/03 15:02:19    428s] Assigned Priority Nets 0 (0.0%)
[05/03 15:02:19    428s] ### Creating LA Mngr. totSessionCpu=0:07:08 mem=2056.6M
[05/03 15:02:19    428s] ### Creating LA Mngr, finished. totSessionCpu=0:07:08 mem=2056.6M
[05/03 15:02:19    428s] Default Rule : ""
[05/03 15:02:19    428s] Non Default Rules :
[05/03 15:02:19    428s] Worst Slack : 15.040 ns
[05/03 15:02:19    428s] Total 0 nets layer assigned (0.1).
[05/03 15:02:19    428s] GigaOpt: setting up router preferences
[05/03 15:02:19    428s] GigaOpt: 0 nets assigned router directives
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] Start Assign Priority Nets ...
[05/03 15:02:19    428s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/03 15:02:19    428s] Existing Priority Nets 0 (0.0%)
[05/03 15:02:19    428s] Assigned Priority Nets 0 (0.0%)
[05/03 15:02:19    428s] All LLGs are deleted
[05/03 15:02:19    428s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2115.1M
[05/03 15:02:19    428s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2115.1M
[05/03 15:02:19    428s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2115.1M
[05/03 15:02:19    428s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2115.1M
[05/03 15:02:19    428s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2115.9M
[05/03 15:02:19    428s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:2115.9M
[05/03 15:02:19    428s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:2115.9M
[05/03 15:02:19    428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.066, REAL:0.066, MEM:2115.9M
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] ------------------------------------------------------------
[05/03 15:02:19    428s]         Pre-ecoRoute Summary                             
[05/03 15:02:19    428s] ------------------------------------------------------------
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] Setup views included:
[05/03 15:02:19    428s]  PVT_0P63V_100C.setup_view 
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] +--------------------+---------+---------+---------+
[05/03 15:02:19    428s] |     Setup mode     |   all   | reg2reg | default |
[05/03 15:02:19    428s] +--------------------+---------+---------+---------+
[05/03 15:02:19    428s] |           WNS (ns):| 15.040  | 15.040  | 32.514  |
[05/03 15:02:19    428s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 15:02:19    428s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 15:02:19    428s] |          All Paths:|   490   |   489   |   117   |
[05/03 15:02:19    428s] +--------------------+---------+---------+---------+
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] +----------------+-------------------------------+------------------+
[05/03 15:02:19    428s] |                |              Real             |       Total      |
[05/03 15:02:19    428s] |    DRVs        +------------------+------------+------------------|
[05/03 15:02:19    428s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 15:02:19    428s] +----------------+------------------+------------+------------------+
[05/03 15:02:19    428s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:02:19    428s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:02:19    428s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:02:19    428s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:02:19    428s] +----------------+------------------+------------+------------------+
[05/03 15:02:19    428s] 
[05/03 15:02:19    428s] Density: 27.122%
[05/03 15:02:19    428s]        (93.070% with Fillers)
[05/03 15:02:19    428s] Total number of glitch violations: 0
[05/03 15:02:19    428s] ------------------------------------------------------------
[05/03 15:02:19    428s] **opt_design ... cpu = 0:00:28, real = 0:00:30, mem = 1763.5M, totSessionCpu=0:07:09 **
[05/03 15:02:19    428s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1999.9M
[05/03 15:02:19    428s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1999.9M
[05/03 15:02:19    428s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 15:02:19    428s] OPERPROF:     Starting FgcInit at level 3, MEM:1999.9M
[05/03 15:02:19    428s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1999.9M
[05/03 15:02:19    428s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1999.9M
[05/03 15:02:19    428s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:1999.1M
[05/03 15:02:19    428s] All LLGs are deleted
[05/03 15:02:19    428s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1999.1M
[05/03 15:02:19    428s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1999.1M
[05/03 15:02:19    428s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1999.1M
[05/03 15:02:19    428s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1999.1M
[05/03 15:02:19    428s] Core basic site is asap7sc7p5t
[05/03 15:02:19    428s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 15:02:20    428s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 15:02:20    428s] SiteArray: use 851,968 bytes
[05/03 15:02:20    428s] SiteArray: current memory after site array memory allocation 1999.9M
[05/03 15:02:20    428s] SiteArray: FP blocked sites are writable
[05/03 15:02:20    428s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 15:02:20    428s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1999.9M
[05/03 15:02:20    428s] Process 48287 wires and vias for routing blockage and capacity analysis
[05/03 15:02:20    428s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.014, REAL:0.014, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.072, REAL:0.072, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.075, REAL:0.076, MEM:1999.9M
[05/03 15:02:20    428s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1999.9MB).
[05/03 15:02:20    428s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.088, REAL:0.088, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1999.9M
[05/03 15:02:20    428s]   Signal wire search tree: 46108 elements. (cpu=0:00:00.0, mem=0.0M)
[05/03 15:02:20    428s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.009, REAL:0.009, MEM:1999.9M
[05/03 15:02:20    428s] For 3815 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 15:02:20    428s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1999.9M
[05/03 15:02:20    428s] AddFiller main function time CPU:0.013, REAL:0.014
[05/03 15:02:20    428s] Filler instance commit time CPU:0.001, REAL:0.001
[05/03 15:02:20    428s] *INFO: Adding fillers to module Co_mem_L.
[05/03 15:02:20    428s] *INFO:   Added 129 filler insts (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
[05/03 15:02:20    428s] *INFO:   Added 2126 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
[05/03 15:02:20    428s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 15:02:20    428s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 15:02:20    428s] *INFO:   Added 40 filler insts (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
[05/03 15:02:20    428s] *INFO:   Added 1689 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
[05/03 15:02:20    428s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 15:02:20    428s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 15:02:20    428s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.015, REAL:0.015, MEM:1999.9M
[05/03 15:02:20    428s] *INFO: Total 3984 filler insts added - prefix FILLER_AO (CPU: 0:00:00.3).
[05/03 15:02:20    428s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.016, REAL:0.016, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1999.9M
[05/03 15:02:20    428s] For 169 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 15:02:20    428s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.016, REAL:0.016, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.016, REAL:0.016, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1999.9M
[05/03 15:02:20    428s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.003, REAL:0.003, MEM:1999.1M
[05/03 15:02:20    428s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1999.1M
[05/03 15:02:20    428s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1999.1M
[05/03 15:02:20    428s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.316, REAL:0.317, MEM:1999.1M
[05/03 15:02:20    428s] -routeWithEco false                       # bool, default=false
[05/03 15:02:20    428s] -routeWithEco true                        # bool, default=false, user setting
[05/03 15:02:20    428s] -routeSelectedNetOnly false               # bool, default=false
[05/03 15:02:20    428s] -routeWithTimingDriven false              # bool, default=false
[05/03 15:02:20    428s] -routeWithSiDriven false                  # bool, default=false
[05/03 15:02:20    428s] Existing Dirty Nets : 12
[05/03 15:02:20    428s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/03 15:02:20    428s] Reset Dirty Nets : 12
[05/03 15:02:20    428s] 
[05/03 15:02:20    428s] route_global_detail
[05/03 15:02:20    428s] 
[05/03 15:02:20    428s] #set_db route_design_bottom_routing_layer 2
[05/03 15:02:20    428s] #set_db route_design_top_routing_layer 7
[05/03 15:02:20    428s] #set_db route_design_with_eco true
[05/03 15:02:20    428s] #set_db route_design_with_via_in_pin "true"
[05/03 15:02:20    428s] ### Time Record (route_global_detail) is installed.
[05/03 15:02:20    428s] #Start route_global_detail on Sat May  3 15:02:20 2025
[05/03 15:02:20    428s] #
[05/03 15:02:20    428s] ### Time Record (Pre Callback) is installed.
[05/03 15:02:20    428s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_T8vajR.rcdb.d/MSDAP.rcdb.d': 3369 access done (mem: 1999.117M)
[05/03 15:02:20    428s] ### Time Record (Pre Callback) is uninstalled.
[05/03 15:02:20    428s] ### Time Record (DB Import) is installed.
[05/03 15:02:20    428s] ### Time Record (Timing Data Generation) is installed.
[05/03 15:02:20    428s] ### Time Record (Timing Data Generation) is uninstalled.
[05/03 15:02:20    428s] ### Net info: total nets: 3724
[05/03 15:02:20    428s] ### Net info: dirty nets: 0
[05/03 15:02:20    428s] ### Net info: marked as disconnected nets: 0
[05/03 15:02:20    429s] #num needed restored net=0
[05/03 15:02:20    429s] #need_extraction net=0 (total=3724)
[05/03 15:02:20    429s] ### Net info: fully routed nets: 3189
[05/03 15:02:20    429s] ### Net info: trivial (< 2 pins) nets: 532
[05/03 15:02:20    429s] ### Net info: unrouted nets: 3
[05/03 15:02:20    429s] ### Net info: re-extraction nets: 0
[05/03 15:02:20    429s] ### Net info: ignored nets: 0
[05/03 15:02:20    429s] ### Net info: skip routing nets: 0
[05/03 15:02:20    429s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:02:20    429s] #Processed 589 dirty instances, 4 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 14 same cell-size swaps
[05/03 15:02:20    429s] #(285 insts marked dirty, reset pre-exisiting dirty flag on 365 insts, 71 nets marked need extraction)
[05/03 15:02:20    429s] ### Time Record (DB Import) is uninstalled.
[05/03 15:02:20    429s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[05/03 15:02:20    429s] #RTESIG:78da95945f4bc33014c57df6535cba3d4cd86a6eda24cde38409c2d4d1a9afa55bd351e8
[05/03 15:02:20    429s] #       1f6953707e7a3350d85cdb6c793cf9e524b9e726a3f1c7220407a58b386b900611c24b88
[05/03 15:02:20    429s] #       9204c8669430768f323253ef0fceed68fcba7aa39480ae5b05934d55e55348f6655c645b
[05/03 15:02:20    429s] #       48541ab7b98646699d95bbbb3f9a018149566ab553b58df624bdc29b51014edceaca8189
[05/03 15:02:20    429s] #       567519d7fb691f1ae08971dba8fa1f221041722f903ec5a303779181074ebd8d8a2a51b9
[05/03 15:02:20    429s] #       bbc94ab37fa36b0374e2012190c67933b439522f00ea7272183049f32ad63d20c70bdc04
[05/03 15:02:20    429s] #       b7439e89c60af9266d3a5c0ec3f8e0142ac9dae2a812c3d9a1cf24388748ae58227d5b88
[05/03 15:02:20    429s] #       c898676724b1329c9b8c1f9f96cb4518cdd7f3958804d3510867d2f25c5a7769e1fcf957
[05/03 15:02:20    429s] #       fdfa641d96a7eab2535df7c8c67bb805cd757c7bd69ccb2b5e1f0a4a41585a4378d45a6a
[05/03 15:02:20    429s] #       e15fc2f0b36ee9e484f9125c9d15468bd22c5791640127cc48a9bbfbee5d7df30355ac8c
[05/03 15:02:20    429s] #       69
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Skip comparing routing design signature in db-snapshot flow
[05/03 15:02:20    429s] #RTESIG:78da95945f4bc33014c57df6535cba3d4cd86a6eda24cde38409c2d4d1a9afa55bd351e8
[05/03 15:02:20    429s] #       1f6953707e7a3350d85cdb6c793cf9e524b9e726a3f1c7220407a58b386b900611c24b88
[05/03 15:02:20    429s] #       9204c8669430768f323253ef0fceed68fcba7aa39480ae5b05934d55e55348f6655c645b
[05/03 15:02:20    429s] #       48541ab7b98646699d95bbbb3f9a018149566ab553b58df624bdc29b51014edceaca8189
[05/03 15:02:20    429s] #       567519d7fb691f1ae08971dba8fa1f221041722f903ec5a303779181074ebd8d8a2a51b9
[05/03 15:02:20    429s] #       bbc94ab37fa36b0374e2012190c67933b439522f00ea7272183049f32ad63d20c70bdc04
[05/03 15:02:20    429s] #       b7439e89c60af9266d3a5c0ec3f8e0142ac9dae2a812c3d9a1cf24388748ae58227d5b88
[05/03 15:02:20    429s] #       c898676724b1329c9b8c1f9f96cb4518cdd7f3958804d3510867d2f25c5a7769e1fcf957
[05/03 15:02:20    429s] #       fdfa641d96a7eab2535df7c8c67bb805cd757c7bd69ccb2b5e1f0a4a41585a4378d45a6a
[05/03 15:02:20    429s] #       e15fc2f0b36ee9e484f9125c9d15468bd22c5791640127cc48a9bbfbee5d7df30355ac8c
[05/03 15:02:20    429s] #       69
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### Time Record (Data Preparation) is installed.
[05/03 15:02:20    429s] #Start routing data preparation on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:02:20    429s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:02:20    429s] #Voltage range [0.000 - 0.630] has 3230 nets.
[05/03 15:02:20    429s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:02:20    429s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:02:20    429s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:02:20    429s] ### Time Record (Cell Pin Access) is installed.
[05/03 15:02:20    429s] ### Time Record (Cell Pin Access) is uninstalled.
[05/03 15:02:20    429s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:02:20    429s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:02:20    429s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:02:20    429s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 15:02:20    429s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 15:02:20    429s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 15:02:20    429s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:02:20    429s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 15:02:20    429s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:02:20    429s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 15:02:20    429s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 15:02:20    429s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[05/03 15:02:20    429s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:02:20    429s] #Regenerating Ggrids automatically.
[05/03 15:02:20    429s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:02:20    429s] #Using automatically generated G-grids.
[05/03 15:02:20    429s] #Done routing data preparation.
[05/03 15:02:20    429s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.96 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### Time Record (Data Preparation) is uninstalled.
[05/03 15:02:20    429s] ### Time Record (Special Wire Merging) is installed.
[05/03 15:02:20    429s] #Merging special wires: starts on Sat May  3 15:02:20 2025 with memory = 1765.96 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB[05/03 15:02:20    429s] ### Time Record (Special Wire Merging) is uninstalled.
, peak:1.9 GB
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 177.40400 23.22000 ) on M1 for NET FE_OFN34_Clear. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 177.09600 23.22000 ) on M1 for NET PISOR/FE_OFN36_en_PISO_R. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 179.34800 22.14000 ) on M1 for NET PISOR/n_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 143.27600 83.70000 ) on M1 for NET alu_ctrl/FE_DBTN1_outR. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 150.52800 67.50000 ) on M1 for NET alu_ctrl/FE_DBTN1_outR. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 151.02800 68.58000 ) on M1 for NET alu_ctrl/FE_DBTN1_outR. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 186.04400 35.10000 ) on M1 for NET PISOR/count_bit[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 148.89200 81.54000 ) on M1 for NET alu_ctrl/n_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 184.96400 38.34000 ) on M1 for NET PISOR/FE_PHN149_count_bit_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 185.73600 35.10000 ) on M1 for NET PISOR/FE_PHN149_count_bit_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 184.22400 35.10000 ) on M1 for NET PISOR/FE_PHN149_count_bit_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 184.65600 38.34000 ) on M1 for NET PISOR/FE_PHN57_count_bit_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 179.73600 36.18000 ) on M1 for NET PISOR/FE_PHN57_count_bit_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 185.18000 36.18000 ) on M1 for NET PISOR/n_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 186.12800 35.10000 ) on M1 for NET PISOR/n_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 184.87200 36.18000 ) on M1 for NET PISOR/n_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 184.50800 35.10000 ) on M1 for NET PISOR/n_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 177.81200 36.18000 ) on M1 for NET PISOR/n_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 177.52800 36.18000 ) on M1 for NET PISOR/FE_PHN85_count_bit_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 145.29600 76.14000 ) on M1 for NET alu_ctrl/n_69. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 15:02:20    429s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[05/03 15:02:20    429s] #To increase the message display limit, refer to the product command reference manual.
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Connectivity extraction summary:
[05/03 15:02:20    429s] #66 routed nets are extracted.
[05/03 15:02:20    429s] #    65 (1.75%) extracted nets are partially routed.
[05/03 15:02:20    429s] #3123 routed net(s) are imported.
[05/03 15:02:20    429s] #3 (0.08%) nets are without wires.
[05/03 15:02:20    429s] #532 nets are fixed|skipped|trivial (not extracted).
[05/03 15:02:20    429s] #Total number of nets = 3724.
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### Time Record (Instance Pin Access) is installed.
[05/03 15:02:20    429s] #Start instance access analysis using 1 thread...
[05/03 15:02:20    429s] #0 instance pins are hard to access
[05/03 15:02:20    429s] #Instance access analysis statistics:
[05/03 15:02:20    429s] #Cpu time = 00:00:00
[05/03 15:02:20    429s] #Elapsed time = 00:00:00
[05/03 15:02:20    429s] #Increased memory = 0.00 (MB)
[05/03 15:02:20    429s] #Total memory = 1765.96 (MB)
[05/03 15:02:20    429s] #Peak memory = 1977.89 (MB)
[05/03 15:02:20    429s] ### Time Record (Instance Pin Access) is uninstalled.
[05/03 15:02:20    429s] #Found 0 nets for post-route si or timing fixing.
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Finished routing data preparation on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Cpu time = 00:00:00
[05/03 15:02:20    429s] #Elapsed time = 00:00:00
[05/03 15:02:20    429s] #Increased memory = 3.93 (MB)
[05/03 15:02:20    429s] #Total memory = 1765.96 (MB)
[05/03 15:02:20    429s] ### Time Record (Global Routing) is installed.
[05/03 15:02:20    429s] #Peak memory = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Start global routing on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Start global routing initialization on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Number of eco nets is 65
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Start global routing data preparation on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### build_merged_routing_blockage_rect_list starts on Sat May  3 15:02:20 2025 with memory = 1765.96 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] #Start routing resource analysis on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### init_is_bin_blocked starts on Sat May  3 15:02:20 2025 with memory = 1765.96 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### adjust_flow_cap starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### adjust_partial_route_blockage starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### set_via_blocked starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### copy_flow starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] #Routing resource analysis is done on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### report_flow_cap starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #  Resource Analysis:
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/03 15:02:20    429s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/03 15:02:20    429s] #  --------------------------------------------------------------
[05/03 15:02:20    429s] #  M1             V         989         655        9492    98.18%
[05/03 15:02:20    429s] #  M2             H         693         476        9492    41.01%
[05/03 15:02:20    429s] #  M3             V         989         655        9492    38.06%
[05/03 15:02:20    429s] #  M4             H         919           0        9492     1.26%
[05/03 15:02:20    429s] #  M5             V        1208           0        9492     0.00%
[05/03 15:02:20    429s] #  M6             H         315         104        9492     9.52%
[05/03 15:02:20    429s] #  M7             V         422         135        9492     9.73%
[05/03 15:02:20    429s] #  --------------------------------------------------------------
[05/03 15:02:20    429s] #  Total                   5537      24.18%       66444    28.25%
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #  27 nets (0.73%) with 1 preferred extra spacing.
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### analyze_m2_tracks starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### report_initial_resource starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### mark_pg_pins_accessibility starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### set_net_region starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Global routing data preparation is done on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### prepare_level starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### init level 1 starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### Level 1 hgrid = 113 X 84
[05/03 15:02:20    429s] ### prepare_level_flow starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Global routing initialization is done on Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #start global routing iteration 1...
[05/03 15:02:20    429s] ### init_flow_edge starts on Sat May  3 15:02:20 2025 with memory = 1766.98 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### routing at level 1 (topmost level) iter 0
[05/03 15:02:20    429s] ### measure_qor starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### measure_congestion starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #start global routing iteration 2...
[05/03 15:02:20    429s] ### routing at level 1 (topmost level) iter 1
[05/03 15:02:20    429s] ### measure_qor starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### measure_congestion starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### route_end starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
[05/03 15:02:20    429s] #Total number of routable nets = 3192.
[05/03 15:02:20    429s] #Total number of nets in the design = 3724.
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #68 routable nets have only global wires.
[05/03 15:02:20    429s] #3124 routable nets have only detail routed wires.
[05/03 15:02:20    429s] #30 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Routed nets constraints summary:
[05/03 15:02:20    429s] #-----------------------------
[05/03 15:02:20    429s] #        Rules   Unconstrained  
[05/03 15:02:20    429s] #-----------------------------
[05/03 15:02:20    429s] #      Default              68  
[05/03 15:02:20    429s] #-----------------------------
[05/03 15:02:20    429s] #        Total              68  
[05/03 15:02:20    429s] #-----------------------------
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Routing constraints summary of the whole design:
[05/03 15:02:20    429s] #-------------------------------------------------------------
[05/03 15:02:20    429s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/03 15:02:20    429s] #-------------------------------------------------------------
[05/03 15:02:20    429s] #      Default                 27            3            3162  
[05/03 15:02:20    429s] #-------------------------------------------------------------
[05/03 15:02:20    429s] #        Total                 27            3            3162  
[05/03 15:02:20    429s] #-------------------------------------------------------------
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### cal_base_flow starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### init_flow_edge starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### cal_flow starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### report_overcon starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/03 15:02:20    429s]   Flow/Cap[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #                 OverCon          
[05/03 15:02:20    429s] #                  #Gcell    %Gcell
[05/03 15:02:20    429s] #     Layer--------------           (1)   OverCon
[05/03 15:02:20    429s] #  ----------------------     0.21  ----------
[05/03 15:02:20    429s] #  M2            0(0.00%)   (0.00%)
     0.14  [05/03 15:02:20    429s] #  M3            0(0.00%)   (0.00%)
     0.05  [05/03 15:02:20    429s] #  M4            0(0.00%)   (0.00%)     0.03  
[05/03 15:02:20    429s] #  M5            0(0.00%)   (0.00%)
     0.00  [05/03 15:02:20    429s] #  M6            0(0.00%)   (0.00%)     0.00  
[05/03 15:02:20    429s] #  M7            0(0.00%)   (0.00%)--------------
[05/03 15:02:20    429s] #  --------------------------------
[05/03 15:02:20    429s] #     Total      0(0.00%)   (0.00%)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/03 15:02:20    429s] #  Overflow after GR: 0.00% H + 0.00% V
[05/03 15:02:20    429s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### cal_base_flow starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### init_flow_edge starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### cal_flow starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### export_cong_map starts on Sat May  3 15:02:20 2025 with memory = 1767.18 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### PDZT_Export::export_cong_map starts on Sat May  3 15:02:20 2025 with memory = 1767.19 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### import_cong_map starts on Sat May  3 15:02:20 2025 with memory = 1767.19 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### update starts on Sat May  3 15:02:20 2025 with memory = 1767.19 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #Complete Global Routing.
[05/03 15:02:20    429s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:02:20    429s] #Total wire length = 41797 um.
[05/03 15:02:20    429s] #Total half perimeter of net bounding box = 41956 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M2 = 16805 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M3 = 14810 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M4 = 5253 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M5 = 4740 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M6 = 33 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:02:20    429s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:02:20    429s] #Total number of vias = 24361
[05/03 15:02:20    429s] #Up-Via Summary (total 24361):
[05/03 15:02:20    429s] #           
[05/03 15:02:20    429s] #-----------------------
[05/03 15:02:20    429s] # M1               9367
[05/03 15:02:20    429s] # M2              13217
[05/03 15:02:20    429s] # M3                463
[05/03 15:02:20    429s] # M4               1272
[05/03 15:02:20    429s] # M5                 24
[05/03 15:02:20    429s] # M6                 18
[05/03 15:02:20    429s] #-----------------------
[05/03 15:02:20    429s] #                 24361 
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### report_overcon starts on Sat May  3 15:02:20 2025 with memory = 1767.39 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### report_overcon starts on Sat May  3 15:02:20 2025 with memory = 1767.39 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #Max overcon = 0 track.
[05/03 15:02:20    429s] #Total overcon = 0.00%.
[05/03 15:02:20    429s] #Worst layer Gcell overcon rate = 0.00%.
[05/03 15:02:20    429s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Global routing statistics:
[05/03 15:02:20    429s] #Cpu time = 00:00:00
[05/03 15:02:20    429s] #Elapsed time = 00:00:00
[05/03 15:02:20    429s] #Increased memory = 1.43 (MB)
[05/03 15:02:20    429s] #Total memory = 1767.39 (MB)
[05/03 15:02:20    429s] #Peak memory = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Finished global routing on [05/03 15:02:20    429s] ### Time Record (Global Routing) is uninstalled.
Sat May  3 15:02:20 2025
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### Time Record (Track Assignment) is installed.
[05/03 15:02:20    429s] ### Time Record (Track Assignment) is uninstalled.
[05/03 15:02:20    429s] ### Time Record (Track Assignment) is installed.
[05/03 15:02:20    429s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.12 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #Start Track Assignment.
[05/03 15:02:20    429s] #Done with 11 horizontal wires in 1 hboxes and 18 vertical wires in 1 hboxes.
[05/03 15:02:20    429s] #Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/03 15:02:20    429s] #Complete Track Assignment.
[05/03 15:02:20    429s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:02:20    429s] #Total wire length = 41830 um.
[05/03 15:02:20    429s] #Total half perimeter of net bounding box = 41956 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M2 = 16827 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M3 = 14821 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M4 = 5253 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M5 = 4740 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M6 = 33 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:02:20    429s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:02:20    429s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:02:20    429s] #Total number of vias = 24361
[05/03 15:02:20    429s] #Up-Via Summary (total 24361):
[05/03 15:02:20    429s] #           
[05/03 15:02:20    429s] #-----------------------
[05/03 15:02:20    429s] # M1               9367
[05/03 15:02:20    429s] # M2              13217
[05/03 15:02:20    429s] # M3                463
[05/03 15:02:20    429s] # M4               1272
[05/03 15:02:20    429s] # M5                 24
[05/03 15:02:20    429s] # M6                 18
[05/03 15:02:20    429s] #-----------------------
[05/03 15:02:20    429s] #                 24361 
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] ### Time Record (Track Assignment) is uninstalled.
[05/03 15:02:20    429s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1770.28 (MB), peak = 1977.89 (MB)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #number of short segments in preferred routing layers
[05/03 15:02:20    429s] #	
[05/03 15:02:20    429s] #	
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/03 15:02:20    429s] #Cpu time = 00:00:00
[05/03 15:02:20    429s] #Elapsed time = 00:00:00
[05/03 15:02:20    429s] #Increased memory = 8.41 (MB)
[05/03 15:02:20    429s] #Total memory = 1770.45 (MB)
[05/03 15:02:20    429s] #Peak memory = 1977.89 (MB)
[05/03 15:02:20    429s] ### Time Record (Detail Routing) is installed.
[05/03 15:02:20    429s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 15:02:20    429s] #
[05/03 15:02:20    429s] #Start Detail Routing..
[05/03 15:02:20    429s] #start initial detail routing ...
[05/03 15:02:20    429s] ### Design has 0 dirty nets, 806 dirty-areas)
[05/03 15:02:21    430s] # ECO: 5.6% of the total area was rechecked for DRC, and 4.5% required routing.
[05/03 15:02:21    430s] #   number of violations = 547
[05/03 15:02:21    430s] #
[05/03 15:02:21    430s] #    By Layer and Type :
[05/03 15:02:21    430s] #	         MetSpc   EOLSpc    Short    EolKO      Enc ViaInPin   Totals
[05/03 15:02:21    430s] #	M1            5        0        0       13        0       37       55
[05/03 15:02:21    430s] #	M2            0        1        1        1        0        0        3
[05/03 15:02:21    430s] #	M3            1        0        0        2      452        0      455
[05/03 15:02:21    430s] #	M4            2        2        0        6        0        0       10
[05/03 15:02:21    430s] #	M5            0        0        0        0       24        0       24
[05/03 15:02:21    430s] #	Totals        8        3        1       22      476       37      547
[05/03 15:02:21    430s] #285 out of 12482 instances (2.3%) need to be verified(marked ipoed), dirty area = 0.7%.
[05/03 15:02:21    430s] #0.7% of the total area is being checked for drcs
[05/03 15:02:21    430s] #0.7% of the total area was checked
[05/03 15:02:21    430s] #   number of violations = 552
[05/03 15:02:21    430s] #
[05/03 15:02:21    430s] #    By Layer and Type :
[05/03 15:02:21    430s] #	         MetSpc   EOLSpc    Short    EolKO      Enc ViaInPin   Totals
[05/03 15:02:21    430s] #	M1            5        0        0       13        0       37       55
[05/03 15:02:21    430s] #	M2            0        1        1        1        0        0        3
[05/03 15:02:21    430s] #	M3            1        0        0        2      457        0      460
[05/03 15:02:21    430s] #	M4            2        2        0        6        0        0       10
[05/03 15:02:21    430s] #	M5            0        0        0        0       24        0       24
[05/03 15:02:21    430s] #	Totals        8        3        1       22      481       37      552
[05/03 15:02:21    430s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1846.37 (MB), peak = 1977.89 (MB)
[05/03 15:02:21    430s] #start 1st optimization iteration ...
[05/03 15:02:21    430s] #deterministic_schedule_search_repair_queue1
[05/03 15:02:25    434s] #   number of violations = 525
[05/03 15:02:25    434s] #
[05/03 15:02:25    434s] #    By Layer and Type :
[05/03 15:02:25    434s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:02:25    434s] #	M1            6       14        0       37       57
[05/03 15:02:25    434s] #	M2            0        0        0        0        0
[05/03 15:02:25    434s] #	M3            0        0      443        0      443
[05/03 15:02:25    434s] #	M4            0        1        0        0        1
[05/03 15:02:25    434s] #	M5            0        0       24        0       24
[05/03 15:02:25    434s] #	Totals        6       15      467       37      525
[05/03 15:02:25    434s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1897.48 (MB), peak = 1977.89 (MB)
[05/03 15:02:25    434s] #start 2nd optimization iteration ...
[05/03 15:02:25    434s] #deterministic_schedule_search_repair_queue1
[05/03 15:02:29    438s] #   number of violations = 527
[05/03 15:02:29    438s] #
[05/03 15:02:29    438s] #    By Layer and Type :
[05/03 15:02:29    438s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:02:29    438s] #	M1            4        7        0       37       48
[05/03 15:02:29    438s] #	M2            0        0        0        0        0
[05/03 15:02:29    438s] #	M3            0        0      451        0      451
[05/03 15:02:29    438s] #	M4            0        4        0        0        4
[05/03 15:02:29    438s] #	M5            0        0       24        0       24
[05/03 15:02:29    438s] #	Totals        4       11      475       37      527
[05/03 15:02:29    438s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1910.83 (MB), peak = 1977.89 (MB)
[05/03 15:02:29    438s] #start 3rd optimization iteration ...
[05/03 15:02:29    438s] #deterministic_schedule_search_repair_queue1
[05/03 15:02:35    443s] #   number of violations = 541
[05/03 15:02:35    443s] #
[05/03 15:02:35    443s] #    By Layer and Type :
[05/03 15:02:35    443s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:02:35    443s] #	M1            5       14        0       38       57
[05/03 15:02:35    443s] #	M2            0        0        0        0        0
[05/03 15:02:35    443s] #	M3            0        0      459        0      459
[05/03 15:02:35    443s] #	M4            0        2        0        0        2
[05/03 15:02:35    443s] #	M5            0        0       23        0       23
[05/03 15:02:35    443s] #	Totals        5       16      482       38      541
[05/03 15:02:35    443s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1902.39 (MB), peak = 1977.89 (MB)
[05/03 15:02:35    443s] #start 4th optimization iteration ...
[05/03 15:02:35    443s] #deterministic_schedule_search_repair_queue1
[05/03 15:02:43    452s] #   number of violations = 539
[05/03 15:02:43    452s] #
[05/03 15:02:43    452s] #    By Layer and Type :
[05/03 15:02:43    452s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:02:43    452s] #	M1            4       12        0       38       54
[05/03 15:02:43    452s] #	M2            0        0        0        0        0
[05/03 15:02:43    452s] #	M3            0        0      457        0      457
[05/03 15:02:43    452s] #	M4            0        5        0        0        5
[05/03 15:02:43    452s] #	M5            0        0       23        0       23
[05/03 15:02:43    452s] #	Totals        4       17      480       38      539
[05/03 15:02:43    452s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1900.48 (MB), peak = 1977.89 (MB)
[05/03 15:02:43    452s] #start 5th optimization iteration ...
[05/03 15:02:43    452s] #deterministic_schedule_search_repair_queue1
[05/03 15:02:54    462s] #   number of violations = 537
[05/03 15:02:54    462s] #
[05/03 15:02:54    462s] #    By Layer and Type :
[05/03 15:02:54    462s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:02:54    462s] #	M1            3       11        0       39       53
[05/03 15:02:54    462s] #	M2            0        0        0        0        0
[05/03 15:02:54    462s] #	M3            0        0      460        0      460
[05/03 15:02:54    462s] #	M4            0        2        0        0        2
[05/03 15:02:54    462s] #	M5            0        0       22        0       22
[05/03 15:02:54    462s] #	Totals        3       13      482       39      537
[05/03 15:02:54    462s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1895.71 (MB), peak = 1977.89 (MB)
[05/03 15:02:54    462s] #start 6th optimization iteration ...
[05/03 15:02:54    462s] #deterministic_schedule_search_repair_queue1
[05/03 15:03:05    473s] #   number of violations = 539
[05/03 15:03:05    473s] #
[05/03 15:03:05    473s] #    By Layer and Type :
[05/03 15:03:05    473s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:03:05    473s] #	M1            2       15        0       38       55
[05/03 15:03:05    473s] #	M2            0        0        0        0        0
[05/03 15:03:05    473s] #	M3            0        1      460        0      461
[05/03 15:03:05    473s] #	M4            0        2        0        0        2
[05/03 15:03:05    473s] #	M5            0        0       21        0       21
[05/03 15:03:05    473s] #	Totals        2       18      481       38      539
[05/03 15:03:05    473s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1940.77 (MB), peak = 1977.89 (MB)
[05/03 15:03:05    473s] #start 7th optimization iteration ...
[05/03 15:03:05    473s] #deterministic_schedule_search_repair_queue1
[05/03 15:03:11    480s] #   number of violations = 541
[05/03 15:03:11    480s] #
[05/03 15:03:11    480s] #    By Layer and Type :
[05/03 15:03:11    480s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:03:11    480s] #	M1            5       12        0       39       56
[05/03 15:03:11    480s] #	M2            0        0        0        0        0
[05/03 15:03:11    480s] #	M3            0        0      460        0      460
[05/03 15:03:11    480s] #	M4            0        2        0        0        2
[05/03 15:03:11    480s] #	M5            0        0       23        0       23
[05/03 15:03:11    480s] #	Totals        5       14      483       39      541
[05/03 15:03:11    480s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1955.11 (MB), peak = 1977.89 (MB)
[05/03 15:03:11    480s] #start 8th optimization iteration ...
[05/03 15:03:11    480s] #deterministic_schedule_search_repair_queue1
[05/03 15:03:18    486s] #   number of violations = 542
[05/03 15:03:18    486s] #
[05/03 15:03:18    486s] #    By Layer and Type :
[05/03 15:03:18    486s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:03:18    486s] #	M1            4       13        0       38       55
[05/03 15:03:18    486s] #	M2            0        0        0        0        0
[05/03 15:03:18    486s] #	M3            0        0      460        0      460
[05/03 15:03:18    486s] #	M4            0        5        0        0        5
[05/03 15:03:18    486s] #	M5            0        0       22        0       22
[05/03 15:03:18    486s] #	Totals        4       18      482       38      542
[05/03 15:03:18    486s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1945.26 (MB), peak = 1977.89 (MB)
[05/03 15:03:18    486s] #start 9th optimization iteration ...
[05/03 15:03:18    486s] #deterministic_schedule_search_repair_queue1
[05/03 15:03:24    492s] #   number of violations = 544
[05/03 15:03:24    492s] #
[05/03 15:03:24    492s] #    By Layer and Type :
[05/03 15:03:24    492s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:03:24    492s] #	M1            7       14        0       39       60
[05/03 15:03:24    492s] #	M2            0        0        0        0        0
[05/03 15:03:24    492s] #	M3            0        0      461        0      461
[05/03 15:03:24    492s] #	M4            0        1        0        0        1
[05/03 15:03:24    492s] #	M5            0        0       22        0       22
[05/03 15:03:24    492s] #	Totals        7       15      483       39      544
[05/03 15:03:24    492s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1946.37 (MB), peak = 1977.89 (MB)
[05/03 15:03:24    492s] #start 10th optimization iteration ...
[05/03 15:03:24    492s] #deterministic_schedule_search_repair_queue1
[05/03 15:03:31    500s] #   number of violations = 540
[05/03 15:03:31    500s] #
[05/03 15:03:31    500s] #    By Layer and Type :
[05/03 15:03:31    500s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:03:31    500s] #	M1            5       13        0       39       57
[05/03 15:03:31    500s] #	M2            0        0        0        0        0
[05/03 15:03:31    500s] #	M3            0        0      459        0      459
[05/03 15:03:31    500s] #	M4            0        2        0        0        2
[05/03 15:03:31    500s] #	M5            0        0       22        0       22
[05/03 15:03:31    500s] #	Totals        5       15      481       39      540
[05/03 15:03:31    500s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1938.31 (MB), peak = 1977.89 (MB)
[05/03 15:03:31    500s] #start 11th optimization iteration ...
[05/03 15:03:31    500s] #deterministic_schedule_search_repair_queue1
[05/03 15:03:40    509s] #   number of violations = 549
[05/03 15:03:40    509s] #
[05/03 15:03:40    509s] #    By Layer and Type :
[05/03 15:03:40    509s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:03:40    509s] #	M1            9       16        0       39       64
[05/03 15:03:40    509s] #	M2            0        0        0        0        0
[05/03 15:03:40    509s] #	M3            0        0      460        0      460
[05/03 15:03:40    509s] #	M4            0        2        0        0        2
[05/03 15:03:40    509s] #	M5            0        0       23        0       23
[05/03 15:03:40    509s] #	Totals        9       18      483       39      549
[05/03 15:03:40    509s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1944.48 (MB), peak = 1977.89 (MB)
[05/03 15:03:40    509s] #start 12th optimization iteration ...
[05/03 15:03:40    509s] #deterministic_schedule_search_repair_queue1
[05/03 15:03:51    519s] #   number of violations = 539
[05/03 15:03:51    519s] #
[05/03 15:03:51    519s] #    By Layer and Type :
[05/03 15:03:51    519s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:03:51    519s] #	M1            6       11        0       39       56
[05/03 15:03:51    519s] #	M2            0        0        0        0        0
[05/03 15:03:51    519s] #	M3            0        0      459        0      459
[05/03 15:03:51    519s] #	M4            0        1        0        0        1
[05/03 15:03:51    519s] #	M5            0        0       23        0       23
[05/03 15:03:51    519s] #	Totals        6       12      482       39      539
[05/03 15:03:51    519s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1940.33 (MB), peak = 1977.89 (MB)
[05/03 15:03:51    519s] #start 13th optimization iteration ...
[05/03 15:03:51    519s] #deterministic_schedule_search_repair_queue1
[05/03 15:03:57    525s] #   number of violations = 542
[05/03 15:03:57    525s] #
[05/03 15:03:57    525s] #    By Layer and Type :
[05/03 15:03:57    525s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:03:57    525s] #	M1            5       14        0       40       59
[05/03 15:03:57    525s] #	M2            0        0        0        0        0
[05/03 15:03:57    525s] #	M3            0        0      460        0      460
[05/03 15:03:57    525s] #	M4            0        1        0        0        1
[05/03 15:03:57    525s] #	M5            0        0       22        0       22
[05/03 15:03:57    525s] #	Totals        5       15      482       40      542
[05/03 15:03:57    525s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1953.39 (MB), peak = 1977.89 (MB)
[05/03 15:03:57    525s] #start 14th optimization iteration ...
[05/03 15:03:57    525s] #deterministic_schedule_search_repair_queue1
[05/03 15:04:04    532s] #   number of violations = 532
[05/03 15:04:04    532s] #
[05/03 15:04:04    532s] #    By Layer and Type :
[05/03 15:04:04    532s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:04:04    532s] #	M1            4        9        0       38       51
[05/03 15:04:04    532s] #	M2            0        0        0        0        0
[05/03 15:04:04    532s] #	M3            0        0      455        0      455
[05/03 15:04:04    532s] #	M4            0        3        0        0        3
[05/03 15:04:04    532s] #	M5            0        0       23        0       23
[05/03 15:04:04    532s] #	Totals        4       12      478       38      532
[05/03 15:04:04    532s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1950.96 (MB), peak = 1977.89 (MB)
[05/03 15:04:04    532s] #start 15th optimization iteration ...
[05/03 15:04:04    532s] #deterministic_schedule_search_repair_queue1
[05/03 15:04:11    539s] #   number of violations = 538
[05/03 15:04:11    539s] #
[05/03 15:04:11    539s] #    By Layer and Type :
[05/03 15:04:11    539s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:04:11    539s] #	M1            7       12        0       39       58
[05/03 15:04:11    539s] #	M2            0        0        0        0        0
[05/03 15:04:11    539s] #	M3            0        0      455        0      455
[05/03 15:04:11    539s] #	M4            0        2        0        0        2
[05/03 15:04:11    539s] #	M5            0        0       23        0       23
[05/03 15:04:11    539s] #	Totals        7       14      478       39      538
[05/03 15:04:11    539s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1944.80 (MB), peak = 1977.89 (MB)
[05/03 15:04:11    539s] #start 16th optimization iteration ...
[05/03 15:04:11    539s] #deterministic_schedule_search_repair_queue1
[05/03 15:04:20    547s] #   number of violations = 546
[05/03 15:04:20    547s] #
[05/03 15:04:20    547s] #    By Layer and Type :
[05/03 15:04:20    547s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:04:20    547s] #	M1           10       14        0       40       64
[05/03 15:04:20    547s] #	M2            0        0        0        0        0
[05/03 15:04:20    547s] #	M3            0        0      457        0      457
[05/03 15:04:20    547s] #	M4            0        3        0        0        3
[05/03 15:04:20    547s] #	M5            0        0       22        0       22
[05/03 15:04:20    547s] #	Totals       10       17      479       40      546
[05/03 15:04:20    547s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1974.11 (MB), peak = 1980.45 (MB)
[05/03 15:04:20    547s] #start 17th optimization iteration ...
[05/03 15:04:20    547s] #deterministic_schedule_search_repair_queue1
[05/03 15:04:27    555s] #   number of violations = 535
[05/03 15:04:27    555s] #
[05/03 15:04:27    555s] #    By Layer and Type :
[05/03 15:04:27    555s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:04:27    555s] #	M1            4       18        0       40       62
[05/03 15:04:27    555s] #	M2            0        0        0        0        0
[05/03 15:04:27    555s] #	M3            0        0      450        0      450
[05/03 15:04:27    555s] #	M4            0        2        0        0        2
[05/03 15:04:27    555s] #	M5            0        0       21        0       21
[05/03 15:04:27    555s] #	Totals        4       20      471       40      535
[05/03 15:04:27    555s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1983.10 (MB), peak = 1997.64 (MB)
[05/03 15:04:27    555s] #start 18th optimization iteration ...
[05/03 15:04:28    555s] #deterministic_schedule_search_repair_queue1
[05/03 15:04:35    562s] #   number of violations = 532
[05/03 15:04:35    562s] #
[05/03 15:04:35    562s] #    By Layer and Type :
[05/03 15:04:35    562s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:04:35    562s] #	M1            4       11        0       39       54
[05/03 15:04:35    562s] #	M2            0        0        0        0        0
[05/03 15:04:35    562s] #	M3            0        0      453        0      453
[05/03 15:04:35    562s] #	M4            0        2        0        0        2
[05/03 15:04:35    562s] #	M5            0        0       23        0       23
[05/03 15:04:35    562s] #	Totals        4       13      476       39      532
[05/03 15:04:35    562s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1984.54 (MB), peak = 1997.64 (MB)
[05/03 15:04:35    562s] #start 19th optimization iteration ...
[05/03 15:04:35    562s] #deterministic_schedule_search_repair_queue1
[05/03 15:04:44    571s] #   number of violations = 535
[05/03 15:04:44    571s] #
[05/03 15:04:44    571s] #    By Layer and Type :
[05/03 15:04:44    571s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:04:44    571s] #	M1            7       16        0       37       60
[05/03 15:04:44    571s] #	M2            0        0        0        0        0
[05/03 15:04:44    571s] #	M3            0        0      446        0      446
[05/03 15:04:44    571s] #	M4            0        4        0        0        4
[05/03 15:04:44    571s] #	M5            0        0       25        0       25
[05/03 15:04:44    571s] #	Totals        7       20      471       37      535
[05/03 15:04:44    571s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1988.25 (MB), peak = 1997.64 (MB)
[05/03 15:04:44    571s] #start 20th optimization iteration ...
[05/03 15:04:44    571s] #deterministic_schedule_search_repair_queue1
[05/03 15:04:55    582s] #   number of violations = 527
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #    By Layer and Type :
[05/03 15:04:55    582s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:04:55    582s] #	M1            5       12        0       38       55
[05/03 15:04:55    582s] #	M2            0        0        0        0        0
[05/03 15:04:55    582s] #	M3            0        0      442        0      442
[05/03 15:04:55    582s] #	M4            0        5        0        0        5
[05/03 15:04:55    582s] #	M5            0        0       25        0       25
[05/03 15:04:55    582s] #	Totals        5       17      467       38      527
[05/03 15:04:55    582s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1983.38 (MB), peak = 1997.64 (MB)
[05/03 15:04:55    582s] #Complete Detail Routing.
[05/03 15:04:55    582s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:04:55    582s] #Total wire length = 41901 um.
[05/03 15:04:55    582s] #Total half perimeter of net bounding box = 41956 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M2 = 17035 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M3 = 14615 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M4 = 5070 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M5 = 4986 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M6 = 37 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:04:55    582s] #Total number of vias = 24745
[05/03 15:04:55    582s] #Up-Via Summary (total 24745):
[05/03 15:04:55    582s] #           
[05/03 15:04:55    582s] #-----------------------
[05/03 15:04:55    582s] # M1               9384
[05/03 15:04:55    582s] # M2              13459
[05/03 15:04:55    582s] # M3                451
[05/03 15:04:55    582s] # M4               1406
[05/03 15:04:55    582s] # M5                 25
[05/03 15:04:55    582s] # M6                 20
[05/03 15:04:55    582s] #-----------------------
[05/03 15:04:55    582s] #                 24745 
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #Total number of DRC violations = 527
[05/03 15:04:55    582s] #Total number of violations on LAYER M1 = 55
[05/03 15:04:55    582s] #Total number of violations on LAYER M2 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER M3 = 442
[05/03 15:04:55    582s] #Total number of violations on LAYER M4 = 5
[05/03 15:04:55    582s] #Total number of violations on LAYER M5 = 25
[05/03 15:04:55    582s] #Total number of violations on LAYER M6 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER M7 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER M8 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER M9 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER Pad = 0
[05/03 15:04:55    582s] ### Time Record (Detail Routing) is uninstalled.
[05/03 15:04:55    582s] #Cpu time = 00:02:33
[05/03 15:04:55    582s] #Elapsed time = 00:02:35
[05/03 15:04:55    582s] #Increased memory = 10.30 (MB)
[05/03 15:04:55    582s] #Total memory = 1780.75 (MB)
[05/03 15:04:55    582s] #Peak memory = 1997.64 (MB)
[05/03 15:04:55    582s] ### Time Record (Post Route Wire Spreading) is installed.
[05/03 15:04:55    582s] ### max drc and si pitch = 3072 ( 0.76800 um) MT-safe pitch = 3072 ( 0.76800 um) patch pitch = 10368 ( 2.59200 um)
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #Start Post Route wire spreading..
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #Start data preparation for wire spreading...
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #Data preparation is done on Sat May  3 15:04:55 2025
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #Start Post Route Wire Spread.
[05/03 15:04:55    582s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[05/03 15:04:55    582s] #Complete Post Route Wire Spread.
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:04:55    582s] #Total wire length = 41901 um.
[05/03 15:04:55    582s] #Total half perimeter of net bounding box = 41956 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M2 = 17035 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M3 = 14615 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M4 = 5070 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M5 = 4986 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M6 = 37 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:04:55    582s] #Total number of vias = 24745
[05/03 15:04:55    582s] #Up-Via Summary (total 24745):
[05/03 15:04:55    582s] #           
[05/03 15:04:55    582s] #-----------------------
[05/03 15:04:55    582s] # M1               9384
[05/03 15:04:55    582s] # M2              13459
[05/03 15:04:55    582s] # M3                451
[05/03 15:04:55    582s] # M4               1406
[05/03 15:04:55    582s] # M5                 25
[05/03 15:04:55    582s] # M6                 20
[05/03 15:04:55    582s] #-----------------------
[05/03 15:04:55    582s] #                 24745 
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #   number of violations = 527
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #    By Layer and Type :
[05/03 15:04:55    582s] #	         MetSpc    EolKO      Enc ViaInPin   Totals
[05/03 15:04:55    582s] #	M1            5       12        0       38       55
[05/03 15:04:55    582s] #	M2            0        0        0        0        0
[05/03 15:04:55    582s] #	M3            0        0      442        0      442
[05/03 15:04:55    582s] #	M4            0        5        0        0        5
[05/03 15:04:55    582s] #	M5            0        0       25        0       25
[05/03 15:04:55    582s] #	Totals        5       17      467       38      527
[05/03 15:04:55    582s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.85 (MB), peak = 1997.64 (MB)
[05/03 15:04:55    582s] #CELL_VIEW MSDAP,init has 527 DRC violations
[05/03 15:04:55    582s] #Total number of DRC violations = 527
[05/03 15:04:55    582s] #Total number of violations on LAYER M1 = 55
[05/03 15:04:55    582s] #Total number of violations on LAYER M2 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER M3 = 442
[05/03 15:04:55    582s] #Total number of violations on LAYER M4 = 5
[05/03 15:04:55    582s] #Total number of violations on LAYER M5 = 25
[05/03 15:04:55    582s] #Total number of violations on LAYER M6 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER M7 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER M8 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER M9 = 0
[05/03 15:04:55    582s] #Total number of violations on LAYER Pad = 0
[05/03 15:04:55    582s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/03 15:04:55    582s] #Post Route wire spread is done.
[05/03 15:04:55    582s] #Total number of nets with non-default rule or having extra spacing = 27
[05/03 15:04:55    582s] #Total wire length = 41901 um.
[05/03 15:04:55    582s] #Total half perimeter of net bounding box = 41956 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M1 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M2 = 17035 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M3 = 14615 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M4 = 5070 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M5 = 4986 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M6 = 37 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M7 = 156 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M8 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER M9 = 0 um.
[05/03 15:04:55    582s] #Total wire length on LAYER Pad = 0 um.
[05/03 15:04:55    582s] #Total number of vias = 24745
[05/03 15:04:55    582s] #Up-Via Summary (total 24745):
[05/03 15:04:55    582s] #           
[05/03 15:04:55    582s] #-----------------------
[05/03 15:04:55    582s] # M1               9384
[05/03 15:04:55    582s] # M2              13459
[05/03 15:04:55    582s] # M3                451
[05/03 15:04:55    582s] # M4               1406
[05/03 15:04:55    582s] # M5                 25
[05/03 15:04:55    582s] # M6                 20
[05/03 15:04:55    582s] #-----------------------
[05/03 15:04:55    582s] #                 24745 
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #route_detail Statistics:
[05/03 15:04:55    582s] #Cpu time = 00:02:33
[05/03 15:04:55    582s] #Elapsed time = 00:02:35
[05/03 15:04:55    582s] #Increased memory = 10.30 (MB)
[05/03 15:04:55    582s] #Total memory = 1780.75 (MB)
[05/03 15:04:55    582s] #Peak memory = 1997.64 (MB)
[05/03 15:04:55    582s] #Skip updating routing design signature in db-snapshot flow
[05/03 15:04:55    582s] ### Time Record (DB Export) is installed.
[05/03 15:04:55    582s] ### Time Record (DB Export) is uninstalled.
[05/03 15:04:55    582s] ### Time Record (Post Callback) is installed.
[05/03 15:04:55    582s] ### Time Record (Post Callback) is uninstalled.
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #route_global_detail statistics:
[05/03 15:04:55    582s] #Cpu time = 00:02:34
[05/03 15:04:55    582s] #Elapsed time = 00:02:36
[05/03 15:04:55    582s] #Increased memory = -18.31 (MB)
[05/03 15:04:55    582s] #Total memory = 1749.62 (MB)
[05/03 15:04:55    582s] #Peak memory = 1997.64 (MB)
[05/03 15:04:55    582s] #Number of warnings = 25
[05/03 15:04:55    582s] #Total number of warnings = 75
[05/03 15:04:55    582s] #Number of fails = 0
[05/03 15:04:55    582s] #Total number of fails = 0
[05/03 15:04:55    582s] #Complete route_global_detail on Sat May  3 15:04:55 2025
[05/03 15:04:55    582s] #
[05/03 15:04:55    582s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:04:55    582s] ### Time Record (route_global_detail) is uninstalled.
[05/03 15:04:55    582s] ### 
[05/03 15:04:55    582s] ###   Scalability Statistics
[05/03 15:04:55    582s] ### 
[05/03 15:04:55    582s] ### --------------------------------+----------------+----------------+----------------+
[05/03 15:04:55    582s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[05/03 15:04:55    582s] ### --------------------------------+----------------+----------------+----------------+
[05/03 15:04:55    582s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[05/03 15:04:55    582s] ###   Detail Routing                |        00:02:33|        00:02:35|             1.0|
[05/03 15:04:55    582s] ###   Entire Command                |        00:02:34|        00:02:36|             1.0|
[05/03 15:04:55    582s] ### --------------------------------+----------------+----------------+----------------+
[05/03 15:04:55    582s] ### 
[05/03 15:04:55    582s] **opt_design ... cpu = 0:03:02, real = 0:03:06, mem = 1712.6M, totSessionCpu=0:09:43 **
[05/03 15:04:55    582s] -routeWithEco false                       # bool, default=false
[05/03 15:04:55    582s] -routeSelectedNetOnly false               # bool, default=false
[05/03 15:04:55    582s] -routeWithTimingDriven false              # bool, default=false
[05/03 15:04:55    582s] -routeWithSiDriven false                  # bool, default=false
[05/03 15:04:55    582s] New Signature Flow (restoreNanoRouteOptions) ....
[05/03 15:04:55    582s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/03 15:04:55    582s] ### Net info: total nets: 3724
[05/03 15:04:55    582s] ### Net info: dirty nets: 0
[05/03 15:04:55    582s] ### Net info: marked as disconnected nets: 0
[05/03 15:04:56    583s] #num needed restored net=0
[05/03 15:04:56    583s] #need_extraction net=0 (total=3724)
[05/03 15:04:56    583s] ### Net info: fully routed nets: 3192
[05/03 15:04:56    583s] ### Net info: trivial (< 2 pins) nets: 532
[05/03 15:04:56    583s] ### Net info: unrouted nets: 0
[05/03 15:04:56    583s] ### Net info: re-extraction nets: 0
[05/03 15:04:56    583s] ### Net info: ignored nets: 0
[05/03 15:04:56    583s] ### Net info: skip routing nets: 0
[05/03 15:04:56    583s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:04:56    583s] #Start routing data preparation on Sat May  3 15:04:56 2025
[05/03 15:04:56    583s] #
[05/03 15:04:56    583s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:04:56    583s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:04:56    583s] #Voltage range [0.000 - 0.630] has 3230 nets.
[05/03 15:04:56    583s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:04:56    583s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:04:56    583s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:04:56    583s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:04:56    583s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:04:56    583s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:04:56    583s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 15:04:56    583s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 15:04:56    583s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 15:04:56    583s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:04:56    583s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 15:04:56    583s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:04:56    583s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 15:04:56    583s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 15:04:56    583s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[05/03 15:04:56    583s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:04:56    583s] #Regenerating Ggrids automatically.
[05/03 15:04:56    583s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:04:56    583s] #Using automatically generated G-grids.
[05/03 15:04:56    583s] #Done routing data preparation.
[05/03 15:04:56    583s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.45 (MB), peak = 1997.64 (MB)
[05/03 15:04:56    583s] #Extract in post route mode
[05/03 15:04:56    583s] #
[05/03 15:04:56    583s] #Start tQuantus RC extraction...
[05/03 15:04:56    583s] #Start building rc corner(s)...
[05/03 15:04:56    583s] #Number of RC Corner = 2
[05/03 15:04:56    583s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 15:04:56    583s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 15:04:56    583s] #LISD -> M1 (1)
[05/03 15:04:56    583s] #M1 -> M2 (2)
[05/03 15:04:56    583s] #M2 -> M3 (3)
[05/03 15:04:56    583s] #M3 -> M4 (4)
[05/03 15:04:56    583s] #M4 -> M5 (5)
[05/03 15:04:56    583s] #M5 -> M6 (6)
[05/03 15:04:56    583s] #M6 -> M7 (7)
[05/03 15:04:56    583s] #M7 -> M8 (8)
[05/03 15:04:56    583s] #M8 -> M9 (9)
[05/03 15:04:56    583s] #M9 -> Pad (10)
[05/03 15:04:56    583s] #SADV_On
[05/03 15:04:56    583s] # Corner(s) : 
[05/03 15:04:56    583s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 15:04:56    583s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 15:04:57    583s] # Corner id: 0
[05/03 15:04:57    583s] # Layout Scale: 1.000000
[05/03 15:04:57    583s] # Has Metal Fill model: yes
[05/03 15:04:57    583s] # Temperature was set
[05/03 15:04:57    583s] # Temperature : 0.000000
[05/03 15:04:57    583s] # Ref. Temp   : 25.000000
[05/03 15:04:57    583s] # Corner id: 1
[05/03 15:04:57    583s] # Layout Scale: 1.000000
[05/03 15:04:57    583s] # Has Metal Fill model: yes
[05/03 15:04:57    583s] # Temperature was set
[05/03 15:04:57    583s] # Temperature : 100.000000
[05/03 15:04:57    583s] # Ref. Temp   : 25.000000
[05/03 15:04:57    583s] #SADV_Off
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[1] tech width 288 != ict width 400.0
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[4] tech width 384 != ict width 288.0
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[6] tech width 512 != ict width 384.0
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[8] tech width 640 != ict width 512.0
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 15:04:57    583s] #
[05/03 15:04:57    583s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 15:04:57    583s] #total pattern=220 [20, 605]
[05/03 15:04:57    583s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 15:04:57    583s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 15:04:57    583s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 15:04:57    583s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 15:04:57    583s] #number model r/c [2,1] [20,605] read
[05/03 15:04:57    583s] #0 rcmodel(s) requires rebuild
[05/03 15:04:57    583s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1732.22 (MB), peak = 1997.64 (MB)
[05/03 15:04:58    585s] #Start building rc corner(s)...
[05/03 15:04:58    585s] #Number of RC Corner = 2
[05/03 15:04:58    585s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 15:04:58    585s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 15:04:58    585s] #LISD -> M1 (1)
[05/03 15:04:58    585s] #M1 -> M2 (2)
[05/03 15:04:58    585s] #M2 -> M3 (3)
[05/03 15:04:58    585s] #M3 -> M4 (4)
[05/03 15:04:58    585s] #M4 -> M5 (5)
[05/03 15:04:58    585s] #M5 -> M6 (6)
[05/03 15:04:58    585s] #M6 -> M7 (7)
[05/03 15:04:58    585s] #M7 -> M8 (8)
[05/03 15:04:58    585s] #M8 -> M9 (9)
[05/03 15:04:58    585s] #M9 -> Pad (10)
[05/03 15:04:58    585s] #SADV_On
[05/03 15:04:58    585s] # Corner(s) : 
[05/03 15:04:58    585s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 15:04:58    585s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 15:04:59    585s] # Corner id: 0
[05/03 15:04:59    585s] # Layout Scale: 1.000000
[05/03 15:04:59    585s] # Has Metal Fill model: yes
[05/03 15:04:59    585s] # Temperature was set
[05/03 15:04:59    585s] # Temperature : 0.000000
[05/03 15:04:59    585s] # Ref. Temp   : 25.000000
[05/03 15:04:59    585s] # Corner id: 1
[05/03 15:04:59    585s] # Layout Scale: 1.000000
[05/03 15:04:59    585s] # Has Metal Fill model: yes
[05/03 15:04:59    585s] # Temperature was set
[05/03 15:04:59    585s] # Temperature : 100.000000
[05/03 15:04:59    585s] # Ref. Temp   : 25.000000
[05/03 15:04:59    585s] #SADV_Off
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[1] tech width 288 != ict width 400.0
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[4] tech width 384 != ict width 288.0
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[6] tech width 512 != ict width 384.0
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[8] tech width 640 != ict width 512.0
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 15:04:59    585s] #
[05/03 15:04:59    585s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 15:04:59    585s] #total pattern=220 [20, 605]
[05/03 15:04:59    585s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 15:04:59    585s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 15:04:59    585s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 15:04:59    585s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 15:04:59    585s] #number model r/c [2,1] [20,605] read
[05/03 15:04:59    585s] #0 rcmodel(s) requires rebuild
[05/03 15:04:59    585s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1741.10 (MB), peak = 1997.64 (MB)
[05/03 15:05:00    586s] #Length limit = 200 pitches
[05/03 15:05:00    586s] #opt mode = 2
[05/03 15:05:00    586s] #Start routing data preparation on Sat May  3 15:05:00 2025
[05/03 15:05:00    586s] #
[05/03 15:05:00    586s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:05:00    586s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:05:00    586s] #Voltage range [0.000 - 0.630] has 3230 nets.
[05/03 15:05:00    586s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:05:00    586s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:05:00    586s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:05:00    587s] #Regenerating Ggrids automatically.
[05/03 15:05:00    587s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:05:00    587s] #Using automatically generated G-grids.
[05/03 15:05:00    587s] #Done routing data preparation.
[05/03 15:05:00    587s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1735.21 (MB), peak = 1997.64 (MB)
[05/03 15:05:00    587s] #Start routing data preparation on Sat May  3 15:05:00 2025
[05/03 15:05:00    587s] #
[05/03 15:05:00    587s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:05:00    587s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:05:00    587s] #Voltage range [0.000 - 0.630] has 3230 nets.
[05/03 15:05:00    587s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:05:00    587s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:05:00    587s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:05:00    587s] #Regenerating Ggrids automatically.
[05/03 15:05:00    587s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:05:00    587s] #Using automatically generated G-grids.
[05/03 15:05:00    587s] #Done routing data preparation.
[05/03 15:05:00    587s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1735.21 (MB), peak = 1997.64 (MB)
[05/03 15:05:00    587s] #Init Design Signature = -631732381
[05/03 15:05:00    587s] #Start generate extraction boxes.
[05/03 15:05:00    587s] #
[05/03 15:05:00    587s] #Extract using 30 x 30 Hboxes
[05/03 15:05:00    587s] #5x4 initial hboxes
[05/03 15:05:00    587s] #Use area based hbox pruning.
[05/03 15:05:00    587s] #0/0 hboxes pruned.
[05/03 15:05:00    587s] #Complete generating extraction boxes.
[05/03 15:05:00    587s] #Extract 11 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
[05/03 15:05:00    587s] #Process 0 special clock nets for rc extraction
[05/03 15:05:00    587s] #0 temporary NDR added
[05/03 15:05:01    587s] #Total 3190 nets were built. 160 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/03 15:05:02    588s] #Run Statistics for Extraction:
[05/03 15:05:02    588s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/03 15:05:02    588s] #   Increased memory =    21.54 (MB), total memory =  1756.88 (MB), peak memory =  1997.64 (MB)
[05/03 15:05:02    588s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1741.12 (MB), peak = 1997.64 (MB)
[05/03 15:05:02    588s] #RC Statistics: 14361 Res, 7768 Ground Cap, 112 XCap (Edge to Edge)
[05/03 15:05:02    588s] #RC V/H edge ratio: 0.50, Avg V/H Edge Length: 6953.80 (8730), Avg L-Edge Length: 12689.62 (4709)
[05/03 15:05:02    588s] #Start writing rcdb into /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d
[05/03 15:05:02    588s] 2025/05/03 15:05:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:02    588s] 2025/05/03 15:05:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:02    588s] #Finish writing rcdb with 17631 nodes, 14441 edges, and 232 xcaps
[05/03 15:05:02    588s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.25 (MB), peak = 1997.64 (MB)
[05/03 15:05:02    588s] Restoring parasitic data from file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d' ...
[05/03 15:05:02    588s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d' for reading (mem: 2015.031M)
[05/03 15:05:02    588s] Reading RCDB with compressed RC data.
[05/03 15:05:02    588s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d' for content verification (mem: 2015.031M)
[05/03 15:05:02    588s] Reading RCDB with compressed RC data.
[05/03 15:05:02    588s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d': 0 access done (mem: 2015.031M)
[05/03 15:05:02    588s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d': 0 access done (mem: 2015.031M)
[05/03 15:05:02    588s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2015.031M)
[05/03 15:05:02    588s] Following multi-corner parasitics specified:
[05/03 15:05:02    588s] 	/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d (rcdb)
[05/03 15:05:02    588s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d' for reading (mem: 2015.031M)
[05/03 15:05:02    588s] Reading RCDB with compressed RC data.
[05/03 15:05:02    588s] 		Cell MSDAP has rcdb /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d specified
[05/03 15:05:02    588s] Cell MSDAP, hinst 
[05/03 15:05:02    588s] processing rcdb (/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d) for hinst (top) of cell (MSDAP);
[05/03 15:05:02    588s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d': 0 access done (mem: 2015.031M)
[05/03 15:05:02    588s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1991.031M)
[05/03 15:05:02    588s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_Gr84Gz.rcdb.d/MSDAP.rcdb.d' for reading (mem: 1991.031M)
[05/03 15:05:02    588s] Reading RCDB with compressed RC data.
[05/03 15:05:02    588s] 2025/05/03 15:05:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:02    588s] 2025/05/03 15:05:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:02    588s] 2025/05/03 15:05:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:02    588s] 2025/05/03 15:05:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:02    588s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_Gr84Gz.rcdb.d/MSDAP.rcdb.d': 0 access done (mem: 1991.031M)
[05/03 15:05:02    588s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1991.031M)
[05/03 15:05:02    588s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1991.031M)
[05/03 15:05:02    588s] #
[05/03 15:05:02    588s] #Restore RCDB.
[05/03 15:05:02    588s] #
[05/03 15:05:02    588s] #Complete tQuantus RC extraction.
[05/03 15:05:02    588s] #Cpu time = 00:00:05
[05/03 15:05:02    588s] #Elapsed time = 00:00:06
[05/03 15:05:02    588s] #Increased memory = 24.71 (MB)
[05/03 15:05:02    588s] #Total memory = 1741.17 (MB)
[05/03 15:05:02    588s] #Peak memory = 1997.64 (MB)
[05/03 15:05:02    588s] #
[05/03 15:05:02    588s] #160 inserted nodes are removed
[05/03 15:05:02    588s] #Final Design Signature = -631732381
[05/03 15:05:02    588s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:05:02    588s] **opt_design ... cpu = 0:03:08, real = 0:03:13, mem = 1724.8M, totSessionCpu=0:09:49 **
[05/03 15:05:02    588s] Starting delay calculation for Setup views
[05/03 15:05:02    588s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:05:02    588s] Begin IPO call back ...
[05/03 15:05:03    589s] End IPO call back ...
[05/03 15:05:03    589s] #################################################################################
[05/03 15:05:03    589s] # Design Stage: PostRoute
[05/03 15:05:03    589s] # Design Name: MSDAP
[05/03 15:05:03    589s] # Design Mode: 7nm
[05/03 15:05:03    589s] # Analysis Mode: MMMC OCV 
[05/03 15:05:03    589s] # Parasitics Mode: SPEF/RCDB
[05/03 15:05:03    589s] # Signoff Settings: SI On 
[05/03 15:05:03    589s] #################################################################################
[05/03 15:05:03    589s] AAE_INFO: 1 threads acquired from CTE.
[05/03 15:05:03    589s] Setting infinite Tws ...
[05/03 15:05:03    589s] First Iteration Infinite Tw... 
[05/03 15:05:03    589s] Calculate early delays in OCV mode...
[05/03 15:05:03    589s] Calculate late delays in OCV mode...
[05/03 15:05:03    589s] Topological Sorting (REAL = 0:00:00.0, MEM = 1990.6M, InitMEM = 1990.6M)
[05/03 15:05:03    589s] Start delay calculation (fullDC) (1 T). (MEM=1990.59)
[05/03 15:05:03    589s] LayerId::1 widthSet size::1
[05/03 15:05:03    589s] LayerId::2 widthSet size::1
[05/03 15:05:03    589s] LayerId::3 widthSet size::1
[05/03 15:05:03    589s] LayerId::4 widthSet size::1
[05/03 15:05:03    589s] LayerId::5 widthSet size::1
[05/03 15:05:03    589s] LayerId::6 widthSet size::1
[05/03 15:05:03    589s] LayerId::7 widthSet size::1
[05/03 15:05:03    589s] LayerId::8 widthSet size::1
[05/03 15:05:03    589s] LayerId::9 widthSet size::1
[05/03 15:05:03    589s] LayerId::10 widthSet size::1
[05/03 15:05:03    589s] Initializing multi-corner resistance tables ...
[05/03 15:05:03    589s] End AAE Lib Interpolated Model. (MEM=2006.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:03    589s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_Gr84Gz.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2006.883M)
[05/03 15:05:03    589s] Reading RCDB with compressed RC data.
[05/03 15:05:03    589s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1999.6M)
[05/03 15:05:04    590s] Total number of fetched objects 3255
[05/03 15:05:04    590s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:04    590s] AAE_INFO-618: Total number of nets in the design is 3724,  86.8 percent of the nets selected for SI analysis
[05/03 15:05:04    590s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:04    590s] End delay calculation. (MEM=2066.39 CPU=0:00:00.6 REAL=0:00:01.0)
[05/03 15:05:04    590s] End delay calculation (fullDC). (MEM=2066.39 CPU=0:00:00.8 REAL=0:00:01.0)
[05/03 15:05:04    590s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2066.4M) ***
[05/03 15:05:04    590s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2066.4M)
[05/03 15:05:04    590s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:05:04    590s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2066.4M)
[05/03 15:05:04    590s] Starting SI iteration 2
[05/03 15:05:04    590s] Calculate early delays in OCV mode...
[05/03 15:05:04    590s] Calculate late delays in OCV mode...
[05/03 15:05:04    590s] Start delay calculation (fullDC) (1 T). (MEM=2012.51)
[05/03 15:05:04    590s] End AAE Lib Interpolated Model. (MEM=2012.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:04    590s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 2. 
[05/03 15:05:04    590s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3255. 
[05/03 15:05:04    590s] Total number of fetched objects 3255
[05/03 15:05:04    590s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:04    590s] AAE_INFO-618: Total number of nets in the design is 3724,  0.2 percent of the nets selected for SI analysis
[05/03 15:05:04    590s] End delay calculation. (MEM=2037.75 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:04    590s] End delay calculation (fullDC). (MEM=2037.75 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:04    590s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2037.7M) ***
[05/03 15:05:04    590s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:09:51 mem=2037.7M)
[05/03 15:05:04    590s] All LLGs are deleted
[05/03 15:05:04    590s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2037.7M
[05/03 15:05:04    590s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2037.7M
[05/03 15:05:04    590s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.7M
[05/03 15:05:04    590s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2037.7M
[05/03 15:05:04    590s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2038.6M
[05/03 15:05:04    590s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:2038.6M
[05/03 15:05:04    590s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.066, REAL:0.067, MEM:2038.6M
[05/03 15:05:04    590s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.072, MEM:2038.6M
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] ------------------------------------------------------------
[05/03 15:05:04    590s]        Post-ecoRoute Summary                             
[05/03 15:05:04    590s] ------------------------------------------------------------
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] Setup views included:
[05/03 15:05:04    590s]  PVT_0P63V_100C.setup_view 
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] +--------------------+---------+---------+---------+
[05/03 15:05:04    590s] |     Setup mode     |   all   | reg2reg | default |
[05/03 15:05:04    590s] +--------------------+---------+---------+---------+
[05/03 15:05:04    590s] |           WNS (ns):| 15.040  | 15.040  | 32.514  |
[05/03 15:05:04    590s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 15:05:04    590s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 15:05:04    590s] |          All Paths:|   490   |   489   |   117   |
[05/03 15:05:04    590s] +--------------------+---------+---------+---------+
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] +----------------+-------------------------------+------------------+
[05/03 15:05:04    590s] |                |              Real             |       Total      |
[05/03 15:05:04    590s] |    DRVs        +------------------+------------+------------------|
[05/03 15:05:04    590s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 15:05:04    590s] +----------------+------------------+------------+------------------+
[05/03 15:05:04    590s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:05:04    590s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:05:04    590s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:05:04    590s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:05:04    590s] +----------------+------------------+------------+------------------+
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] Density: 27.122%
[05/03 15:05:04    590s]        (100.000% with Fillers)
[05/03 15:05:04    590s] Total number of glitch violations: 0
[05/03 15:05:04    590s] ------------------------------------------------------------
[05/03 15:05:04    590s] **opt_design ... cpu = 0:03:10, real = 0:03:15, mem = 1755.4M, totSessionCpu=0:09:51 **
[05/03 15:05:04    590s] **opt_design ... cpu = 0:03:10, real = 0:03:15, mem = 1755.4M, totSessionCpu=0:09:51 **
[05/03 15:05:04    590s] Executing marking Critical Nets1
[05/03 15:05:04    590s] *** Timing Is met
[05/03 15:05:04    590s] *** Check timing (0:00:00.0)
[05/03 15:05:04    590s] Running postRoute recovery in postEcoRoute mode
[05/03 15:05:04    590s] **opt_design ... cpu = 0:03:10, real = 0:03:15, mem = 1755.4M, totSessionCpu=0:09:51 **
[05/03 15:05:04    590s]   Timing/DRV Snapshot: (TGT)
[05/03 15:05:04    590s]      Weighted WNS: 0.000
[05/03 15:05:04    590s]       All  PG WNS: 0.000
[05/03 15:05:04    590s]       High PG WNS: 0.000
[05/03 15:05:04    590s]       All  PG TNS: 0.000
[05/03 15:05:04    590s]       High PG TNS: 0.000
[05/03 15:05:04    590s]          Tran DRV: 0
[05/03 15:05:04    590s]           Cap DRV: 0
[05/03 15:05:04    590s]        Fanout DRV: 0
[05/03 15:05:04    590s]            Glitch: 0
[05/03 15:05:04    590s]    Category Slack: { [L, 15.040] [H, 15.040] }
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] Checking setup slack degradation ...
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] Recovery Manager:
[05/03 15:05:04    590s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.026) - Skip
[05/03 15:05:04    590s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.013) - Skip
[05/03 15:05:04    590s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/03 15:05:04    590s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] Recovery Manager:
[05/03 15:05:04    590s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/03 15:05:04    590s] Checking DRV degradation...
[05/03 15:05:04    590s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/03 15:05:04    590s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/03 15:05:04    590s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/03 15:05:04    590s] 
[05/03 15:05:04    590s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/03 15:05:04    590s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1996.82M, totSessionCpu=0:09:51).
[05/03 15:05:04    590s] **opt_design ... cpu = 0:03:10, real = 0:03:15, mem = 1755.4M, totSessionCpu=0:09:51 **
[05/03 15:05:04    590s] 
[05/03 15:05:05    591s] OPERPROF: Starting HotSpotCal at level 1, MEM:1996.8M
[05/03 15:05:05    591s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:05    591s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 15:05:05    591s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:05    591s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 15:05:05    591s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 15:05:05    591s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:05    591s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 15:05:05    591s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1996.8M
[05/03 15:05:05    591s] OPERPROF: Starting FgcInit at level 1, MEM:1996.8M
[05/03 15:05:05    591s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:1996.8M
[05/03 15:05:05    591s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1996.8M
[05/03 15:05:05    591s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:1996.8M
[05/03 15:05:05    591s] 
[05/03 15:05:05    591s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1996.8M
[05/03 15:05:05    591s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1996.0M
[05/03 15:05:05    591s] OPERPROF: Starting FgcCleanup at level 1, MEM:1996.0M
[05/03 15:05:05    591s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1996.0M
[05/03 15:05:05    591s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:05:05    591s] UM:                                       postroute.recovery
[05/03 15:05:05    591s] Latch borrow mode reset to max_borrow
[05/03 15:05:05    591s] #USet: Electrify Fences = 1
[05/03 15:05:05    591s] Reported timing to dir ./timingReports
[05/03 15:05:05    591s] **opt_design ... cpu = 0:03:11, real = 0:03:16, mem = 1754.8M, totSessionCpu=0:09:51 **
[05/03 15:05:05    591s] End AAE Lib Interpolated Model. (MEM=1996.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:05    591s] Begin: glitch net info
[05/03 15:05:05    591s] glitch slack range: number of glitch nets
[05/03 15:05:05    591s] glitch slack < -0.32 : 0
[05/03 15:05:05    591s] -0.32 < glitch slack < -0.28 : 0
[05/03 15:05:05    591s] -0.28 < glitch slack < -0.24 : 0
[05/03 15:05:05    591s] -0.24 < glitch slack < -0.2 : 0
[05/03 15:05:05    591s] -0.2 < glitch slack < -0.16 : 0
[05/03 15:05:05    591s] -0.16 < glitch slack < -0.12 : 0
[05/03 15:05:05    591s] -0.12 < glitch slack < -0.08 : 0
[05/03 15:05:05    591s] -0.08 < glitch slack < -0.04 : 0
[05/03 15:05:05    591s] -0.04 < glitch slack : 0
[05/03 15:05:05    591s] End: glitch net info
[05/03 15:05:05    591s] 2025/05/03 15:05:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:05    591s] 2025/05/03 15:05:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:05    591s] All LLGs are deleted
[05/03 15:05:05    591s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1996.0M
[05/03 15:05:05    591s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1996.0M
[05/03 15:05:05    591s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1996.0M
[05/03 15:05:05    591s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1996.0M
[05/03 15:05:05    591s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1996.8M
[05/03 15:05:05    591s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1996.8M
[05/03 15:05:05    591s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.063, REAL:0.064, MEM:1996.8M
[05/03 15:05:05    591s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.067, REAL:0.067, MEM:1996.8M
[05/03 15:05:05    591s] End AAE Lib Interpolated Model. (MEM=1996.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:05    591s]  
[05/03 15:05:05    591s] **INFO: Starting Blocking QThread with 1 CPU
[05/03 15:05:05    591s]    ____________________________________________________________________
[05/03 15:05:05    591s] __/ message from Blocking QThread
[05/03 15:05:05    591s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/03 15:05:05    591s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/03 15:05:05    591s] Starting delay calculation for Hold views
[05/03 15:05:05    591s] Starting delay calculation for Hold views
[05/03 15:05:05    591s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:05:05    591s] Begin IPO call back ...
[05/03 15:05:05    591s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:05:05    591s] Begin IPO call back ...
[05/03 15:05:05    591s] End IPO call back ...
[05/03 15:05:06    591s] End IPO call back ...
[05/03 15:05:05    591s] #################################################################################
[05/03 15:05:06    591s] #################################################################################
[05/03 15:05:05    591s] # Design Stage: PostRoute
[05/03 15:05:05    591s] # Design Name: MSDAP
[05/03 15:05:05    591s] # Design Mode: 7nm
[05/03 15:05:05    591s] # Analysis Mode: MMMC OCV 
[05/03 15:05:05    591s] # Parasitics Mode: SPEF/RCDB
[05/03 15:05:06    591s] # Design Stage: PostRoute
[05/03 15:05:06    591s] # Design Name: MSDAP
[05/03 15:05:06    591s] # Design Mode: 7nm
[05/03 15:05:06    591s] # Analysis Mode: MMMC OCV 
[05/03 15:05:06    591s] # Parasitics Mode: SPEF/RCDB
[05/03 15:05:05    591s] # Signoff Settings: SI On 
[05/03 15:05:06    591s] # Signoff Settings: SI On 
[05/03 15:05:05    591s] #################################################################################
[05/03 15:05:06    591s] #################################################################################
[05/03 15:05:05    591s] AAE_INFO: 1 threads acquired from CTE.
[05/03 15:05:06    591s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[05/03 15:05:05    591s] First Iteration Infinite Tw... 
[05/03 15:05:05    591s] Calculate late delays in OCV mode...
[05/03 15:05:06    591s] Calculate late delays in OCV mode...
[05/03 15:05:05    591s] Calculate early delays in OCV mode...
[05/03 15:05:06    591s] Calculate early delays in OCV mode...
[05/03 15:05:05    591s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/03 15:05:05    591s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/03 15:05:06    591s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/03 15:05:05    591s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 15:05:06    591s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 15:05:05    591s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:05    591s] Total number of fetched objects 3255
[05/03 15:05:05    591s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:05    591s] AAE_INFO-618: Total number of nets in the design is 3724,  86.7 percent of the nets selected for SI analysis
[05/03 15:05:07    591s] Total number of fetched objects 3255
[05/03 15:05:07    591s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:07    591s] AAE_INFO-618: Total number of nets in the design is 3724,  86.7 percent of the nets selected for SI analysis
[05/03 15:05:05    591s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:05    591s] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
[05/03 15:05:07    591s] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
[05/03 15:05:05    591s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[05/03 15:05:07    591s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[05/03 15:05:05    591s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[05/03 15:05:05    591s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 15:05:05    591s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:05:07    591s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 15:05:07    591s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:05:05    591s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 15:05:07    591s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 15:05:05    591s] Starting SI iteration 2
[05/03 15:05:07    591s] Starting SI iteration 2
[05/03 15:05:05    591s] Calculate late delays in OCV mode...
[05/03 15:05:07    591s] Calculate late delays in OCV mode...
[05/03 15:05:05    591s] Calculate early delays in OCV mode...
[05/03 15:05:07    591s] Calculate early delays in OCV mode...
[05/03 15:05:05    591s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/03 15:05:07    591s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/03 15:05:05    591s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:05    591s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/03 15:05:05    591s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3255. 
[05/03 15:05:05    591s] Total number of fetched objects 3255
[05/03 15:05:05    591s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:05    591s] AAE_INFO-618: Total number of nets in the design is 3724,  12.3 percent of the nets selected for SI analysis
[05/03 15:05:07    591s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/03 15:05:07    591s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3255. 
[05/03 15:05:07    591s] Total number of fetched objects 3255
[05/03 15:05:07    591s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:07    591s] AAE_INFO-618: Total number of nets in the design is 3724,  12.3 percent of the nets selected for SI analysis
[05/03 15:05:05    591s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:07    591s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:05    591s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:07    591s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:05    591s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[05/03 15:05:05    591s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:04.1 mem=0.0M)
[05/03 15:05:07    591s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:04.1 mem=0.0M)
[05/03 15:05:05    591s] *** QThread HoldRpt [finish] : cpu/real = 0:00:02.3/0:00:02.4 (1.0), mem = 0.0M
[05/03 15:05:05    591s] 
[05/03 15:05:05    591s] =============================================================================================
[05/03 15:05:05    591s]  Step TAT Report for QThreadWorker #1
[05/03 15:05:05    591s] =============================================================================================
[05/03 15:05:05    591s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/03 15:05:05    591s] ---------------------------------------------------------------------------------------------
[05/03 15:05:05    591s] [ TimingUpdate           ]      1   0:00:00.1  (   4.6 % )     0:00:02.0 /  0:00:02.0    1.0
[05/03 15:05:08    591s] *** QThread HoldRpt [finish] : cpu/real = 0:00:02.3/0:00:02.4 (1.0), mem = 0.0M
[05/03 15:05:05    591s] [ FullDelayCalc          ]      1   0:00:01.9  (  81.5 % )     0:00:01.9 /  0:00:01.9    1.0
[05/03 15:05:05    591s] [ TimingReport           ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[05/03 15:05:05    591s] [ MISC                   ]          0:00:00.3  (  12.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/03 15:05:05    591s] ---------------------------------------------------------------------------------------------
[05/03 15:05:05    591s]  QThreadWorker #1 TOTAL             0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.3    1.0
[05/03 15:05:05    591s] ---------------------------------------------------------------------------------------------
[05/03 15:05:05    591s] 
 
[05/03 15:05:08    593s] _______________________________________________________________________
[05/03 15:05:08    594s] 2025/05/03 15:05:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:08    594s] 2025/05/03 15:05:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:08    594s] 2025/05/03 15:05:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:08    594s] 2025/05/03 15:05:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:08    594s] 2025/05/03 15:05:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:08    594s] 2025/05/03 15:05:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:08    594s] 2025/05/03 15:05:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:08    594s] 2025/05/03 15:05:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:09    594s] 2025/05/03 15:05:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:09    594s] 2025/05/03 15:05:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:09    594s] 2025/05/03 15:05:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:09    594s] 2025/05/03 15:05:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:09    594s] 2025/05/03 15:05:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:09    594s] 2025/05/03 15:05:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:09    594s] 2025/05/03 15:05:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:09    594s] 2025/05/03 15:05:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:09    594s] 
[05/03 15:05:09    594s] ------------------------------------------------------------
[05/03 15:05:09    594s]      opt_design Final SI Timing Summary                             
[05/03 15:05:09    594s] ------------------------------------------------------------
[05/03 15:05:09    594s] 
[05/03 15:05:09    594s] Setup views included:
[05/03 15:05:09    594s]  PVT_0P63V_100C.setup_view 
[05/03 15:05:09    594s] Hold  views included:
[05/03 15:05:09    594s]  PVT_0P77V_0C.hold_view
[05/03 15:05:09    594s] 
[05/03 15:05:09    594s] +--------------------+---------+---------+---------+
[05/03 15:05:09    594s] |     Setup mode     |   all   | reg2reg | default |
[05/03 15:05:09    594s] +--------------------+---------+---------+---------+
[05/03 15:05:09    594s] |           WNS (ns):| 15.040  | 15.040  | 32.514  |
[05/03 15:05:09    594s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/03 15:05:09    594s] |    Violating Paths:|    0    |    0    |    0    |
[05/03 15:05:09    594s] |          All Paths:|   490   |   489   |   117   |
[05/03 15:05:09    594s] +--------------------+---------+---------+---------+
[05/03 15:05:09    594s] |PVT_0P63V_100C.setup_view
[05/03 15:05:09    594s] |                    | 15.040  | 15.040  | 32.514  |
[05/03 15:05:09    594s] |                    |  0.000  |  0.000  |  0.000  |
[05/03 15:05:09    594s] |                    |    0    |    0    |    0    |
[05/03 15:05:09    594s] |                    |   490   |   489   |   117   |
[05/03 15:05:09    594s] +--------------------+---------+---------+---------+
[05/03 15:05:09    594s] 
[05/03 15:05:09    594s] +--------------------+---------+---------+---------+
[05/03 15:05:09    594s] |     Hold mode      |   all   | reg2reg | default |
[05/03 15:05:09    594s] +--------------------+---------+---------+---------+
[05/03 15:05:09    594s] |           WNS (ns):| -0.000  | -0.000  |  0.001  |
[05/03 15:05:09    594s] |           TNS (ns):| -0.001  | -0.001  |  0.000  |
[05/03 15:05:09    594s] |    Violating Paths:|    3    |    3    |    0    |
[05/03 15:05:09    594s] |          All Paths:|   490   |   489   |   117   |
[05/03 15:05:09    594s] +--------------------+---------+---------+---------+
[05/03 15:05:09    594s] |PVT_0P77V_0C.hold_view
[05/03 15:05:09    594s] |                    | -0.000  | -0.000  |  0.001  |
[05/03 15:05:09    594s] |                    | -0.001  | -0.001  |  0.000  |
[05/03 15:05:09    594s] |                    |    3    |    3    |    0    |
[05/03 15:05:09    594s] |                    |   490   |   489   |   117   |
[05/03 15:05:09    594s] +--------------------+---------+---------+---------+
[05/03 15:05:09    594s] 
[05/03 15:05:09    594s] +----------------+-------------------------------+------------------+
[05/03 15:05:09    594s] |                |              Real             |       Total      |
[05/03 15:05:09    594s] |    DRVs        +------------------+------------+------------------|
[05/03 15:05:09    594s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 15:05:09    594s] +----------------+------------------+------------+------------------+
[05/03 15:05:09    594s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:05:09    594s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 15:05:09    594s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:05:09    594s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 15:05:09    594s] +----------------+------------------+------------+------------------+
[05/03 15:05:09    594s] 
[05/03 15:05:09    594s] Density: 27.122%
[05/03 15:05:09    594s]        (100.000% with Fillers)
[05/03 15:05:09    594s] Total number of glitch violations: 0
[05/03 15:05:09    594s] ------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:02.6, REAL=0:00:04.0, MEM=1996.8M
[05/03 15:05:09    594s] **opt_design ... cpu = 0:03:13, real = 0:03:20, mem = 1755.6M, totSessionCpu=0:09:54 **
[05/03 15:05:09    594s]  ReSet Options after AAE Based Opt flow 
[05/03 15:05:09    594s] Deleting Cell Server ...
[05/03 15:05:09    594s] Deleting Lib Analyzer.
[05/03 15:05:09    594s] *** Finished opt_design ***
[05/03 15:05:09    594s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:05:09    594s] UM:*          0.000 ns         15.040 ns  final
[05/03 15:05:09    594s] OPERPROF: Starting HotSpotCal at level 1, MEM:1996.8M
[05/03 15:05:09    594s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:09    594s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 15:05:09    594s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:09    594s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 15:05:09    594s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 15:05:09    594s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:09    594s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 15:05:09    594s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1996.8M
[05/03 15:05:09    594s] OPERPROF: Starting FgcInit at level 1, MEM:1996.8M
[05/03 15:05:09    594s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:1996.8M
[05/03 15:05:09    594s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1996.8M
[05/03 15:05:09    594s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:1996.8M
[05/03 15:05:09    594s] 
[05/03 15:05:09    594s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1996.8M
[05/03 15:05:09    594s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1996.0M
[05/03 15:05:09    594s] OPERPROF: Starting FgcCleanup at level 1, MEM:1996.0M
[05/03 15:05:09    594s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1996.0M
[05/03 15:05:09    594s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:05:09    594s] UM:                                       opt_design_postroute
[05/03 15:05:09    594s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 15:05:09    594s] Info: pop threads available for lower-level modules during optimization.
[05/03 15:05:09    594s] Info: Destroy the CCOpt slew target map.
[05/03 15:05:09    594s] Reset maxLocalDensity to default value from 7nm/5nm setting.
[05/03 15:05:09    594s] clean pInstBBox. size 0
[05/03 15:05:09    594s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/03 15:05:09    594s] All LLGs are deleted
[05/03 15:05:09    594s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1996.0M
[05/03 15:05:09    594s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1996.0M
[05/03 15:05:09    594s] 
[05/03 15:05:09    594s] =============================================================================================
[05/03 15:05:09    594s]  Final TAT Report for opt_design
[05/03 15:05:09    594s] =============================================================================================
[05/03 15:05:09    594s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/03 15:05:09    594s] ---------------------------------------------------------------------------------------------
[05/03 15:05:09    594s] [ DrvOpt                 ]      1   0:00:04.5  (   2.2 % )     0:00:04.5 /  0:00:04.5    1.0
[05/03 15:05:09    594s] [ HoldOpt                ]      1   0:00:04.5  (   2.3 % )     0:00:07.7 /  0:00:07.3    0.9
[05/03 15:05:09    594s] [ ClockDrv               ]      1   0:00:02.3  (   1.1 % )     0:00:02.3 /  0:00:02.2    1.0
[05/03 15:05:09    594s] [ TimingUpdate           ]     14   0:00:00.5  (   0.3 % )     0:00:04.2 /  0:00:04.2    1.0
[05/03 15:05:09    594s] [ FullDelayCalc          ]      2   0:00:03.7  (   1.8 % )     0:00:03.7 /  0:00:03.6    1.0
[05/03 15:05:09    594s] [ Extraction             ]      2   0:00:13.6  (   6.8 % )     0:00:13.6 /  0:00:11.5    0.8
[05/03 15:05:09    594s] [ CheckPlace             ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/03 15:05:09    594s] [ RefinePlace            ]      2   0:00:01.3  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[05/03 15:05:09    594s] [ LayerAssignment        ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.8
[05/03 15:05:09    594s] [ AddFiller              ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/03 15:05:09    594s] [ EcoRoute               ]      1   0:02:35.6  (  77.6 % )     0:02:35.6 /  0:02:34.0    1.0
[05/03 15:05:09    594s] [ ViewPruning            ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[05/03 15:05:09    594s] [ QThreadMaster          ]      3   0:00:06.0  (   3.0 % )     0:00:06.0 /  0:00:04.1    0.7
[05/03 15:05:09    594s] [ TimingReport           ]     18   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/03 15:05:09    594s] [ DrvReport              ]      6   0:00:01.0  (   0.5 % )     0:00:01.0 /  0:00:00.3    0.3
[05/03 15:05:09    594s] [ MISC                   ]          0:00:06.4  (   3.2 % )     0:00:06.4 /  0:00:06.3    1.0
[05/03 15:05:09    594s] ---------------------------------------------------------------------------------------------
[05/03 15:05:09    594s]  opt_design TOTAL                   0:03:20.5  ( 100.0 % )     0:03:20.5 /  0:03:13.9    1.0
[05/03 15:05:09    594s] ---------------------------------------------------------------------------------------------
[05/03 15:05:09    594s] 
[05/03 15:05:10    594s] OPERPROF: Starting HotSpotCal at level 1, MEM:1996.0M
[05/03 15:05:10    594s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:10    594s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 15:05:10    594s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:10    594s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 15:05:10    594s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 15:05:10    594s] [hotspot] +------------+---------------+---------------+
[05/03 15:05:10    594s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 15:05:10    594s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.002, MEM:1996.0M
[05/03 15:05:10    594s] OPERPROF: Starting FgcInit at level 1, MEM:1996.0M
[05/03 15:05:10    594s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:1996.0M
[05/03 15:05:10    594s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1996.0M
[05/03 15:05:10    594s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1996.0M
[05/03 15:05:10    594s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1996.8M
[05/03 15:05:10    594s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1996.8M
[05/03 15:05:10    594s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.067, REAL:0.068, MEM:1996.8M
[05/03 15:05:10    594s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.068, REAL:0.069, MEM:1996.8M
[05/03 15:05:10    594s] 
[05/03 15:05:10    594s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1996.8M
[05/03 15:05:10    594s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1996.0M
[05/03 15:05:10    594s] OPERPROF: Starting FgcCleanup at level 1, MEM:1996.0M
[05/03 15:05:10    594s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1996.0M
[05/03 15:05:10    595s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 15:05:10    595s] UM:                                       postroute
[05/03 15:05:10    595s] @file 89:
[05/03 15:05:10    595s] @file 90: # write_db MSDAP_FINAL -def -verilog
[05/03 15:05:10    595s] @file 91: #set_db write_stream_virtual_connection false
[05/03 15:05:10    595s] @file 92:
[05/03 15:05:10    595s] @file 93: #write_netlist MSDAP_lvs.v -top_module_first -top_module MSDAP -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM } 
[05/03 15:05:10    595s] @file 94:
[05/03 15:05:10    595s] @file 95: #write_netlist MSDAP_sim.v -top_module_first -top_module MSDAP -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM } 
[05/03 15:05:10    595s] @file 96:
[05/03 15:05:10    595s] @file 97: #write_stream -mode ALL -map_file /proj/cad/library/asap7/asap7_pdk_r1p7/cdslib/asap7_TechLib \
[05/03 15:05:10    595s] @file 98: #-uniquify_cell_names -merge { \
[05/03 15:05:10    595s] @file 99: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_L_201211.gds \
[05/03 15:05:10    595s] @file 100: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_R_201211.gds \
[05/03 15:05:10    595s] @file 101: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_SL_201211.gds \
[05/03 15:05:10    595s] @file 102: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_SRAM_201211.gds \
[05/03 15:05:10    595s] @file 103: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM1RW128x12_x4.gds \
[05/03 15:05:10    595s] @file 104: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM1RW256x8_x4.gds \
[05/03 15:05:10    595s] @file 105: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM2RW16x8_x4.gds }  \
[05/03 15:05:10    595s] @file 106: #MSDAP.gds
[05/03 15:05:10    595s] @file 107:
[05/03 15:05:10    595s] @file 108: #write_sdf MSDAP_physical.sdf
[05/03 15:05:10    595s] @file 109:
[05/03 15:05:10    595s] @file 110: # 18. Extracts RC characteristics for the interconnects
[05/03 15:05:10    595s] @file 111: set_db extract_rc_coupled true
[05/03 15:05:10    595s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_Gr84Gz.rcdb.d/MSDAP.rcdb.d': 3190 access done (mem: 1996.016M)
[05/03 15:05:10    595s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/03 15:05:10    595s] Type 'man IMPEXT-3493' for more detail.
[05/03 15:05:10    595s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/03 15:05:10    595s] @file 112: extract_rc
[05/03 15:05:10    595s] ### Net info: total nets: 3724
[05/03 15:05:10    595s] ### Net info: dirty nets: 0
[05/03 15:05:10    595s] ### Net info: marked as disconnected nets: 0
[05/03 15:05:10    595s] #num needed restored net=0
[05/03 15:05:10    595s] #need_extraction net=0 (total=3724)
[05/03 15:05:10    595s] ### Net info: fully routed nets: 3192
[05/03 15:05:10    595s] ### Net info: trivial (< 2 pins) nets: 532
[05/03 15:05:10    595s] ### Net info: unrouted nets: 0
[05/03 15:05:10    595s] ### Net info: re-extraction nets: 0
[05/03 15:05:10    595s] ### Net info: ignored nets: 0
[05/03 15:05:10    595s] ### Net info: skip routing nets: 0
[05/03 15:05:10    595s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:05:10    595s] #Start routing data preparation on Sat May  3 15:05:10 2025
[05/03 15:05:10    595s] #
[05/03 15:05:10    595s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:05:10    595s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:05:10    595s] #Voltage range [0.000 - 0.630] has 3230 nets.
[05/03 15:05:10    595s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:05:10    595s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:05:10    595s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:05:10    595s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:05:10    595s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:05:10    595s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 15:05:10    595s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 15:05:10    595s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 15:05:10    595s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 15:05:10    595s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:05:10    595s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[05/03 15:05:10    595s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:05:10    595s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 15:05:10    595s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[05/03 15:05:10    595s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[05/03 15:05:10    595s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 15:05:10    595s] #Regenerating Ggrids automatically.
[05/03 15:05:10    595s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:05:10    595s] #Using automatically generated G-grids.
[05/03 15:05:10    595s] #Done routing data preparation.
[05/03 15:05:10    595s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.11 (MB), peak = 1997.64 (MB)
[05/03 15:05:10    595s] #Extract in post route mode
[05/03 15:05:10    595s] #
[05/03 15:05:10    595s] #Start tQuantus RC extraction...
[05/03 15:05:10    595s] #Start building rc corner(s)...
[05/03 15:05:10    595s] #Number of RC Corner = 2
[05/03 15:05:10    595s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 15:05:10    595s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 15:05:10    595s] #LISD -> M1 (1)
[05/03 15:05:10    595s] #M1 -> M2 (2)
[05/03 15:05:10    595s] #M2 -> M3 (3)
[05/03 15:05:10    595s] #M3 -> M4 (4)
[05/03 15:05:10    595s] #M4 -> M5 (5)
[05/03 15:05:10    595s] #M5 -> M6 (6)
[05/03 15:05:10    595s] #M6 -> M7 (7)
[05/03 15:05:10    595s] #M7 -> M8 (8)
[05/03 15:05:10    595s] #M8 -> M9 (9)
[05/03 15:05:10    595s] #M9 -> Pad (10)
[05/03 15:05:10    595s] #SADV_On
[05/03 15:05:10    595s] # Corner(s) : 
[05/03 15:05:10    595s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 15:05:10    595s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 15:05:11    595s] # Corner id: 0
[05/03 15:05:11    595s] # Layout Scale: 1.000000
[05/03 15:05:11    595s] # Has Metal Fill model: yes
[05/03 15:05:11    595s] # Temperature was set
[05/03 15:05:11    595s] # Temperature : 0.000000
[05/03 15:05:11    595s] # Ref. Temp   : 25.000000
[05/03 15:05:11    595s] # Corner id: 1
[05/03 15:05:11    595s] # Layout Scale: 1.000000
[05/03 15:05:11    595s] # Has Metal Fill model: yes
[05/03 15:05:11    595s] # Temperature was set
[05/03 15:05:11    595s] # Temperature : 100.000000
[05/03 15:05:11    595s] # Ref. Temp   : 25.000000
[05/03 15:05:11    595s] #SADV_Off
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[1] tech width 288 != ict width 400.0
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[4] tech width 384 != ict width 288.0
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[6] tech width 512 != ict width 384.0
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[8] tech width 640 != ict width 512.0
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 15:05:11    595s] #
[05/03 15:05:11    595s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 15:05:11    595s] #total pattern=220 [20, 605]
[05/03 15:05:11    595s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 15:05:11    595s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 15:05:11    595s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 15:05:11    595s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 15:05:11    595s] #number model r/c [2,1] [20,605] read
[05/03 15:05:11    595s] #0 rcmodel(s) requires rebuild
[05/03 15:05:11    595s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1758.65 (MB), peak = 1997.64 (MB)
[05/03 15:05:12    597s] #Start building rc corner(s)...
[05/03 15:05:12    597s] #Number of RC Corner = 2
[05/03 15:05:12    597s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 15:05:12    597s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 15:05:12    597s] #LISD -> M1 (1)
[05/03 15:05:12    597s] #M1 -> M2 (2)
[05/03 15:05:12    597s] #M2 -> M3 (3)
[05/03 15:05:12    597s] #M3 -> M4 (4)
[05/03 15:05:12    597s] #M4 -> M5 (5)
[05/03 15:05:12    597s] #M5 -> M6 (6)
[05/03 15:05:12    597s] #M6 -> M7 (7)
[05/03 15:05:12    597s] #M7 -> M8 (8)
[05/03 15:05:12    597s] #M8 -> M9 (9)
[05/03 15:05:12    597s] #M9 -> Pad (10)
[05/03 15:05:13    597s] #SADV_On
[05/03 15:05:13    597s] # Corner(s) : 
[05/03 15:05:13    597s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 15:05:13    597s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 15:05:13    597s] # Corner id: 0
[05/03 15:05:13    597s] # Layout Scale: 1.000000
[05/03 15:05:13    597s] # Has Metal Fill model: yes
[05/03 15:05:13    597s] # Temperature was set
[05/03 15:05:13    597s] # Temperature : 0.000000
[05/03 15:05:13    597s] # Ref. Temp   : 25.000000
[05/03 15:05:13    597s] # Corner id: 1
[05/03 15:05:13    597s] # Layout Scale: 1.000000
[05/03 15:05:13    597s] # Has Metal Fill model: yes
[05/03 15:05:13    597s] # Temperature was set
[05/03 15:05:13    597s] # Temperature : 100.000000
[05/03 15:05:13    597s] # Ref. Temp   : 25.000000
[05/03 15:05:13    597s] #SADV_Off
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[1] tech width 288 != ict width 400.0
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[4] tech width 384 != ict width 288.0
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[6] tech width 512 != ict width 384.0
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[8] tech width 640 != ict width 512.0
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 15:05:13    597s] #
[05/03 15:05:13    597s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 15:05:13    597s] #total pattern=220 [20, 605]
[05/03 15:05:13    597s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 15:05:13    597s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 15:05:13    597s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 15:05:13    597s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 15:05:13    597s] #number model r/c [2,1] [20,605] read
[05/03 15:05:13    597s] #0 rcmodel(s) requires rebuild
[05/03 15:05:13    597s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1767.36 (MB), peak = 1997.64 (MB)
[05/03 15:05:15    599s] #Length limit = 200 pitches
[05/03 15:05:15    599s] #opt mode = 2
[05/03 15:05:15    599s] #Start routing data preparation on Sat May  3 15:05:15 2025
[05/03 15:05:15    599s] #
[05/03 15:05:15    599s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:05:15    599s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:05:15    599s] #Voltage range [0.000 - 0.630] has 3230 nets.
[05/03 15:05:15    599s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:05:15    599s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:05:15    599s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:05:15    599s] #Regenerating Ggrids automatically.
[05/03 15:05:15    599s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:05:15    599s] #Using automatically generated G-grids.
[05/03 15:05:15    599s] #Done routing data preparation.
[05/03 15:05:15    599s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.81 (MB), peak = 1997.64 (MB)
[05/03 15:05:15    599s] #Start routing data preparation on Sat May  3 15:05:15 2025
[05/03 15:05:15    599s] #
[05/03 15:05:15    599s] #Minimum voltage of a net in the design = 0.000.
[05/03 15:05:15    599s] #Maximum voltage of a net in the design = 0.700.
[05/03 15:05:15    599s] #Voltage range [0.000 - 0.630] has 3230 nets.
[05/03 15:05:15    599s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/03 15:05:15    599s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 15:05:15    599s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/03 15:05:15    599s] #Regenerating Ggrids automatically.
[05/03 15:05:15    599s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 15:05:15    599s] #Using automatically generated G-grids.
[05/03 15:05:15    599s] #Done routing data preparation.
[05/03 15:05:15    599s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.81 (MB), peak = 1997.64 (MB)
[05/03 15:05:15    599s] #Init Design Signature = -631732381
[05/03 15:05:15    599s] #Start generate extraction boxes.
[05/03 15:05:15    599s] #
[05/03 15:05:15    599s] #Extract using 30 x 30 Hboxes
[05/03 15:05:15    599s] #5x4 initial hboxes
[05/03 15:05:15    599s] #Use area based hbox pruning.
[05/03 15:05:15    599s] #0/0 hboxes pruned.
[05/03 15:05:15    599s] #Complete generating extraction boxes.
[05/03 15:05:15    599s] #Extract 11 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
[05/03 15:05:15    599s] #Process 0 special clock nets for rc extraction
[05/03 15:05:15    599s] #0 temporary NDR added
[05/03 15:05:15    599s] #Total 3190 nets were built. 160 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/03 15:05:16    600s] #Run Statistics for Extraction:
[05/03 15:05:16    600s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/03 15:05:16    600s] #   Increased memory =    20.75 (MB), total memory =  1784.27 (MB), peak memory =  1997.64 (MB)
[05/03 15:05:16    600s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1768.92 (MB), peak = 1997.64 (MB)
[05/03 15:05:16    600s] #RC Statistics: 14361 Res, 7768 Ground Cap, 112 XCap (Edge to Edge)
[05/03 15:05:16    600s] #RC V/H edge ratio: 0.50, Avg V/H Edge Length: 6953.80 (8730), Avg L-Edge Length: 12689.62 (4709)
[05/03 15:05:16    600s] #Start writing rcdb into /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d
[05/03 15:05:16    600s] 2025/05/03 15:05:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:16    600s] 2025/05/03 15:05:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:16    600s] #Finish writing rcdb with 17631 nodes, 14441 edges, and 232 xcaps
[05/03 15:05:16    600s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1772.13 (MB), peak = 1997.64 (MB)
[05/03 15:05:16    600s] Restoring parasitic data from file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d' ...
[05/03 15:05:16    600s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d' for reading (mem: 2046.281M)
[05/03 15:05:16    600s] Reading RCDB with compressed RC data.
[05/03 15:05:16    600s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d' for content verification (mem: 2046.281M)
[05/03 15:05:16    600s] Reading RCDB with compressed RC data.
[05/03 15:05:16    600s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d': 0 access done (mem: 2046.281M)
[05/03 15:05:16    600s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d': 0 access done (mem: 2046.281M)
[05/03 15:05:16    600s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2046.281M)
[05/03 15:05:16    600s] Following multi-corner parasitics specified:
[05/03 15:05:16    600s] 	/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d (rcdb)
[05/03 15:05:16    600s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d' for reading (mem: 2046.281M)
[05/03 15:05:16    600s] Reading RCDB with compressed RC data.
[05/03 15:05:16    600s] 		Cell MSDAP has rcdb /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d specified
[05/03 15:05:16    600s] Cell MSDAP, hinst 
[05/03 15:05:16    600s] processing rcdb (/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d) for hinst (top) of cell (MSDAP);
[05/03 15:05:16    600s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d': 0 access done (mem: 2046.281M)
[05/03 15:05:16    600s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2022.281M)
[05/03 15:05:16    600s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_as6jbO.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2022.281M)
[05/03 15:05:16    600s] Reading RCDB with compressed RC data.
[05/03 15:05:16    600s] 2025/05/03 15:05:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:16    600s] 2025/05/03 15:05:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:16    600s] 2025/05/03 15:05:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:16    600s] 2025/05/03 15:05:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:17    600s] Closing parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_as6jbO.rcdb.d/MSDAP.rcdb.d': 0 access done (mem: 2022.281M)
[05/03 15:05:17    600s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2022.281M)
[05/03 15:05:17    600s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:01.0 mem: 2022.281M)
[05/03 15:05:17    600s] #
[05/03 15:05:17    600s] #Restore RCDB.
[05/03 15:05:17    600s] #
[05/03 15:05:17    600s] #Complete tQuantus RC extraction.
[05/03 15:05:17    600s] #Cpu time = 00:00:05
[05/03 15:05:17    600s] #Elapsed time = 00:00:07
[05/03 15:05:17    600s] #Increased memory = 25.88 (MB)
[05/03 15:05:17    600s] #Total memory = 1770.98 (MB)
[05/03 15:05:17    600s] #Peak memory = 1997.64 (MB)
[05/03 15:05:17    600s] #
[05/03 15:05:17    600s] #160 inserted nodes are removed
[05/03 15:05:17    600s] #Final Design Signature = -631732381
[05/03 15:05:17    600s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 15:05:17    600s] @file 113:
[05/03 15:05:17    600s] @file 114: #write_parasitics -spef_file MSDAP.PVT_0P63V_100C.par.spef -rc_corner PVT_0P63V_100C.setup_rc
[05/03 15:05:17    600s] @file 115: #write_parasitics -spef_file MSDAP.PVT_0P77V_0C.par.spef -rc_corner PVT_0P77V_0C.hold_rc
[05/03 15:05:17    600s] @file 116:
[05/03 15:05:17    600s] @file 117: # 19. Save the design
[05/03 15:05:17    600s] @file 118: write_db MSDAP_FINAL
[05/03 15:05:17    600s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 15:05:17    600s] The in-memory database contained RC information but was not saved. To save 
[05/03 15:05:17    600s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[05/03 15:05:17    600s] so it should only be saved when it is really desired.
[05/03 15:05:17    600s] #% Begin save design ... (date=05/03 15:05:17, mem=1691.7M)
[05/03 15:05:17    600s] % Begin Save ccopt configuration ... (date=05/03 15:05:17, mem=1693.2M)
[05/03 15:05:17    601s] % End Save ccopt configuration ... (date=05/03 15:05:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1693.9M, current mem=1693.9M)
[05/03 15:05:17    601s] % Begin Save netlist data ... (date=05/03 15:05:17, mem=1693.9M)
[05/03 15:05:17    601s] Writing Binary DB to MSDAP_FINAL/MSDAP.v.bin in single-threaded mode...
[05/03 15:05:17    601s] % End Save netlist data ... (date=05/03 15:05:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1694.0M, current mem=1694.0M)
[05/03 15:05:17    601s] 2025/05/03 15:05:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:17    601s] 2025/05/03 15:05:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:17    601s] Saving congestion map file MSDAP_FINAL/MSDAP.route.congmap.gz ...
[05/03 15:05:17    601s] 2025/05/03 15:05:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:17    601s] 2025/05/03 15:05:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:17    601s] % Begin Save AAE data ... (date=05/03 15:05:17, mem=1694.6M)
[05/03 15:05:17    601s] Saving AAE Data ...
[05/03 15:05:17    601s] % End Save AAE data ... (date=05/03 15:05:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1694.6M, current mem=1694.6M)
[05/03 15:05:17    601s] % Begin Save clock tree data ... (date=05/03 15:05:17, mem=1747.6M)
[05/03 15:05:18    601s] % End Save clock tree data ... (date=05/03 15:05:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=1747.6M, current mem=1747.6M)
[05/03 15:05:18    601s] Saving preference file MSDAP_FINAL/gui.pref.tcl ...
[05/03 15:05:18    601s] Saving mode setting ...
[05/03 15:05:18    601s] Saving root attributes to be loaded post write_db ...
[05/03 15:05:18    601s] Saving global file ...
[05/03 15:05:18    601s] Saving root attributes to be loaded previous write_db ...
[05/03 15:05:18    601s] 2025/05/03 15:05:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:18    601s] 2025/05/03 15:05:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:18    601s] % Begin Save floorplan data ... (date=05/03 15:05:18, mem=1778.0M)
[05/03 15:05:18    601s] Saving floorplan file ...
[05/03 15:05:18    601s] 2025/05/03 15:05:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:18    601s] 2025/05/03 15:05:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:18    601s] % End Save floorplan data ... (date=05/03 15:05:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1778.1M, current mem=1778.1M)
[05/03 15:05:18    601s] Saving PG file MSDAP_FINAL/MSDAP.pg.gz
[05/03 15:05:19    601s] 2025/05/03 15:05:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:19    601s] 2025/05/03 15:05:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:19    601s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1975.5M) ***
[05/03 15:05:19    601s] Saving Drc markers ...
[05/03 15:05:19    601s] 2025/05/03 15:05:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:19    601s] 2025/05/03 15:05:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:19    601s] ... 527 markers are saved ...
[05/03 15:05:19    601s] ... 527 geometry drc markers are saved ...
[05/03 15:05:19    601s] ... 0 antenna drc markers are saved ...
[05/03 15:05:19    601s] % Begin Save placement data ... (date=05/03 15:05:19, mem=1778.1M)
[05/03 15:05:19    601s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 15:05:19    601s] Save Adaptive View Pruing View Names to Binary file
[05/03 15:05:19    601s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1978.5M) ***
[05/03 15:05:19    601s] % End Save placement data ... (date=05/03 15:05:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1778.2M, current mem=1778.2M)
[05/03 15:05:19    601s] % Begin Save routing data ... (date=05/03 15:05:19, mem=1778.2M)
[05/03 15:05:19    601s] Saving route file ...
[05/03 15:05:19    601s] 2025/05/03 15:05:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 15:05:19    601s] 2025/05/03 15:05:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 15:05:19    602s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1975.5M) ***
[05/03 15:05:19    602s] % End Save routing data ... (date=05/03 15:05:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1778.3M, current mem=1778.3M)
[05/03 15:05:19    602s] Saving property file MSDAP_FINAL/MSDAP.prop
[05/03 15:05:19    602s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1978.5M) ***
[05/03 15:05:19    602s] #Saving pin access data to file MSDAP_FINAL/MSDAP.apa ...
[05/03 15:05:19    602s] #
[05/03 15:05:19    602s] Saving preRoute extracted patterns in file 'MSDAP_FINAL/MSDAP.techData.gz' ...
[05/03 15:05:19    602s] Saving preRoute extraction data in directory 'MSDAP_FINAL/extraction/' ...
[05/03 15:05:19    602s] Checksum of RCGrid density data::200
[05/03 15:05:19    602s] Saving CPF database ...
[05/03 15:05:19    602s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 15:05:19    602s] % Begin Save power constraints data ... (date=05/03 15:05:19, mem=1779.5M)
[05/03 15:05:19    602s] % End Save power constraints data ... (date=05/03 15:05:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1779.5M, current mem=1779.5M)
[05/03 15:05:23    604s] Generated self-contained design MSDAP_FINAL
[05/03 15:05:23    604s] #% End save design ... (date=05/03 15:05:23, total cpu=0:00:03.4, real=0:00:06.0, peak res=1781.3M, current mem=1781.3M)
[05/03 15:05:23    604s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 15:05:23    604s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 15:05:23    604s] 
[05/03 15:05:23    604s] @file 119:
[05/03 15:05:23    604s] @file 120: # 20. Output reports
[05/03 15:05:23    604s] @file 121: exec mkdir -p "reports"
[05/03 15:05:23    604s] @file 122: report_timing -late -max_paths 3 > reports/setup.rpt
[05/03 15:05:23    604s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:05:23    604s] Begin IPO call back ...
[05/03 15:05:24    604s] End IPO call back ...
[05/03 15:05:24    604s] #################################################################################
[05/03 15:05:24    604s] # Design Stage: PostRoute
[05/03 15:05:24    604s] # Design Name: MSDAP
[05/03 15:05:24    604s] # Design Mode: 7nm
[05/03 15:05:24    604s] # Analysis Mode: MMMC OCV 
[05/03 15:05:24    604s] # Parasitics Mode: SPEF/RCDB
[05/03 15:05:24    604s] # Signoff Settings: SI On 
[05/03 15:05:24    604s] #################################################################################
[05/03 15:05:24    605s] AAE_INFO: 1 threads acquired from CTE.
[05/03 15:05:24    605s] Setting infinite Tws ...
[05/03 15:05:24    605s] First Iteration Infinite Tw... 
[05/03 15:05:24    605s] Calculate early delays in OCV mode...
[05/03 15:05:24    605s] Calculate late delays in OCV mode...
[05/03 15:05:24    605s] Topological Sorting (REAL = 0:00:00.0, MEM = 2021.3M, InitMEM = 2021.3M)
[05/03 15:05:24    605s] Start delay calculation (fullDC) (1 T). (MEM=2021.33)
[05/03 15:05:24    605s] End AAE Lib Interpolated Model. (MEM=2037.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:24    605s] Opening parasitic data file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/MSDAP_958605_as6jbO.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2038.633M)
[05/03 15:05:24    605s] Reading RCDB with compressed RC data.
[05/03 15:05:24    605s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2033.4M)
[05/03 15:05:25    605s] Total number of fetched objects 3255
[05/03 15:05:25    605s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:25    605s] AAE_INFO-618: Total number of nets in the design is 3724,  86.8 percent of the nets selected for SI analysis
[05/03 15:05:25    605s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:25    605s] End delay calculation. (MEM=2100.14 CPU=0:00:00.6 REAL=0:00:01.0)
[05/03 15:05:25    605s] End delay calculation (fullDC). (MEM=2100.14 CPU=0:00:00.8 REAL=0:00:01.0)
[05/03 15:05:25    605s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2100.1M) ***
[05/03 15:05:25    605s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2100.1M)
[05/03 15:05:25    605s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:05:25    606s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2100.1M)
[05/03 15:05:25    606s] Starting SI iteration 2
[05/03 15:05:25    606s] Calculate early delays in OCV mode...
[05/03 15:05:25    606s] Calculate late delays in OCV mode...
[05/03 15:05:25    606s] Start delay calculation (fullDC) (1 T). (MEM=2046.26)
[05/03 15:05:25    606s] End AAE Lib Interpolated Model. (MEM=2046.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:25    606s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 2. 
[05/03 15:05:25    606s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3255. 
[05/03 15:05:25    606s] Total number of fetched objects 3255
[05/03 15:05:25    606s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:25    606s] AAE_INFO-618: Total number of nets in the design is 3724,  0.2 percent of the nets selected for SI analysis
[05/03 15:05:25    606s] End delay calculation. (MEM=2071.5 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:25    606s] End delay calculation (fullDC). (MEM=2071.5 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:25    606s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2071.5M) ***
[05/03 15:05:25    606s] @file 123: report_timing -early -max_paths 3 > reports/hold.rpt
[05/03 15:05:25    606s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:05:26    606s] #################################################################################
[05/03 15:05:26    606s] # Design Stage: PostRoute
[05/03 15:05:26    606s] # Design Name: MSDAP
[05/03 15:05:26    606s] # Design Mode: 7nm
[05/03 15:05:26    606s] # Analysis Mode: MMMC OCV 
[05/03 15:05:26    606s] # Parasitics Mode: SPEF/RCDB
[05/03 15:05:26    606s] # Signoff Settings: SI On 
[05/03 15:05:26    606s] #################################################################################
[05/03 15:05:26    606s] AAE_INFO: 1 threads acquired from CTE.
[05/03 15:05:26    606s] Setting infinite Tws ...
[05/03 15:05:26    606s] First Iteration Infinite Tw... 
[05/03 15:05:26    606s] Calculate late delays in OCV mode...
[05/03 15:05:26    606s] Calculate early delays in OCV mode...
[05/03 15:05:26    606s] Topological Sorting (REAL = 0:00:00.0, MEM = 2047.1M, InitMEM = 2047.1M)
[05/03 15:05:26    606s] Start delay calculation (fullDC) (1 T). (MEM=2047.08)
[05/03 15:05:26    606s] End AAE Lib Interpolated Model. (MEM=2063.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:26    607s] Total number of fetched objects 3255
[05/03 15:05:26    607s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:26    607s] AAE_INFO-618: Total number of nets in the design is 3724,  86.7 percent of the nets selected for SI analysis
[05/03 15:05:26    607s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:26    607s] End delay calculation. (MEM=2095.38 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 15:05:26    607s] End delay calculation (fullDC). (MEM=2095.38 CPU=0:00:00.8 REAL=0:00:00.0)
[05/03 15:05:26    607s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 2095.4M) ***
[05/03 15:05:27    607s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2095.4M)
[05/03 15:05:27    607s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:05:27    607s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2095.4M)
[05/03 15:05:27    607s] Starting SI iteration 2
[05/03 15:05:27    607s] Calculate late delays in OCV mode...
[05/03 15:05:27    607s] Calculate early delays in OCV mode...
[05/03 15:05:27    607s] Start delay calculation (fullDC) (1 T). (MEM=2044.5)
[05/03 15:05:27    607s] End AAE Lib Interpolated Model. (MEM=2044.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:27    607s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/03 15:05:27    607s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3255. 
[05/03 15:05:27    607s] Total number of fetched objects 3255
[05/03 15:05:27    607s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:27    607s] AAE_INFO-618: Total number of nets in the design is 3724,  12.3 percent of the nets selected for SI analysis
[05/03 15:05:27    607s] End delay calculation. (MEM=2050.65 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:27    607s] End delay calculation (fullDC). (MEM=2050.65 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:27    607s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2050.7M) ***
[05/03 15:05:27    607s] @file 124: report_power -out_file reports/power.rpt
[05/03 15:05:27    607s] 
[05/03 15:05:27    607s] Power Net Detected:
[05/03 15:05:27    607s]     Voltage	    Name
[05/03 15:05:27    607s]     0.00V	    VSS
[05/03 15:05:27    607s]     0.63V	    VDD
[05/03 15:05:27    607s] Using Power View: PVT_0P63V_100C.setup_view.
[05/03 15:05:27    607s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 15:05:27    608s] #################################################################################
[05/03 15:05:27    608s] # Design Stage: PostRoute
[05/03 15:05:27    608s] # Design Name: MSDAP
[05/03 15:05:27    608s] # Design Mode: 7nm
[05/03 15:05:27    608s] # Analysis Mode: MMMC OCV 
[05/03 15:05:27    608s] # Parasitics Mode: SPEF/RCDB
[05/03 15:05:27    608s] # Signoff Settings: SI On 
[05/03 15:05:27    608s] #################################################################################
[05/03 15:05:27    608s] AAE_INFO: 1 threads acquired from CTE.
[05/03 15:05:27    608s] Setting infinite Tws ...
[05/03 15:05:27    608s] First Iteration Infinite Tw... 
[05/03 15:05:27    608s] Calculate early delays in OCV mode...
[05/03 15:05:27    608s] Calculate late delays in OCV mode...
[05/03 15:05:27    608s] Topological Sorting (REAL = 0:00:00.0, MEM = 2026.2M, InitMEM = 2026.2M)
[05/03 15:05:27    608s] Start delay calculation (fullDC) (1 T). (MEM=2026.24)
[05/03 15:05:28    608s] End AAE Lib Interpolated Model. (MEM=2042.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:28    609s] Total number of fetched objects 3255
[05/03 15:05:28    609s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:28    609s] AAE_INFO-618: Total number of nets in the design is 3724,  86.8 percent of the nets selected for SI analysis
[05/03 15:05:28    609s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:28    609s] End delay calculation. (MEM=2112.69 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 15:05:28    609s] End delay calculation (fullDC). (MEM=2112.69 CPU=0:00:00.8 REAL=0:00:01.0)
[05/03 15:05:28    609s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2112.7M) ***
[05/03 15:05:28    609s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2112.7M)
[05/03 15:05:28    609s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 15:05:28    609s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2112.7M)
[05/03 15:05:28    609s] Starting SI iteration 2
[05/03 15:05:28    609s] Calculate early delays in OCV mode...
[05/03 15:05:28    609s] Calculate late delays in OCV mode...
[05/03 15:05:28    609s] Start delay calculation (fullDC) (1 T). (MEM=2046.81)
[05/03 15:05:28    609s] End AAE Lib Interpolated Model. (MEM=2046.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 15:05:28    609s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 2. 
[05/03 15:05:28    609s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3255. 
[05/03 15:05:28    609s] Total number of fetched objects 3255
[05/03 15:05:28    609s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 15:05:28    609s] AAE_INFO-618: Total number of nets in the design is 3724,  0.2 percent of the nets selected for SI analysis
[05/03 15:05:28    609s] End delay calculation. (MEM=2073.05 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:28    609s] End delay calculation (fullDC). (MEM=2073.05 CPU=0:00:00.1 REAL=0:00:00.0)
[05/03 15:05:28    609s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2073.1M) ***
[05/03 15:05:29    609s] Load RC corner of view PVT_0P63V_100C.setup_view
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Power Analysis
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s]     0.00V	    VSS
[05/03 15:05:29    609s]     0.63V	    VDD
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Processing Timing Library for Power Calculation
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Processing Timing Library for Power Calculation
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Processing Power Net/Grid for Power Calculation
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.16MB/2992.25MB/1980.44MB)
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Processing Timing Window Data for Power Calculation
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Sclk(30MHz) CK: assigning clock Sclk to net Sclk
[05/03 15:05:29    609s] Dclk(768049Hz) CK: assigning clock Dclk to net Dclk
[05/03 15:05:29    609s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.41MB/2992.25MB/1980.44MB)
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Processing User Attributes
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.41MB/2992.25MB/1980.44MB)
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Processing Signal Activity
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Starting Levelizing
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 10%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 20%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 30%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 40%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 50%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 60%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 70%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 80%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 90%
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Finished Levelizing
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Starting Activity Propagation
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
[05/03 15:05:29    609s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[05/03 15:05:29    609s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 10%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 20%
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Finished Activity Propagation
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
[05/03 15:05:29    609s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.86MB/2992.25MB/1980.44MB)
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Power Computation
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s]       ----------------------------------------------------------
[05/03 15:05:29    609s]       # of cell(s) missing both power/leakage table: 0
[05/03 15:05:29    609s]       # of cell(s) missing power table: 3
[05/03 15:05:29    609s]       # of cell(s) missing leakage table: 3
[05/03 15:05:29    609s]       # of MSMV cell(s) missing power_level: 0
[05/03 15:05:29    609s]       ----------------------------------------------------------
[05/03 15:05:29    609s] CellName                                  Missing Table(s)
[05/03 15:05:29    609s] SRAM1RW128x12                             internal power, leakge power, 
[05/03 15:05:29    609s] SRAM1RW256x8                              internal power, leakge power, 
[05/03 15:05:29    609s] SRAM2RW16x8                               internal power, leakge power, 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Starting Calculating power
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
[05/03 15:05:29    609s]  ... Calculating switching power
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 10%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 20%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 30%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 40%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 50%
[05/03 15:05:29    609s]  ... Calculating internal and leakage power
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 60%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 70%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 80%
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 90%
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Finished Calculating power
[05/03 15:05:29    609s] 2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
[05/03 15:05:29    609s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.06MB/2992.25MB/1980.44MB)
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Processing User Attributes
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.06MB/2992.25MB/1980.44MB)
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1831.26MB/2992.25MB/1980.44MB)
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Begin Boundary Leakage Calculation
[05/03 15:05:29    609s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[05/03 15:05:29    609s] mem(process/total/peak)=1831.26MB/2992.25MB/1980.44MB)
[05/03 15:05:29    609s] Begin Static Power Report Generation
[05/03 15:05:29    609s] *
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Total Power
[05/03 15:05:29    609s] -----------------------------------------------------------------------------------------
[05/03 15:05:29    609s] Total Internal Power:        0.03124088 	   16.5091%%
[05/03 15:05:29    609s] Total Switching Power:       0.01363501 	    7.2054%%
[05/03 15:05:29    609s] Total Leakage Power:         0.14435868 	   76.2856%%
[05/03 15:05:29    609s] Total Power:                 0.18923458
[05/03 15:05:29    609s] -----------------------------------------------------------------------------------------
[05/03 15:05:29    609s] *
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] 
[05/03 15:05:29    609s] Total Power
[05/03 15:05:29    609s] -----------------------------------------------------------------------------------------
[05/03 15:05:29    609s] Total Internal Power:        0.03124088 	   16.5091%
[05/03 15:05:29    609s] Total Switching Power:       0.01363501 	    7.2054%
[05/03 15:05:29    609s] Total Leakage Power:         0.14435868 	   76.2856%
[05/03 15:05:29    609s] Total Power:                 0.18923458
[05/03 15:05:29    609s] -----------------------------------------------------------------------------------------
[05/03 15:05:29    610s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[05/03 15:05:29    610s] mem(process/total/peak)=1832.07MB/2992.25MB/1980.44MB)
[05/03 15:05:29    610s] 
[05/03 15:05:29    610s] 
[05/03 15:05:29    610s] Output file is reports/power.rpt
[05/03 15:05:29    610s] @file 125: report_area -out_file reports/area.rpt
[05/03 15:05:29    610s] @file 126: check_drc -limit 500 -out_file reports/drc.rpt
[05/03 15:05:29    610s] #-limit 500                              # int, default=500, user setting
[05/03 15:05:29    610s] #-report reports/drc.rpt                 # string, default="", user setting
[05/03 15:05:29    610s]  *** Starting Verify DRC (MEM: 2050.6) ***
[05/03 15:05:29    610s] 
[05/03 15:05:29    610s]   VERIFY DRC ...... Starting Verification
[05/03 15:05:29    610s]   VERIFY DRC ...... Initializing
[05/03 15:05:29    610s]   VERIFY DRC ...... Deleting Existing Violations
[05/03 15:05:29    610s]   VERIFY DRC ...... Creating Sub-Areas
[05/03 15:05:29    610s]   VERIFY DRC ...... Using new threading
[05/03 15:05:29    610s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 59.904 61.056} 1 of 12
[05/03 15:05:30    610s]   VERIFY DRC ...... Sub-Area : 1 complete 67 Viols.
[05/03 15:05:30    610s]   VERIFY DRC ...... Sub-Area: {59.904 0.000 119.808 61.056} 2 of 12
[05/03 15:05:30    610s]   VERIFY DRC ...... Sub-Area : 2 complete 39 Viols.
[05/03 15:05:30    610s]   VERIFY DRC ...... Sub-Area: {119.808 0.000 179.712 61.056} 3 of 12
[05/03 15:05:30    611s]   VERIFY DRC ...... Sub-Area : 3 complete 41 Viols.
[05/03 15:05:30    611s]   VERIFY DRC ...... Sub-Area: {179.712 0.000 236.880 61.056} 4 of 12
[05/03 15:05:31    611s]   VERIFY DRC ...... Sub-Area : 4 complete 83 Viols.
[05/03 15:05:31    611s]   VERIFY DRC ...... Sub-Area: {0.000 61.056 59.904 122.112} 5 of 12
[05/03 15:05:31    611s]   VERIFY DRC ...... Sub-Area : 5 complete 58 Viols.
[05/03 15:05:31    611s]   VERIFY DRC ...... Sub-Area: {59.904 61.056 119.808 122.112} 6 of 12
[05/03 15:05:32    612s]   VERIFY DRC ...... Sub-Area : 6 complete 54 Viols.
[05/03 15:05:32    612s]   VERIFY DRC ...... Sub-Area: {119.808 61.056 179.712 122.112} 7 of 12
[05/03 15:05:32    612s]   VERIFY DRC ...... Sub-Area : 7 complete 75 Viols.
[05/03 15:05:32    612s]   VERIFY DRC ...... Sub-Area: {179.712 61.056 236.880 122.112} 8 of 12
[05/03 15:05:32    613s]   VERIFY DRC ...... Sub-Area : 8 complete 55 Viols.
[05/03 15:05:32    613s]   VERIFY DRC ...... Sub-Area: {0.000 122.112 59.904 180.288} 9 of 12
[05/03 15:05:33    613s]   VERIFY DRC ...... Sub-Area : 9 complete 10 Viols.
[05/03 15:05:33    613s]   VERIFY DRC ...... Sub-Area: {59.904 122.112 119.808 180.288} 10 of 12
[05/03 15:05:33    613s]   VERIFY DRC ...... Sub-Area : 10 complete 5 Viols.
[05/03 15:05:33    613s]   VERIFY DRC ...... Sub-Area: {119.808 122.112 179.712 180.288} 11 of 12
[05/03 15:05:34    614s]   VERIFY DRC ...... Sub-Area : 11 complete 5 Viols.
[05/03 15:05:34    614s]   VERIFY DRC ...... Sub-Area: {179.712 122.112 236.880 180.288} 12 of 12
[05/03 15:05:34    614s]   VERIFY DRC ...... Sub-Area : 12 complete 6 Viols.
[05/03 15:05:34    614s] 
[05/03 15:05:34    614s]   Verification Complete : 498 Viols.
[05/03 15:05:34    614s] 
[05/03 15:05:34    614s]  *** End Verify DRC (CPU: 0:00:04.6  ELAPSED TIME: 5.00  MEM: -2.0M) ***
[05/03 15:05:34    614s] 
[05/03 15:05:34    614s] @file 127: exit
[05/03 15:05:34    614s] 
[05/03 15:05:34    614s] *** Summary of all messages that are not suppressed in this session:
[05/03 15:05:34    614s] Severity  ID               Count  Summary                                  
[05/03 15:05:34    614s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/03 15:05:34    614s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[05/03 15:05:34    614s] WARNING   IMPDBTCL-321         6  The attribute '%s' still works but will ...
[05/03 15:05:34    614s] 
[05/03 15:05:34    614s] *** Memory Usage v#1 (Current mem = 1981.637M, initial mem = 270.188M) ***
[05/03 15:05:34    614s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/03 15:05:34    614s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/03 15:05:34    614s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/03 15:05:34    614s] WARNING   IMPPP-358            8  The %s edge of the area you specified is...
[05/03 15:05:34    614s] WARNING   IMPPP-133         1090  The block boundary of instance '%s' was ...
[05/03 15:05:34    614s] WARNING   IMPPP-2030           2  Layer %s allows on grid right way wires ...
[05/03 15:05:34    614s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[05/03 15:05:34    614s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[05/03 15:05:34    614s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/03 15:05:34    614s] WARNING   IMPOPT-7075          3  Timing data-to-data checks are present a...
[05/03 15:05:34    614s] WARNING   IMPOPT-3564          3  The following cells are set dont_use tem...
[05/03 15:05:34    614s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[05/03 15:05:34    614s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[05/03 15:05:34    614s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[05/03 15:05:34    614s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[05/03 15:05:34    614s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[05/03 15:05:34    614s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/03 15:05:34    614s] WARNING   TCLCMD-958           4  Previously defined source objects for cl...
[05/03 15:05:34    614s] WARNING   TCLCMD-1086          4  Clock group '%s' has already been define...
[05/03 15:05:34    614s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/03 15:05:34    614s] WARNING   TCLCMD-1598          4  A clock with name %s was already defined...
[05/03 15:05:34    614s] ERROR     TECHLIB-1171        12  The attribute '%s' of group '%s' on line...
[05/03 15:05:34    614s] WARNING   TECHLIB-1277        16  The %s '%s' has been defined for %s %s '...
[05/03 15:05:34    614s] WARNING   TECHLIB-9108        20   '%s' not specified in the library, usin...
[05/03 15:05:34    614s] *** Message Summary: 1181 warning(s), 13 error(s)
[05/03 15:05:34    614s] 
[05/03 15:05:34    614s] --- Ending "Innovus" (totcpu=0:10:15, real=0:12:16, mem=1981.6M) ---
