{
  "Top": "KAN",
  "RtlTop": "KAN",
  "RtlPrefix": "",
  "RtlSubPrefix": "KAN_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<6>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_0",
          "name": "input_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1",
          "name": "input_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_2",
          "name": "input_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_3",
          "name": "input_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_4",
          "name": "input_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_5",
          "name": "input_5",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_6",
          "name": "input_6",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_7",
          "name": "input_7",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_8",
          "name": "input_8",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_9",
          "name": "input_9",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_10",
          "name": "input_10",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_11",
          "name": "input_11",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_12",
          "name": "input_12",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_13",
          "name": "input_13",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_14",
          "name": "input_14",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_15",
          "name": "input_15",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_SAT, 0>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_0",
          "name": "output_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_1",
          "name": "output_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_2",
          "name": "output_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_3",
          "name": "output_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_4",
          "name": "output_4",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_compile -name_max_length=80"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "KAN"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "Uncertainty": "0.81",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "8"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "KAN",
    "Version": "1.0",
    "DisplayName": "Kan",
    "Revision": "2114252307",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_KAN_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/KAN.cpp",
      "..\/..\/lut_0.cpp",
      "..\/..\/lut_1.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/KAN_lut_0_0_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_0_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_0_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_0_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_1_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_1_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_1_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_1_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_2_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_2_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_2_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_2_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_3_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_3_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_3_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_3_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_4_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_4_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_4_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_4_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_5_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_5_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_5_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_5_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_6_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_6_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_6_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_6_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_7_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_7_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_7_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_7_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_8_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_8_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_8_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_8_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_9_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_9_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_9_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_9_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_10_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_10_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_10_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_10_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_11_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_11_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_11_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_11_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_12_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_12_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_12_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_12_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_13_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_13_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_13_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_13_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_14_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_14_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_14_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_14_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_15_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_15_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_15_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_0_15_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_0_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_0_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_0_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_0_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_0_4_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_1_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_1_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_1_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_1_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_1_4_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_2_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_2_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_2_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_2_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_2_4_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_3_0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_3_1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_3_2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_3_3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN_lut_1_3_4_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/KAN.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/KAN_lut_0_0_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_0_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_0_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_0_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_0_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_0_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_0_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_0_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_1_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_1_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_1_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_1_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_1_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_1_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_1_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_1_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_2_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_2_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_2_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_2_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_2_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_2_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_2_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_2_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_3_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_3_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_3_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_3_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_3_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_3_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_3_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_3_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_4_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_4_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_4_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_4_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_4_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_4_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_4_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_4_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_5_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_5_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_5_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_5_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_5_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_5_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_5_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_5_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_6_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_6_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_6_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_6_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_6_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_6_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_6_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_6_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_7_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_7_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_7_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_7_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_7_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_7_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_7_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_7_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_8_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_8_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_8_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_8_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_8_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_8_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_8_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_8_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_9_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_9_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_9_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_9_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_9_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_9_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_9_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_9_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_10_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_10_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_10_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_10_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_10_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_10_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_10_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_10_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_11_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_11_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_11_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_11_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_11_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_11_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_11_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_11_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_12_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_12_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_12_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_12_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_12_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_12_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_12_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_12_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_13_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_13_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_13_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_13_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_13_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_13_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_13_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_13_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_14_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_14_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_14_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_14_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_14_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_14_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_14_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_14_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_15_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_15_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_15_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_15_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_15_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_15_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_0_15_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_0_15_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_0_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_0_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_0_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_0_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_0_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_0_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_0_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_0_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_0_4_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_0_4_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_1_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_1_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_1_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_1_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_1_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_1_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_1_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_1_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_1_4_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_1_4_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_2_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_2_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_2_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_2_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_2_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_2_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_2_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_2_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_2_4_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_2_4_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_3_0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_3_0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_3_1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_3_1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_3_2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_3_2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_3_3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_3_3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN_lut_1_3_4_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/KAN_lut_1_3_4_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/KAN.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/KAN.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_0": "DATA"},
      "ports": ["input_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_1": "DATA"},
      "ports": ["input_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_2": "DATA"},
      "ports": ["input_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_3": "DATA"},
      "ports": ["input_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_4": "DATA"},
      "ports": ["input_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_5": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_5": "DATA"},
      "ports": ["input_5"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_6": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_6": "DATA"},
      "ports": ["input_6"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_7": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_7": "DATA"},
      "ports": ["input_7"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_8": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_8": "DATA"},
      "ports": ["input_8"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_9": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_9": "DATA"},
      "ports": ["input_9"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_10": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_10": "DATA"},
      "ports": ["input_10"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_11": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_11": "DATA"},
      "ports": ["input_11"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_12": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_12": "DATA"},
      "ports": ["input_12"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_13": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_13": "DATA"},
      "ports": ["input_13"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_14": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_14": "DATA"},
      "ports": ["input_14"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_15": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"input_15": "DATA"},
      "ports": ["input_15"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"output_0": "DATA"},
      "ports": ["output_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"output_1": "DATA"},
      "ports": ["output_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"output_2": "DATA"},
      "ports": ["output_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"output_3": "DATA"},
      "ports": ["output_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"output_4": "DATA"},
      "ports": ["output_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_0": {
      "dir": "in",
      "width": "6"
    },
    "input_1": {
      "dir": "in",
      "width": "6"
    },
    "input_2": {
      "dir": "in",
      "width": "6"
    },
    "input_3": {
      "dir": "in",
      "width": "6"
    },
    "input_4": {
      "dir": "in",
      "width": "6"
    },
    "input_5": {
      "dir": "in",
      "width": "6"
    },
    "input_6": {
      "dir": "in",
      "width": "6"
    },
    "input_7": {
      "dir": "in",
      "width": "6"
    },
    "input_8": {
      "dir": "in",
      "width": "6"
    },
    "input_9": {
      "dir": "in",
      "width": "6"
    },
    "input_10": {
      "dir": "in",
      "width": "6"
    },
    "input_11": {
      "dir": "in",
      "width": "6"
    },
    "input_12": {
      "dir": "in",
      "width": "6"
    },
    "input_13": {
      "dir": "in",
      "width": "6"
    },
    "input_14": {
      "dir": "in",
      "width": "6"
    },
    "input_15": {
      "dir": "in",
      "width": "6"
    },
    "output_0": {
      "dir": "out",
      "width": "8"
    },
    "output_1": {
      "dir": "out",
      "width": "8"
    },
    "output_2": {
      "dir": "out",
      "width": "8"
    },
    "output_3": {
      "dir": "out",
      "width": "8"
    },
    "output_4": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "KAN",
      "BindInstances": "add_ln30_fu_1581_p2 add_ln30_3_fu_1697_p2 add_ln30_14_fu_2134_p2 out_0_0_fu_2152_p2 icmp_ln30_fu_2379_p2 or_ln30_fu_2384_p2 xor_ln30_fu_2389_p2 and_ln30_fu_2394_p2 xor_ln30_1_fu_2400_p2 icmp_ln30_1_fu_2405_p2 or_ln30_1_fu_2410_p2 and_ln30_1_fu_2416_p2 select_ln30_fu_2421_p3 or_ln30_2_fu_2429_p2 out_0_0_1_fu_2435_p3 add_ln49_fu_1591_p2 add_ln49_1_fu_1605_p2 add_ln49_14_fu_2203_p2 out_0_1_fu_2221_p2 icmp_ln49_fu_2442_p2 or_ln49_fu_2447_p2 xor_ln49_fu_2452_p2 and_ln49_fu_2457_p2 xor_ln49_1_fu_2463_p2 icmp_ln49_1_fu_2468_p2 or_ln49_1_fu_2473_p2 and_ln49_1_fu_2479_p2 select_ln49_fu_2484_p3 or_ln49_2_fu_2492_p2 out_0_1_1_fu_2498_p3 add_ln68_fu_1615_p2 add_ln68_1_fu_1629_p2 add_ln68_2_fu_1750_p2 add_ln68_9_fu_2066_p2 add_ln68_14_fu_2268_p2 out_0_2_fu_2286_p2 icmp_ln68_fu_2505_p2 or_ln68_fu_2510_p2 xor_ln68_fu_2515_p2 and_ln68_fu_2520_p2 xor_ln68_1_fu_2526_p2 icmp_ln68_1_fu_2531_p2 or_ln68_1_fu_2536_p2 and_ln68_1_fu_2542_p2 select_ln68_fu_2547_p3 or_ln68_2_fu_2555_p2 out_0_2_1_fu_2561_p3 add_ln87_14_fu_2337_p2 out_0_3_fu_2355_p2 icmp_ln87_fu_2568_p2 or_ln87_fu_2573_p2 xor_ln87_fu_2578_p2 and_ln87_fu_2583_p2 xor_ln87_1_fu_2589_p2 icmp_ln87_1_fu_2594_p2 or_ln87_1_fu_2599_p2 and_ln87_1_fu_2605_p2 select_ln87_fu_2610_p3 or_ln87_2_fu_2618_p2 out_0_3_1_fu_2624_p3 xor_ln5_fu_2639_p2 idx_1_fu_2657_p3 xor_ln35_fu_2682_p2 idx_3_fu_2700_p3 xor_ln65_fu_2725_p2 idx_5_fu_2743_p3 xor_ln95_fu_2768_p2 idx_7_fu_2786_p3 add_ln94_fu_2803_p2 add_ln94_1_fu_2823_p2 add_ln94_2_fu_3085_p2 icmp_ln94_fu_3117_p2 or_ln94_fu_3123_p2 xor_ln94_fu_3129_p2 and_ln94_fu_3135_p2 xor_ln94_1_fu_3141_p2 icmp_ln94_1_fu_3147_p2 or_ln94_1_fu_3153_p2 and_ln94_1_fu_3159_p2 select_ln94_fu_3165_p3 or_ln94_2_fu_3173_p2 output_0 add_ln101_2_fu_2867_p2 add_ln101_3_fu_2885_p2 xor_ln101_fu_3187_p2 and_ln101_fu_3192_p2 select_ln101_fu_3197_p3 xor_ln101_1_fu_3205_p2 output_1 add_ln108_fu_2907_p2 xor_ln108_fu_3217_p2 and_ln108_fu_3222_p2 select_ln108_fu_3227_p3 xor_ln108_1_fu_3235_p2 output_2 add_ln115_fu_2969_p2 add_ln115_1_fu_2989_p2 add_ln115_2_fu_3253_p2 icmp_ln115_fu_3285_p2 or_ln115_fu_3291_p2 xor_ln115_fu_3297_p2 and_ln115_fu_3303_p2 xor_ln115_1_fu_3309_p2 icmp_ln115_1_fu_3315_p2 or_ln115_1_fu_3321_p2 and_ln115_1_fu_3327_p2 select_ln115_fu_3333_p3 or_ln115_2_fu_3341_p2 output_3 add_ln122_2_fu_3037_p2 add_ln122_3_fu_3055_p2 icmp_ln122_fu_3355_p2 or_ln122_fu_3360_p2 xor_ln122_fu_3365_p2 and_ln122_fu_3370_p2 xor_ln122_1_fu_3376_p2 icmp_ln122_1_fu_3381_p2 or_ln122_1_fu_3386_p2 and_ln122_1_fu_3392_p2 select_ln122_fu_3397_p3 or_ln122_2_fu_3405_p2 output_4 lut_0_0_0_U lut_0_1_0_U lut_0_2_0_U lut_0_3_0_U lut_0_4_0_U lut_0_5_0_U lut_0_6_0_U lut_0_7_0_U lut_0_8_0_U lut_0_9_0_U lut_0_10_0_U lut_0_11_0_U lut_0_12_0_U lut_0_13_0_U lut_0_14_0_U lut_0_15_0_U lut_0_0_1_U lut_0_1_1_U lut_0_2_1_U lut_0_3_1_U lut_0_4_1_U lut_0_5_1_U lut_0_6_1_U lut_0_7_1_U lut_0_8_1_U lut_0_9_1_U lut_0_10_1_U lut_0_11_1_U lut_0_12_1_U lut_0_13_1_U lut_0_14_1_U lut_0_15_1_U lut_0_0_2_U lut_0_1_2_U lut_0_2_2_U lut_0_3_2_U lut_0_4_2_U lut_0_5_2_U lut_0_6_2_U lut_0_7_2_U lut_0_8_2_U lut_0_9_2_U lut_0_10_2_U lut_0_11_2_U lut_0_12_2_U lut_0_13_2_U lut_0_14_2_U lut_0_15_2_U lut_0_0_3_U lut_0_1_3_U lut_0_2_3_U lut_0_3_3_U lut_0_4_3_U lut_0_5_3_U lut_0_6_3_U lut_0_7_3_U lut_0_8_3_U lut_0_9_3_U lut_0_10_3_U lut_0_11_3_U lut_0_12_3_U lut_0_13_3_U lut_0_14_3_U lut_0_15_3_U lut_1_0_0_U lut_1_1_0_U lut_1_2_0_U lut_1_3_0_U lut_1_0_1_U lut_1_1_1_U lut_1_2_1_U lut_1_3_1_U lut_1_0_2_U lut_1_1_2_U lut_1_2_2_U lut_1_3_2_U lut_1_0_3_U lut_1_1_3_U lut_1_2_3_U lut_1_3_3_U lut_1_0_4_U lut_1_1_4_U lut_1_2_4_U lut_1_3_4_U"
    },
    "Info": {"KAN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"KAN": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "1",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.189"
        },
        "Area": {
          "FF": "1449",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "3288",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-09 05:27:25 CDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
