
Station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d38  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  08007e48  08007e48  00008e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082c0  080082c0  0000a0d4  2**0
                  CONTENTS
  4 .ARM          00000008  080082c0  080082c0  000092c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082c8  080082c8  0000a0d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082c8  080082c8  000092c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080082cc  080082cc  000092cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  080082d0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fb4  200000d8  080083a4  0000a0d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000208c  080083a4  0000b08c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a0d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef86  00000000  00000000  0000a0fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a4d  00000000  00000000  00019083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0001bad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a4b  00000000  00000000  0001c838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000190ed  00000000  00000000  0001d283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c95  00000000  00000000  00036370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087fc7  00000000  00000000  0004a005  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1fcc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004004  00000000  00000000  000d2010  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  000d6014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000d8 	.word	0x200000d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08007e30 	.word	0x08007e30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000dc 	.word	0x200000dc
 800014c:	08007e30 	.word	0x08007e30

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2f>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000904:	bf24      	itt	cs
 8000906:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800090a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800090e:	d90d      	bls.n	800092c <__aeabi_d2f+0x30>
 8000910:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000914:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000918:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800091c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000920:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000924:	bf08      	it	eq
 8000926:	f020 0001 	biceq.w	r0, r0, #1
 800092a:	4770      	bx	lr
 800092c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000930:	d121      	bne.n	8000976 <__aeabi_d2f+0x7a>
 8000932:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000936:	bfbc      	itt	lt
 8000938:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800093c:	4770      	bxlt	lr
 800093e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000942:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000946:	f1c2 0218 	rsb	r2, r2, #24
 800094a:	f1c2 0c20 	rsb	ip, r2, #32
 800094e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000952:	fa20 f002 	lsr.w	r0, r0, r2
 8000956:	bf18      	it	ne
 8000958:	f040 0001 	orrne.w	r0, r0, #1
 800095c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000960:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000964:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000968:	ea40 000c 	orr.w	r0, r0, ip
 800096c:	fa23 f302 	lsr.w	r3, r3, r2
 8000970:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000974:	e7cc      	b.n	8000910 <__aeabi_d2f+0x14>
 8000976:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800097a:	d107      	bne.n	800098c <__aeabi_d2f+0x90>
 800097c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000980:	bf1e      	ittt	ne
 8000982:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000986:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800098a:	4770      	bxne	lr
 800098c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000990:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000994:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_frsub>:
 800099c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009a0:	e002      	b.n	80009a8 <__addsf3>
 80009a2:	bf00      	nop

080009a4 <__aeabi_fsub>:
 80009a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009a8 <__addsf3>:
 80009a8:	0042      	lsls	r2, r0, #1
 80009aa:	bf1f      	itttt	ne
 80009ac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009b0:	ea92 0f03 	teqne	r2, r3
 80009b4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009b8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009bc:	d06a      	beq.n	8000a94 <__addsf3+0xec>
 80009be:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009c2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009c6:	bfc1      	itttt	gt
 80009c8:	18d2      	addgt	r2, r2, r3
 80009ca:	4041      	eorgt	r1, r0
 80009cc:	4048      	eorgt	r0, r1
 80009ce:	4041      	eorgt	r1, r0
 80009d0:	bfb8      	it	lt
 80009d2:	425b      	neglt	r3, r3
 80009d4:	2b19      	cmp	r3, #25
 80009d6:	bf88      	it	hi
 80009d8:	4770      	bxhi	lr
 80009da:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009de:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009e2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4240      	negne	r0, r0
 80009ea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009f2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009f6:	bf18      	it	ne
 80009f8:	4249      	negne	r1, r1
 80009fa:	ea92 0f03 	teq	r2, r3
 80009fe:	d03f      	beq.n	8000a80 <__addsf3+0xd8>
 8000a00:	f1a2 0201 	sub.w	r2, r2, #1
 8000a04:	fa41 fc03 	asr.w	ip, r1, r3
 8000a08:	eb10 000c 	adds.w	r0, r0, ip
 8000a0c:	f1c3 0320 	rsb	r3, r3, #32
 8000a10:	fa01 f103 	lsl.w	r1, r1, r3
 8000a14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a18:	d502      	bpl.n	8000a20 <__addsf3+0x78>
 8000a1a:	4249      	negs	r1, r1
 8000a1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a24:	d313      	bcc.n	8000a4e <__addsf3+0xa6>
 8000a26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a2a:	d306      	bcc.n	8000a3a <__addsf3+0x92>
 8000a2c:	0840      	lsrs	r0, r0, #1
 8000a2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a32:	f102 0201 	add.w	r2, r2, #1
 8000a36:	2afe      	cmp	r2, #254	@ 0xfe
 8000a38:	d251      	bcs.n	8000ade <__addsf3+0x136>
 8000a3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a42:	bf08      	it	eq
 8000a44:	f020 0001 	biceq.w	r0, r0, #1
 8000a48:	ea40 0003 	orr.w	r0, r0, r3
 8000a4c:	4770      	bx	lr
 8000a4e:	0049      	lsls	r1, r1, #1
 8000a50:	eb40 0000 	adc.w	r0, r0, r0
 8000a54:	3a01      	subs	r2, #1
 8000a56:	bf28      	it	cs
 8000a58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a5c:	d2ed      	bcs.n	8000a3a <__addsf3+0x92>
 8000a5e:	fab0 fc80 	clz	ip, r0
 8000a62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a66:	ebb2 020c 	subs.w	r2, r2, ip
 8000a6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a6e:	bfaa      	itet	ge
 8000a70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a74:	4252      	neglt	r2, r2
 8000a76:	4318      	orrge	r0, r3
 8000a78:	bfbc      	itt	lt
 8000a7a:	40d0      	lsrlt	r0, r2
 8000a7c:	4318      	orrlt	r0, r3
 8000a7e:	4770      	bx	lr
 8000a80:	f092 0f00 	teq	r2, #0
 8000a84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a88:	bf06      	itte	eq
 8000a8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a8e:	3201      	addeq	r2, #1
 8000a90:	3b01      	subne	r3, #1
 8000a92:	e7b5      	b.n	8000a00 <__addsf3+0x58>
 8000a94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa2:	d021      	beq.n	8000ae8 <__addsf3+0x140>
 8000aa4:	ea92 0f03 	teq	r2, r3
 8000aa8:	d004      	beq.n	8000ab4 <__addsf3+0x10c>
 8000aaa:	f092 0f00 	teq	r2, #0
 8000aae:	bf08      	it	eq
 8000ab0:	4608      	moveq	r0, r1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea90 0f01 	teq	r0, r1
 8000ab8:	bf1c      	itt	ne
 8000aba:	2000      	movne	r0, #0
 8000abc:	4770      	bxne	lr
 8000abe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ac2:	d104      	bne.n	8000ace <__addsf3+0x126>
 8000ac4:	0040      	lsls	r0, r0, #1
 8000ac6:	bf28      	it	cs
 8000ac8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	4770      	bx	lr
 8000ace:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ad2:	bf3c      	itt	cc
 8000ad4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ad8:	4770      	bxcc	lr
 8000ada:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ade:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ae2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae6:	4770      	bx	lr
 8000ae8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000aec:	bf16      	itet	ne
 8000aee:	4608      	movne	r0, r1
 8000af0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000af4:	4601      	movne	r1, r0
 8000af6:	0242      	lsls	r2, r0, #9
 8000af8:	bf06      	itte	eq
 8000afa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000afe:	ea90 0f01 	teqeq	r0, r1
 8000b02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_ui2f>:
 8000b08:	f04f 0300 	mov.w	r3, #0
 8000b0c:	e004      	b.n	8000b18 <__aeabi_i2f+0x8>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_i2f>:
 8000b10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b14:	bf48      	it	mi
 8000b16:	4240      	negmi	r0, r0
 8000b18:	ea5f 0c00 	movs.w	ip, r0
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b24:	4601      	mov	r1, r0
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	e01c      	b.n	8000b66 <__aeabi_l2f+0x2a>

08000b2c <__aeabi_ul2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f04f 0300 	mov.w	r3, #0
 8000b38:	e00a      	b.n	8000b50 <__aeabi_l2f+0x14>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_l2f>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b48:	d502      	bpl.n	8000b50 <__aeabi_l2f+0x14>
 8000b4a:	4240      	negs	r0, r0
 8000b4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b50:	ea5f 0c01 	movs.w	ip, r1
 8000b54:	bf02      	ittt	eq
 8000b56:	4684      	moveq	ip, r0
 8000b58:	4601      	moveq	r1, r0
 8000b5a:	2000      	moveq	r0, #0
 8000b5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b60:	bf08      	it	eq
 8000b62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b6a:	fabc f28c 	clz	r2, ip
 8000b6e:	3a08      	subs	r2, #8
 8000b70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b74:	db10      	blt.n	8000b98 <__aeabi_l2f+0x5c>
 8000b76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b80:	f1c2 0220 	rsb	r2, r2, #32
 8000b84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b88:	fa20 f202 	lsr.w	r2, r0, r2
 8000b8c:	eb43 0002 	adc.w	r0, r3, r2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f102 0220 	add.w	r2, r2, #32
 8000b9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ba0:	f1c2 0220 	rsb	r2, r2, #32
 8000ba4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ba8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bac:	eb43 0002 	adc.w	r0, r3, r2
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_fmul>:
 8000bb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bc6:	ea92 0f0c 	teqne	r2, ip
 8000bca:	ea93 0f0c 	teqne	r3, ip
 8000bce:	d06f      	beq.n	8000cb0 <__aeabi_fmul+0xf8>
 8000bd0:	441a      	add	r2, r3
 8000bd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bd6:	0240      	lsls	r0, r0, #9
 8000bd8:	bf18      	it	ne
 8000bda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bde:	d01e      	beq.n	8000c1e <__aeabi_fmul+0x66>
 8000be0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000be4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000be8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bec:	fba0 3101 	umull	r3, r1, r0, r1
 8000bf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000bf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000bf8:	bf3e      	ittt	cc
 8000bfa:	0049      	lslcc	r1, r1, #1
 8000bfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c00:	005b      	lslcc	r3, r3, #1
 8000c02:	ea40 0001 	orr.w	r0, r0, r1
 8000c06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c0c:	d81d      	bhi.n	8000c4a <__aeabi_fmul+0x92>
 8000c0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c16:	bf08      	it	eq
 8000c18:	f020 0001 	biceq.w	r0, r0, #1
 8000c1c:	4770      	bx	lr
 8000c1e:	f090 0f00 	teq	r0, #0
 8000c22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c26:	bf08      	it	eq
 8000c28:	0249      	lsleq	r1, r1, #9
 8000c2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c32:	3a7f      	subs	r2, #127	@ 0x7f
 8000c34:	bfc2      	ittt	gt
 8000c36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c3e:	4770      	bxgt	lr
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	3a01      	subs	r2, #1
 8000c4a:	dc5d      	bgt.n	8000d08 <__aeabi_fmul+0x150>
 8000c4c:	f112 0f19 	cmn.w	r2, #25
 8000c50:	bfdc      	itt	le
 8000c52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c56:	4770      	bxle	lr
 8000c58:	f1c2 0200 	rsb	r2, r2, #0
 8000c5c:	0041      	lsls	r1, r0, #1
 8000c5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c62:	f1c2 0220 	rsb	r2, r2, #32
 8000c66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c6e:	f140 0000 	adc.w	r0, r0, #0
 8000c72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c76:	bf08      	it	eq
 8000c78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7c:	4770      	bx	lr
 8000c7e:	f092 0f00 	teq	r2, #0
 8000c82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c86:	bf02      	ittt	eq
 8000c88:	0040      	lsleq	r0, r0, #1
 8000c8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c8e:	3a01      	subeq	r2, #1
 8000c90:	d0f9      	beq.n	8000c86 <__aeabi_fmul+0xce>
 8000c92:	ea40 000c 	orr.w	r0, r0, ip
 8000c96:	f093 0f00 	teq	r3, #0
 8000c9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c9e:	bf02      	ittt	eq
 8000ca0:	0049      	lsleq	r1, r1, #1
 8000ca2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ca6:	3b01      	subeq	r3, #1
 8000ca8:	d0f9      	beq.n	8000c9e <__aeabi_fmul+0xe6>
 8000caa:	ea41 010c 	orr.w	r1, r1, ip
 8000cae:	e78f      	b.n	8000bd0 <__aeabi_fmul+0x18>
 8000cb0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cb4:	ea92 0f0c 	teq	r2, ip
 8000cb8:	bf18      	it	ne
 8000cba:	ea93 0f0c 	teqne	r3, ip
 8000cbe:	d00a      	beq.n	8000cd6 <__aeabi_fmul+0x11e>
 8000cc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cc4:	bf18      	it	ne
 8000cc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cca:	d1d8      	bne.n	8000c7e <__aeabi_fmul+0xc6>
 8000ccc:	ea80 0001 	eor.w	r0, r0, r1
 8000cd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f090 0f00 	teq	r0, #0
 8000cda:	bf17      	itett	ne
 8000cdc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ce0:	4608      	moveq	r0, r1
 8000ce2:	f091 0f00 	teqne	r1, #0
 8000ce6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cea:	d014      	beq.n	8000d16 <__aeabi_fmul+0x15e>
 8000cec:	ea92 0f0c 	teq	r2, ip
 8000cf0:	d101      	bne.n	8000cf6 <__aeabi_fmul+0x13e>
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	d10f      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000cf6:	ea93 0f0c 	teq	r3, ip
 8000cfa:	d103      	bne.n	8000d04 <__aeabi_fmul+0x14c>
 8000cfc:	024b      	lsls	r3, r1, #9
 8000cfe:	bf18      	it	ne
 8000d00:	4608      	movne	r0, r1
 8000d02:	d108      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000d04:	ea80 0001 	eor.w	r0, r0, r1
 8000d08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d14:	4770      	bx	lr
 8000d16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_fdiv>:
 8000d20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d28:	bf1e      	ittt	ne
 8000d2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d2e:	ea92 0f0c 	teqne	r2, ip
 8000d32:	ea93 0f0c 	teqne	r3, ip
 8000d36:	d069      	beq.n	8000e0c <__aeabi_fdiv+0xec>
 8000d38:	eba2 0203 	sub.w	r2, r2, r3
 8000d3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d40:	0249      	lsls	r1, r1, #9
 8000d42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d46:	d037      	beq.n	8000db8 <__aeabi_fdiv+0x98>
 8000d48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	bf38      	it	cc
 8000d5c:	005b      	lslcc	r3, r3, #1
 8000d5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d66:	428b      	cmp	r3, r1
 8000d68:	bf24      	itt	cs
 8000d6a:	1a5b      	subcs	r3, r3, r1
 8000d6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d74:	bf24      	itt	cs
 8000d76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d82:	bf24      	itt	cs
 8000d84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d90:	bf24      	itt	cs
 8000d92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d9a:	011b      	lsls	r3, r3, #4
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000da2:	d1e0      	bne.n	8000d66 <__aeabi_fdiv+0x46>
 8000da4:	2afd      	cmp	r2, #253	@ 0xfd
 8000da6:	f63f af50 	bhi.w	8000c4a <__aeabi_fmul+0x92>
 8000daa:	428b      	cmp	r3, r1
 8000dac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db0:	bf08      	it	eq
 8000db2:	f020 0001 	biceq.w	r0, r0, #1
 8000db6:	4770      	bx	lr
 8000db8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dbc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc0:	327f      	adds	r2, #127	@ 0x7f
 8000dc2:	bfc2      	ittt	gt
 8000dc4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dcc:	4770      	bxgt	lr
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd2:	f04f 0300 	mov.w	r3, #0
 8000dd6:	3a01      	subs	r2, #1
 8000dd8:	e737      	b.n	8000c4a <__aeabi_fmul+0x92>
 8000dda:	f092 0f00 	teq	r2, #0
 8000dde:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000de2:	bf02      	ittt	eq
 8000de4:	0040      	lsleq	r0, r0, #1
 8000de6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dea:	3a01      	subeq	r2, #1
 8000dec:	d0f9      	beq.n	8000de2 <__aeabi_fdiv+0xc2>
 8000dee:	ea40 000c 	orr.w	r0, r0, ip
 8000df2:	f093 0f00 	teq	r3, #0
 8000df6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dfa:	bf02      	ittt	eq
 8000dfc:	0049      	lsleq	r1, r1, #1
 8000dfe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e02:	3b01      	subeq	r3, #1
 8000e04:	d0f9      	beq.n	8000dfa <__aeabi_fdiv+0xda>
 8000e06:	ea41 010c 	orr.w	r1, r1, ip
 8000e0a:	e795      	b.n	8000d38 <__aeabi_fdiv+0x18>
 8000e0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e10:	ea92 0f0c 	teq	r2, ip
 8000e14:	d108      	bne.n	8000e28 <__aeabi_fdiv+0x108>
 8000e16:	0242      	lsls	r2, r0, #9
 8000e18:	f47f af7d 	bne.w	8000d16 <__aeabi_fmul+0x15e>
 8000e1c:	ea93 0f0c 	teq	r3, ip
 8000e20:	f47f af70 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e776      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e28:	ea93 0f0c 	teq	r3, ip
 8000e2c:	d104      	bne.n	8000e38 <__aeabi_fdiv+0x118>
 8000e2e:	024b      	lsls	r3, r1, #9
 8000e30:	f43f af4c 	beq.w	8000ccc <__aeabi_fmul+0x114>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e76e      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e42:	d1ca      	bne.n	8000dda <__aeabi_fdiv+0xba>
 8000e44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e48:	f47f af5c 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e50:	f47f af3c 	bne.w	8000ccc <__aeabi_fmul+0x114>
 8000e54:	e75f      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e56:	bf00      	nop

08000e58 <__aeabi_f2iz>:
 8000e58:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e5c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000e60:	d30f      	bcc.n	8000e82 <__aeabi_f2iz+0x2a>
 8000e62:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000e66:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e6a:	d90d      	bls.n	8000e88 <__aeabi_f2iz+0x30>
 8000e6c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e70:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e74:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000e78:	fa23 f002 	lsr.w	r0, r3, r2
 8000e7c:	bf18      	it	ne
 8000e7e:	4240      	negne	r0, r0
 8000e80:	4770      	bx	lr
 8000e82:	f04f 0000 	mov.w	r0, #0
 8000e86:	4770      	bx	lr
 8000e88:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e8c:	d101      	bne.n	8000e92 <__aeabi_f2iz+0x3a>
 8000e8e:	0242      	lsls	r2, r0, #9
 8000e90:	d105      	bne.n	8000e9e <__aeabi_f2iz+0x46>
 8000e92:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000e96:	bf08      	it	eq
 8000e98:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e9c:	4770      	bx	lr
 8000e9e:	f04f 0000 	mov.w	r0, #0
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_uldivmod>:
 8000ea4:	b953      	cbnz	r3, 8000ebc <__aeabi_uldivmod+0x18>
 8000ea6:	b94a      	cbnz	r2, 8000ebc <__aeabi_uldivmod+0x18>
 8000ea8:	2900      	cmp	r1, #0
 8000eaa:	bf08      	it	eq
 8000eac:	2800      	cmpeq	r0, #0
 8000eae:	bf1c      	itt	ne
 8000eb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000eb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000eb8:	f000 b968 	b.w	800118c <__aeabi_idiv0>
 8000ebc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ec0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ec4:	f000 f806 	bl	8000ed4 <__udivmoddi4>
 8000ec8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ecc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ed0:	b004      	add	sp, #16
 8000ed2:	4770      	bx	lr

08000ed4 <__udivmoddi4>:
 8000ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ed8:	9d08      	ldr	r5, [sp, #32]
 8000eda:	460c      	mov	r4, r1
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d14e      	bne.n	8000f7e <__udivmoddi4+0xaa>
 8000ee0:	4694      	mov	ip, r2
 8000ee2:	458c      	cmp	ip, r1
 8000ee4:	4686      	mov	lr, r0
 8000ee6:	fab2 f282 	clz	r2, r2
 8000eea:	d962      	bls.n	8000fb2 <__udivmoddi4+0xde>
 8000eec:	b14a      	cbz	r2, 8000f02 <__udivmoddi4+0x2e>
 8000eee:	f1c2 0320 	rsb	r3, r2, #32
 8000ef2:	4091      	lsls	r1, r2
 8000ef4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ef8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000efc:	4319      	orrs	r1, r3
 8000efe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f06:	fbb1 f4f7 	udiv	r4, r1, r7
 8000f0a:	fb07 1114 	mls	r1, r7, r4, r1
 8000f0e:	fa1f f68c 	uxth.w	r6, ip
 8000f12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f1a:	fb04 f106 	mul.w	r1, r4, r6
 8000f1e:	4299      	cmp	r1, r3
 8000f20:	d90a      	bls.n	8000f38 <__udivmoddi4+0x64>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000f2a:	f080 8110 	bcs.w	800114e <__udivmoddi4+0x27a>
 8000f2e:	4299      	cmp	r1, r3
 8000f30:	f240 810d 	bls.w	800114e <__udivmoddi4+0x27a>
 8000f34:	3c02      	subs	r4, #2
 8000f36:	4463      	add	r3, ip
 8000f38:	1a59      	subs	r1, r3, r1
 8000f3a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f3e:	fb07 1110 	mls	r1, r7, r0, r1
 8000f42:	fb00 f606 	mul.w	r6, r0, r6
 8000f46:	fa1f f38e 	uxth.w	r3, lr
 8000f4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f4e:	429e      	cmp	r6, r3
 8000f50:	d90a      	bls.n	8000f68 <__udivmoddi4+0x94>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f5a:	f080 80fa 	bcs.w	8001152 <__udivmoddi4+0x27e>
 8000f5e:	429e      	cmp	r6, r3
 8000f60:	f240 80f7 	bls.w	8001152 <__udivmoddi4+0x27e>
 8000f64:	4463      	add	r3, ip
 8000f66:	3802      	subs	r0, #2
 8000f68:	2100      	movs	r1, #0
 8000f6a:	1b9b      	subs	r3, r3, r6
 8000f6c:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000f70:	b11d      	cbz	r5, 8000f7a <__udivmoddi4+0xa6>
 8000f72:	40d3      	lsrs	r3, r2
 8000f74:	2200      	movs	r2, #0
 8000f76:	e9c5 3200 	strd	r3, r2, [r5]
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	428b      	cmp	r3, r1
 8000f80:	d905      	bls.n	8000f8e <__udivmoddi4+0xba>
 8000f82:	b10d      	cbz	r5, 8000f88 <__udivmoddi4+0xb4>
 8000f84:	e9c5 0100 	strd	r0, r1, [r5]
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e7f5      	b.n	8000f7a <__udivmoddi4+0xa6>
 8000f8e:	fab3 f183 	clz	r1, r3
 8000f92:	2900      	cmp	r1, #0
 8000f94:	d146      	bne.n	8001024 <__udivmoddi4+0x150>
 8000f96:	42a3      	cmp	r3, r4
 8000f98:	d302      	bcc.n	8000fa0 <__udivmoddi4+0xcc>
 8000f9a:	4290      	cmp	r0, r2
 8000f9c:	f0c0 80ee 	bcc.w	800117c <__udivmoddi4+0x2a8>
 8000fa0:	1a86      	subs	r6, r0, r2
 8000fa2:	eb64 0303 	sbc.w	r3, r4, r3
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	2d00      	cmp	r5, #0
 8000faa:	d0e6      	beq.n	8000f7a <__udivmoddi4+0xa6>
 8000fac:	e9c5 6300 	strd	r6, r3, [r5]
 8000fb0:	e7e3      	b.n	8000f7a <__udivmoddi4+0xa6>
 8000fb2:	2a00      	cmp	r2, #0
 8000fb4:	f040 808f 	bne.w	80010d6 <__udivmoddi4+0x202>
 8000fb8:	eba1 040c 	sub.w	r4, r1, ip
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fc2:	fa1f f78c 	uxth.w	r7, ip
 8000fc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000fca:	fb08 4416 	mls	r4, r8, r6, r4
 8000fce:	fb07 f006 	mul.w	r0, r7, r6
 8000fd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000fd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000fda:	4298      	cmp	r0, r3
 8000fdc:	d908      	bls.n	8000ff0 <__udivmoddi4+0x11c>
 8000fde:	eb1c 0303 	adds.w	r3, ip, r3
 8000fe2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000fe6:	d202      	bcs.n	8000fee <__udivmoddi4+0x11a>
 8000fe8:	4298      	cmp	r0, r3
 8000fea:	f200 80cb 	bhi.w	8001184 <__udivmoddi4+0x2b0>
 8000fee:	4626      	mov	r6, r4
 8000ff0:	1a1c      	subs	r4, r3, r0
 8000ff2:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ff6:	fb08 4410 	mls	r4, r8, r0, r4
 8000ffa:	fb00 f707 	mul.w	r7, r0, r7
 8000ffe:	fa1f f38e 	uxth.w	r3, lr
 8001002:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001006:	429f      	cmp	r7, r3
 8001008:	d908      	bls.n	800101c <__udivmoddi4+0x148>
 800100a:	eb1c 0303 	adds.w	r3, ip, r3
 800100e:	f100 34ff 	add.w	r4, r0, #4294967295
 8001012:	d202      	bcs.n	800101a <__udivmoddi4+0x146>
 8001014:	429f      	cmp	r7, r3
 8001016:	f200 80ae 	bhi.w	8001176 <__udivmoddi4+0x2a2>
 800101a:	4620      	mov	r0, r4
 800101c:	1bdb      	subs	r3, r3, r7
 800101e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001022:	e7a5      	b.n	8000f70 <__udivmoddi4+0x9c>
 8001024:	f1c1 0720 	rsb	r7, r1, #32
 8001028:	408b      	lsls	r3, r1
 800102a:	fa22 fc07 	lsr.w	ip, r2, r7
 800102e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001032:	fa24 f607 	lsr.w	r6, r4, r7
 8001036:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800103a:	fbb6 f8f9 	udiv	r8, r6, r9
 800103e:	fa1f fe8c 	uxth.w	lr, ip
 8001042:	fb09 6618 	mls	r6, r9, r8, r6
 8001046:	fa20 f307 	lsr.w	r3, r0, r7
 800104a:	408c      	lsls	r4, r1
 800104c:	fa00 fa01 	lsl.w	sl, r0, r1
 8001050:	fb08 f00e 	mul.w	r0, r8, lr
 8001054:	431c      	orrs	r4, r3
 8001056:	0c23      	lsrs	r3, r4, #16
 8001058:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800105c:	4298      	cmp	r0, r3
 800105e:	fa02 f201 	lsl.w	r2, r2, r1
 8001062:	d90a      	bls.n	800107a <__udivmoddi4+0x1a6>
 8001064:	eb1c 0303 	adds.w	r3, ip, r3
 8001068:	f108 36ff 	add.w	r6, r8, #4294967295
 800106c:	f080 8081 	bcs.w	8001172 <__udivmoddi4+0x29e>
 8001070:	4298      	cmp	r0, r3
 8001072:	d97e      	bls.n	8001172 <__udivmoddi4+0x29e>
 8001074:	f1a8 0802 	sub.w	r8, r8, #2
 8001078:	4463      	add	r3, ip
 800107a:	1a1e      	subs	r6, r3, r0
 800107c:	fbb6 f3f9 	udiv	r3, r6, r9
 8001080:	fb09 6613 	mls	r6, r9, r3, r6
 8001084:	fb03 fe0e 	mul.w	lr, r3, lr
 8001088:	b2a4      	uxth	r4, r4
 800108a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800108e:	45a6      	cmp	lr, r4
 8001090:	d908      	bls.n	80010a4 <__udivmoddi4+0x1d0>
 8001092:	eb1c 0404 	adds.w	r4, ip, r4
 8001096:	f103 30ff 	add.w	r0, r3, #4294967295
 800109a:	d266      	bcs.n	800116a <__udivmoddi4+0x296>
 800109c:	45a6      	cmp	lr, r4
 800109e:	d964      	bls.n	800116a <__udivmoddi4+0x296>
 80010a0:	3b02      	subs	r3, #2
 80010a2:	4464      	add	r4, ip
 80010a4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80010a8:	fba0 8302 	umull	r8, r3, r0, r2
 80010ac:	eba4 040e 	sub.w	r4, r4, lr
 80010b0:	429c      	cmp	r4, r3
 80010b2:	46c6      	mov	lr, r8
 80010b4:	461e      	mov	r6, r3
 80010b6:	d350      	bcc.n	800115a <__udivmoddi4+0x286>
 80010b8:	d04d      	beq.n	8001156 <__udivmoddi4+0x282>
 80010ba:	b155      	cbz	r5, 80010d2 <__udivmoddi4+0x1fe>
 80010bc:	ebba 030e 	subs.w	r3, sl, lr
 80010c0:	eb64 0406 	sbc.w	r4, r4, r6
 80010c4:	fa04 f707 	lsl.w	r7, r4, r7
 80010c8:	40cb      	lsrs	r3, r1
 80010ca:	431f      	orrs	r7, r3
 80010cc:	40cc      	lsrs	r4, r1
 80010ce:	e9c5 7400 	strd	r7, r4, [r5]
 80010d2:	2100      	movs	r1, #0
 80010d4:	e751      	b.n	8000f7a <__udivmoddi4+0xa6>
 80010d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80010da:	f1c2 0320 	rsb	r3, r2, #32
 80010de:	40d9      	lsrs	r1, r3
 80010e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80010e4:	fa20 f303 	lsr.w	r3, r0, r3
 80010e8:	fa00 fe02 	lsl.w	lr, r0, r2
 80010ec:	fbb1 f0f8 	udiv	r0, r1, r8
 80010f0:	fb08 1110 	mls	r1, r8, r0, r1
 80010f4:	4094      	lsls	r4, r2
 80010f6:	431c      	orrs	r4, r3
 80010f8:	fa1f f78c 	uxth.w	r7, ip
 80010fc:	0c23      	lsrs	r3, r4, #16
 80010fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001102:	fb00 f107 	mul.w	r1, r0, r7
 8001106:	4299      	cmp	r1, r3
 8001108:	d908      	bls.n	800111c <__udivmoddi4+0x248>
 800110a:	eb1c 0303 	adds.w	r3, ip, r3
 800110e:	f100 36ff 	add.w	r6, r0, #4294967295
 8001112:	d22c      	bcs.n	800116e <__udivmoddi4+0x29a>
 8001114:	4299      	cmp	r1, r3
 8001116:	d92a      	bls.n	800116e <__udivmoddi4+0x29a>
 8001118:	3802      	subs	r0, #2
 800111a:	4463      	add	r3, ip
 800111c:	1a5b      	subs	r3, r3, r1
 800111e:	fbb3 f1f8 	udiv	r1, r3, r8
 8001122:	fb08 3311 	mls	r3, r8, r1, r3
 8001126:	b2a4      	uxth	r4, r4
 8001128:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800112c:	fb01 f307 	mul.w	r3, r1, r7
 8001130:	42a3      	cmp	r3, r4
 8001132:	d908      	bls.n	8001146 <__udivmoddi4+0x272>
 8001134:	eb1c 0404 	adds.w	r4, ip, r4
 8001138:	f101 36ff 	add.w	r6, r1, #4294967295
 800113c:	d213      	bcs.n	8001166 <__udivmoddi4+0x292>
 800113e:	42a3      	cmp	r3, r4
 8001140:	d911      	bls.n	8001166 <__udivmoddi4+0x292>
 8001142:	3902      	subs	r1, #2
 8001144:	4464      	add	r4, ip
 8001146:	1ae4      	subs	r4, r4, r3
 8001148:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800114c:	e73b      	b.n	8000fc6 <__udivmoddi4+0xf2>
 800114e:	4604      	mov	r4, r0
 8001150:	e6f2      	b.n	8000f38 <__udivmoddi4+0x64>
 8001152:	4608      	mov	r0, r1
 8001154:	e708      	b.n	8000f68 <__udivmoddi4+0x94>
 8001156:	45c2      	cmp	sl, r8
 8001158:	d2af      	bcs.n	80010ba <__udivmoddi4+0x1e6>
 800115a:	ebb8 0e02 	subs.w	lr, r8, r2
 800115e:	eb63 060c 	sbc.w	r6, r3, ip
 8001162:	3801      	subs	r0, #1
 8001164:	e7a9      	b.n	80010ba <__udivmoddi4+0x1e6>
 8001166:	4631      	mov	r1, r6
 8001168:	e7ed      	b.n	8001146 <__udivmoddi4+0x272>
 800116a:	4603      	mov	r3, r0
 800116c:	e79a      	b.n	80010a4 <__udivmoddi4+0x1d0>
 800116e:	4630      	mov	r0, r6
 8001170:	e7d4      	b.n	800111c <__udivmoddi4+0x248>
 8001172:	46b0      	mov	r8, r6
 8001174:	e781      	b.n	800107a <__udivmoddi4+0x1a6>
 8001176:	4463      	add	r3, ip
 8001178:	3802      	subs	r0, #2
 800117a:	e74f      	b.n	800101c <__udivmoddi4+0x148>
 800117c:	4606      	mov	r6, r0
 800117e:	4623      	mov	r3, r4
 8001180:	4608      	mov	r0, r1
 8001182:	e711      	b.n	8000fa8 <__udivmoddi4+0xd4>
 8001184:	3e02      	subs	r6, #2
 8001186:	4463      	add	r3, ip
 8001188:	e732      	b.n	8000ff0 <__udivmoddi4+0x11c>
 800118a:	bf00      	nop

0800118c <__aeabi_idiv0>:
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop

08001190 <AHT20_Read>:
#include "AHT20.h"
#include "i2c.h"

void AHT20_Read(float* Temp, float* Humid)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	@ 0x28
 8001194:	af04      	add	r7, sp, #16
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
	uint8_t dum[6];
	HAL_I2C_Mem_Read(&HI2C, AHT_ADDR, 0x71, 1, dum, 1, 100);
 800119a:	2364      	movs	r3, #100	@ 0x64
 800119c:	9302      	str	r3, [sp, #8]
 800119e:	2301      	movs	r3, #1
 80011a0:	9301      	str	r3, [sp, #4]
 80011a2:	f107 0308 	add.w	r3, r7, #8
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	2271      	movs	r2, #113	@ 0x71
 80011ac:	2170      	movs	r1, #112	@ 0x70
 80011ae:	484c      	ldr	r0, [pc, #304]	@ (80012e0 <AHT20_Read+0x150>)
 80011b0:	f003 fa50 	bl	8004654 <HAL_I2C_Mem_Read>

	if(!(dum[0]&(1<<3)))
 80011b4:	7a3b      	ldrb	r3, [r7, #8]
 80011b6:	f003 0308 	and.w	r3, r3, #8
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d111      	bne.n	80011e2 <AHT20_Read+0x52>
	{
		dum[0] = 0xBE, dum[1] = 0x08, dum[2] = 0x00;
 80011be:	23be      	movs	r3, #190	@ 0xbe
 80011c0:	723b      	strb	r3, [r7, #8]
 80011c2:	2308      	movs	r3, #8
 80011c4:	727b      	strb	r3, [r7, #9]
 80011c6:	2300      	movs	r3, #0
 80011c8:	72bb      	strb	r3, [r7, #10]
		HAL_I2C_Master_Transmit(&HI2C, AHT_ADDR, dum, 3, 100);
 80011ca:	f107 0208 	add.w	r2, r7, #8
 80011ce:	2364      	movs	r3, #100	@ 0x64
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2303      	movs	r3, #3
 80011d4:	2170      	movs	r1, #112	@ 0x70
 80011d6:	4842      	ldr	r0, [pc, #264]	@ (80012e0 <AHT20_Read+0x150>)
 80011d8:	f002 fdd8 	bl	8003d8c <HAL_I2C_Master_Transmit>
		HAL_Delay(10);
 80011dc:	200a      	movs	r0, #10
 80011de:	f002 f989 	bl	80034f4 <HAL_Delay>
	}

	dum[0] = 0xAC, dum[1] = 0x33, dum[2] = 0x00;
 80011e2:	23ac      	movs	r3, #172	@ 0xac
 80011e4:	723b      	strb	r3, [r7, #8]
 80011e6:	2333      	movs	r3, #51	@ 0x33
 80011e8:	727b      	strb	r3, [r7, #9]
 80011ea:	2300      	movs	r3, #0
 80011ec:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(&HI2C, AHT_ADDR, dum, 3, 100);
 80011ee:	f107 0208 	add.w	r2, r7, #8
 80011f2:	2364      	movs	r3, #100	@ 0x64
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2303      	movs	r3, #3
 80011f8:	2170      	movs	r1, #112	@ 0x70
 80011fa:	4839      	ldr	r0, [pc, #228]	@ (80012e0 <AHT20_Read+0x150>)
 80011fc:	f002 fdc6 	bl	8003d8c <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8001200:	2050      	movs	r0, #80	@ 0x50
 8001202:	f002 f977 	bl	80034f4 <HAL_Delay>

	do {
		HAL_I2C_Mem_Read(&HI2C, AHT_ADDR, 0x71, 1, dum, 1, 100);
 8001206:	2364      	movs	r3, #100	@ 0x64
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	2301      	movs	r3, #1
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	f107 0308 	add.w	r3, r7, #8
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	2301      	movs	r3, #1
 8001216:	2271      	movs	r2, #113	@ 0x71
 8001218:	2170      	movs	r1, #112	@ 0x70
 800121a:	4831      	ldr	r0, [pc, #196]	@ (80012e0 <AHT20_Read+0x150>)
 800121c:	f003 fa1a 	bl	8004654 <HAL_I2C_Mem_Read>
		HAL_Delay(1);
 8001220:	2001      	movs	r0, #1
 8001222:	f002 f967 	bl	80034f4 <HAL_Delay>
	} while(dum[0]&(1<<7));
 8001226:	7a3b      	ldrb	r3, [r7, #8]
 8001228:	b25b      	sxtb	r3, r3
 800122a:	2b00      	cmp	r3, #0
 800122c:	dbeb      	blt.n	8001206 <AHT20_Read+0x76>

	HAL_I2C_Master_Receive(&HI2C, AHT_ADDR, dum, 6, 100);
 800122e:	f107 0208 	add.w	r2, r7, #8
 8001232:	2364      	movs	r3, #100	@ 0x64
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	2306      	movs	r3, #6
 8001238:	2170      	movs	r1, #112	@ 0x70
 800123a:	4829      	ldr	r0, [pc, #164]	@ (80012e0 <AHT20_Read+0x150>)
 800123c:	f002 fea4 	bl	8003f88 <HAL_I2C_Master_Receive>
	uint32_t h20 = (dum[1])<<12 | (dum[2])<<4 | (dum[3]>>4);
 8001240:	7a7b      	ldrb	r3, [r7, #9]
 8001242:	031a      	lsls	r2, r3, #12
 8001244:	7abb      	ldrb	r3, [r7, #10]
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	4313      	orrs	r3, r2
 800124a:	7afa      	ldrb	r2, [r7, #11]
 800124c:	0912      	lsrs	r2, r2, #4
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	4313      	orrs	r3, r2
 8001252:	617b      	str	r3, [r7, #20]
	uint32_t t20 = (dum[3]&0x0F)<<16 | (dum[4])<<8 | dum[5];
 8001254:	7afb      	ldrb	r3, [r7, #11]
 8001256:	041b      	lsls	r3, r3, #16
 8001258:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 800125c:	7b3b      	ldrb	r3, [r7, #12]
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	4313      	orrs	r3, r2
 8001262:	7b7a      	ldrb	r2, [r7, #13]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
	*Temp = (t20 / 1048576.0)*200.0 - 50.0;
 8001268:	6938      	ldr	r0, [r7, #16]
 800126a:	f7ff f8bb 	bl	80003e4 <__aeabi_ui2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b1c      	ldr	r3, [pc, #112]	@ (80012e4 <AHT20_Read+0x154>)
 8001274:	f7ff fa5a 	bl	800072c <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b18      	ldr	r3, [pc, #96]	@ (80012e8 <AHT20_Read+0x158>)
 8001286:	f7ff f927 	bl	80004d8 <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f04f 0200 	mov.w	r2, #0
 8001296:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <AHT20_Read+0x15c>)
 8001298:	f7fe ff66 	bl	8000168 <__aeabi_dsub>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4610      	mov	r0, r2
 80012a2:	4619      	mov	r1, r3
 80012a4:	f7ff fb2a 	bl	80008fc <__aeabi_d2f>
 80012a8:	4602      	mov	r2, r0
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	601a      	str	r2, [r3, #0]
	*Humid = h20 / 10485.76;
 80012ae:	6978      	ldr	r0, [r7, #20]
 80012b0:	f7ff f898 	bl	80003e4 <__aeabi_ui2d>
 80012b4:	a308      	add	r3, pc, #32	@ (adr r3, 80012d8 <AHT20_Read+0x148>)
 80012b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ba:	f7ff fa37 	bl	800072c <__aeabi_ddiv>
 80012be:	4602      	mov	r2, r0
 80012c0:	460b      	mov	r3, r1
 80012c2:	4610      	mov	r0, r2
 80012c4:	4619      	mov	r1, r3
 80012c6:	f7ff fb19 	bl	80008fc <__aeabi_d2f>
 80012ca:	4602      	mov	r2, r0
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	601a      	str	r2, [r3, #0]
}
 80012d0:	bf00      	nop
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	47ae147b 	.word	0x47ae147b
 80012dc:	40c47ae1 	.word	0x40c47ae1
 80012e0:	20000110 	.word	0x20000110
 80012e4:	41300000 	.word	0x41300000
 80012e8:	40690000 	.word	0x40690000
 80012ec:	40490000 	.word	0x40490000

080012f0 <BMP280_Init>:
int32_t t_fine;


/* Function to initialize BMP280 */
HAL_StatusTypeDef BMP280_Init(I2C_HandleTypeDef *hi2c)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08e      	sub	sp, #56	@ 0x38
 80012f4:	af04      	add	r7, sp, #16
 80012f6:	6078      	str	r0, [r7, #4]
    uint8_t chip_id = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t data[24];

    /* Check chip ID */
    HAL_I2C_Mem_Read(hi2c, BMP280_I2C_ADDR << 1, BMP280_CHIP_ID_REG, 1, &chip_id, 1, 1000);
 80012fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001302:	9302      	str	r3, [sp, #8]
 8001304:	2301      	movs	r3, #1
 8001306:	9301      	str	r3, [sp, #4]
 8001308:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	2301      	movs	r3, #1
 8001310:	22d0      	movs	r2, #208	@ 0xd0
 8001312:	21ee      	movs	r1, #238	@ 0xee
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f003 f99d 	bl	8004654 <HAL_I2C_Mem_Read>
    if (chip_id != 0x58) // BMP280 chip id
 800131a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800131e:	2b58      	cmp	r3, #88	@ 0x58
 8001320:	d001      	beq.n	8001326 <BMP280_Init+0x36>
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e0b7      	b.n	8001496 <BMP280_Init+0x1a6>

    /* Reset the sensor */
    uint8_t reset_cmd = 0xB6;
 8001326:	23b6      	movs	r3, #182	@ 0xb6
 8001328:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Mem_Write(hi2c, BMP280_I2C_ADDR << 1, BMP280_RESET_REG, 1, &reset_cmd, 1, 1000);
 800132a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132e:	9302      	str	r3, [sp, #8]
 8001330:	2301      	movs	r3, #1
 8001332:	9301      	str	r3, [sp, #4]
 8001334:	f107 030b 	add.w	r3, r7, #11
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	2301      	movs	r3, #1
 800133c:	22e0      	movs	r2, #224	@ 0xe0
 800133e:	21ee      	movs	r1, #238	@ 0xee
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f003 f88d 	bl	8004460 <HAL_I2C_Mem_Write>
    HAL_Delay(10);
 8001346:	200a      	movs	r0, #10
 8001348:	f002 f8d4 	bl	80034f4 <HAL_Delay>

    /* Read calibration data */
    HAL_I2C_Mem_Read(hi2c, BMP280_I2C_ADDR << 1, BMP280_DIG_T1_LSB_REG, 1, data, 24, 1000);
 800134c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001350:	9302      	str	r3, [sp, #8]
 8001352:	2318      	movs	r3, #24
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	f107 030c 	add.w	r3, r7, #12
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2301      	movs	r3, #1
 800135e:	2288      	movs	r2, #136	@ 0x88
 8001360:	21ee      	movs	r1, #238	@ 0xee
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f003 f976 	bl	8004654 <HAL_I2C_Mem_Read>

    calibData.dig_T1 = (data[1] << 8) | data[0];
 8001368:	7b7b      	ldrb	r3, [r7, #13]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	b21a      	sxth	r2, r3
 800136e:	7b3b      	ldrb	r3, [r7, #12]
 8001370:	b21b      	sxth	r3, r3
 8001372:	4313      	orrs	r3, r2
 8001374:	b21b      	sxth	r3, r3
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b49      	ldr	r3, [pc, #292]	@ (80014a0 <BMP280_Init+0x1b0>)
 800137a:	801a      	strh	r2, [r3, #0]
    calibData.dig_T2 = (data[3] << 8) | data[2];
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	b21a      	sxth	r2, r3
 8001382:	7bbb      	ldrb	r3, [r7, #14]
 8001384:	b21b      	sxth	r3, r3
 8001386:	4313      	orrs	r3, r2
 8001388:	b21a      	sxth	r2, r3
 800138a:	4b45      	ldr	r3, [pc, #276]	@ (80014a0 <BMP280_Init+0x1b0>)
 800138c:	805a      	strh	r2, [r3, #2]
    calibData.dig_T3 = (data[5] << 8) | data[4];
 800138e:	7c7b      	ldrb	r3, [r7, #17]
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	b21a      	sxth	r2, r3
 8001394:	7c3b      	ldrb	r3, [r7, #16]
 8001396:	b21b      	sxth	r3, r3
 8001398:	4313      	orrs	r3, r2
 800139a:	b21a      	sxth	r2, r3
 800139c:	4b40      	ldr	r3, [pc, #256]	@ (80014a0 <BMP280_Init+0x1b0>)
 800139e:	809a      	strh	r2, [r3, #4]
    calibData.dig_P1 = (data[7] << 8) | data[6];
 80013a0:	7cfb      	ldrb	r3, [r7, #19]
 80013a2:	021b      	lsls	r3, r3, #8
 80013a4:	b21a      	sxth	r2, r3
 80013a6:	7cbb      	ldrb	r3, [r7, #18]
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	4313      	orrs	r3, r2
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	4b3b      	ldr	r3, [pc, #236]	@ (80014a0 <BMP280_Init+0x1b0>)
 80013b2:	80da      	strh	r2, [r3, #6]
    calibData.dig_P2 = (data[9] << 8) | data[8];
 80013b4:	7d7b      	ldrb	r3, [r7, #21]
 80013b6:	021b      	lsls	r3, r3, #8
 80013b8:	b21a      	sxth	r2, r3
 80013ba:	7d3b      	ldrb	r3, [r7, #20]
 80013bc:	b21b      	sxth	r3, r3
 80013be:	4313      	orrs	r3, r2
 80013c0:	b21a      	sxth	r2, r3
 80013c2:	4b37      	ldr	r3, [pc, #220]	@ (80014a0 <BMP280_Init+0x1b0>)
 80013c4:	811a      	strh	r2, [r3, #8]
    calibData.dig_P3 = (data[11] << 8) | data[10];
 80013c6:	7dfb      	ldrb	r3, [r7, #23]
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	b21a      	sxth	r2, r3
 80013cc:	7dbb      	ldrb	r3, [r7, #22]
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	4313      	orrs	r3, r2
 80013d2:	b21a      	sxth	r2, r3
 80013d4:	4b32      	ldr	r3, [pc, #200]	@ (80014a0 <BMP280_Init+0x1b0>)
 80013d6:	815a      	strh	r2, [r3, #10]
    calibData.dig_P4 = (data[13] << 8) | data[12];
 80013d8:	7e7b      	ldrb	r3, [r7, #25]
 80013da:	021b      	lsls	r3, r3, #8
 80013dc:	b21a      	sxth	r2, r3
 80013de:	7e3b      	ldrb	r3, [r7, #24]
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b21a      	sxth	r2, r3
 80013e6:	4b2e      	ldr	r3, [pc, #184]	@ (80014a0 <BMP280_Init+0x1b0>)
 80013e8:	819a      	strh	r2, [r3, #12]
    calibData.dig_P5 = (data[15] << 8) | data[14];
 80013ea:	7efb      	ldrb	r3, [r7, #27]
 80013ec:	021b      	lsls	r3, r3, #8
 80013ee:	b21a      	sxth	r2, r3
 80013f0:	7ebb      	ldrb	r3, [r7, #26]
 80013f2:	b21b      	sxth	r3, r3
 80013f4:	4313      	orrs	r3, r2
 80013f6:	b21a      	sxth	r2, r3
 80013f8:	4b29      	ldr	r3, [pc, #164]	@ (80014a0 <BMP280_Init+0x1b0>)
 80013fa:	81da      	strh	r2, [r3, #14]
    calibData.dig_P6 = (data[17] << 8) | data[16];
 80013fc:	7f7b      	ldrb	r3, [r7, #29]
 80013fe:	021b      	lsls	r3, r3, #8
 8001400:	b21a      	sxth	r2, r3
 8001402:	7f3b      	ldrb	r3, [r7, #28]
 8001404:	b21b      	sxth	r3, r3
 8001406:	4313      	orrs	r3, r2
 8001408:	b21a      	sxth	r2, r3
 800140a:	4b25      	ldr	r3, [pc, #148]	@ (80014a0 <BMP280_Init+0x1b0>)
 800140c:	821a      	strh	r2, [r3, #16]
    calibData.dig_P7 = (data[19] << 8) | data[18];
 800140e:	7ffb      	ldrb	r3, [r7, #31]
 8001410:	021b      	lsls	r3, r3, #8
 8001412:	b21a      	sxth	r2, r3
 8001414:	7fbb      	ldrb	r3, [r7, #30]
 8001416:	b21b      	sxth	r3, r3
 8001418:	4313      	orrs	r3, r2
 800141a:	b21a      	sxth	r2, r3
 800141c:	4b20      	ldr	r3, [pc, #128]	@ (80014a0 <BMP280_Init+0x1b0>)
 800141e:	825a      	strh	r2, [r3, #18]
    calibData.dig_P8 = (data[21] << 8) | data[20];
 8001420:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001424:	021b      	lsls	r3, r3, #8
 8001426:	b21a      	sxth	r2, r3
 8001428:	f897 3020 	ldrb.w	r3, [r7, #32]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	b21a      	sxth	r2, r3
 8001432:	4b1b      	ldr	r3, [pc, #108]	@ (80014a0 <BMP280_Init+0x1b0>)
 8001434:	829a      	strh	r2, [r3, #20]
    calibData.dig_P9 = (data[23] << 8) | data[22];
 8001436:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	b21a      	sxth	r2, r3
 800143e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001442:	b21b      	sxth	r3, r3
 8001444:	4313      	orrs	r3, r2
 8001446:	b21a      	sxth	r2, r3
 8001448:	4b15      	ldr	r3, [pc, #84]	@ (80014a0 <BMP280_Init+0x1b0>)
 800144a:	82da      	strh	r2, [r3, #22]

    /* Configure the sensor */
    uint8_t config = 0;
 800144c:	2300      	movs	r3, #0
 800144e:	72bb      	strb	r3, [r7, #10]
    config = (0x04 << 5) | (0x04 << 2) | 0x00; // Standby time 500ms, Filter coefficient 16, SPI disabled
 8001450:	2390      	movs	r3, #144	@ 0x90
 8001452:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(hi2c, BMP280_I2C_ADDR << 1, BMP280_CONFIG_REG, 1, &config, 1, 1000);
 8001454:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001458:	9302      	str	r3, [sp, #8]
 800145a:	2301      	movs	r3, #1
 800145c:	9301      	str	r3, [sp, #4]
 800145e:	f107 030a 	add.w	r3, r7, #10
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	2301      	movs	r3, #1
 8001466:	22f5      	movs	r2, #245	@ 0xf5
 8001468:	21ee      	movs	r1, #238	@ 0xee
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f002 fff8 	bl	8004460 <HAL_I2C_Mem_Write>

    /* Set measurement settings */
    uint8_t ctrl_meas = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	727b      	strb	r3, [r7, #9]
    ctrl_meas = (0x02 << 5) | (0x05 << 2) | 0x03; // Oversampling x4 for temp, x16 for pressure, normal mode
 8001474:	2357      	movs	r3, #87	@ 0x57
 8001476:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Mem_Write(hi2c, BMP280_I2C_ADDR << 1, BMP280_CTRL_MEAS_REG, 1, &ctrl_meas, 1, 1000);
 8001478:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800147c:	9302      	str	r3, [sp, #8]
 800147e:	2301      	movs	r3, #1
 8001480:	9301      	str	r3, [sp, #4]
 8001482:	f107 0309 	add.w	r3, r7, #9
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	2301      	movs	r3, #1
 800148a:	22f4      	movs	r2, #244	@ 0xf4
 800148c:	21ee      	movs	r1, #238	@ 0xee
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f002 ffe6 	bl	8004460 <HAL_I2C_Mem_Write>

    return HAL_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3728      	adds	r7, #40	@ 0x28
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200000f4 	.word	0x200000f4

080014a4 <BMP280_ReadPressure>:

/* Function to read pressure */
float BMP280_ReadPressure(I2C_HandleTypeDef *hi2c)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08e      	sub	sp, #56	@ 0x38
 80014a8:	af04      	add	r7, sp, #16
 80014aa:	6078      	str	r0, [r7, #4]
    int32_t adc_P, adc_T;
    int32_t var1, var2;
    uint32_t pressure;

    /* Read pressure and temperature data */
    HAL_I2C_Mem_Read(hi2c, BMP280_I2C_ADDR << 1, BMP280_PRESS_MSB_REG, 1, data, 6, 1000);
 80014ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014b0:	9302      	str	r3, [sp, #8]
 80014b2:	2306      	movs	r3, #6
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2301      	movs	r3, #1
 80014be:	22f7      	movs	r2, #247	@ 0xf7
 80014c0:	21ee      	movs	r1, #238	@ 0xee
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f003 f8c6 	bl	8004654 <HAL_I2C_Mem_Read>

    adc_P = ((uint32_t)data[0] << 12) | ((uint32_t)data[1] << 4) | ((uint32_t)data[2] >> 4);
 80014c8:	7b3b      	ldrb	r3, [r7, #12]
 80014ca:	031a      	lsls	r2, r3, #12
 80014cc:	7b7b      	ldrb	r3, [r7, #13]
 80014ce:	011b      	lsls	r3, r3, #4
 80014d0:	4313      	orrs	r3, r2
 80014d2:	7bba      	ldrb	r2, [r7, #14]
 80014d4:	0912      	lsrs	r2, r2, #4
 80014d6:	b2d2      	uxtb	r2, r2
 80014d8:	4313      	orrs	r3, r2
 80014da:	623b      	str	r3, [r7, #32]
    adc_T = ((uint32_t)data[3] << 12) | ((uint32_t)data[4] << 4) | ((uint32_t)data[5] >> 4);
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	031a      	lsls	r2, r3, #12
 80014e0:	7c3b      	ldrb	r3, [r7, #16]
 80014e2:	011b      	lsls	r3, r3, #4
 80014e4:	4313      	orrs	r3, r2
 80014e6:	7c7a      	ldrb	r2, [r7, #17]
 80014e8:	0912      	lsrs	r2, r2, #4
 80014ea:	b2d2      	uxtb	r2, r2
 80014ec:	4313      	orrs	r3, r2
 80014ee:	61fb      	str	r3, [r7, #28]

    /* Calculate temperature (just to get t_fine value) */
    var1 = ((((adc_T >> 3) - ((int32_t)calibData.dig_T1 << 1))) * ((int32_t)calibData.dig_T2)) >> 11;
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	10da      	asrs	r2, r3, #3
 80014f4:	4b5f      	ldr	r3, [pc, #380]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	4a5d      	ldr	r2, [pc, #372]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 80014fe:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001502:	fb02 f303 	mul.w	r3, r2, r3
 8001506:	12db      	asrs	r3, r3, #11
 8001508:	61bb      	str	r3, [r7, #24]
    var2 = (((((adc_T >> 4) - ((int32_t)calibData.dig_T1)) * ((adc_T >> 4) - ((int32_t)calibData.dig_T1))) >> 12) * ((int32_t)calibData.dig_T3)) >> 14;
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	111b      	asrs	r3, r3, #4
 800150e:	4a59      	ldr	r2, [pc, #356]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 8001510:	8812      	ldrh	r2, [r2, #0]
 8001512:	1a9b      	subs	r3, r3, r2
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	1112      	asrs	r2, r2, #4
 8001518:	4956      	ldr	r1, [pc, #344]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 800151a:	8809      	ldrh	r1, [r1, #0]
 800151c:	1a52      	subs	r2, r2, r1
 800151e:	fb02 f303 	mul.w	r3, r2, r3
 8001522:	131b      	asrs	r3, r3, #12
 8001524:	4a53      	ldr	r2, [pc, #332]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 8001526:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800152a:	fb02 f303 	mul.w	r3, r2, r3
 800152e:	139b      	asrs	r3, r3, #14
 8001530:	617b      	str	r3, [r7, #20]
    t_fine = var1 + var2;
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	4413      	add	r3, r2
 8001538:	4a4f      	ldr	r2, [pc, #316]	@ (8001678 <BMP280_ReadPressure+0x1d4>)
 800153a:	6013      	str	r3, [r2, #0]

    /* Calculate pressure */
    var1 = (((int32_t)t_fine) >> 1) - (int32_t)64000;
 800153c:	4b4e      	ldr	r3, [pc, #312]	@ (8001678 <BMP280_ReadPressure+0x1d4>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	105b      	asrs	r3, r3, #1
 8001542:	f5a3 437a 	sub.w	r3, r3, #64000	@ 0xfa00
 8001546:	61bb      	str	r3, [r7, #24]
    var2 = (((var1 >> 2) * (var1 >> 2)) >> 11) * ((int32_t)calibData.dig_P6);
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	109b      	asrs	r3, r3, #2
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	1092      	asrs	r2, r2, #2
 8001550:	fb02 f303 	mul.w	r3, r2, r3
 8001554:	12db      	asrs	r3, r3, #11
 8001556:	4a47      	ldr	r2, [pc, #284]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 8001558:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800155c:	fb02 f303 	mul.w	r3, r2, r3
 8001560:	617b      	str	r3, [r7, #20]
    var2 = var2 + ((var1 * ((int32_t)calibData.dig_P5)) << 1);
 8001562:	4b44      	ldr	r3, [pc, #272]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 8001564:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001568:	461a      	mov	r2, r3
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	fb02 f303 	mul.w	r3, r2, r3
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	697a      	ldr	r2, [r7, #20]
 8001574:	4413      	add	r3, r2
 8001576:	617b      	str	r3, [r7, #20]
    var2 = (var2 >> 2) + (((int32_t)calibData.dig_P4) << 16);
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	109a      	asrs	r2, r3, #2
 800157c:	4b3d      	ldr	r3, [pc, #244]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 800157e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001582:	041b      	lsls	r3, r3, #16
 8001584:	4413      	add	r3, r2
 8001586:	617b      	str	r3, [r7, #20]
    var1 = (((calibData.dig_P3 * (((var1 >> 2) * (var1 >> 2)) >> 13)) >> 3) + ((((int32_t)calibData.dig_P2) * var1) >> 1)) >> 18;
 8001588:	4b3a      	ldr	r3, [pc, #232]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 800158a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800158e:	4619      	mov	r1, r3
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	109b      	asrs	r3, r3, #2
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	1092      	asrs	r2, r2, #2
 8001598:	fb02 f303 	mul.w	r3, r2, r3
 800159c:	135b      	asrs	r3, r3, #13
 800159e:	fb01 f303 	mul.w	r3, r1, r3
 80015a2:	10da      	asrs	r2, r3, #3
 80015a4:	4b33      	ldr	r3, [pc, #204]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 80015a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80015aa:	4619      	mov	r1, r3
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	fb01 f303 	mul.w	r3, r1, r3
 80015b2:	105b      	asrs	r3, r3, #1
 80015b4:	4413      	add	r3, r2
 80015b6:	149b      	asrs	r3, r3, #18
 80015b8:	61bb      	str	r3, [r7, #24]
    var1 = ((((32768 + var1)) * ((int32_t)calibData.dig_P1)) >> 15);
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80015c0:	4a2c      	ldr	r2, [pc, #176]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 80015c2:	88d2      	ldrh	r2, [r2, #6]
 80015c4:	fb02 f303 	mul.w	r3, r2, r3
 80015c8:	13db      	asrs	r3, r3, #15
 80015ca:	61bb      	str	r3, [r7, #24]

    if (var1 == 0)
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d102      	bne.n	80015d8 <BMP280_ReadPressure+0x134>
        return 0;
 80015d2:	f04f 0300 	mov.w	r3, #0
 80015d6:	e049      	b.n	800166c <BMP280_ReadPressure+0x1c8>

    pressure = (((uint32_t)(((int32_t)1048576) - adc_P) - (var2 >> 12))) * 3125;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	131b      	asrs	r3, r3, #12
 80015dc:	461a      	mov	r2, r3
 80015de:	6a3b      	ldr	r3, [r7, #32]
 80015e0:	4413      	add	r3, r2
 80015e2:	4a26      	ldr	r2, [pc, #152]	@ (800167c <BMP280_ReadPressure+0x1d8>)
 80015e4:	fb02 f303 	mul.w	r3, r2, r3
 80015e8:	f103 4343 	add.w	r3, r3, #3271557120	@ 0xc3000000
 80015ec:	f503 03a0 	add.w	r3, r3, #5242880	@ 0x500000
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pressure < 0x80000000)
 80015f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	db06      	blt.n	8001606 <BMP280_ReadPressure+0x162>
        pressure = (pressure << 1) / ((uint32_t)var1);
 80015f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fa:	005a      	lsls	r2, r3, #1
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001602:	627b      	str	r3, [r7, #36]	@ 0x24
 8001604:	e005      	b.n	8001612 <BMP280_ReadPressure+0x16e>
    else
        pressure = (pressure / (uint32_t)var1) * 2;
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	627b      	str	r3, [r7, #36]	@ 0x24

    var1 = (((int32_t)calibData.dig_P9) * ((int32_t)(((pressure >> 3) * (pressure >> 3)) >> 13))) >> 12;
 8001612:	4b18      	ldr	r3, [pc, #96]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 8001614:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001618:	4619      	mov	r1, r3
 800161a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161c:	08db      	lsrs	r3, r3, #3
 800161e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001620:	08d2      	lsrs	r2, r2, #3
 8001622:	fb02 f303 	mul.w	r3, r2, r3
 8001626:	0b5b      	lsrs	r3, r3, #13
 8001628:	fb01 f303 	mul.w	r3, r1, r3
 800162c:	131b      	asrs	r3, r3, #12
 800162e:	61bb      	str	r3, [r7, #24]
    var2 = (((int32_t)(pressure >> 2)) * ((int32_t)calibData.dig_P8)) >> 13;
 8001630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001632:	089b      	lsrs	r3, r3, #2
 8001634:	461a      	mov	r2, r3
 8001636:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 8001638:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	135b      	asrs	r3, r3, #13
 8001642:	617b      	str	r3, [r7, #20]
    pressure = (uint32_t)((int32_t)pressure + ((var1 + var2 + calibData.dig_P7) >> 4));
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	4413      	add	r3, r2
 800164a:	4a0a      	ldr	r2, [pc, #40]	@ (8001674 <BMP280_ReadPressure+0x1d0>)
 800164c:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8001650:	4413      	add	r3, r2
 8001652:	111a      	asrs	r2, r3, #4
 8001654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001656:	4413      	add	r3, r2
 8001658:	627b      	str	r3, [r7, #36]	@ 0x24

    return pressure / 100.0f; // Return pressure in hPa
 800165a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800165c:	f7ff fa54 	bl	8000b08 <__aeabi_ui2f>
 8001660:	4603      	mov	r3, r0
 8001662:	4907      	ldr	r1, [pc, #28]	@ (8001680 <BMP280_ReadPressure+0x1dc>)
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fb5b 	bl	8000d20 <__aeabi_fdiv>
 800166a:	4603      	mov	r3, r0
}
 800166c:	4618      	mov	r0, r3
 800166e:	3728      	adds	r7, #40	@ 0x28
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	200000f4 	.word	0x200000f4
 8001678:	2000010c 	.word	0x2000010c
 800167c:	fffff3cb 	.word	0xfffff3cb
 8001680:	42c80000 	.word	0x42c80000

08001684 <SX1278_SPIRead>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	460b      	mov	r3, r1
 800168e:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	78fa      	ldrb	r2, [r7, #3]
 8001696:	4611      	mov	r1, r2
 8001698:	4618      	mov	r0, r3
 800169a:	f000 fbd0 	bl	8001e3e <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 fbeb 	bl	8001e7e <SX1278_hw_SPIReadByte>
 80016a8:	4603      	mov	r3, r0
 80016aa:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2101      	movs	r1, #1
 80016b2:	4618      	mov	r0, r3
 80016b4:	f000 fb88 	bl	8001dc8 <SX1278_hw_SetNSS>
	return tmp;
 80016b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	460b      	mov	r3, r1
 80016cc:	70fb      	strb	r3, [r7, #3]
 80016ce:	4613      	mov	r3, r2
 80016d0:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 fb75 	bl	8001dc8 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	78fb      	ldrb	r3, [r7, #3]
 80016e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	4619      	mov	r1, r3
 80016ec:	4610      	mov	r0, r2
 80016ee:	f000 fba6 	bl	8001e3e <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	78ba      	ldrb	r2, [r7, #2]
 80016f8:	4611      	mov	r1, r2
 80016fa:	4618      	mov	r0, r3
 80016fc:	f000 fb9f 	bl	8001e3e <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2101      	movs	r1, #1
 8001706:	4618      	mov	r0, r3
 8001708:	f000 fb5e 	bl	8001dc8 <SX1278_hw_SetNSS>
}
 800170c:	bf00      	nop
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	607a      	str	r2, [r7, #4]
 800171e:	461a      	mov	r2, r3
 8001720:	460b      	mov	r3, r1
 8001722:	72fb      	strb	r3, [r7, #11]
 8001724:	4613      	mov	r3, r2
 8001726:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8001728:	7abb      	ldrb	r3, [r7, #10]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d927      	bls.n	800177e <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2100      	movs	r1, #0
 8001734:	4618      	mov	r0, r3
 8001736:	f000 fb47 	bl	8001dc8 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	7afa      	ldrb	r2, [r7, #11]
 8001740:	4611      	mov	r1, r2
 8001742:	4618      	mov	r0, r3
 8001744:	f000 fb7b 	bl	8001e3e <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8001748:	2300      	movs	r3, #0
 800174a:	75fb      	strb	r3, [r7, #23]
 800174c:	e00c      	b.n	8001768 <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	6819      	ldr	r1, [r3, #0]
 8001752:	7dfb      	ldrb	r3, [r7, #23]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	18d4      	adds	r4, r2, r3
 8001758:	4608      	mov	r0, r1
 800175a:	f000 fb90 	bl	8001e7e <SX1278_hw_SPIReadByte>
 800175e:	4603      	mov	r3, r0
 8001760:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8001762:	7dfb      	ldrb	r3, [r7, #23]
 8001764:	3301      	adds	r3, #1
 8001766:	75fb      	strb	r3, [r7, #23]
 8001768:	7dfa      	ldrb	r2, [r7, #23]
 800176a:	7abb      	ldrb	r3, [r7, #10]
 800176c:	429a      	cmp	r2, r3
 800176e:	d3ee      	bcc.n	800174e <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2101      	movs	r1, #1
 8001776:	4618      	mov	r0, r3
 8001778:	f000 fb26 	bl	8001dc8 <SX1278_hw_SetNSS>
 800177c:	e000      	b.n	8001780 <SX1278_SPIBurstRead+0x6c>
		return;
 800177e:	bf00      	nop
	}
}
 8001780:	371c      	adds	r7, #28
 8001782:	46bd      	mov	sp, r7
 8001784:	bd90      	pop	{r4, r7, pc}

08001786 <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 8001786:	b580      	push	{r7, lr}
 8001788:	b086      	sub	sp, #24
 800178a:	af00      	add	r7, sp, #0
 800178c:	60f8      	str	r0, [r7, #12]
 800178e:	607a      	str	r2, [r7, #4]
 8001790:	461a      	mov	r2, r3
 8001792:	460b      	mov	r3, r1
 8001794:	72fb      	strb	r3, [r7, #11]
 8001796:	4613      	mov	r3, r2
 8001798:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 800179a:	7abb      	ldrb	r3, [r7, #10]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d929      	bls.n	80017f4 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2100      	movs	r1, #0
 80017a6:	4618      	mov	r0, r3
 80017a8:	f000 fb0e 	bl	8001dc8 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	7afb      	ldrb	r3, [r7, #11]
 80017b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	4619      	mov	r1, r3
 80017ba:	4610      	mov	r0, r2
 80017bc:	f000 fb3f 	bl	8001e3e <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80017c0:	2300      	movs	r3, #0
 80017c2:	75fb      	strb	r3, [r7, #23]
 80017c4:	e00b      	b.n	80017de <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6818      	ldr	r0, [r3, #0]
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	4413      	add	r3, r2
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	4619      	mov	r1, r3
 80017d4:	f000 fb33 	bl	8001e3e <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80017d8:	7dfb      	ldrb	r3, [r7, #23]
 80017da:	3301      	adds	r3, #1
 80017dc:	75fb      	strb	r3, [r7, #23]
 80017de:	7dfa      	ldrb	r2, [r7, #23]
 80017e0:	7abb      	ldrb	r3, [r7, #10]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d3ef      	bcc.n	80017c6 <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2101      	movs	r1, #1
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 faeb 	bl	8001dc8 <SX1278_hw_SetNSS>
 80017f2:	e000      	b.n	80017f6 <SX1278_SPIBurstWrite+0x70>
		return;
 80017f4:	bf00      	nop
	}
}
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f000 f90d 	bl	8001a24 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 800180a:	200f      	movs	r0, #15
 800180c:	f000 fb5d 	bl	8001eca <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f000 f917 	bl	8001a44 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800181c:	f04f 0000 	mov.w	r0, #0
 8001820:	f04f 0100 	mov.w	r1, #0
 8001824:	04d9      	lsls	r1, r3, #19
 8001826:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 800182a:	04d0      	lsls	r0, r2, #19
 800182c:	4a6f      	ldr	r2, [pc, #444]	@ (80019ec <SX1278_config+0x1f0>)
 800182e:	f04f 0300 	mov.w	r3, #0
 8001832:	f7ff fb37 	bl	8000ea4 <__aeabi_uldivmod>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 800183e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001842:	f04f 0200 	mov.w	r2, #0
 8001846:	f04f 0300 	mov.w	r3, #0
 800184a:	0c02      	lsrs	r2, r0, #16
 800184c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001850:	0c0b      	lsrs	r3, r1, #16
 8001852:	b2d3      	uxtb	r3, r2
 8001854:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 8001856:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	0a02      	lsrs	r2, r0, #8
 8001864:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001868:	0a0b      	lsrs	r3, r1, #8
 800186a:	b2d3      	uxtb	r3, r2
 800186c:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 800186e:	7c3b      	ldrb	r3, [r7, #16]
 8001870:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8001872:	f107 020c 	add.w	r2, r7, #12
 8001876:	2303      	movs	r3, #3
 8001878:	2106      	movs	r1, #6
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff ff83 	bl	8001786 <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8001880:	2234      	movs	r2, #52	@ 0x34
 8001882:	2139      	movs	r1, #57	@ 0x39
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7ff ff1c 	bl	80016c2 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	7c1b      	ldrb	r3, [r3, #16]
 800188e:	461a      	mov	r2, r3
 8001890:	4b57      	ldr	r3, [pc, #348]	@ (80019f0 <SX1278_config+0x1f4>)
 8001892:	5c9b      	ldrb	r3, [r3, r2]
 8001894:	461a      	mov	r2, r3
 8001896:	2109      	movs	r1, #9
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f7ff ff12 	bl	80016c2 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 800189e:	220b      	movs	r2, #11
 80018a0:	210b      	movs	r1, #11
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff ff0d 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 80018a8:	2223      	movs	r2, #35	@ 0x23
 80018aa:	210c      	movs	r1, #12
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff ff08 	bl	80016c2 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	7c5b      	ldrb	r3, [r3, #17]
 80018b6:	461a      	mov	r2, r3
 80018b8:	4b4e      	ldr	r3, [pc, #312]	@ (80019f4 <SX1278_config+0x1f8>)
 80018ba:	5c9b      	ldrb	r3, [r3, r2]
 80018bc:	2b06      	cmp	r3, #6
 80018be:	d147      	bne.n	8001950 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	7c9b      	ldrb	r3, [r3, #18]
 80018c4:	461a      	mov	r2, r3
 80018c6:	4b4c      	ldr	r3, [pc, #304]	@ (80019f8 <SX1278_config+0x1fc>)
 80018c8:	5c9b      	ldrb	r3, [r3, r2]
 80018ca:	011b      	lsls	r3, r3, #4
 80018cc:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	7cdb      	ldrb	r3, [r3, #19]
 80018d2:	4619      	mov	r1, r3
 80018d4:	4b49      	ldr	r3, [pc, #292]	@ (80019fc <SX1278_config+0x200>)
 80018d6:	5c5b      	ldrb	r3, [r3, r1]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4413      	add	r3, r2
 80018de:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80018e0:	3301      	adds	r3, #1
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	461a      	mov	r2, r3
 80018e6:	211d      	movs	r1, #29
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f7ff feea 	bl	80016c2 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	7c5b      	ldrb	r3, [r3, #17]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4b3f      	ldr	r3, [pc, #252]	@ (80019f4 <SX1278_config+0x1f8>)
 80018f6:	5c9b      	ldrb	r3, [r3, r2]
 80018f8:	011b      	lsls	r3, r3, #4
 80018fa:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	7d1b      	ldrb	r3, [r3, #20]
 8001900:	4619      	mov	r1, r3
 8001902:	4b3f      	ldr	r3, [pc, #252]	@ (8001a00 <SX1278_config+0x204>)
 8001904:	5c5b      	ldrb	r3, [r3, r1]
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	b2db      	uxtb	r3, r3
 800190a:	4413      	add	r3, r2
 800190c:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800190e:	3303      	adds	r3, #3
 8001910:	b2db      	uxtb	r3, r3
 8001912:	461a      	mov	r2, r3
 8001914:	211e      	movs	r1, #30
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f7ff fed3 	bl	80016c2 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 800191c:	2131      	movs	r1, #49	@ 0x31
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7ff feb0 	bl	8001684 <SX1278_SPIRead>
 8001924:	4603      	mov	r3, r0
 8001926:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8001928:	7bfb      	ldrb	r3, [r7, #15]
 800192a:	f023 0307 	bic.w	r3, r3, #7
 800192e:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	f043 0305 	orr.w	r3, r3, #5
 8001936:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8001938:	7bfb      	ldrb	r3, [r7, #15]
 800193a:	461a      	mov	r2, r3
 800193c:	2131      	movs	r1, #49	@ 0x31
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff febf 	bl	80016c2 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8001944:	220c      	movs	r2, #12
 8001946:	2137      	movs	r1, #55	@ 0x37
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff feba 	bl	80016c2 <SX1278_SPIWrite>
 800194e:	e029      	b.n	80019a4 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	7c9b      	ldrb	r3, [r3, #18]
 8001954:	461a      	mov	r2, r3
 8001956:	4b28      	ldr	r3, [pc, #160]	@ (80019f8 <SX1278_config+0x1fc>)
 8001958:	5c9b      	ldrb	r3, [r3, r2]
 800195a:	011b      	lsls	r3, r3, #4
 800195c:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	7cdb      	ldrb	r3, [r3, #19]
 8001962:	4619      	mov	r1, r3
 8001964:	4b25      	ldr	r3, [pc, #148]	@ (80019fc <SX1278_config+0x200>)
 8001966:	5c5b      	ldrb	r3, [r3, r1]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800196c:	4413      	add	r3, r2
 800196e:	b2db      	uxtb	r3, r3
 8001970:	461a      	mov	r2, r3
 8001972:	211d      	movs	r1, #29
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff fea4 	bl	80016c2 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	7c5b      	ldrb	r3, [r3, #17]
 800197e:	461a      	mov	r2, r3
 8001980:	4b1c      	ldr	r3, [pc, #112]	@ (80019f4 <SX1278_config+0x1f8>)
 8001982:	5c9b      	ldrb	r3, [r3, r2]
 8001984:	011b      	lsls	r3, r3, #4
 8001986:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	7d1b      	ldrb	r3, [r3, #20]
 800198c:	4619      	mov	r1, r3
 800198e:	4b1c      	ldr	r3, [pc, #112]	@ (8001a00 <SX1278_config+0x204>)
 8001990:	5c5b      	ldrb	r3, [r3, r1]
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8001996:	4413      	add	r3, r2
 8001998:	b2db      	uxtb	r3, r3
 800199a:	461a      	mov	r2, r3
 800199c:	211e      	movs	r1, #30
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f7ff fe8f 	bl	80016c2 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 80019a4:	2204      	movs	r2, #4
 80019a6:	2126      	movs	r1, #38	@ 0x26
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f7ff fe8a 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 80019ae:	2208      	movs	r2, #8
 80019b0:	211f      	movs	r1, #31
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff fe85 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 80019b8:	2200      	movs	r2, #0
 80019ba:	2120      	movs	r1, #32
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff fe80 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 80019c2:	2208      	movs	r2, #8
 80019c4:	2121      	movs	r1, #33	@ 0x21
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff fe7b 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 80019cc:	2201      	movs	r2, #1
 80019ce:	2141      	movs	r1, #65	@ 0x41
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f7ff fe76 	bl	80016c2 <SX1278_SPIWrite>
	module->readBytes = 0;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	SX1278_standby(module); //Entry standby mode
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 f810 	bl	8001a04 <SX1278_standby>
}
 80019e4:	bf00      	nop
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	01e84800 	.word	0x01e84800
 80019f0:	08008124 	.word	0x08008124
 80019f4:	08008128 	.word	0x08008128
 80019f8:	08008130 	.word	0x08008130
 80019fc:	0800813c 	.word	0x0800813c
 8001a00:	08008140 	.word	0x08008140

08001a04 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8001a0c:	2209      	movs	r2, #9
 8001a0e:	2101      	movs	r1, #1
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff fe56 	bl	80016c2 <SX1278_SPIWrite>
	module->status = STANDBY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2201      	movs	r2, #1
 8001a1a:	759a      	strb	r2, [r3, #22]
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8001a2c:	2208      	movs	r2, #8
 8001a2e:	2101      	movs	r1, #1
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff fe46 	bl	80016c2 <SX1278_SPIWrite>
	module->status = SLEEP;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	759a      	strb	r2, [r3, #22]
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8001a4c:	2288      	movs	r2, #136	@ 0x88
 8001a4e:	2101      	movs	r1, #1
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff fe36 	bl	80016c2 <SX1278_SPIWrite>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8001a66:	22ff      	movs	r2, #255	@ 0xff
 8001a68:	2112      	movs	r1, #18
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fe29 	bl	80016c2 <SX1278_SPIWrite>
}
 8001a70:	bf00      	nop
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	460b      	mov	r3, r1
 8001a82:	607a      	str	r2, [r7, #4]
 8001a84:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	7afa      	ldrb	r2, [r7, #11]
 8001a8a:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	f7ff feb5 	bl	80017fc <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8001a92:	2284      	movs	r2, #132	@ 0x84
 8001a94:	214d      	movs	r1, #77	@ 0x4d
 8001a96:	68f8      	ldr	r0, [r7, #12]
 8001a98:	f7ff fe13 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8001a9c:	22ff      	movs	r2, #255	@ 0xff
 8001a9e:	2124      	movs	r1, #36	@ 0x24
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f7ff fe0e 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	2140      	movs	r1, #64	@ 0x40
 8001aaa:	68f8      	ldr	r0, [r7, #12]
 8001aac:	f7ff fe09 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8001ab0:	223f      	movs	r2, #63	@ 0x3f
 8001ab2:	2111      	movs	r1, #17
 8001ab4:	68f8      	ldr	r0, [r7, #12]
 8001ab6:	f7ff fe04 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f7ff ffcf 	bl	8001a5e <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8001ac0:	7afb      	ldrb	r3, [r7, #11]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	2122      	movs	r1, #34	@ 0x22
 8001ac6:	68f8      	ldr	r0, [r7, #12]
 8001ac8:	f7ff fdfb 	bl	80016c2 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8001acc:	210f      	movs	r1, #15
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f7ff fdd8 	bl	8001684 <SX1278_SPIRead>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
 8001ada:	461a      	mov	r2, r3
 8001adc:	210d      	movs	r1, #13
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f7ff fdef 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8001ae4:	228d      	movs	r2, #141	@ 0x8d
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f7ff fdea 	bl	80016c2 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8001af6:	2118      	movs	r1, #24
 8001af8:	68f8      	ldr	r0, [r7, #12]
 8001afa:	f7ff fdc3 	bl	8001684 <SX1278_SPIRead>
 8001afe:	4603      	mov	r3, r0
 8001b00:	f003 0304 	and.w	r3, r3, #4
 8001b04:	2b04      	cmp	r3, #4
 8001b06:	d104      	bne.n	8001b12 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	759a      	strb	r2, [r3, #22]
			return 1;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e013      	b.n	8001b3a <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	3b01      	subs	r3, #1
 8001b16:	607b      	str	r3, [r7, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d109      	bne.n	8001b32 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f967 	bl	8001df6 <SX1278_hw_Reset>
			SX1278_config(module);
 8001b28:	68f8      	ldr	r0, [r7, #12]
 8001b2a:	f7ff fe67 	bl	80017fc <SX1278_config>
			return 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	e003      	b.n	8001b3a <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 8001b32:	2001      	movs	r0, #1
 8001b34:	f000 f9c9 	bl	8001eca <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8001b38:	e7dd      	b.n	8001af6 <SX1278_LoRaEntryRx+0x7e>
	}
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b084      	sub	sp, #16
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 f9c6 	bl	8001ee0 <SX1278_hw_GetDIO0>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d030      	beq.n	8001bbc <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	3317      	adds	r3, #23
 8001b5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f005 f83b 	bl	8006be0 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8001b6a:	2110      	movs	r1, #16
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7ff fd89 	bl	8001684 <SX1278_SPIRead>
 8001b72:	4603      	mov	r3, r0
 8001b74:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8001b76:	7bbb      	ldrb	r3, [r7, #14]
 8001b78:	461a      	mov	r2, r3
 8001b7a:	210d      	movs	r1, #13
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f7ff fda0 	bl	80016c2 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	7c5b      	ldrb	r3, [r3, #17]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d103      	bne.n	8001b92 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	7d5b      	ldrb	r3, [r3, #21]
 8001b8e:	73fb      	strb	r3, [r7, #15]
 8001b90:	e005      	b.n	8001b9e <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8001b92:	2113      	movs	r1, #19
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f7ff fd75 	bl	8001684 <SX1278_SPIRead>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f103 0217 	add.w	r2, r3, #23
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff fdb3 	bl	8001714 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	7bfa      	ldrb	r2, [r7, #15]
 8001bb2:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
		SX1278_clearLoRaIrq(module);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ff51 	bl	8001a5e <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b086      	sub	sp, #24
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	607a      	str	r2, [r7, #4]
 8001bd6:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	7afa      	ldrb	r2, [r7, #11]
 8001bdc:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 8001bde:	68f8      	ldr	r0, [r7, #12]
 8001be0:	f7ff fe0c 	bl	80017fc <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8001be4:	2287      	movs	r2, #135	@ 0x87
 8001be6:	214d      	movs	r1, #77	@ 0x4d
 8001be8:	68f8      	ldr	r0, [r7, #12]
 8001bea:	f7ff fd6a 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2124      	movs	r1, #36	@ 0x24
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f7ff fd65 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8001bf8:	2241      	movs	r2, #65	@ 0x41
 8001bfa:	2140      	movs	r1, #64	@ 0x40
 8001bfc:	68f8      	ldr	r0, [r7, #12]
 8001bfe:	f7ff fd60 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f7ff ff2b 	bl	8001a5e <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 8001c08:	22f7      	movs	r2, #247	@ 0xf7
 8001c0a:	2111      	movs	r1, #17
 8001c0c:	68f8      	ldr	r0, [r7, #12]
 8001c0e:	f7ff fd58 	bl	80016c2 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8001c12:	7afb      	ldrb	r3, [r7, #11]
 8001c14:	461a      	mov	r2, r3
 8001c16:	2122      	movs	r1, #34	@ 0x22
 8001c18:	68f8      	ldr	r0, [r7, #12]
 8001c1a:	f7ff fd52 	bl	80016c2 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8001c1e:	210e      	movs	r1, #14
 8001c20:	68f8      	ldr	r0, [r7, #12]
 8001c22:	f7ff fd2f 	bl	8001684 <SX1278_SPIRead>
 8001c26:	4603      	mov	r3, r0
 8001c28:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8001c2a:	7dfb      	ldrb	r3, [r7, #23]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	210d      	movs	r1, #13
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f7ff fd46 	bl	80016c2 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 8001c36:	2122      	movs	r1, #34	@ 0x22
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f7ff fd23 	bl	8001684 <SX1278_SPIRead>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8001c42:	7dba      	ldrb	r2, [r7, #22]
 8001c44:	7afb      	ldrb	r3, [r7, #11]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d104      	bne.n	8001c54 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2202      	movs	r2, #2
 8001c4e:	759a      	strb	r2, [r3, #22]
			return 1;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e00e      	b.n	8001c72 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3b01      	subs	r3, #1
 8001c58:	607b      	str	r3, [r7, #4]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d1ea      	bne.n	8001c36 <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f000 f8c6 	bl	8001df6 <SX1278_hw_Reset>
			SX1278_config(module);
 8001c6a:	68f8      	ldr	r0, [r7, #12]
 8001c6c:	f7ff fdc6 	bl	80017fc <SX1278_config>
			return 0;
 8001c70:	2300      	movs	r3, #0
		}
	}
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3718      	adds	r7, #24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b084      	sub	sp, #16
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	60f8      	str	r0, [r7, #12]
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	603b      	str	r3, [r7, #0]
 8001c86:	4613      	mov	r3, r2
 8001c88:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	68ba      	ldr	r2, [r7, #8]
 8001c8e:	2100      	movs	r1, #0
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f7ff fd78 	bl	8001786 <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8001c96:	228b      	movs	r2, #139	@ 0x8b
 8001c98:	2101      	movs	r1, #1
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	f7ff fd11 	bl	80016c2 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 f91b 	bl	8001ee0 <SX1278_hw_GetDIO0>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d00b      	beq.n	8001cc8 <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 8001cb0:	2112      	movs	r1, #18
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f7ff fce6 	bl	8001684 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8001cb8:	68f8      	ldr	r0, [r7, #12]
 8001cba:	f7ff fed0 	bl	8001a5e <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 8001cbe:	68f8      	ldr	r0, [r7, #12]
 8001cc0:	f7ff fea0 	bl	8001a04 <SX1278_standby>
			return 1;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e013      	b.n	8001cf0 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	603b      	str	r3, [r7, #0]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f000 f88c 	bl	8001df6 <SX1278_hw_Reset>
			SX1278_config(module);
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	f7ff fd8c 	bl	80017fc <SX1278_config>
			return 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	e003      	b.n	8001cf0 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 8001ce8:	2001      	movs	r0, #1
 8001cea:	f000 f8ee 	bl	8001eca <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8001cee:	e7d7      	b.n	8001ca0 <SX1278_LoRaTxPacket+0x26>
	}
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3710      	adds	r7, #16
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 f848 	bl	8001d9e <SX1278_hw_init>
	module->frequency = frequency;
 8001d0e:	68f9      	ldr	r1, [r7, #12]
 8001d10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d14:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	7e3a      	ldrb	r2, [r7, #24]
 8001d1c:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	7f3a      	ldrb	r2, [r7, #28]
 8001d22:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001d2a:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001d32:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001d3a:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001d42:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 8001d44:	68f8      	ldr	r0, [r7, #12]
 8001d46:	f7ff fd59 	bl	80017fc <SX1278_config>
}
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b084      	sub	sp, #16
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8001d66:	79fa      	ldrb	r2, [r7, #7]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d003      	beq.n	8001d74 <SX1278_read+0x22>
		length = module->readBytes;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8001d72:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	3317      	adds	r3, #23
 8001d78:	79fa      	ldrb	r2, [r7, #7]
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	68b8      	ldr	r0, [r7, #8]
 8001d7e:	f004 ff87 	bl	8006c90 <memcpy>
	rxBuf[length] = '\0';
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	68ba      	ldr	r2, [r7, #8]
 8001d86:	4413      	add	r3, r2
 8001d88:	2200      	movs	r2, #0
 8001d8a:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	return length;
 8001d94:	79fb      	ldrb	r3, [r7, #7]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <SX1278_hw_init>:
#include <string.h>

#include "gpio.h"
#include "spi.h"

__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b082      	sub	sp, #8
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8001da6:	2101      	movs	r1, #1
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f80d 	bl	8001dc8 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6858      	ldr	r0, [r3, #4]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	2201      	movs	r2, #1
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f001 fe67 	bl	8003a8e <HAL_GPIO_WritePin>
}
 8001dc0:	bf00      	nop
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6958      	ldr	r0, [r3, #20]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	b299      	uxth	r1, r3
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	bf0c      	ite	eq
 8001de2:	2301      	moveq	r3, #1
 8001de4:	2300      	movne	r3, #0
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	f001 fe50 	bl	8003a8e <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8001dfe:	2101      	movs	r1, #1
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff ffe1 	bl	8001dc8 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6858      	ldr	r0, [r3, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	2200      	movs	r2, #0
 8001e12:	4619      	mov	r1, r3
 8001e14:	f001 fe3b 	bl	8003a8e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8001e18:	2001      	movs	r0, #1
 8001e1a:	f000 f856 	bl	8001eca <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6858      	ldr	r0, [r3, #4]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	2201      	movs	r2, #1
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	f001 fe2f 	bl	8003a8e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8001e30:	2064      	movs	r0, #100	@ 0x64
 8001e32:	f000 f84a 	bl	8001eca <SX1278_hw_DelayMs>
}
 8001e36:	bf00      	nop
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	460b      	mov	r3, r1
 8001e48:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff ffbb 	bl	8001dc8 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6998      	ldr	r0, [r3, #24]
 8001e56:	1cf9      	adds	r1, r7, #3
 8001e58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	f004 f805 	bl	8005e6c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001e62:	bf00      	nop
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f004 faec 	bl	8006446 <HAL_SPI_GetState>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d1f7      	bne.n	8001e64 <SX1278_hw_SPICommand+0x26>
		;
}
 8001e74:	bf00      	nop
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af02      	add	r7, sp, #8
 8001e84:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8001e86:	2300      	movs	r3, #0
 8001e88:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8001e8e:	2100      	movs	r1, #0
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ff99 	bl	8001dc8 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6998      	ldr	r0, [r3, #24]
 8001e9a:	f107 020e 	add.w	r2, r7, #14
 8001e9e:	f107 010f 	add.w	r1, r7, #15
 8001ea2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	f004 f923 	bl	80060f4 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001eae:	bf00      	nop
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f004 fac6 	bl	8006446 <HAL_SPI_GetState>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d1f7      	bne.n	8001eb0 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8001ec0:	7bbb      	ldrb	r3, [r7, #14]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f001 fb0e 	bl	80034f4 <HAL_Delay>
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68da      	ldr	r2, [r3, #12]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4610      	mov	r0, r2
 8001ef6:	f001 fdb3 	bl	8003a60 <HAL_GPIO_ReadPin>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	bf0c      	ite	eq
 8001f00:	2301      	moveq	r3, #1
 8001f02:	2300      	movne	r3, #0
 8001f04:	b2db      	uxtb	r3, r3
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <clearBuffers>:
//	return rand() % (max - min + 1) + min;
//}


// fill buffers with 0's
void clearBuffers(Esp01s* esp){
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
	memset(esp->RxBuffer,0,sizeof(esp->RxBuffer));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001f1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f20:	2100      	movs	r1, #0
 8001f22:	4618      	mov	r0, r3
 8001f24:	f004 fe5c 	bl	8006be0 <memset>
	memset(esp->TxBuffer,0,sizeof(esp->TxBuffer));
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f2e:	2100      	movs	r1, #0
 8001f30:	4618      	mov	r0, r3
 8001f32:	f004 fe55 	bl	8006be0 <memset>
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <newEsp01s>:


Esp01s newEsp01s(UART_HandleTypeDef* _UART){
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	f5ad 5da3 	sub.w	sp, sp, #5216	@ 0x1460
 8001f44:	b084      	sub	sp, #16
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001f4c:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8001f50:	6018      	str	r0, [r3, #0]
 8001f52:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001f56:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8001f5a:	6019      	str	r1, [r3, #0]
	Esp01s new_ESP;
	new_ESP.esp_uart = _UART;
 8001f5c:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001f60:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8001f64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f68:	461a      	mov	r2, r3
 8001f6a:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001f6e:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f8c2 3410 	str.w	r3, [r2, #1040]	@ 0x410
	new_ESP.RxSize = 512;
 8001f78:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001f7c:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8001f80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f84:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
	clearBuffers(&new_ESP);
 8001f88:	f107 0310 	add.w	r3, r7, #16
 8001f8c:	3b04      	subs	r3, #4
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff ffbd 	bl	8001f0e <clearBuffers>
	return new_ESP;
 8001f94:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001f98:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001fa2:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f241 4364 	movw	r3, #5220	@ 0x1464
 8001fae:	461a      	mov	r2, r3
 8001fb0:	f004 fe6e 	bl	8006c90 <memcpy>
}
 8001fb4:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001fb8:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8001fbc:	6818      	ldr	r0, [r3, #0]
 8001fbe:	f507 57a3 	add.w	r7, r7, #5216	@ 0x1460
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <esp_transmit>:

void esp_transmit(Esp01s* esp, char* c, int delay){
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]

	HAL_UART_Transmit(esp->esp_uart, (uint8_t *)c, strlen(c),delay);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fda:	f8d3 4410 	ldr.w	r4, [r3, #1040]	@ 0x410
 8001fde:	68b8      	ldr	r0, [r7, #8]
 8001fe0:	f7fe f8b6 	bl	8000150 <strlen>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	68b9      	ldr	r1, [r7, #8]
 8001fec:	4620      	mov	r0, r4
 8001fee:	f004 fb40 	bl	8006672 <HAL_UART_Transmit>
}
 8001ff2:	bf00      	nop
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd90      	pop	{r4, r7, pc}

08001ffa <esp_receive>:
void esp_receive(Esp01s* esp, int delay){
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	6039      	str	r1, [r7, #0]
	memset(esp->RxBuffer,0,sizeof(esp->RxBuffer));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800200a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800200e:	2100      	movs	r1, #0
 8002010:	4618      	mov	r0, r3
 8002012:	f004 fde5 	bl	8006be0 <memset>
	HAL_UART_Receive(esp->esp_uart, esp->RxBuffer, esp->RxSize,delay);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800201c:	f8d3 0410 	ldr.w	r0, [r3, #1040]	@ 0x410
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f503 7100 	add.w	r1, r3, #512	@ 0x200
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800202c:	b29a      	uxth	r2, r3
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	f004 fbaa 	bl	8006788 <HAL_UART_Receive>
}
 8002034:	bf00      	nop
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <check_at>:

void check_at(Esp01s* esp){
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
	esp_transmit(esp, AT_cmd, 1000);
 8002044:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002048:	4914      	ldr	r1, [pc, #80]	@ (800209c <check_at+0x60>)
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7ff ffbc 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 8002050:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ffd0 	bl	8001ffa <esp_receive>
	if(strstr((char *)esp->RxBuffer,"OK")){
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002060:	490f      	ldr	r1, [pc, #60]	@ (80020a0 <check_at+0x64>)
 8002062:	4618      	mov	r0, r3
 8002064:	f004 fdd1 	bl	8006c0a <strstr>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d007      	beq.n	800207e <check_at+0x42>
		esp->ok_status = AT_OK;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002074:	461a      	mov	r2, r3
 8002076:	2300      	movs	r3, #0
 8002078:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
 800207c:	e007      	b.n	800208e <check_at+0x52>
	}else{
		esp->ok_status = AT_FAIL;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002084:	461a      	mov	r2, r3
 8002086:	f04f 33ff 	mov.w	r3, #4294967295
 800208a:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
	}
	HAL_Delay(100);
 800208e:	2064      	movs	r0, #100	@ 0x64
 8002090:	f001 fa30 	bl	80034f4 <HAL_Delay>
}
 8002094:	bf00      	nop
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	08007e48 	.word	0x08007e48
 80020a0:	08007e50 	.word	0x08007e50

080020a4 <reset_by_wire>:

void reset_by_wire(){
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
	// restart the esp by changing ESP_01S_RST pin to LOW
	HAL_GPIO_WritePin(ESP_01S_RST_GPIO_Port,ESP_01S_RST_Pin , GPIO_PIN_RESET);
 80020a8:	2200      	movs	r2, #0
 80020aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020ae:	4809      	ldr	r0, [pc, #36]	@ (80020d4 <reset_by_wire+0x30>)
 80020b0:	f001 fced 	bl	8003a8e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80020b4:	2064      	movs	r0, #100	@ 0x64
 80020b6:	f001 fa1d 	bl	80034f4 <HAL_Delay>
	// tour it on and give it time to reset
	HAL_GPIO_WritePin(ESP_01S_RST_GPIO_Port,ESP_01S_RST_Pin , GPIO_PIN_SET);
 80020ba:	2201      	movs	r2, #1
 80020bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020c0:	4804      	ldr	r0, [pc, #16]	@ (80020d4 <reset_by_wire+0x30>)
 80020c2:	f001 fce4 	bl	8003a8e <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80020c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020ca:	f001 fa13 	bl	80034f4 <HAL_Delay>
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40010800 	.word	0x40010800

080020d8 <mode_set_station>:
//	HAL_Delay(1000);
//}


// station mode
void mode_set_station(Esp01s* esp){
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
	esp_transmit(esp, MODE_STATION_cmd, 1000);
 80020e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020e4:	4913      	ldr	r1, [pc, #76]	@ (8002134 <mode_set_station+0x5c>)
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff ff6e 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 80020ec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f7ff ff82 	bl	8001ffa <esp_receive>
	if(strstr((char *)esp->RxBuffer,"OK")){
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80020fc:	490e      	ldr	r1, [pc, #56]	@ (8002138 <mode_set_station+0x60>)
 80020fe:	4618      	mov	r0, r3
 8002100:	f004 fd83 	bl	8006c0a <strstr>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d007      	beq.n	800211a <mode_set_station+0x42>
		esp->station_status = STATION_MODE;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002110:	461a      	mov	r2, r3
 8002112:	2301      	movs	r3, #1
 8002114:	f8c2 3440 	str.w	r3, [r2, #1088]	@ 0x440
	}else{
		esp->station_status = MODE_ERR;
	}
}
 8002118:	e007      	b.n	800212a <mode_set_station+0x52>
		esp->station_status = MODE_ERR;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002120:	461a      	mov	r2, r3
 8002122:	f04f 33ff 	mov.w	r3, #4294967295
 8002126:	f8c2 3440 	str.w	r3, [r2, #1088]	@ 0x440
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	08007e54 	.word	0x08007e54
 8002138:	08007e50 	.word	0x08007e50

0800213c <connect_to_ap>:

void connect_to_ap(Esp01s* esp){
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
	memset(esp->TxBuffer,0,sizeof(esp->TxBuffer));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800214a:	2100      	movs	r1, #0
 800214c:	4618      	mov	r0, r3
 800214e:	f004 fd47 	bl	8006be0 <memset>
//	sprintf(esp->TxBuffer,"AT+CWJAP_CUR=\"ARRIS-7A66\",\"ucNEjnjBqc6J\"\r\n");
	// To nie działało u matiego
//	sprintf(esp->TxBuffer,%s,%s\r\n", ssid, password);

//	sprintf(esp->TxBuffer,"AT+CWJAP_CUR=%s,%s\r\n", ssid, password);
	sprintf(esp->TxBuffer,"AT+CWJAP_CUR=\"%s\",\"%s\"\r\n", ssid, password);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	4b33      	ldr	r3, [pc, #204]	@ (8002224 <connect_to_ap+0xe8>)
 8002156:	4a34      	ldr	r2, [pc, #208]	@ (8002228 <connect_to_ap+0xec>)
 8002158:	4934      	ldr	r1, [pc, #208]	@ (800222c <connect_to_ap+0xf0>)
 800215a:	f004 fcf5 	bl	8006b48 <siprintf>

	esp_transmit(esp, esp->TxBuffer,1000);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002164:	4619      	mov	r1, r3
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7ff ff2e 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 10000);
 800216c:	f242 7110 	movw	r1, #10000	@ 0x2710
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff42 	bl	8001ffa <esp_receive>
	if(strstr((char *)esp->RxBuffer,"CONNECTED")){
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800217c:	492c      	ldr	r1, [pc, #176]	@ (8002230 <connect_to_ap+0xf4>)
 800217e:	4618      	mov	r0, r3
 8002180:	f004 fd43 	bl	8006c0a <strstr>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d007      	beq.n	800219a <connect_to_ap+0x5e>
		esp->wifi_status = CWJAP_CUR_OK;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002190:	461a      	mov	r2, r3
 8002192:	2300      	movs	r3, #0
 8002194:	f8c2 3444 	str.w	r3, [r2, #1092]	@ 0x444
	}
	else{
		esp->wifi_status = CWJAP_CUR_BAD_AP;
	}

}
 8002198:	e040      	b.n	800221c <connect_to_ap+0xe0>
	else if(strstr((char *)esp->RxBuffer,"TIMEOUT")){
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80021a0:	4924      	ldr	r1, [pc, #144]	@ (8002234 <connect_to_ap+0xf8>)
 80021a2:	4618      	mov	r0, r3
 80021a4:	f004 fd31 	bl	8006c0a <strstr>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d008      	beq.n	80021c0 <connect_to_ap+0x84>
		esp->wifi_status = CWJAP_CUR_TIMEOUT;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021b4:	461a      	mov	r2, r3
 80021b6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ba:	f8c2 3444 	str.w	r3, [r2, #1092]	@ 0x444
}
 80021be:	e02d      	b.n	800221c <connect_to_ap+0xe0>
	else if(strstr((char *)esp->RxBuffer,"PASS")){
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80021c6:	491c      	ldr	r1, [pc, #112]	@ (8002238 <connect_to_ap+0xfc>)
 80021c8:	4618      	mov	r0, r3
 80021ca:	f004 fd1e 	bl	8006c0a <strstr>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d008      	beq.n	80021e6 <connect_to_ap+0xaa>
		esp->wifi_status = CWJAP_CUR_WRONG_PASS;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021da:	461a      	mov	r2, r3
 80021dc:	f06f 0301 	mvn.w	r3, #1
 80021e0:	f8c2 3444 	str.w	r3, [r2, #1092]	@ 0x444
}
 80021e4:	e01a      	b.n	800221c <connect_to_ap+0xe0>
	else if(strstr((char *)esp->RxBuffer,"BAD")){
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80021ec:	4913      	ldr	r1, [pc, #76]	@ (800223c <connect_to_ap+0x100>)
 80021ee:	4618      	mov	r0, r3
 80021f0:	f004 fd0b 	bl	8006c0a <strstr>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d008      	beq.n	800220c <connect_to_ap+0xd0>
		esp->wifi_status = CWJAP_CUR_BAD_AP;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002200:	461a      	mov	r2, r3
 8002202:	f06f 0302 	mvn.w	r3, #2
 8002206:	f8c2 3444 	str.w	r3, [r2, #1092]	@ 0x444
}
 800220a:	e007      	b.n	800221c <connect_to_ap+0xe0>
		esp->wifi_status = CWJAP_CUR_BAD_AP;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002212:	461a      	mov	r2, r3
 8002214:	f06f 0302 	mvn.w	r3, #2
 8002218:	f8c2 3444 	str.w	r3, [r2, #1092]	@ 0x444
}
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	20000008 	.word	0x20000008
 8002228:	20000000 	.word	0x20000000
 800222c:	08007e68 	.word	0x08007e68
 8002230:	08007e84 	.word	0x08007e84
 8002234:	08007e90 	.word	0x08007e90
 8002238:	08007e98 	.word	0x08007e98
 800223c:	08007ea0 	.word	0x08007ea0

08002240 <set_max_one_con>:

void set_max_one_con(Esp01s* esp){
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	esp_transmit(esp, SET_ONE_CON_cmd,1000);
 8002248:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800224c:	4913      	ldr	r1, [pc, #76]	@ (800229c <set_max_one_con+0x5c>)
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff feba 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 8002254:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f7ff fece 	bl	8001ffa <esp_receive>
	if(strstr((char *)esp->RxBuffer,"OK")){
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002264:	490e      	ldr	r1, [pc, #56]	@ (80022a0 <set_max_one_con+0x60>)
 8002266:	4618      	mov	r0, r3
 8002268:	f004 fccf 	bl	8006c0a <strstr>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d007      	beq.n	8002282 <set_max_one_con+0x42>
		esp->con_count_status = CIPMUX_ONE;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002278:	461a      	mov	r2, r3
 800227a:	2300      	movs	r3, #0
 800227c:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
	}else{
		esp->con_count_status = CIPMUX_ERR;
	}
}
 8002280:	e007      	b.n	8002292 <set_max_one_con+0x52>
		esp->con_count_status = CIPMUX_ERR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002288:	461a      	mov	r2, r3
 800228a:	f04f 33ff 	mov.w	r3, #4294967295
 800228e:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	08007ea4 	.word	0x08007ea4
 80022a0:	08007e50 	.word	0x08007e50

080022a4 <get_ip_from_wifi>:

void get_ip_from_wifi(Esp01s* esp){
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	esp_transmit(esp, GET_IP_cmd, 1000);
 80022ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022b0:	4907      	ldr	r1, [pc, #28]	@ (80022d0 <get_ip_from_wifi+0x2c>)
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff fe88 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 80022b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f7ff fe9c 	bl	8001ffa <esp_receive>
//	if(NULL==strstr())
	HAL_Delay(100);
 80022c2:	2064      	movs	r0, #100	@ 0x64
 80022c4:	f001 f916 	bl	80034f4 <HAL_Delay>
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	08007eb4 	.word	0x08007eb4

080022d4 <check_status>:

void check_status(Esp01s* esp){
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
	esp_transmit(esp, CHECK_STATUS_cmd, 1000);
 80022dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022e0:	4907      	ldr	r1, [pc, #28]	@ (8002300 <check_status+0x2c>)
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff fe70 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 80022e8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f7ff fe84 	bl	8001ffa <esp_receive>
	HAL_Delay(100);
 80022f2:	2064      	movs	r0, #100	@ 0x64
 80022f4:	f001 f8fe 	bl	80034f4 <HAL_Delay>
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	08007ec0 	.word	0x08007ec0

08002304 <start_connection>:

void start_connection(Esp01s* esp){
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	memset(esp->TxBuffer,0,sizeof(esp->TxBuffer));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002312:	2100      	movs	r1, #0
 8002314:	4618      	mov	r0, r3
 8002316:	f004 fc63 	bl	8006be0 <memset>
//	sprintf(esp->TxBuffer,"AT+CIPSTART=\"%s\",\"%s\",%d\r\n",
//			server_protocol,
//			server_ip,
//			server_port);
	sprintf(esp->TxBuffer,"AT+CIPSTART=\"TCP\",\"85.193.245.146\",3000\r\n");
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4916      	ldr	r1, [pc, #88]	@ (8002378 <start_connection+0x74>)
 800231e:	4618      	mov	r0, r3
 8002320:	f004 fc12 	bl	8006b48 <siprintf>


	esp_transmit(esp,esp->TxBuffer, 1000);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800232a:	4619      	mov	r1, r3
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff fe4b 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 8002332:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff fe5f 	bl	8001ffa <esp_receive>
	if(strstr((char *)esp->RxBuffer,"OK")){
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002342:	490e      	ldr	r1, [pc, #56]	@ (800237c <start_connection+0x78>)
 8002344:	4618      	mov	r0, r3
 8002346:	f004 fc60 	bl	8006c0a <strstr>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d007      	beq.n	8002360 <start_connection+0x5c>
		esp->tcp_con_status = TCP_CON_STARTED;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002356:	461a      	mov	r2, r3
 8002358:	2300      	movs	r3, #0
 800235a:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c
	}else{
		esp->tcp_con_status = TCP_CON_START_ERR;
	}
}
 800235e:	e007      	b.n	8002370 <start_connection+0x6c>
		esp->tcp_con_status = TCP_CON_START_ERR;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002366:	461a      	mov	r2, r3
 8002368:	f04f 33ff 	mov.w	r3, #4294967295
 800236c:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c
}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	08007ed0 	.word	0x08007ed0
 800237c:	08007e50 	.word	0x08007e50

08002380 <send_get_req>:
		esp->tcp_con_status = TCP_CON_END_ERR;
	}

}

void send_get_req(Esp01s* esp){
 8002380:	b590      	push	{r4, r7, lr}
 8002382:	b08b      	sub	sp, #44	@ 0x2c
 8002384:	af02      	add	r7, sp, #8
 8002386:	6078      	str	r0, [r7, #4]
	memset(esp->TxBuffer,0,sizeof(esp->TxBuffer));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800238e:	2100      	movs	r1, #0
 8002390:	4618      	mov	r0, r3
 8002392:	f004 fc25 	bl	8006be0 <memset>

	sprintf(esp->GetReq,
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f203 4004 	addw	r0, r3, #1028	@ 0x404
 800239c:	4b6e      	ldr	r3, [pc, #440]	@ (8002558 <send_get_req+0x1d8>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	4b6e      	ldr	r3, [pc, #440]	@ (800255c <send_get_req+0x1dc>)
 80023a4:	4a6e      	ldr	r2, [pc, #440]	@ (8002560 <send_get_req+0x1e0>)
 80023a6:	496f      	ldr	r1, [pc, #444]	@ (8002564 <send_get_req+0x1e4>)
 80023a8:	f004 fbce 	bl	8006b48 <siprintf>
			"Host: %s:%d\r\n\r\n"
			"Accept: application/json\r\n",
			api_get_path, server_ip, server_port);

	// check if connection is valid
	sprintf(esp->TxBuffer,"AT+CIPSTATUS\r\n");
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	496e      	ldr	r1, [pc, #440]	@ (8002568 <send_get_req+0x1e8>)
 80023b0:	4618      	mov	r0, r3
 80023b2:	f004 fbc9 	bl	8006b48 <siprintf>
	esp_transmit(esp, esp->TxBuffer, 1000);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023bc:	4619      	mov	r1, r3
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff fe02 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 80023c4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff fe16 	bl	8001ffa <esp_receive>
	if(strstr((char *)esp->RxBuffer,"STATUS:3")){
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80023d4:	4965      	ldr	r1, [pc, #404]	@ (800256c <send_get_req+0x1ec>)
 80023d6:	4618      	mov	r0, r3
 80023d8:	f004 fc17 	bl	8006c0a <strstr>
		// good connectio
	}else{
		// bad conncetion
	}

	sprintf(esp->TxBuffer,"AT+CIPSEND=%d\r\n", strlen(esp->GetReq));
 80023dc:	687c      	ldr	r4, [r7, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fd feb3 	bl	8000150 <strlen>
 80023ea:	4603      	mov	r3, r0
 80023ec:	461a      	mov	r2, r3
 80023ee:	4960      	ldr	r1, [pc, #384]	@ (8002570 <send_get_req+0x1f0>)
 80023f0:	4620      	mov	r0, r4
 80023f2:	f004 fba9 	bl	8006b48 <siprintf>
	//	sending CIPSEND with length of GetReg
	esp_transmit(esp, esp->TxBuffer, 1000);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023fc:	4619      	mov	r1, r3
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff fde2 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 8002404:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7ff fdf6 	bl	8001ffa <esp_receive>

	//	searching for > char in response stating that esp is ready for post req
	// check for "Link not valid"
	if(strstr((char *)esp->RxBuffer,">")){
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002414:	213e      	movs	r1, #62	@ 0x3e
 8002416:	4618      	mov	r0, r3
 8002418:	f004 fbea 	bl	8006bf0 <strchr>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 8096 	beq.w	8002550 <send_get_req+0x1d0>
		memset(esp->RxBuffer,0,sizeof(esp->RxBuffer));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800242a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800242e:	2100      	movs	r1, #0
 8002430:	4618      	mov	r0, r3
 8002432:	f004 fbd5 	bl	8006be0 <memset>
		esp_transmit(esp,esp->GetReq,1000);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800243c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002440:	4619      	mov	r1, r3
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7ff fdc0 	bl	8001fc8 <esp_transmit>
		esp_receive(esp, 1000);
 8002448:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f7ff fdd4 	bl	8001ffa <esp_receive>
		if(strstr((char *)esp->RxBuffer,"SEND OK")){
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002458:	4946      	ldr	r1, [pc, #280]	@ (8002574 <send_get_req+0x1f4>)
 800245a:	4618      	mov	r0, r3
 800245c:	f004 fbd5 	bl	8006c0a <strstr>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d051      	beq.n	800250a <send_get_req+0x18a>
			esp->get_req_status = GET_SEND_OK;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800246c:	461a      	mov	r2, r3
 800246e:	2300      	movs	r3, #0
 8002470:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

			int timers[3] = {0};
 8002474:	f107 0308 	add.w	r3, r7, #8
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]

			char *index_s1 = strstr((char *)esp->RxBuffer,"\"S1\":");
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002486:	493c      	ldr	r1, [pc, #240]	@ (8002578 <send_get_req+0x1f8>)
 8002488:	4618      	mov	r0, r3
 800248a:	f004 fbbe 	bl	8006c0a <strstr>
 800248e:	61f8      	str	r0, [r7, #28]
			char *index_s2 = strstr((char *)esp->RxBuffer,"\"S2\":");
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002496:	4939      	ldr	r1, [pc, #228]	@ (800257c <send_get_req+0x1fc>)
 8002498:	4618      	mov	r0, r3
 800249a:	f004 fbb6 	bl	8006c0a <strstr>
 800249e:	61b8      	str	r0, [r7, #24]
			char *index_s3 = strstr((char *)esp->RxBuffer,"\"S3\":");
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80024a6:	4936      	ldr	r1, [pc, #216]	@ (8002580 <send_get_req+0x200>)
 80024a8:	4618      	mov	r0, r3
 80024aa:	f004 fbae 	bl	8006c0a <strstr>
 80024ae:	6178      	str	r0, [r7, #20]

			sscanf(index_s1+5, "%d", &timers[0]);
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	3305      	adds	r3, #5
 80024b4:	f107 0208 	add.w	r2, r7, #8
 80024b8:	4932      	ldr	r1, [pc, #200]	@ (8002584 <send_get_req+0x204>)
 80024ba:	4618      	mov	r0, r3
 80024bc:	f004 fb64 	bl	8006b88 <siscanf>
			sscanf(index_s2+5, "%d", &timers[1]);
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	1d58      	adds	r0, r3, #5
 80024c4:	f107 0308 	add.w	r3, r7, #8
 80024c8:	3304      	adds	r3, #4
 80024ca:	461a      	mov	r2, r3
 80024cc:	492d      	ldr	r1, [pc, #180]	@ (8002584 <send_get_req+0x204>)
 80024ce:	f004 fb5b 	bl	8006b88 <siscanf>
			sscanf(index_s3+5, "%d", &timers[2]);
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	1d58      	adds	r0, r3, #5
 80024d6:	f107 0308 	add.w	r3, r7, #8
 80024da:	3308      	adds	r3, #8
 80024dc:	461a      	mov	r2, r3
 80024de:	4929      	ldr	r1, [pc, #164]	@ (8002584 <send_get_req+0x204>)
 80024e0:	f004 fb52 	bl	8006b88 <siscanf>

			esp->timers[0] = timers[0];
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80024ec:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
			esp->timers[1] = timers[1];
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80024f8:	f8c2 3408 	str.w	r3, [r2, #1032]	@ 0x408
			esp->timers[2] = timers[2];
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002504:	f8c2 340c 	str.w	r3, [r2, #1036]	@ 0x40c
			esp->timers[2] = 60;
			reset_by_wire();
			HAL_Delay(5000);
		}
	}
}
 8002508:	e022      	b.n	8002550 <send_get_req+0x1d0>
			esp->get_req_status = POST_SEND_ERR;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002510:	461a      	mov	r2, r3
 8002512:	f04f 33ff 	mov.w	r3, #4294967295
 8002516:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450
			esp->timers[0] = 60;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002520:	461a      	mov	r2, r3
 8002522:	233c      	movs	r3, #60	@ 0x3c
 8002524:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
			esp->timers[1] = 60;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800252e:	461a      	mov	r2, r3
 8002530:	233c      	movs	r3, #60	@ 0x3c
 8002532:	f8c2 3408 	str.w	r3, [r2, #1032]	@ 0x408
			esp->timers[2] = 60;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800253c:	461a      	mov	r2, r3
 800253e:	233c      	movs	r3, #60	@ 0x3c
 8002540:	f8c2 340c 	str.w	r3, [r2, #1036]	@ 0x40c
			reset_by_wire();
 8002544:	f7ff fdae 	bl	80020a4 <reset_by_wire>
			HAL_Delay(5000);
 8002548:	f241 3088 	movw	r0, #5000	@ 0x1388
 800254c:	f000 ffd2 	bl	80034f4 <HAL_Delay>
}
 8002550:	bf00      	nop
 8002552:	3724      	adds	r7, #36	@ 0x24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd90      	pop	{r4, r7, pc}
 8002558:	20000024 	.word	0x20000024
 800255c:	20000014 	.word	0x20000014
 8002560:	20000028 	.word	0x20000028
 8002564:	08007f14 	.word	0x08007f14
 8002568:	08007ec0 	.word	0x08007ec0
 800256c:	08007f50 	.word	0x08007f50
 8002570:	08007f5c 	.word	0x08007f5c
 8002574:	08007f6c 	.word	0x08007f6c
 8002578:	08007f74 	.word	0x08007f74
 800257c:	08007f7c 	.word	0x08007f7c
 8002580:	08007f84 	.word	0x08007f84
 8002584:	08007f8c 	.word	0x08007f8c

08002588 <send_single_sensor_post_req>:
		}
	}
}


void send_single_sensor_post_req(Esp01s* esp,int t, int h, int p, int id_sensor){
 8002588:	b5b0      	push	{r4, r5, r7, lr}
 800258a:	b088      	sub	sp, #32
 800258c:	af04      	add	r7, sp, #16
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
 8002594:	603b      	str	r3, [r7, #0]

	memset(esp->TxBuffer,0,sizeof(esp->TxBuffer));
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800259c:	2100      	movs	r1, #0
 800259e:	4618      	mov	r0, r3
 80025a0:	f004 fb1e 	bl	8006be0 <memset>
	memset(esp->RxBuffer,0,sizeof(esp->RxBuffer));
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80025aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ae:	2100      	movs	r1, #0
 80025b0:	4618      	mov	r0, r3
 80025b2:	f004 fb15 	bl	8006be0 <memset>
	memset(esp->PostBody,0,sizeof(esp->PostBody));
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025bc:	3304      	adds	r3, #4
 80025be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025c2:	2100      	movs	r1, #0
 80025c4:	4618      	mov	r0, r3
 80025c6:	f004 fb0b 	bl	8006be0 <memset>
	memset(esp->PostReq,0,sizeof(esp->PostReq));
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f603 0304 	addw	r3, r3, #2052	@ 0x804
 80025d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80025d4:	2100      	movs	r1, #0
 80025d6:	4618      	mov	r0, r3
 80025d8:	f004 fb02 	bl	8006be0 <memset>

	sprintf(esp->PostBody,
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f503 5080 	add.w	r0, r3, #4096	@ 0x1000
 80025e2:	3004      	adds	r0, #4
 80025e4:	6a3b      	ldr	r3, [r7, #32]
 80025e6:	9301      	str	r3, [sp, #4]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	4949      	ldr	r1, [pc, #292]	@ (8002718 <send_single_sensor_post_req+0x190>)
 80025f2:	f004 faa9 	bl	8006b48 <siprintf>
			  "}"
	"}",
	t, h, p, id_sensor);


	sprintf(esp->PostReq,
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f603 0504 	addw	r5, r3, #2052	@ 0x804
 80025fc:	4b47      	ldr	r3, [pc, #284]	@ (800271c <send_single_sensor_post_req+0x194>)
 80025fe:	681c      	ldr	r4, [r3, #0]
			"Host: %s:%d\r\n"
			"Content-Type: application/json\r\n"
			"Content-Length: %d\r\n\r\n"
			"%s\r\n\r\n",
			api_post_path, server_ip, server_port,
			strlen(esp->PostBody), esp->PostBody);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002606:	3304      	adds	r3, #4
	sprintf(esp->PostReq,
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd fda1 	bl	8000150 <strlen>
 800260e:	4602      	mov	r2, r0
			strlen(esp->PostBody), esp->PostBody);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002616:	3304      	adds	r3, #4
	sprintf(esp->PostReq,
 8002618:	9302      	str	r3, [sp, #8]
 800261a:	9201      	str	r2, [sp, #4]
 800261c:	9400      	str	r4, [sp, #0]
 800261e:	4b40      	ldr	r3, [pc, #256]	@ (8002720 <send_single_sensor_post_req+0x198>)
 8002620:	4a40      	ldr	r2, [pc, #256]	@ (8002724 <send_single_sensor_post_req+0x19c>)
 8002622:	4941      	ldr	r1, [pc, #260]	@ (8002728 <send_single_sensor_post_req+0x1a0>)
 8002624:	4628      	mov	r0, r5
 8002626:	f004 fa8f 	bl	8006b48 <siprintf>

	// check if connection is valid
	sprintf(esp->TxBuffer,"AT+CIPSTATUS\r\n");
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	493f      	ldr	r1, [pc, #252]	@ (800272c <send_single_sensor_post_req+0x1a4>)
 800262e:	4618      	mov	r0, r3
 8002630:	f004 fa8a 	bl	8006b48 <siprintf>
	esp_transmit(esp, esp->TxBuffer, 1000);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800263a:	4619      	mov	r1, r3
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f7ff fcc3 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 8002642:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f7ff fcd7 	bl	8001ffa <esp_receive>
	if(strstr((char *)esp->RxBuffer,"STATUS:3")){
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002652:	4937      	ldr	r1, [pc, #220]	@ (8002730 <send_single_sensor_post_req+0x1a8>)
 8002654:	4618      	mov	r0, r3
 8002656:	f004 fad8 	bl	8006c0a <strstr>
		// good connectio
	}else{
		// bad conncetion
	}

	sprintf(esp->TxBuffer,"AT+CIPSEND=%d\r\n", strlen(esp->PostReq));
 800265a:	68fc      	ldr	r4, [r7, #12]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f603 0304 	addw	r3, r3, #2052	@ 0x804
 8002662:	4618      	mov	r0, r3
 8002664:	f7fd fd74 	bl	8000150 <strlen>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	4931      	ldr	r1, [pc, #196]	@ (8002734 <send_single_sensor_post_req+0x1ac>)
 800266e:	4620      	mov	r0, r4
 8002670:	f004 fa6a 	bl	8006b48 <siprintf>
	//	sending CIPSEND with length of PostReg
	esp_transmit(esp, esp->TxBuffer, 1000);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800267a:	4619      	mov	r1, r3
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f7ff fca3 	bl	8001fc8 <esp_transmit>
	esp_receive(esp, 1000);
 8002682:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f7ff fcb7 	bl	8001ffa <esp_receive>

	//	searching for > char in response stating that esp is ready for post req
	// check for "Link not valid"
	if(strstr((char *)esp->RxBuffer,">")){
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002692:	213e      	movs	r1, #62	@ 0x3e
 8002694:	4618      	mov	r0, r3
 8002696:	f004 faab 	bl	8006bf0 <strchr>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d036      	beq.n	800270e <send_single_sensor_post_req+0x186>
		memset(esp->RxBuffer,0,sizeof(esp->RxBuffer));
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80026a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026aa:	2100      	movs	r1, #0
 80026ac:	4618      	mov	r0, r3
 80026ae:	f004 fa97 	bl	8006be0 <memset>
		esp_transmit(esp,esp->PostReq,1000);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f603 0304 	addw	r3, r3, #2052	@ 0x804
 80026b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026bc:	4619      	mov	r1, r3
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f7ff fc82 	bl	8001fc8 <esp_transmit>
		esp_receive(esp, 1000);
 80026c4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f7ff fc96 	bl	8001ffa <esp_receive>
		if(strstr((char *)esp->RxBuffer,"SEND OK")){
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80026d4:	4918      	ldr	r1, [pc, #96]	@ (8002738 <send_single_sensor_post_req+0x1b0>)
 80026d6:	4618      	mov	r0, r3
 80026d8:	f004 fa97 	bl	8006c0a <strstr>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d007      	beq.n	80026f2 <send_single_sensor_post_req+0x16a>
			esp->post_req_status = POST_SEND_OK;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026e8:	461a      	mov	r2, r3
 80026ea:	2300      	movs	r3, #0
 80026ec:	f8c2 3454 	str.w	r3, [r2, #1108]	@ 0x454
			esp->post_req_status = POST_SEND_ERR;
			reset_by_wire();
			HAL_Delay(5000);
		}
	}
}
 80026f0:	e00d      	b.n	800270e <send_single_sensor_post_req+0x186>
			esp->post_req_status = POST_SEND_ERR;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026f8:	461a      	mov	r2, r3
 80026fa:	f04f 33ff 	mov.w	r3, #4294967295
 80026fe:	f8c2 3454 	str.w	r3, [r2, #1108]	@ 0x454
			reset_by_wire();
 8002702:	f7ff fccf 	bl	80020a4 <reset_by_wire>
			HAL_Delay(5000);
 8002706:	f241 3088 	movw	r0, #5000	@ 0x1388
 800270a:	f000 fef3 	bl	80034f4 <HAL_Delay>
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bdb0      	pop	{r4, r5, r7, pc}
 8002716:	bf00      	nop
 8002718:	080080b4 	.word	0x080080b4
 800271c:	20000024 	.word	0x20000024
 8002720:	20000014 	.word	0x20000014
 8002724:	2000003c 	.word	0x2000003c
 8002728:	08008058 	.word	0x08008058
 800272c:	08007ec0 	.word	0x08007ec0
 8002730:	08007f50 	.word	0x08007f50
 8002734:	08007f5c 	.word	0x08007f5c
 8002738:	08007f6c 	.word	0x08007f6c

0800273c <esp_setup>:
/*
 * 	This setup
 *
 */

void esp_setup(Esp01s* esp){
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	check_at(esp);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f7ff fc79 	bl	800203c <check_at>
	while(esp->ok_status != AT_OK){
 800274a:	e002      	b.n	8002752 <esp_setup+0x16>
//		reset_by_wire();
		check_at(esp);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff fc75 	bl	800203c <check_at>
	while(esp->ok_status != AT_OK){
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002758:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1f5      	bne.n	800274c <esp_setup+0x10>
		// fatal error no communication with board
	}
	mode_set_station(esp);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff fcb9 	bl	80020d8 <mode_set_station>
	connect_to_ap(esp);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff fce8 	bl	800213c <connect_to_ap>
	set_max_one_con(esp);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff fd67 	bl	8002240 <set_max_one_con>
	get_ip_from_wifi(esp);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff fd96 	bl	80022a4 <get_ip_from_wifi>
	check_status(esp);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f7ff fdab 	bl	80022d4 <check_status>
}
 800277e:	bf00      	nop
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
	...

08002788 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b088      	sub	sp, #32
 800278c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278e:	f107 0310 	add.w	r3, r7, #16
 8002792:	2200      	movs	r2, #0
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	605a      	str	r2, [r3, #4]
 8002798:	609a      	str	r2, [r3, #8]
 800279a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800279c:	4b42      	ldr	r3, [pc, #264]	@ (80028a8 <MX_GPIO_Init+0x120>)
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	4a41      	ldr	r2, [pc, #260]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027a2:	f043 0310 	orr.w	r3, r3, #16
 80027a6:	6193      	str	r3, [r2, #24]
 80027a8:	4b3f      	ldr	r3, [pc, #252]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	f003 0310 	and.w	r3, r3, #16
 80027b0:	60fb      	str	r3, [r7, #12]
 80027b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027b4:	4b3c      	ldr	r3, [pc, #240]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	4a3b      	ldr	r2, [pc, #236]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027ba:	f043 0320 	orr.w	r3, r3, #32
 80027be:	6193      	str	r3, [r2, #24]
 80027c0:	4b39      	ldr	r3, [pc, #228]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	f003 0320 	and.w	r3, r3, #32
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027cc:	4b36      	ldr	r3, [pc, #216]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	4a35      	ldr	r2, [pc, #212]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027d2:	f043 0304 	orr.w	r3, r3, #4
 80027d6:	6193      	str	r3, [r2, #24]
 80027d8:	4b33      	ldr	r3, [pc, #204]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	607b      	str	r3, [r7, #4]
 80027e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027e4:	4b30      	ldr	r3, [pc, #192]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	4a2f      	ldr	r2, [pc, #188]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027ea:	f043 0308 	orr.w	r3, r3, #8
 80027ee:	6193      	str	r3, [r2, #24]
 80027f0:	4b2d      	ldr	r3, [pc, #180]	@ (80028a8 <MX_GPIO_Init+0x120>)
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	f003 0308 	and.w	r3, r3, #8
 80027f8:	603b      	str	r3, [r7, #0]
 80027fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80027fc:	2200      	movs	r2, #0
 80027fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002802:	482a      	ldr	r0, [pc, #168]	@ (80028ac <MX_GPIO_Init+0x124>)
 8002804:	f001 f943 	bl	8003a8e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_Pin|ESP_01S_RST_Pin, GPIO_PIN_SET);
 8002808:	2201      	movs	r2, #1
 800280a:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800280e:	4828      	ldr	r0, [pc, #160]	@ (80028b0 <MX_GPIO_Init+0x128>)
 8002810:	f001 f93d 	bl	8003a8e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8002814:	2201      	movs	r2, #1
 8002816:	2101      	movs	r1, #1
 8002818:	4826      	ldr	r0, [pc, #152]	@ (80028b4 <MX_GPIO_Init+0x12c>)
 800281a:	f001 f938 	bl	8003a8e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800281e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002822:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002824:	2301      	movs	r3, #1
 8002826:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	2300      	movs	r3, #0
 800282a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282c:	2302      	movs	r3, #2
 800282e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002830:	f107 0310 	add.w	r3, r7, #16
 8002834:	4619      	mov	r1, r3
 8002836:	481d      	ldr	r0, [pc, #116]	@ (80028ac <MX_GPIO_Init+0x124>)
 8002838:	f000 ff8e 	bl	8003758 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin ESP_01S_RST_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|ESP_01S_RST_Pin;
 800283c:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8002840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002842:	2301      	movs	r3, #1
 8002844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002846:	2300      	movs	r3, #0
 8002848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284a:	2302      	movs	r3, #2
 800284c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800284e:	f107 0310 	add.w	r3, r7, #16
 8002852:	4619      	mov	r1, r3
 8002854:	4816      	ldr	r0, [pc, #88]	@ (80028b0 <MX_GPIO_Init+0x128>)
 8002856:	f000 ff7f 	bl	8003758 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 800285a:	2301      	movs	r3, #1
 800285c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800285e:	2301      	movs	r3, #1
 8002860:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002862:	2300      	movs	r3, #0
 8002864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002866:	2302      	movs	r3, #2
 8002868:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800286a:	f107 0310 	add.w	r3, r7, #16
 800286e:	4619      	mov	r1, r3
 8002870:	4810      	ldr	r0, [pc, #64]	@ (80028b4 <MX_GPIO_Init+0x12c>)
 8002872:	f000 ff71 	bl	8003758 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8002876:	2302      	movs	r3, #2
 8002878:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800287a:	4b0f      	ldr	r3, [pc, #60]	@ (80028b8 <MX_GPIO_Init+0x130>)
 800287c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287e:	2300      	movs	r3, #0
 8002880:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8002882:	f107 0310 	add.w	r3, r7, #16
 8002886:	4619      	mov	r1, r3
 8002888:	480a      	ldr	r0, [pc, #40]	@ (80028b4 <MX_GPIO_Init+0x12c>)
 800288a:	f000 ff65 	bl	8003758 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800288e:	2200      	movs	r2, #0
 8002890:	2100      	movs	r1, #0
 8002892:	2007      	movs	r0, #7
 8002894:	f000 ff29 	bl	80036ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002898:	2007      	movs	r0, #7
 800289a:	f000 ff42 	bl	8003722 <HAL_NVIC_EnableIRQ>

}
 800289e:	bf00      	nop
 80028a0:	3720      	adds	r7, #32
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40011000 	.word	0x40011000
 80028b0:	40010800 	.word	0x40010800
 80028b4:	40010c00 	.word	0x40010c00
 80028b8:	10110000 	.word	0x10110000

080028bc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028c0:	4b12      	ldr	r3, [pc, #72]	@ (800290c <MX_I2C1_Init+0x50>)
 80028c2:	4a13      	ldr	r2, [pc, #76]	@ (8002910 <MX_I2C1_Init+0x54>)
 80028c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80028c6:	4b11      	ldr	r3, [pc, #68]	@ (800290c <MX_I2C1_Init+0x50>)
 80028c8:	4a12      	ldr	r2, [pc, #72]	@ (8002914 <MX_I2C1_Init+0x58>)
 80028ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028cc:	4b0f      	ldr	r3, [pc, #60]	@ (800290c <MX_I2C1_Init+0x50>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80028d2:	4b0e      	ldr	r3, [pc, #56]	@ (800290c <MX_I2C1_Init+0x50>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028d8:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <MX_I2C1_Init+0x50>)
 80028da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028e0:	4b0a      	ldr	r3, [pc, #40]	@ (800290c <MX_I2C1_Init+0x50>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80028e6:	4b09      	ldr	r3, [pc, #36]	@ (800290c <MX_I2C1_Init+0x50>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028ec:	4b07      	ldr	r3, [pc, #28]	@ (800290c <MX_I2C1_Init+0x50>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028f2:	4b06      	ldr	r3, [pc, #24]	@ (800290c <MX_I2C1_Init+0x50>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028f8:	4804      	ldr	r0, [pc, #16]	@ (800290c <MX_I2C1_Init+0x50>)
 80028fa:	f001 f903 	bl	8003b04 <HAL_I2C_Init>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002904:	f000 fafb 	bl	8002efe <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002908:	bf00      	nop
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20000110 	.word	0x20000110
 8002910:	40005400 	.word	0x40005400
 8002914:	000186a0 	.word	0x000186a0

08002918 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b088      	sub	sp, #32
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002920:	f107 0310 	add.w	r3, r7, #16
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a15      	ldr	r2, [pc, #84]	@ (8002988 <HAL_I2C_MspInit+0x70>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d123      	bne.n	8002980 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002938:	4b14      	ldr	r3, [pc, #80]	@ (800298c <HAL_I2C_MspInit+0x74>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	4a13      	ldr	r2, [pc, #76]	@ (800298c <HAL_I2C_MspInit+0x74>)
 800293e:	f043 0308 	orr.w	r3, r3, #8
 8002942:	6193      	str	r3, [r2, #24]
 8002944:	4b11      	ldr	r3, [pc, #68]	@ (800298c <HAL_I2C_MspInit+0x74>)
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002950:	23c0      	movs	r3, #192	@ 0xc0
 8002952:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002954:	2312      	movs	r3, #18
 8002956:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002958:	2303      	movs	r3, #3
 800295a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800295c:	f107 0310 	add.w	r3, r7, #16
 8002960:	4619      	mov	r1, r3
 8002962:	480b      	ldr	r0, [pc, #44]	@ (8002990 <HAL_I2C_MspInit+0x78>)
 8002964:	f000 fef8 	bl	8003758 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002968:	4b08      	ldr	r3, [pc, #32]	@ (800298c <HAL_I2C_MspInit+0x74>)
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	4a07      	ldr	r2, [pc, #28]	@ (800298c <HAL_I2C_MspInit+0x74>)
 800296e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002972:	61d3      	str	r3, [r2, #28]
 8002974:	4b05      	ldr	r3, [pc, #20]	@ (800298c <HAL_I2C_MspInit+0x74>)
 8002976:	69db      	ldr	r3, [r3, #28]
 8002978:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002980:	bf00      	nop
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40005400 	.word	0x40005400
 800298c:	40021000 	.word	0x40021000
 8002990:	40010c00 	.word	0x40010c00

08002994 <clearTx>:

/*  ----------------------------------
 * 		LoRa Functions
 *  ----------------------------------
 */
void clearTx(){
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
	memset(LoRaTxBuffer,0,sizeof(LoRaTxBuffer));
 8002998:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800299c:	2100      	movs	r1, #0
 800299e:	4802      	ldr	r0, [pc, #8]	@ (80029a8 <clearTx+0x14>)
 80029a0:	f004 f91e 	bl	8006be0 <memset>
}
 80029a4:	bf00      	nop
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	20000628 	.word	0x20000628

080029ac <clearRx>:

void clearRx(){
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
	memset(LoRaRxBuffer,0,sizeof(LoRaRxBuffer));
 80029b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029b4:	2100      	movs	r1, #0
 80029b6:	4802      	ldr	r0, [pc, #8]	@ (80029c0 <clearRx+0x14>)
 80029b8:	f004 f912 	bl	8006be0 <memset>
}
 80029bc:	bf00      	nop
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20000828 	.word	0x20000828

080029c4 <LoRaSetRxMode>:
// Puts LoRa module in receive mode
// -- LED should be off --
void LoRaSetRxMode(){
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
	clearRx();
 80029c8:	f7ff fff0 	bl	80029ac <clearRx>
	SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 80029cc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80029d0:	2110      	movs	r1, #16
 80029d2:	4809      	ldr	r0, [pc, #36]	@ (80029f8 <LoRaSetRxMode+0x34>)
 80029d4:	f7ff f850 	bl	8001a78 <SX1278_LoRaEntryRx>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80029d8:	2200      	movs	r2, #0
 80029da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80029de:	4807      	ldr	r0, [pc, #28]	@ (80029fc <LoRaSetRxMode+0x38>)
 80029e0:	f001 f855 	bl	8003a8e <HAL_GPIO_WritePin>
	receiver = 1;
 80029e4:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <LoRaSetRxMode+0x3c>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	601a      	str	r2, [r3, #0]
	HAL_Delay(500);
 80029ea:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80029ee:	f000 fd81 	bl	80034f4 <HAL_Delay>
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000508 	.word	0x20000508
 80029fc:	40011000 	.word	0x40011000
 8002a00:	20000620 	.word	0x20000620

08002a04 <LoRaSetTxMode>:

// Puts LoRa module in transmit mode
// -- LED should be on --
void LoRaSetTxMode(){
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
	clearTx();
 8002a08:	f7ff ffc4 	bl	8002994 <clearTx>
	SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 8002a0c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002a10:	2110      	movs	r1, #16
 8002a12:	4809      	ldr	r0, [pc, #36]	@ (8002a38 <LoRaSetTxMode+0x34>)
 8002a14:	f7ff f8d9 	bl	8001bca <SX1278_LoRaEntryTx>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a1e:	4807      	ldr	r0, [pc, #28]	@ (8002a3c <LoRaSetTxMode+0x38>)
 8002a20:	f001 f835 	bl	8003a8e <HAL_GPIO_WritePin>
	receiver = 0;
 8002a24:	4b06      	ldr	r3, [pc, #24]	@ (8002a40 <LoRaSetTxMode+0x3c>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
	HAL_Delay(500);
 8002a2a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002a2e:	f000 fd61 	bl	80034f4 <HAL_Delay>
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000508 	.word	0x20000508
 8002a3c:	40011000 	.word	0x40011000
 8002a40:	20000620 	.word	0x20000620

08002a44 <retrieve_sensor_data>:

void retrieve_sensor_data(int sensorID){
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af02      	add	r7, sp, #8
 8002a4a:	6078      	str	r0, [r7, #4]
	// Send info to sensor
	tx_len = sprintf(LoRaTxBuffer, "%d,%d",sensorID, reverse_time);
 8002a4c:	4b42      	ldr	r3, [pc, #264]	@ (8002b58 <retrieve_sensor_data+0x114>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	4942      	ldr	r1, [pc, #264]	@ (8002b5c <retrieve_sensor_data+0x118>)
 8002a54:	4842      	ldr	r0, [pc, #264]	@ (8002b60 <retrieve_sensor_data+0x11c>)
 8002a56:	f004 f877 	bl	8006b48 <siprintf>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	4a41      	ldr	r2, [pc, #260]	@ (8002b64 <retrieve_sensor_data+0x120>)
 8002a5e:	6013      	str	r3, [r2, #0]
	ret = SX1278_LoRaEntryTx(&SX1278, tx_len, 2000);
 8002a60:	4b40      	ldr	r3, [pc, #256]	@ (8002b64 <retrieve_sensor_data+0x120>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	483e      	ldr	r0, [pc, #248]	@ (8002b68 <retrieve_sensor_data+0x124>)
 8002a6e:	f7ff f8ac 	bl	8001bca <SX1278_LoRaEntryTx>
 8002a72:	4603      	mov	r3, r0
 8002a74:	4a3d      	ldr	r2, [pc, #244]	@ (8002b6c <retrieve_sensor_data+0x128>)
 8002a76:	6013      	str	r3, [r2, #0]
	ret = SX1278_LoRaTxPacket(&SX1278, (uint8_t*) LoRaTxBuffer,
 8002a78:	4b3a      	ldr	r3, [pc, #232]	@ (8002b64 <retrieve_sensor_data+0x120>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002a82:	4937      	ldr	r1, [pc, #220]	@ (8002b60 <retrieve_sensor_data+0x11c>)
 8002a84:	4838      	ldr	r0, [pc, #224]	@ (8002b68 <retrieve_sensor_data+0x124>)
 8002a86:	f7ff f8f8 	bl	8001c7a <SX1278_LoRaTxPacket>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	4a37      	ldr	r2, [pc, #220]	@ (8002b6c <retrieve_sensor_data+0x128>)
 8002a8e:	6013      	str	r3, [r2, #0]
							tx_len, 2000);
	// Set RX mode, Read sensor data
	HAL_Delay(500);
 8002a90:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002a94:	f000 fd2e 	bl	80034f4 <HAL_Delay>
	LoRaSetRxMode();
 8002a98:	f7ff ff94 	bl	80029c4 <LoRaSetRxMode>

	// Calculate how long keep listening for anwser
	current_time = HAL_GetTick();
 8002a9c:	f000 fd20 	bl	80034e0 <HAL_GetTick>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	4a33      	ldr	r2, [pc, #204]	@ (8002b70 <retrieve_sensor_data+0x12c>)
 8002aa4:	6013      	str	r3, [r2, #0]
	inside_counter = current_time+(reverse_time*1000);
 8002aa6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b58 <retrieve_sensor_data+0x114>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002aae:	fb02 f303 	mul.w	r3, r2, r3
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	4b2e      	ldr	r3, [pc, #184]	@ (8002b70 <retrieve_sensor_data+0x12c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4413      	add	r3, r2
 8002aba:	4a2e      	ldr	r2, [pc, #184]	@ (8002b74 <retrieve_sensor_data+0x130>)
 8002abc:	6013      	str	r3, [r2, #0]

	// Listen for response
	while(HAL_GetTick()<=inside_counter){
 8002abe:	bf00      	nop
 8002ac0:	f000 fd0e 	bl	80034e0 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8002b74 <retrieve_sensor_data+0x130>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d83d      	bhi.n	8002b4a <retrieve_sensor_data+0x106>
		ret = SX1278_LoRaRxPacket(&SX1278);		// return gives length of received data
 8002ace:	4826      	ldr	r0, [pc, #152]	@ (8002b68 <retrieve_sensor_data+0x124>)
 8002ad0:	f7ff f837 	bl	8001b42 <SX1278_LoRaRxPacket>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	4b24      	ldr	r3, [pc, #144]	@ (8002b6c <retrieve_sensor_data+0x128>)
 8002ada:	601a      	str	r2, [r3, #0]
		if(ret > 0){
 8002adc:	4b23      	ldr	r3, [pc, #140]	@ (8002b6c <retrieve_sensor_data+0x128>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	dd31      	ble.n	8002b48 <retrieve_sensor_data+0x104>
			SX1278_read(&SX1278, (uint8_t*) LoRaRxBuffer, ret); // read data send
 8002ae4:	4b21      	ldr	r3, [pc, #132]	@ (8002b6c <retrieve_sensor_data+0x128>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	461a      	mov	r2, r3
 8002aec:	4922      	ldr	r1, [pc, #136]	@ (8002b78 <retrieve_sensor_data+0x134>)
 8002aee:	481e      	ldr	r0, [pc, #120]	@ (8002b68 <retrieve_sensor_data+0x124>)
 8002af0:	f7ff f92f 	bl	8001d52 <SX1278_read>

			int s_id;
			sscanf(LoRaRxBuffer, "%d,%d,%d,%d",
 8002af4:	f107 020c 	add.w	r2, r7, #12
 8002af8:	4b20      	ldr	r3, [pc, #128]	@ (8002b7c <retrieve_sensor_data+0x138>)
 8002afa:	9301      	str	r3, [sp, #4]
 8002afc:	4b20      	ldr	r3, [pc, #128]	@ (8002b80 <retrieve_sensor_data+0x13c>)
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	4b20      	ldr	r3, [pc, #128]	@ (8002b84 <retrieve_sensor_data+0x140>)
 8002b02:	4921      	ldr	r1, [pc, #132]	@ (8002b88 <retrieve_sensor_data+0x144>)
 8002b04:	481c      	ldr	r0, [pc, #112]	@ (8002b78 <retrieve_sensor_data+0x134>)
 8002b06:	f004 f83f 	bl	8006b88 <siscanf>
								  &temperature_int,
								  &humidity_int,
								  &pressure_int);


			if(s_id == sensorID){
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d11a      	bne.n	8002b48 <retrieve_sensor_data+0x104>
				sensor_id = s_id;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	4a1d      	ldr	r2, [pc, #116]	@ (8002b8c <retrieve_sensor_data+0x148>)
 8002b16:	6013      	str	r3, [r2, #0]
				addData(&readings, sensorID, temperature_int, humidity_int, pressure_int);
 8002b18:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <retrieve_sensor_data+0x140>)
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	4b18      	ldr	r3, [pc, #96]	@ (8002b80 <retrieve_sensor_data+0x13c>)
 8002b1e:	6819      	ldr	r1, [r3, #0]
 8002b20:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <retrieve_sensor_data+0x138>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	460b      	mov	r3, r1
 8002b28:	6879      	ldr	r1, [r7, #4]
 8002b2a:	4819      	ldr	r0, [pc, #100]	@ (8002b90 <retrieve_sensor_data+0x14c>)
 8002b2c:	f000 fa2b 	bl	8002f86 <addData>
				#ifdef ESP
					send_single_sensor_post_req(&Esp, temperature_int, humidity_int, pressure_int, sensorID);
 8002b30:	4b14      	ldr	r3, [pc, #80]	@ (8002b84 <retrieve_sensor_data+0x140>)
 8002b32:	6819      	ldr	r1, [r3, #0]
 8002b34:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <retrieve_sensor_data+0x13c>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	4b10      	ldr	r3, [pc, #64]	@ (8002b7c <retrieve_sensor_data+0x138>)
 8002b3a:	6818      	ldr	r0, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	4603      	mov	r3, r0
 8002b42:	4814      	ldr	r0, [pc, #80]	@ (8002b94 <retrieve_sensor_data+0x150>)
 8002b44:	f7ff fd20 	bl	8002588 <send_single_sensor_post_req>
			}


		}

		break;
 8002b48:	bf00      	nop
	}
	LoRaSetTxMode();
 8002b4a:	f7ff ff5b 	bl	8002a04 <LoRaSetTxMode>

}
 8002b4e:	bf00      	nop
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	20000074 	.word	0x20000074
 8002b5c:	08008104 	.word	0x08008104
 8002b60:	20000628 	.word	0x20000628
 8002b64:	20000a28 	.word	0x20000a28
 8002b68:	20000508 	.word	0x20000508
 8002b6c:	20000624 	.word	0x20000624
 8002b70:	20001e94 	.word	0x20001e94
 8002b74:	20001e98 	.word	0x20001e98
 8002b78:	20000828 	.word	0x20000828
 8002b7c:	20000178 	.word	0x20000178
 8002b80:	20000174 	.word	0x20000174
 8002b84:	20000170 	.word	0x20000170
 8002b88:	0800810c 	.word	0x0800810c
 8002b8c:	20000050 	.word	0x20000050
 8002b90:	2000017c 	.word	0x2000017c
 8002b94:	20000a30 	.word	0x20000a30

08002b98 <Esp_send_get>:

/*  ----------------------------------
 * 		Esp Functions
 *  ----------------------------------
 */
void Esp_send_get(){
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
	send_get_req(&Esp);
 8002b9c:	480e      	ldr	r0, [pc, #56]	@ (8002bd8 <Esp_send_get+0x40>)
 8002b9e:	f7ff fbef 	bl	8002380 <send_get_req>
	sensor_1_timeout = Esp.timers[0];
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8002bd8 <Esp_send_get+0x40>)
 8002ba4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ba8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8002bac:	461a      	mov	r2, r3
 8002bae:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <Esp_send_get+0x44>)
 8002bb0:	601a      	str	r2, [r3, #0]
	sensor_2_timeout = Esp.timers[1];
 8002bb2:	4b09      	ldr	r3, [pc, #36]	@ (8002bd8 <Esp_send_get+0x40>)
 8002bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bb8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4b08      	ldr	r3, [pc, #32]	@ (8002be0 <Esp_send_get+0x48>)
 8002bc0:	601a      	str	r2, [r3, #0]
	sensor_3_timeout = Esp.timers[2];
 8002bc2:	4b05      	ldr	r3, [pc, #20]	@ (8002bd8 <Esp_send_get+0x40>)
 8002bc4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bc8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4b05      	ldr	r3, [pc, #20]	@ (8002be4 <Esp_send_get+0x4c>)
 8002bd0:	601a      	str	r2, [r3, #0]
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000a30 	.word	0x20000a30
 8002bdc:	2000005c 	.word	0x2000005c
 8002be0:	20000060 	.word	0x20000060
 8002be4:	20000064 	.word	0x20000064

08002be8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002be8:	b590      	push	{r4, r7, lr}
 8002bea:	f5ad 5dbf 	sub.w	sp, sp, #6112	@ 0x17e0
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bf2:	f000 fc1d 	bl	8003430 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002bf6:	f000 f93d 	bl	8002e74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bfa:	f7ff fdc5 	bl	8002788 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002bfe:	f000 fa59 	bl	80030b4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002c02:	f000 fb79 	bl	80032f8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002c06:	f7ff fe59 	bl	80028bc <MX_I2C1_Init>
  /*	=====================
   * 		  	LoRa Init
   * 	=====================
   */
  #ifdef LORA
	  receiver = 1;
 8002c0a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e08 <main+0x220>)
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]

	  control_val++;
 8002c10:	4b7e      	ldr	r3, [pc, #504]	@ (8002e0c <main+0x224>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	3301      	adds	r3, #1
 8002c16:	4a7d      	ldr	r2, [pc, #500]	@ (8002e0c <main+0x224>)
 8002c18:	6013      	str	r3, [r2, #0]
	  // Setup port and pins for LoRa
      SX1278_hw.dio0.port = DIO0_GPIO_Port;
 8002c1a:	4b7d      	ldr	r3, [pc, #500]	@ (8002e10 <main+0x228>)
 8002c1c:	4a7d      	ldr	r2, [pc, #500]	@ (8002e14 <main+0x22c>)
 8002c1e:	60da      	str	r2, [r3, #12]
	  SX1278_hw.dio0.pin = DIO0_Pin;
 8002c20:	4b7b      	ldr	r3, [pc, #492]	@ (8002e10 <main+0x228>)
 8002c22:	2202      	movs	r2, #2
 8002c24:	609a      	str	r2, [r3, #8]
	  SX1278_hw.nss.port = NSS_GPIO_Port;
 8002c26:	4b7a      	ldr	r3, [pc, #488]	@ (8002e10 <main+0x228>)
 8002c28:	4a7b      	ldr	r2, [pc, #492]	@ (8002e18 <main+0x230>)
 8002c2a:	615a      	str	r2, [r3, #20]
	  SX1278_hw.nss.pin = NSS_Pin;
 8002c2c:	4b78      	ldr	r3, [pc, #480]	@ (8002e10 <main+0x228>)
 8002c2e:	2210      	movs	r2, #16
 8002c30:	611a      	str	r2, [r3, #16]
	  SX1278_hw.reset.port = RST_GPIO_Port;
 8002c32:	4b77      	ldr	r3, [pc, #476]	@ (8002e10 <main+0x228>)
 8002c34:	4a77      	ldr	r2, [pc, #476]	@ (8002e14 <main+0x22c>)
 8002c36:	605a      	str	r2, [r3, #4]
	  SX1278_hw.reset.pin = RST_Pin;
 8002c38:	4b75      	ldr	r3, [pc, #468]	@ (8002e10 <main+0x228>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]
	  SX1278_hw.spi = &hspi1;
 8002c3e:	4b74      	ldr	r3, [pc, #464]	@ (8002e10 <main+0x228>)
 8002c40:	4a76      	ldr	r2, [pc, #472]	@ (8002e1c <main+0x234>)
 8002c42:	619a      	str	r2, [r3, #24]

	  SX1278.hw = &SX1278_hw;
 8002c44:	4b76      	ldr	r3, [pc, #472]	@ (8002e20 <main+0x238>)
 8002c46:	4a72      	ldr	r2, [pc, #456]	@ (8002e10 <main+0x228>)
 8002c48:	601a      	str	r2, [r3, #0]

	  control_val++;
 8002c4a:	4b70      	ldr	r3, [pc, #448]	@ (8002e0c <main+0x224>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	4a6e      	ldr	r2, [pc, #440]	@ (8002e0c <main+0x224>)
 8002c52:	6013      	str	r3, [r2, #0]
	  SX1278_init(&SX1278, 434000000, SX1278_POWER_17DBM, SX1278_LORA_SF_7,
 8002c54:	230a      	movs	r3, #10
 8002c56:	9305      	str	r3, [sp, #20]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	9304      	str	r3, [sp, #16]
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	9303      	str	r3, [sp, #12]
 8002c60:	2307      	movs	r3, #7
 8002c62:	9302      	str	r3, [sp, #8]
 8002c64:	2301      	movs	r3, #1
 8002c66:	9301      	str	r3, [sp, #4]
 8002c68:	2301      	movs	r3, #1
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	a364      	add	r3, pc, #400	@ (adr r3, 8002e00 <main+0x218>)
 8002c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c72:	486b      	ldr	r0, [pc, #428]	@ (8002e20 <main+0x238>)
 8002c74:	f7ff f840 	bl	8001cf8 <SX1278_init>
			  SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_5, SX1278_LORA_CRC_EN, 10);
	  control_val++;
 8002c78:	4b64      	ldr	r3, [pc, #400]	@ (8002e0c <main+0x224>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	4a63      	ldr	r2, [pc, #396]	@ (8002e0c <main+0x224>)
 8002c80:	6013      	str	r3, [r2, #0]

	  LoRaSetTxMode();						// Set mode to TX
 8002c82:	f7ff febf 	bl	8002a04 <LoRaSetTxMode>
	  control_val++;
 8002c86:	4b61      	ldr	r3, [pc, #388]	@ (8002e0c <main+0x224>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	4a5f      	ldr	r2, [pc, #380]	@ (8002e0c <main+0x224>)
 8002c8e:	6013      	str	r3, [r2, #0]
  /*	=====================
	 * 		  Sensors Init
	 * 	=====================
	 */
  // SAK
  BMP280_Init(&hi2c1);
 8002c90:	4864      	ldr	r0, [pc, #400]	@ (8002e24 <main+0x23c>)
 8002c92:	f7fe fb2d 	bl	80012f0 <BMP280_Init>


  readings = newR();
 8002c96:	4c64      	ldr	r4, [pc, #400]	@ (8002e28 <main+0x240>)
 8002c98:	f507 53a3 	add.w	r3, r7, #5216	@ 0x1460
 8002c9c:	f103 0308 	add.w	r3, r3, #8
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f000 f932 	bl	8002f0a <newR>
 8002ca6:	f507 53be 	add.w	r3, r7, #6080	@ 0x17c0
 8002caa:	f103 0318 	add.w	r3, r3, #24
 8002cae:	f5a3 735c 	sub.w	r3, r3, #880	@ 0x370
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	f44f 735c 	mov.w	r3, #880	@ 0x370
 8002cba:	461a      	mov	r2, r3
 8002cbc:	f003 ffe8 	bl	8006c90 <memcpy>
   * 		  	ESP Init
   * 	=====================
   */

  #ifdef ESP
	  Esp = newEsp01s(&huart1);				// Define new ESP typedef
 8002cc0:	4c5a      	ldr	r4, [pc, #360]	@ (8002e2c <main+0x244>)
 8002cc2:	f107 0318 	add.w	r3, r7, #24
 8002cc6:	3b18      	subs	r3, #24
 8002cc8:	4959      	ldr	r1, [pc, #356]	@ (8002e30 <main+0x248>)
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff f937 	bl	8001f3e <newEsp01s>
 8002cd0:	f507 63fb 	add.w	r3, r7, #2008	@ 0x7d8
 8002cd4:	f5a3 63fb 	sub.w	r3, r3, #2008	@ 0x7d8
 8002cd8:	4620      	mov	r0, r4
 8002cda:	4619      	mov	r1, r3
 8002cdc:	f241 4364 	movw	r3, #5220	@ 0x1464
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	f003 ffd5 	bl	8006c90 <memcpy>
	  esp_setup(&Esp);						// Run setup for ESP
 8002ce6:	4851      	ldr	r0, [pc, #324]	@ (8002e2c <main+0x244>)
 8002ce8:	f7ff fd28 	bl	800273c <esp_setup>
	  start_connection(&Esp);				// Start connection with data sever
 8002cec:	484f      	ldr	r0, [pc, #316]	@ (8002e2c <main+0x244>)
 8002cee:	f7ff fb09 	bl	8002304 <start_connection>
	  Esp_send_get();
 8002cf2:	f7ff ff51 	bl	8002b98 <Esp_send_get>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Read current time in milliseconds
	  current_time = HAL_GetTick();
 8002cf6:	f000 fbf3 	bl	80034e0 <HAL_GetTick>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	4a4d      	ldr	r2, [pc, #308]	@ (8002e34 <main+0x24c>)
 8002cfe:	6013      	str	r3, [r2, #0]
	  // Sensor 1 wake up
	  if((sensor_1_wakeup<=current_time)){
 8002d00:	4b4d      	ldr	r3, [pc, #308]	@ (8002e38 <main+0x250>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	4b4b      	ldr	r3, [pc, #300]	@ (8002e34 <main+0x24c>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d846      	bhi.n	8002d9a <main+0x1b2>
		  sensor_1_wakeup = sensor_1_timeout + HAL_GetTick();
 8002d0c:	f000 fbe8 	bl	80034e0 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	4b4a      	ldr	r3, [pc, #296]	@ (8002e3c <main+0x254>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4413      	add	r3, r2
 8002d18:	4a47      	ldr	r2, [pc, #284]	@ (8002e38 <main+0x250>)
 8002d1a:	6013      	str	r3, [r2, #0]



		  AHT20_Read(&temperature, &humidity);
 8002d1c:	4948      	ldr	r1, [pc, #288]	@ (8002e40 <main+0x258>)
 8002d1e:	4849      	ldr	r0, [pc, #292]	@ (8002e44 <main+0x25c>)
 8002d20:	f7fe fa36 	bl	8001190 <AHT20_Read>
		  pressure = BMP280_ReadPressure(&hi2c1);
 8002d24:	483f      	ldr	r0, [pc, #252]	@ (8002e24 <main+0x23c>)
 8002d26:	f7fe fbbd 	bl	80014a4 <BMP280_ReadPressure>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	4a46      	ldr	r2, [pc, #280]	@ (8002e48 <main+0x260>)
 8002d2e:	6013      	str	r3, [r2, #0]

		  sensor_id = 1;
 8002d30:	4b46      	ldr	r3, [pc, #280]	@ (8002e4c <main+0x264>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	601a      	str	r2, [r3, #0]
		  temperature_int = (int)temperature;
 8002d36:	4b43      	ldr	r3, [pc, #268]	@ (8002e44 <main+0x25c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7fe f88c 	bl	8000e58 <__aeabi_f2iz>
 8002d40:	4603      	mov	r3, r0
 8002d42:	4a43      	ldr	r2, [pc, #268]	@ (8002e50 <main+0x268>)
 8002d44:	6013      	str	r3, [r2, #0]
		  humidity_int = (int)humidity;
 8002d46:	4b3e      	ldr	r3, [pc, #248]	@ (8002e40 <main+0x258>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe f884 	bl	8000e58 <__aeabi_f2iz>
 8002d50:	4603      	mov	r3, r0
 8002d52:	4a40      	ldr	r2, [pc, #256]	@ (8002e54 <main+0x26c>)
 8002d54:	6013      	str	r3, [r2, #0]
		  pressure_int = (int)pressure;
 8002d56:	4b3c      	ldr	r3, [pc, #240]	@ (8002e48 <main+0x260>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe f87c 	bl	8000e58 <__aeabi_f2iz>
 8002d60:	4603      	mov	r3, r0
 8002d62:	4a3d      	ldr	r2, [pc, #244]	@ (8002e58 <main+0x270>)
 8002d64:	6013      	str	r3, [r2, #0]

		  #ifdef ESP
		  	  send_single_sensor_post_req(&Esp, temperature_int, humidity_int, pressure_int, sensor_id);
 8002d66:	4b3a      	ldr	r3, [pc, #232]	@ (8002e50 <main+0x268>)
 8002d68:	6819      	ldr	r1, [r3, #0]
 8002d6a:	4b3a      	ldr	r3, [pc, #232]	@ (8002e54 <main+0x26c>)
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002e58 <main+0x270>)
 8002d70:	6818      	ldr	r0, [r3, #0]
 8002d72:	4b36      	ldr	r3, [pc, #216]	@ (8002e4c <main+0x264>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	4603      	mov	r3, r0
 8002d7a:	482c      	ldr	r0, [pc, #176]	@ (8002e2c <main+0x244>)
 8002d7c:	f7ff fc04 	bl	8002588 <send_single_sensor_post_req>
		  #endif
		  addData(&readings, sensor_id, temperature_int, humidity_int, pressure_int);
 8002d80:	4b32      	ldr	r3, [pc, #200]	@ (8002e4c <main+0x264>)
 8002d82:	6819      	ldr	r1, [r3, #0]
 8002d84:	4b32      	ldr	r3, [pc, #200]	@ (8002e50 <main+0x268>)
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	4b32      	ldr	r3, [pc, #200]	@ (8002e54 <main+0x26c>)
 8002d8a:	6818      	ldr	r0, [r3, #0]
 8002d8c:	4b32      	ldr	r3, [pc, #200]	@ (8002e58 <main+0x270>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	4603      	mov	r3, r0
 8002d94:	4824      	ldr	r0, [pc, #144]	@ (8002e28 <main+0x240>)
 8002d96:	f000 f8f6 	bl	8002f86 <addData>
	  }

	  // Sensor 2 wake up
	  if((sensor_2_wakeup<=current_time)){
 8002d9a:	4b30      	ldr	r3, [pc, #192]	@ (8002e5c <main+0x274>)
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	4b25      	ldr	r3, [pc, #148]	@ (8002e34 <main+0x24c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d80a      	bhi.n	8002dbc <main+0x1d4>
		  // Set wake up value for another data request
		  sensor_2_wakeup = sensor_2_timeout + HAL_GetTick();
 8002da6:	f000 fb9b 	bl	80034e0 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	4b2c      	ldr	r3, [pc, #176]	@ (8002e60 <main+0x278>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4413      	add	r3, r2
 8002db2:	4a2a      	ldr	r2, [pc, #168]	@ (8002e5c <main+0x274>)
 8002db4:	6013      	str	r3, [r2, #0]
		  retrieve_sensor_data(2);
 8002db6:	2002      	movs	r0, #2
 8002db8:	f7ff fe44 	bl	8002a44 <retrieve_sensor_data>
	  }

	  // Sensor 3 wake up
	  if((sensor_3_wakeup<=current_time)){
 8002dbc:	4b29      	ldr	r3, [pc, #164]	@ (8002e64 <main+0x27c>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8002e34 <main+0x24c>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d80a      	bhi.n	8002dde <main+0x1f6>
		  // Set wake up value for another data request
		  sensor_3_wakeup = sensor_3_timeout + HAL_GetTick();
 8002dc8:	f000 fb8a 	bl	80034e0 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	4b26      	ldr	r3, [pc, #152]	@ (8002e68 <main+0x280>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	4a23      	ldr	r2, [pc, #140]	@ (8002e64 <main+0x27c>)
 8002dd6:	6013      	str	r3, [r2, #0]
		  retrieve_sensor_data(3);
 8002dd8:	2003      	movs	r0, #3
 8002dda:	f7ff fe33 	bl	8002a44 <retrieve_sensor_data>
	  }

	  // In set timeout check for change in reading timeouts
	  #ifdef ESP
		  if((get_wake_up<=current_time)){
 8002dde:	4b23      	ldr	r3, [pc, #140]	@ (8002e6c <main+0x284>)
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	4b14      	ldr	r3, [pc, #80]	@ (8002e34 <main+0x24c>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d885      	bhi.n	8002cf6 <main+0x10e>
			  get_wake_up = get_timeout+HAL_GetTick();
 8002dea:	f000 fb79 	bl	80034e0 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e70 <main+0x288>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4413      	add	r3, r2
 8002df6:	4a1d      	ldr	r2, [pc, #116]	@ (8002e6c <main+0x284>)
 8002df8:	6013      	str	r3, [r2, #0]
			  Esp_send_get();
 8002dfa:	f7ff fecd 	bl	8002b98 <Esp_send_get>
	  current_time = HAL_GetTick();
 8002dfe:	e77a      	b.n	8002cf6 <main+0x10e>
 8002e00:	19de5080 	.word	0x19de5080
 8002e04:	00000000 	.word	0x00000000
 8002e08:	20000620 	.word	0x20000620
 8002e0c:	20000a2c 	.word	0x20000a2c
 8002e10:	200004ec 	.word	0x200004ec
 8002e14:	40010c00 	.word	0x40010c00
 8002e18:	40010800 	.word	0x40010800
 8002e1c:	20001e9c 	.word	0x20001e9c
 8002e20:	20000508 	.word	0x20000508
 8002e24:	20000110 	.word	0x20000110
 8002e28:	2000017c 	.word	0x2000017c
 8002e2c:	20000a30 	.word	0x20000a30
 8002e30:	20001ef8 	.word	0x20001ef8
 8002e34:	20001e94 	.word	0x20001e94
 8002e38:	20000068 	.word	0x20000068
 8002e3c:	2000005c 	.word	0x2000005c
 8002e40:	20000168 	.word	0x20000168
 8002e44:	20000164 	.word	0x20000164
 8002e48:	2000016c 	.word	0x2000016c
 8002e4c:	20000050 	.word	0x20000050
 8002e50:	20000170 	.word	0x20000170
 8002e54:	20000174 	.word	0x20000174
 8002e58:	20000178 	.word	0x20000178
 8002e5c:	2000006c 	.word	0x2000006c
 8002e60:	20000060 	.word	0x20000060
 8002e64:	20000070 	.word	0x20000070
 8002e68:	20000064 	.word	0x20000064
 8002e6c:	20000058 	.word	0x20000058
 8002e70:	20000054 	.word	0x20000054

08002e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b090      	sub	sp, #64	@ 0x40
 8002e78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e7a:	f107 0318 	add.w	r3, r7, #24
 8002e7e:	2228      	movs	r2, #40	@ 0x28
 8002e80:	2100      	movs	r1, #0
 8002e82:	4618      	mov	r0, r3
 8002e84:	f003 feac 	bl	8006be0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e88:	1d3b      	adds	r3, r7, #4
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	605a      	str	r2, [r3, #4]
 8002e90:	609a      	str	r2, [r3, #8]
 8002e92:	60da      	str	r2, [r3, #12]
 8002e94:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e96:	2301      	movs	r3, #1
 8002e98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002eac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002eb2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002eb8:	f107 0318 	add.w	r3, r7, #24
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f002 fb41 	bl	8005544 <HAL_RCC_OscConfig>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002ec8:	f000 f819 	bl	8002efe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ecc:	230f      	movs	r3, #15
 8002ece:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ed8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002edc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ee2:	1d3b      	adds	r3, r7, #4
 8002ee4:	2102      	movs	r1, #2
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f002 fdae 	bl	8005a48 <HAL_RCC_ClockConfig>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002ef2:	f000 f804 	bl	8002efe <Error_Handler>
  }
}
 8002ef6:	bf00      	nop
 8002ef8:	3740      	adds	r7, #64	@ 0x40
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002efe:	b480      	push	{r7}
 8002f00:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f02:	b672      	cpsid	i
}
 8002f04:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f06:	bf00      	nop
 8002f08:	e7fd      	b.n	8002f06 <Error_Handler+0x8>

08002f0a <newR>:
#include <readings.h>
#include <stdio.h>
#include <string.h>


Readings newR(){
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	f5ad 7d5e 	sub.w	sp, sp, #888	@ 0x378
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	f507 735e 	add.w	r3, r7, #888	@ 0x378
 8002f16:	f5a3 735d 	sub.w	r3, r3, #884	@ 0x374
 8002f1a:	6018      	str	r0, [r3, #0]
	Readings new_R;
	new_R.s1_size = 0;
 8002f1c:	f507 735e 	add.w	r3, r7, #888	@ 0x378
 8002f20:	f5a3 735c 	sub.w	r3, r3, #880	@ 0x370
 8002f24:	2200      	movs	r2, #0
 8002f26:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
	new_R.s2_size = 0;
 8002f2a:	f507 735e 	add.w	r3, r7, #888	@ 0x378
 8002f2e:	f5a3 735c 	sub.w	r3, r3, #880	@ 0x370
 8002f32:	2200      	movs	r2, #0
 8002f34:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
	new_R.s3_size = 0;
 8002f38:	f507 735e 	add.w	r3, r7, #888	@ 0x378
 8002f3c:	f5a3 735c 	sub.w	r3, r3, #880	@ 0x370
 8002f40:	2200      	movs	r2, #0
 8002f42:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368
	new_R.size = 24;
 8002f46:	f507 735e 	add.w	r3, r7, #888	@ 0x378
 8002f4a:	f5a3 735c 	sub.w	r3, r3, #880	@ 0x370
 8002f4e:	2218      	movs	r2, #24
 8002f50:	f8c3 236c 	str.w	r2, [r3, #876]	@ 0x36c

	return new_R;
 8002f54:	f507 735e 	add.w	r3, r7, #888	@ 0x378
 8002f58:	f5a3 735d 	sub.w	r3, r3, #884	@ 0x374
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	f507 735e 	add.w	r3, r7, #888	@ 0x378
 8002f62:	f5a3 735c 	sub.w	r3, r3, #880	@ 0x370
 8002f66:	4610      	mov	r0, r2
 8002f68:	4619      	mov	r1, r3
 8002f6a:	f44f 735c 	mov.w	r3, #880	@ 0x370
 8002f6e:	461a      	mov	r2, r3
 8002f70:	f003 fe8e 	bl	8006c90 <memcpy>
}
 8002f74:	f507 735e 	add.w	r3, r7, #888	@ 0x378
 8002f78:	f5a3 735d 	sub.w	r3, r3, #884	@ 0x374
 8002f7c:	6818      	ldr	r0, [r3, #0]
 8002f7e:	f507 775e 	add.w	r7, r7, #888	@ 0x378
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <addData>:

void addData(Readings* r, int sensor, int t, int h, int p){
 8002f86:	b480      	push	{r7}
 8002f88:	b085      	sub	sp, #20
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	60f8      	str	r0, [r7, #12]
 8002f8e:	60b9      	str	r1, [r7, #8]
 8002f90:	607a      	str	r2, [r7, #4]
 8002f92:	603b      	str	r3, [r7, #0]
	switch(sensor){
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	2b03      	cmp	r3, #3
 8002f98:	d059      	beq.n	800304e <addData+0xc8>
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	2b03      	cmp	r3, #3
 8002f9e:	f300 8083 	bgt.w	80030a8 <addData+0x122>
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d003      	beq.n	8002fb0 <addData+0x2a>
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d027      	beq.n	8002ffe <addData+0x78>
			r->s3_humi[r->s1_size] = h;
			r->s3_pres[r->s1_size] = p;
			r->s3_size++;
			break;
	}
}
 8002fae:	e07b      	b.n	80030a8 <addData+0x122>
			if(r->s1_size == r->size){
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f8d3 336c 	ldr.w	r3, [r3, #876]	@ 0x36c
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d06e      	beq.n	800309e <addData+0x118>
			r->s1_temp[r->s1_size] = t;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			r->s1_humi[r->s1_size] = h;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	3218      	adds	r2, #24
 8002fd8:	6839      	ldr	r1, [r7, #0]
 8002fda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			r->s1_pres[r->s1_size] = p;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	3230      	adds	r2, #48	@ 0x30
 8002fe8:	69b9      	ldr	r1, [r7, #24]
 8002fea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		    r->s1_size++;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 8002ff4:	1c5a      	adds	r2, r3, #1
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
			break;
 8002ffc:	e054      	b.n	80030a8 <addData+0x122>
			if(r->s2_size == r->size){
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f8d3 2364 	ldr.w	r2, [r3, #868]	@ 0x364
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f8d3 336c 	ldr.w	r3, [r3, #876]	@ 0x36c
 800300a:	429a      	cmp	r2, r3
 800300c:	d049      	beq.n	80030a2 <addData+0x11c>
			r->s2_temp[r->s1_size] = t;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	3248      	adds	r2, #72	@ 0x48
 8003018:	6879      	ldr	r1, [r7, #4]
 800301a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			r->s2_humi[r->s1_size] = h;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	3260      	adds	r2, #96	@ 0x60
 8003028:	6839      	ldr	r1, [r7, #0]
 800302a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			r->s2_pres[r->s1_size] = p;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	3278      	adds	r2, #120	@ 0x78
 8003038:	69b9      	ldr	r1, [r7, #24]
 800303a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			r->s2_size++;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f8d3 3364 	ldr.w	r3, [r3, #868]	@ 0x364
 8003044:	1c5a      	adds	r2, r3, #1
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 800304c:	e02c      	b.n	80030a8 <addData+0x122>
			if(r->s3_size == r->size){
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f8d3 2368 	ldr.w	r2, [r3, #872]	@ 0x368
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f8d3 336c 	ldr.w	r3, [r3, #876]	@ 0x36c
 800305a:	429a      	cmp	r2, r3
 800305c:	d023      	beq.n	80030a6 <addData+0x120>
			r->s3_temp[r->s1_size] = t;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	3290      	adds	r2, #144	@ 0x90
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			r->s3_humi[r->s1_size] = h;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	32a8      	adds	r2, #168	@ 0xa8
 8003078:	6839      	ldr	r1, [r7, #0]
 800307a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			r->s3_pres[r->s1_size] = p;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f8d3 2360 	ldr.w	r2, [r3, #864]	@ 0x360
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	32c0      	adds	r2, #192	@ 0xc0
 8003088:	69b9      	ldr	r1, [r7, #24]
 800308a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			r->s3_size++;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368
			break;
 800309c:	e004      	b.n	80030a8 <addData+0x122>
				break;
 800309e:	bf00      	nop
 80030a0:	e002      	b.n	80030a8 <addData+0x122>
				break;
 80030a2:	bf00      	nop
 80030a4:	e000      	b.n	80030a8 <addData+0x122>
				break;
 80030a6:	bf00      	nop
}
 80030a8:	bf00      	nop
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bc80      	pop	{r7}
 80030b0:	4770      	bx	lr
	...

080030b4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80030b8:	4b17      	ldr	r3, [pc, #92]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030ba:	4a18      	ldr	r2, [pc, #96]	@ (800311c <MX_SPI1_Init+0x68>)
 80030bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80030be:	4b16      	ldr	r3, [pc, #88]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80030c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80030c6:	4b14      	ldr	r3, [pc, #80]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80030cc:	4b12      	ldr	r3, [pc, #72]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030d2:	4b11      	ldr	r3, [pc, #68]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030da:	2200      	movs	r2, #0
 80030dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80030de:	4b0e      	ldr	r3, [pc, #56]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80030e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030e8:	2210      	movs	r2, #16
 80030ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80030f2:	4b09      	ldr	r3, [pc, #36]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030f8:	4b07      	ldr	r3, [pc, #28]	@ (8003118 <MX_SPI1_Init+0x64>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80030fe:	4b06      	ldr	r3, [pc, #24]	@ (8003118 <MX_SPI1_Init+0x64>)
 8003100:	220a      	movs	r2, #10
 8003102:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003104:	4804      	ldr	r0, [pc, #16]	@ (8003118 <MX_SPI1_Init+0x64>)
 8003106:	f002 fe2d 	bl	8005d64 <HAL_SPI_Init>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003110:	f7ff fef5 	bl	8002efe <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003114:	bf00      	nop
 8003116:	bd80      	pop	{r7, pc}
 8003118:	20001e9c 	.word	0x20001e9c
 800311c:	40013000 	.word	0x40013000

08003120 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003128:	f107 0310 	add.w	r3, r7, #16
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	605a      	str	r2, [r3, #4]
 8003132:	609a      	str	r2, [r3, #8]
 8003134:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a1b      	ldr	r2, [pc, #108]	@ (80031a8 <HAL_SPI_MspInit+0x88>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d12f      	bne.n	80031a0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003140:	4b1a      	ldr	r3, [pc, #104]	@ (80031ac <HAL_SPI_MspInit+0x8c>)
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	4a19      	ldr	r2, [pc, #100]	@ (80031ac <HAL_SPI_MspInit+0x8c>)
 8003146:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800314a:	6193      	str	r3, [r2, #24]
 800314c:	4b17      	ldr	r3, [pc, #92]	@ (80031ac <HAL_SPI_MspInit+0x8c>)
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003158:	4b14      	ldr	r3, [pc, #80]	@ (80031ac <HAL_SPI_MspInit+0x8c>)
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	4a13      	ldr	r2, [pc, #76]	@ (80031ac <HAL_SPI_MspInit+0x8c>)
 800315e:	f043 0304 	orr.w	r3, r3, #4
 8003162:	6193      	str	r3, [r2, #24]
 8003164:	4b11      	ldr	r3, [pc, #68]	@ (80031ac <HAL_SPI_MspInit+0x8c>)
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	f003 0304 	and.w	r3, r3, #4
 800316c:	60bb      	str	r3, [r7, #8]
 800316e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003170:	23a0      	movs	r3, #160	@ 0xa0
 8003172:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003174:	2302      	movs	r3, #2
 8003176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003178:	2303      	movs	r3, #3
 800317a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800317c:	f107 0310 	add.w	r3, r7, #16
 8003180:	4619      	mov	r1, r3
 8003182:	480b      	ldr	r0, [pc, #44]	@ (80031b0 <HAL_SPI_MspInit+0x90>)
 8003184:	f000 fae8 	bl	8003758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003188:	2340      	movs	r3, #64	@ 0x40
 800318a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800318c:	2300      	movs	r3, #0
 800318e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003190:	2300      	movs	r3, #0
 8003192:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003194:	f107 0310 	add.w	r3, r7, #16
 8003198:	4619      	mov	r1, r3
 800319a:	4805      	ldr	r0, [pc, #20]	@ (80031b0 <HAL_SPI_MspInit+0x90>)
 800319c:	f000 fadc 	bl	8003758 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80031a0:	bf00      	nop
 80031a2:	3720      	adds	r7, #32
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40013000 	.word	0x40013000
 80031ac:	40021000 	.word	0x40021000
 80031b0:	40010800 	.word	0x40010800

080031b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80031ba:	4b15      	ldr	r3, [pc, #84]	@ (8003210 <HAL_MspInit+0x5c>)
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	4a14      	ldr	r2, [pc, #80]	@ (8003210 <HAL_MspInit+0x5c>)
 80031c0:	f043 0301 	orr.w	r3, r3, #1
 80031c4:	6193      	str	r3, [r2, #24]
 80031c6:	4b12      	ldr	r3, [pc, #72]	@ (8003210 <HAL_MspInit+0x5c>)
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	60bb      	str	r3, [r7, #8]
 80031d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003210 <HAL_MspInit+0x5c>)
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	4a0e      	ldr	r2, [pc, #56]	@ (8003210 <HAL_MspInit+0x5c>)
 80031d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031dc:	61d3      	str	r3, [r2, #28]
 80031de:	4b0c      	ldr	r3, [pc, #48]	@ (8003210 <HAL_MspInit+0x5c>)
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031e6:	607b      	str	r3, [r7, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80031ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003214 <HAL_MspInit+0x60>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80031f6:	60fb      	str	r3, [r7, #12]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	4a04      	ldr	r2, [pc, #16]	@ (8003214 <HAL_MspInit+0x60>)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003206:	bf00      	nop
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	bc80      	pop	{r7}
 800320e:	4770      	bx	lr
 8003210:	40021000 	.word	0x40021000
 8003214:	40010000 	.word	0x40010000

08003218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800321c:	bf00      	nop
 800321e:	e7fd      	b.n	800321c <NMI_Handler+0x4>

08003220 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003224:	bf00      	nop
 8003226:	e7fd      	b.n	8003224 <HardFault_Handler+0x4>

08003228 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800322c:	bf00      	nop
 800322e:	e7fd      	b.n	800322c <MemManage_Handler+0x4>

08003230 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003234:	bf00      	nop
 8003236:	e7fd      	b.n	8003234 <BusFault_Handler+0x4>

08003238 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800323c:	bf00      	nop
 800323e:	e7fd      	b.n	800323c <UsageFault_Handler+0x4>

08003240 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003244:	bf00      	nop
 8003246:	46bd      	mov	sp, r7
 8003248:	bc80      	pop	{r7}
 800324a:	4770      	bx	lr

0800324c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003250:	bf00      	nop
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800325c:	bf00      	nop
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr

08003264 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003268:	f000 f928 	bl	80034bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800326c:	bf00      	nop
 800326e:	bd80      	pop	{r7, pc}

08003270 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8003274:	2002      	movs	r0, #2
 8003276:	f000 fc23 	bl	8003ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003288:	4a14      	ldr	r2, [pc, #80]	@ (80032dc <_sbrk+0x5c>)
 800328a:	4b15      	ldr	r3, [pc, #84]	@ (80032e0 <_sbrk+0x60>)
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003294:	4b13      	ldr	r3, [pc, #76]	@ (80032e4 <_sbrk+0x64>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d102      	bne.n	80032a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800329c:	4b11      	ldr	r3, [pc, #68]	@ (80032e4 <_sbrk+0x64>)
 800329e:	4a12      	ldr	r2, [pc, #72]	@ (80032e8 <_sbrk+0x68>)
 80032a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032a2:	4b10      	ldr	r3, [pc, #64]	@ (80032e4 <_sbrk+0x64>)
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4413      	add	r3, r2
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d207      	bcs.n	80032c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032b0:	f003 fcc2 	bl	8006c38 <__errno>
 80032b4:	4603      	mov	r3, r0
 80032b6:	220c      	movs	r2, #12
 80032b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ba:	f04f 33ff 	mov.w	r3, #4294967295
 80032be:	e009      	b.n	80032d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032c0:	4b08      	ldr	r3, [pc, #32]	@ (80032e4 <_sbrk+0x64>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032c6:	4b07      	ldr	r3, [pc, #28]	@ (80032e4 <_sbrk+0x64>)
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4413      	add	r3, r2
 80032ce:	4a05      	ldr	r2, [pc, #20]	@ (80032e4 <_sbrk+0x64>)
 80032d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032d2:	68fb      	ldr	r3, [r7, #12]
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3718      	adds	r7, #24
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20005000 	.word	0x20005000
 80032e0:	00000400 	.word	0x00000400
 80032e4:	20001ef4 	.word	0x20001ef4
 80032e8:	20002090 	.word	0x20002090

080032ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032f0:	bf00      	nop
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80032fc:	4b11      	ldr	r3, [pc, #68]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 80032fe:	4a12      	ldr	r2, [pc, #72]	@ (8003348 <MX_USART1_UART_Init+0x50>)
 8003300:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003302:	4b10      	ldr	r3, [pc, #64]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 8003304:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003308:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800330a:	4b0e      	ldr	r3, [pc, #56]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 800330c:	2200      	movs	r2, #0
 800330e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003310:	4b0c      	ldr	r3, [pc, #48]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 8003312:	2200      	movs	r2, #0
 8003314:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003316:	4b0b      	ldr	r3, [pc, #44]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 8003318:	2200      	movs	r2, #0
 800331a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800331c:	4b09      	ldr	r3, [pc, #36]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 800331e:	220c      	movs	r2, #12
 8003320:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003322:	4b08      	ldr	r3, [pc, #32]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 8003324:	2200      	movs	r2, #0
 8003326:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003328:	4b06      	ldr	r3, [pc, #24]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 800332a:	2200      	movs	r2, #0
 800332c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800332e:	4805      	ldr	r0, [pc, #20]	@ (8003344 <MX_USART1_UART_Init+0x4c>)
 8003330:	f003 f94f 	bl	80065d2 <HAL_UART_Init>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800333a:	f7ff fde0 	bl	8002efe <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800333e:	bf00      	nop
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20001ef8 	.word	0x20001ef8
 8003348:	40013800 	.word	0x40013800

0800334c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003354:	f107 0310 	add.w	r3, r7, #16
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	605a      	str	r2, [r3, #4]
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a1c      	ldr	r2, [pc, #112]	@ (80033d8 <HAL_UART_MspInit+0x8c>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d131      	bne.n	80033d0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800336c:	4b1b      	ldr	r3, [pc, #108]	@ (80033dc <HAL_UART_MspInit+0x90>)
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	4a1a      	ldr	r2, [pc, #104]	@ (80033dc <HAL_UART_MspInit+0x90>)
 8003372:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003376:	6193      	str	r3, [r2, #24]
 8003378:	4b18      	ldr	r3, [pc, #96]	@ (80033dc <HAL_UART_MspInit+0x90>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003380:	60fb      	str	r3, [r7, #12]
 8003382:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003384:	4b15      	ldr	r3, [pc, #84]	@ (80033dc <HAL_UART_MspInit+0x90>)
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	4a14      	ldr	r2, [pc, #80]	@ (80033dc <HAL_UART_MspInit+0x90>)
 800338a:	f043 0304 	orr.w	r3, r3, #4
 800338e:	6193      	str	r3, [r2, #24]
 8003390:	4b12      	ldr	r3, [pc, #72]	@ (80033dc <HAL_UART_MspInit+0x90>)
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	60bb      	str	r3, [r7, #8]
 800339a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    */
    GPIO_InitStruct.Pin = ESP_01S_TX_Pin;
 800339c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a2:	2302      	movs	r3, #2
 80033a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033a6:	2303      	movs	r3, #3
 80033a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ESP_01S_TX_GPIO_Port, &GPIO_InitStruct);
 80033aa:	f107 0310 	add.w	r3, r7, #16
 80033ae:	4619      	mov	r1, r3
 80033b0:	480b      	ldr	r0, [pc, #44]	@ (80033e0 <HAL_UART_MspInit+0x94>)
 80033b2:	f000 f9d1 	bl	8003758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ESP_01S_RX_Pin|RTC_ALARM_Pin;
 80033b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80033ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033bc:	2300      	movs	r3, #0
 80033be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c0:	2300      	movs	r3, #0
 80033c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033c4:	f107 0310 	add.w	r3, r7, #16
 80033c8:	4619      	mov	r1, r3
 80033ca:	4805      	ldr	r0, [pc, #20]	@ (80033e0 <HAL_UART_MspInit+0x94>)
 80033cc:	f000 f9c4 	bl	8003758 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80033d0:	bf00      	nop
 80033d2:	3720      	adds	r7, #32
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40013800 	.word	0x40013800
 80033dc:	40021000 	.word	0x40021000
 80033e0:	40010800 	.word	0x40010800

080033e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033e4:	f7ff ff82 	bl	80032ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033e8:	480b      	ldr	r0, [pc, #44]	@ (8003418 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80033ea:	490c      	ldr	r1, [pc, #48]	@ (800341c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80033ec:	4a0c      	ldr	r2, [pc, #48]	@ (8003420 <LoopFillZerobss+0x16>)
  movs r3, #0
 80033ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033f0:	e002      	b.n	80033f8 <LoopCopyDataInit>

080033f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033f6:	3304      	adds	r3, #4

080033f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033fc:	d3f9      	bcc.n	80033f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033fe:	4a09      	ldr	r2, [pc, #36]	@ (8003424 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003400:	4c09      	ldr	r4, [pc, #36]	@ (8003428 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003404:	e001      	b.n	800340a <LoopFillZerobss>

08003406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003408:	3204      	adds	r2, #4

0800340a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800340a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800340c:	d3fb      	bcc.n	8003406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800340e:	f003 fc19 	bl	8006c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003412:	f7ff fbe9 	bl	8002be8 <main>
  bx lr
 8003416:	4770      	bx	lr
  ldr r0, =_sdata
 8003418:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800341c:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8003420:	080082d0 	.word	0x080082d0
  ldr r2, =_sbss
 8003424:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8003428:	2000208c 	.word	0x2000208c

0800342c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800342c:	e7fe      	b.n	800342c <ADC1_2_IRQHandler>
	...

08003430 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003434:	4b08      	ldr	r3, [pc, #32]	@ (8003458 <HAL_Init+0x28>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a07      	ldr	r2, [pc, #28]	@ (8003458 <HAL_Init+0x28>)
 800343a:	f043 0310 	orr.w	r3, r3, #16
 800343e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003440:	2003      	movs	r0, #3
 8003442:	f000 f947 	bl	80036d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003446:	200f      	movs	r0, #15
 8003448:	f000 f808 	bl	800345c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800344c:	f7ff feb2 	bl	80031b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	40022000 	.word	0x40022000

0800345c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003464:	4b12      	ldr	r3, [pc, #72]	@ (80034b0 <HAL_InitTick+0x54>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	4b12      	ldr	r3, [pc, #72]	@ (80034b4 <HAL_InitTick+0x58>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	4619      	mov	r1, r3
 800346e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003472:	fbb3 f3f1 	udiv	r3, r3, r1
 8003476:	fbb2 f3f3 	udiv	r3, r2, r3
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f95f 	bl	800373e <HAL_SYSTICK_Config>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e00e      	b.n	80034a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b0f      	cmp	r3, #15
 800348e:	d80a      	bhi.n	80034a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003490:	2200      	movs	r2, #0
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	f04f 30ff 	mov.w	r0, #4294967295
 8003498:	f000 f927 	bl	80036ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800349c:	4a06      	ldr	r2, [pc, #24]	@ (80034b8 <HAL_InitTick+0x5c>)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
 80034a4:	e000      	b.n	80034a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	20000078 	.word	0x20000078
 80034b4:	20000080 	.word	0x20000080
 80034b8:	2000007c 	.word	0x2000007c

080034bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034c0:	4b05      	ldr	r3, [pc, #20]	@ (80034d8 <HAL_IncTick+0x1c>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	461a      	mov	r2, r3
 80034c6:	4b05      	ldr	r3, [pc, #20]	@ (80034dc <HAL_IncTick+0x20>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4413      	add	r3, r2
 80034cc:	4a03      	ldr	r2, [pc, #12]	@ (80034dc <HAL_IncTick+0x20>)
 80034ce:	6013      	str	r3, [r2, #0]
}
 80034d0:	bf00      	nop
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bc80      	pop	{r7}
 80034d6:	4770      	bx	lr
 80034d8:	20000080 	.word	0x20000080
 80034dc:	20001f40 	.word	0x20001f40

080034e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  return uwTick;
 80034e4:	4b02      	ldr	r3, [pc, #8]	@ (80034f0 <HAL_GetTick+0x10>)
 80034e6:	681b      	ldr	r3, [r3, #0]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr
 80034f0:	20001f40 	.word	0x20001f40

080034f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034fc:	f7ff fff0 	bl	80034e0 <HAL_GetTick>
 8003500:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350c:	d005      	beq.n	800351a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800350e:	4b0a      	ldr	r3, [pc, #40]	@ (8003538 <HAL_Delay+0x44>)
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	461a      	mov	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4413      	add	r3, r2
 8003518:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800351a:	bf00      	nop
 800351c:	f7ff ffe0 	bl	80034e0 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	429a      	cmp	r2, r3
 800352a:	d8f7      	bhi.n	800351c <HAL_Delay+0x28>
  {
  }
}
 800352c:	bf00      	nop
 800352e:	bf00      	nop
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	20000080 	.word	0x20000080

0800353c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800354c:	4b0c      	ldr	r3, [pc, #48]	@ (8003580 <__NVIC_SetPriorityGrouping+0x44>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003552:	68ba      	ldr	r2, [r7, #8]
 8003554:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003558:	4013      	ands	r3, r2
 800355a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003564:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003568:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800356c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800356e:	4a04      	ldr	r2, [pc, #16]	@ (8003580 <__NVIC_SetPriorityGrouping+0x44>)
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	60d3      	str	r3, [r2, #12]
}
 8003574:	bf00      	nop
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	bc80      	pop	{r7}
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	e000ed00 	.word	0xe000ed00

08003584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003588:	4b04      	ldr	r3, [pc, #16]	@ (800359c <__NVIC_GetPriorityGrouping+0x18>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	0a1b      	lsrs	r3, r3, #8
 800358e:	f003 0307 	and.w	r3, r3, #7
}
 8003592:	4618      	mov	r0, r3
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	e000ed00 	.word	0xe000ed00

080035a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	db0b      	blt.n	80035ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035b2:	79fb      	ldrb	r3, [r7, #7]
 80035b4:	f003 021f 	and.w	r2, r3, #31
 80035b8:	4906      	ldr	r1, [pc, #24]	@ (80035d4 <__NVIC_EnableIRQ+0x34>)
 80035ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035be:	095b      	lsrs	r3, r3, #5
 80035c0:	2001      	movs	r0, #1
 80035c2:	fa00 f202 	lsl.w	r2, r0, r2
 80035c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr
 80035d4:	e000e100 	.word	0xe000e100

080035d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	6039      	str	r1, [r7, #0]
 80035e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	db0a      	blt.n	8003602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	b2da      	uxtb	r2, r3
 80035f0:	490c      	ldr	r1, [pc, #48]	@ (8003624 <__NVIC_SetPriority+0x4c>)
 80035f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f6:	0112      	lsls	r2, r2, #4
 80035f8:	b2d2      	uxtb	r2, r2
 80035fa:	440b      	add	r3, r1
 80035fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003600:	e00a      	b.n	8003618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	b2da      	uxtb	r2, r3
 8003606:	4908      	ldr	r1, [pc, #32]	@ (8003628 <__NVIC_SetPriority+0x50>)
 8003608:	79fb      	ldrb	r3, [r7, #7]
 800360a:	f003 030f 	and.w	r3, r3, #15
 800360e:	3b04      	subs	r3, #4
 8003610:	0112      	lsls	r2, r2, #4
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	440b      	add	r3, r1
 8003616:	761a      	strb	r2, [r3, #24]
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	bc80      	pop	{r7}
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	e000e100 	.word	0xe000e100
 8003628:	e000ed00 	.word	0xe000ed00

0800362c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800362c:	b480      	push	{r7}
 800362e:	b089      	sub	sp, #36	@ 0x24
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 0307 	and.w	r3, r3, #7
 800363e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	f1c3 0307 	rsb	r3, r3, #7
 8003646:	2b04      	cmp	r3, #4
 8003648:	bf28      	it	cs
 800364a:	2304      	movcs	r3, #4
 800364c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3304      	adds	r3, #4
 8003652:	2b06      	cmp	r3, #6
 8003654:	d902      	bls.n	800365c <NVIC_EncodePriority+0x30>
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	3b03      	subs	r3, #3
 800365a:	e000      	b.n	800365e <NVIC_EncodePriority+0x32>
 800365c:	2300      	movs	r3, #0
 800365e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003660:	f04f 32ff 	mov.w	r2, #4294967295
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43da      	mvns	r2, r3
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	401a      	ands	r2, r3
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003674:	f04f 31ff 	mov.w	r1, #4294967295
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	fa01 f303 	lsl.w	r3, r1, r3
 800367e:	43d9      	mvns	r1, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003684:	4313      	orrs	r3, r2
         );
}
 8003686:	4618      	mov	r0, r3
 8003688:	3724      	adds	r7, #36	@ 0x24
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3b01      	subs	r3, #1
 800369c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036a0:	d301      	bcc.n	80036a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036a2:	2301      	movs	r3, #1
 80036a4:	e00f      	b.n	80036c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036a6:	4a0a      	ldr	r2, [pc, #40]	@ (80036d0 <SysTick_Config+0x40>)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036ae:	210f      	movs	r1, #15
 80036b0:	f04f 30ff 	mov.w	r0, #4294967295
 80036b4:	f7ff ff90 	bl	80035d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036b8:	4b05      	ldr	r3, [pc, #20]	@ (80036d0 <SysTick_Config+0x40>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036be:	4b04      	ldr	r3, [pc, #16]	@ (80036d0 <SysTick_Config+0x40>)
 80036c0:	2207      	movs	r2, #7
 80036c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3708      	adds	r7, #8
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	e000e010 	.word	0xe000e010

080036d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7ff ff2d 	bl	800353c <__NVIC_SetPriorityGrouping>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b086      	sub	sp, #24
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	4603      	mov	r3, r0
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036f8:	2300      	movs	r3, #0
 80036fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036fc:	f7ff ff42 	bl	8003584 <__NVIC_GetPriorityGrouping>
 8003700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	68b9      	ldr	r1, [r7, #8]
 8003706:	6978      	ldr	r0, [r7, #20]
 8003708:	f7ff ff90 	bl	800362c <NVIC_EncodePriority>
 800370c:	4602      	mov	r2, r0
 800370e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003712:	4611      	mov	r1, r2
 8003714:	4618      	mov	r0, r3
 8003716:	f7ff ff5f 	bl	80035d8 <__NVIC_SetPriority>
}
 800371a:	bf00      	nop
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b082      	sub	sp, #8
 8003726:	af00      	add	r7, sp, #0
 8003728:	4603      	mov	r3, r0
 800372a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800372c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff ff35 	bl	80035a0 <__NVIC_EnableIRQ>
}
 8003736:	bf00      	nop
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7ff ffa2 	bl	8003690 <SysTick_Config>
 800374c:	4603      	mov	r3, r0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
	...

08003758 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003758:	b480      	push	{r7}
 800375a:	b08b      	sub	sp, #44	@ 0x2c
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003762:	2300      	movs	r3, #0
 8003764:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003766:	2300      	movs	r3, #0
 8003768:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800376a:	e169      	b.n	8003a40 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800376c:	2201      	movs	r2, #1
 800376e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	69fa      	ldr	r2, [r7, #28]
 800377c:	4013      	ands	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	429a      	cmp	r2, r3
 8003786:	f040 8158 	bne.w	8003a3a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	4a9a      	ldr	r2, [pc, #616]	@ (80039f8 <HAL_GPIO_Init+0x2a0>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d05e      	beq.n	8003852 <HAL_GPIO_Init+0xfa>
 8003794:	4a98      	ldr	r2, [pc, #608]	@ (80039f8 <HAL_GPIO_Init+0x2a0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d875      	bhi.n	8003886 <HAL_GPIO_Init+0x12e>
 800379a:	4a98      	ldr	r2, [pc, #608]	@ (80039fc <HAL_GPIO_Init+0x2a4>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d058      	beq.n	8003852 <HAL_GPIO_Init+0xfa>
 80037a0:	4a96      	ldr	r2, [pc, #600]	@ (80039fc <HAL_GPIO_Init+0x2a4>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d86f      	bhi.n	8003886 <HAL_GPIO_Init+0x12e>
 80037a6:	4a96      	ldr	r2, [pc, #600]	@ (8003a00 <HAL_GPIO_Init+0x2a8>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d052      	beq.n	8003852 <HAL_GPIO_Init+0xfa>
 80037ac:	4a94      	ldr	r2, [pc, #592]	@ (8003a00 <HAL_GPIO_Init+0x2a8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d869      	bhi.n	8003886 <HAL_GPIO_Init+0x12e>
 80037b2:	4a94      	ldr	r2, [pc, #592]	@ (8003a04 <HAL_GPIO_Init+0x2ac>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d04c      	beq.n	8003852 <HAL_GPIO_Init+0xfa>
 80037b8:	4a92      	ldr	r2, [pc, #584]	@ (8003a04 <HAL_GPIO_Init+0x2ac>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d863      	bhi.n	8003886 <HAL_GPIO_Init+0x12e>
 80037be:	4a92      	ldr	r2, [pc, #584]	@ (8003a08 <HAL_GPIO_Init+0x2b0>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d046      	beq.n	8003852 <HAL_GPIO_Init+0xfa>
 80037c4:	4a90      	ldr	r2, [pc, #576]	@ (8003a08 <HAL_GPIO_Init+0x2b0>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d85d      	bhi.n	8003886 <HAL_GPIO_Init+0x12e>
 80037ca:	2b12      	cmp	r3, #18
 80037cc:	d82a      	bhi.n	8003824 <HAL_GPIO_Init+0xcc>
 80037ce:	2b12      	cmp	r3, #18
 80037d0:	d859      	bhi.n	8003886 <HAL_GPIO_Init+0x12e>
 80037d2:	a201      	add	r2, pc, #4	@ (adr r2, 80037d8 <HAL_GPIO_Init+0x80>)
 80037d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d8:	08003853 	.word	0x08003853
 80037dc:	0800382d 	.word	0x0800382d
 80037e0:	0800383f 	.word	0x0800383f
 80037e4:	08003881 	.word	0x08003881
 80037e8:	08003887 	.word	0x08003887
 80037ec:	08003887 	.word	0x08003887
 80037f0:	08003887 	.word	0x08003887
 80037f4:	08003887 	.word	0x08003887
 80037f8:	08003887 	.word	0x08003887
 80037fc:	08003887 	.word	0x08003887
 8003800:	08003887 	.word	0x08003887
 8003804:	08003887 	.word	0x08003887
 8003808:	08003887 	.word	0x08003887
 800380c:	08003887 	.word	0x08003887
 8003810:	08003887 	.word	0x08003887
 8003814:	08003887 	.word	0x08003887
 8003818:	08003887 	.word	0x08003887
 800381c:	08003835 	.word	0x08003835
 8003820:	08003849 	.word	0x08003849
 8003824:	4a79      	ldr	r2, [pc, #484]	@ (8003a0c <HAL_GPIO_Init+0x2b4>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d013      	beq.n	8003852 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800382a:	e02c      	b.n	8003886 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	623b      	str	r3, [r7, #32]
          break;
 8003832:	e029      	b.n	8003888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	3304      	adds	r3, #4
 800383a:	623b      	str	r3, [r7, #32]
          break;
 800383c:	e024      	b.n	8003888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	3308      	adds	r3, #8
 8003844:	623b      	str	r3, [r7, #32]
          break;
 8003846:	e01f      	b.n	8003888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	330c      	adds	r3, #12
 800384e:	623b      	str	r3, [r7, #32]
          break;
 8003850:	e01a      	b.n	8003888 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d102      	bne.n	8003860 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800385a:	2304      	movs	r3, #4
 800385c:	623b      	str	r3, [r7, #32]
          break;
 800385e:	e013      	b.n	8003888 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d105      	bne.n	8003874 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003868:	2308      	movs	r3, #8
 800386a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	69fa      	ldr	r2, [r7, #28]
 8003870:	611a      	str	r2, [r3, #16]
          break;
 8003872:	e009      	b.n	8003888 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003874:	2308      	movs	r3, #8
 8003876:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	69fa      	ldr	r2, [r7, #28]
 800387c:	615a      	str	r2, [r3, #20]
          break;
 800387e:	e003      	b.n	8003888 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003880:	2300      	movs	r3, #0
 8003882:	623b      	str	r3, [r7, #32]
          break;
 8003884:	e000      	b.n	8003888 <HAL_GPIO_Init+0x130>
          break;
 8003886:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	2bff      	cmp	r3, #255	@ 0xff
 800388c:	d801      	bhi.n	8003892 <HAL_GPIO_Init+0x13a>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	e001      	b.n	8003896 <HAL_GPIO_Init+0x13e>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	3304      	adds	r3, #4
 8003896:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	2bff      	cmp	r3, #255	@ 0xff
 800389c:	d802      	bhi.n	80038a4 <HAL_GPIO_Init+0x14c>
 800389e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	e002      	b.n	80038aa <HAL_GPIO_Init+0x152>
 80038a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a6:	3b08      	subs	r3, #8
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	210f      	movs	r1, #15
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	fa01 f303 	lsl.w	r3, r1, r3
 80038b8:	43db      	mvns	r3, r3
 80038ba:	401a      	ands	r2, r3
 80038bc:	6a39      	ldr	r1, [r7, #32]
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	fa01 f303 	lsl.w	r3, r1, r3
 80038c4:	431a      	orrs	r2, r3
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 80b1 	beq.w	8003a3a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80038d8:	4b4d      	ldr	r3, [pc, #308]	@ (8003a10 <HAL_GPIO_Init+0x2b8>)
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	4a4c      	ldr	r2, [pc, #304]	@ (8003a10 <HAL_GPIO_Init+0x2b8>)
 80038de:	f043 0301 	orr.w	r3, r3, #1
 80038e2:	6193      	str	r3, [r2, #24]
 80038e4:	4b4a      	ldr	r3, [pc, #296]	@ (8003a10 <HAL_GPIO_Init+0x2b8>)
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	60bb      	str	r3, [r7, #8]
 80038ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80038f0:	4a48      	ldr	r2, [pc, #288]	@ (8003a14 <HAL_GPIO_Init+0x2bc>)
 80038f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f4:	089b      	lsrs	r3, r3, #2
 80038f6:	3302      	adds	r3, #2
 80038f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80038fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003900:	f003 0303 	and.w	r3, r3, #3
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	220f      	movs	r2, #15
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	43db      	mvns	r3, r3
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	4013      	ands	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a40      	ldr	r2, [pc, #256]	@ (8003a18 <HAL_GPIO_Init+0x2c0>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d013      	beq.n	8003944 <HAL_GPIO_Init+0x1ec>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a3f      	ldr	r2, [pc, #252]	@ (8003a1c <HAL_GPIO_Init+0x2c4>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d00d      	beq.n	8003940 <HAL_GPIO_Init+0x1e8>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a3e      	ldr	r2, [pc, #248]	@ (8003a20 <HAL_GPIO_Init+0x2c8>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d007      	beq.n	800393c <HAL_GPIO_Init+0x1e4>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a3d      	ldr	r2, [pc, #244]	@ (8003a24 <HAL_GPIO_Init+0x2cc>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d101      	bne.n	8003938 <HAL_GPIO_Init+0x1e0>
 8003934:	2303      	movs	r3, #3
 8003936:	e006      	b.n	8003946 <HAL_GPIO_Init+0x1ee>
 8003938:	2304      	movs	r3, #4
 800393a:	e004      	b.n	8003946 <HAL_GPIO_Init+0x1ee>
 800393c:	2302      	movs	r3, #2
 800393e:	e002      	b.n	8003946 <HAL_GPIO_Init+0x1ee>
 8003940:	2301      	movs	r3, #1
 8003942:	e000      	b.n	8003946 <HAL_GPIO_Init+0x1ee>
 8003944:	2300      	movs	r3, #0
 8003946:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003948:	f002 0203 	and.w	r2, r2, #3
 800394c:	0092      	lsls	r2, r2, #2
 800394e:	4093      	lsls	r3, r2
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	4313      	orrs	r3, r2
 8003954:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003956:	492f      	ldr	r1, [pc, #188]	@ (8003a14 <HAL_GPIO_Init+0x2bc>)
 8003958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395a:	089b      	lsrs	r3, r3, #2
 800395c:	3302      	adds	r3, #2
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d006      	beq.n	800397e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003970:	4b2d      	ldr	r3, [pc, #180]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 8003972:	689a      	ldr	r2, [r3, #8]
 8003974:	492c      	ldr	r1, [pc, #176]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	4313      	orrs	r3, r2
 800397a:	608b      	str	r3, [r1, #8]
 800397c:	e006      	b.n	800398c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800397e:	4b2a      	ldr	r3, [pc, #168]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 8003980:	689a      	ldr	r2, [r3, #8]
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	43db      	mvns	r3, r3
 8003986:	4928      	ldr	r1, [pc, #160]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 8003988:	4013      	ands	r3, r2
 800398a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d006      	beq.n	80039a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003998:	4b23      	ldr	r3, [pc, #140]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 800399a:	68da      	ldr	r2, [r3, #12]
 800399c:	4922      	ldr	r1, [pc, #136]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	60cb      	str	r3, [r1, #12]
 80039a4:	e006      	b.n	80039b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039a6:	4b20      	ldr	r3, [pc, #128]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	43db      	mvns	r3, r3
 80039ae:	491e      	ldr	r1, [pc, #120]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d006      	beq.n	80039ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80039c0:	4b19      	ldr	r3, [pc, #100]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	4918      	ldr	r1, [pc, #96]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	604b      	str	r3, [r1, #4]
 80039cc:	e006      	b.n	80039dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80039ce:	4b16      	ldr	r3, [pc, #88]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	43db      	mvns	r3, r3
 80039d6:	4914      	ldr	r1, [pc, #80]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 80039d8:	4013      	ands	r3, r2
 80039da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d021      	beq.n	8003a2c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80039e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	490e      	ldr	r1, [pc, #56]	@ (8003a28 <HAL_GPIO_Init+0x2d0>)
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	600b      	str	r3, [r1, #0]
 80039f4:	e021      	b.n	8003a3a <HAL_GPIO_Init+0x2e2>
 80039f6:	bf00      	nop
 80039f8:	10320000 	.word	0x10320000
 80039fc:	10310000 	.word	0x10310000
 8003a00:	10220000 	.word	0x10220000
 8003a04:	10210000 	.word	0x10210000
 8003a08:	10120000 	.word	0x10120000
 8003a0c:	10110000 	.word	0x10110000
 8003a10:	40021000 	.word	0x40021000
 8003a14:	40010000 	.word	0x40010000
 8003a18:	40010800 	.word	0x40010800
 8003a1c:	40010c00 	.word	0x40010c00
 8003a20:	40011000 	.word	0x40011000
 8003a24:	40011400 	.word	0x40011400
 8003a28:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a5c <HAL_GPIO_Init+0x304>)
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	43db      	mvns	r3, r3
 8003a34:	4909      	ldr	r1, [pc, #36]	@ (8003a5c <HAL_GPIO_Init+0x304>)
 8003a36:	4013      	ands	r3, r2
 8003a38:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a46:	fa22 f303 	lsr.w	r3, r2, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f47f ae8e 	bne.w	800376c <HAL_GPIO_Init+0x14>
  }
}
 8003a50:	bf00      	nop
 8003a52:	bf00      	nop
 8003a54:	372c      	adds	r7, #44	@ 0x2c
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr
 8003a5c:	40010400 	.word	0x40010400

08003a60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b085      	sub	sp, #20
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	887b      	ldrh	r3, [r7, #2]
 8003a72:	4013      	ands	r3, r2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d002      	beq.n	8003a7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
 8003a7c:	e001      	b.n	8003a82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3714      	adds	r7, #20
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bc80      	pop	{r7}
 8003a8c:	4770      	bx	lr

08003a8e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a8e:	b480      	push	{r7}
 8003a90:	b083      	sub	sp, #12
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
 8003a96:	460b      	mov	r3, r1
 8003a98:	807b      	strh	r3, [r7, #2]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a9e:	787b      	ldrb	r3, [r7, #1]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aa4:	887a      	ldrh	r2, [r7, #2]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003aaa:	e003      	b.n	8003ab4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003aac:	887b      	ldrh	r3, [r7, #2]
 8003aae:	041a      	lsls	r2, r3, #16
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	611a      	str	r2, [r3, #16]
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr
	...

08003ac0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003aca:	4b08      	ldr	r3, [pc, #32]	@ (8003aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003acc:	695a      	ldr	r2, [r3, #20]
 8003ace:	88fb      	ldrh	r3, [r7, #6]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d006      	beq.n	8003ae4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ad6:	4a05      	ldr	r2, [pc, #20]	@ (8003aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ad8:	88fb      	ldrh	r3, [r7, #6]
 8003ada:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003adc:	88fb      	ldrh	r3, [r7, #6]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 f806 	bl	8003af0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ae4:	bf00      	nop
 8003ae6:	3708      	adds	r7, #8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40010400 	.word	0x40010400

08003af0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	4603      	mov	r3, r0
 8003af8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bc80      	pop	{r7}
 8003b02:	4770      	bx	lr

08003b04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e12b      	b.n	8003d6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d106      	bne.n	8003b30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7fe fef4 	bl	8002918 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2224      	movs	r2, #36	@ 0x24
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0201 	bic.w	r2, r2, #1
 8003b46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b68:	f002 f8b6 	bl	8005cd8 <HAL_RCC_GetPCLK1Freq>
 8003b6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	4a81      	ldr	r2, [pc, #516]	@ (8003d78 <HAL_I2C_Init+0x274>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d807      	bhi.n	8003b88 <HAL_I2C_Init+0x84>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	4a80      	ldr	r2, [pc, #512]	@ (8003d7c <HAL_I2C_Init+0x278>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	bf94      	ite	ls
 8003b80:	2301      	movls	r3, #1
 8003b82:	2300      	movhi	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	e006      	b.n	8003b96 <HAL_I2C_Init+0x92>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	4a7d      	ldr	r2, [pc, #500]	@ (8003d80 <HAL_I2C_Init+0x27c>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	bf94      	ite	ls
 8003b90:	2301      	movls	r3, #1
 8003b92:	2300      	movhi	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e0e7      	b.n	8003d6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	4a78      	ldr	r2, [pc, #480]	@ (8003d84 <HAL_I2C_Init+0x280>)
 8003ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba6:	0c9b      	lsrs	r3, r3, #18
 8003ba8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	4a6a      	ldr	r2, [pc, #424]	@ (8003d78 <HAL_I2C_Init+0x274>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d802      	bhi.n	8003bd8 <HAL_I2C_Init+0xd4>
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	e009      	b.n	8003bec <HAL_I2C_Init+0xe8>
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bde:	fb02 f303 	mul.w	r3, r2, r3
 8003be2:	4a69      	ldr	r2, [pc, #420]	@ (8003d88 <HAL_I2C_Init+0x284>)
 8003be4:	fba2 2303 	umull	r2, r3, r2, r3
 8003be8:	099b      	lsrs	r3, r3, #6
 8003bea:	3301      	adds	r3, #1
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6812      	ldr	r2, [r2, #0]
 8003bf0:	430b      	orrs	r3, r1
 8003bf2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003bfe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	495c      	ldr	r1, [pc, #368]	@ (8003d78 <HAL_I2C_Init+0x274>)
 8003c08:	428b      	cmp	r3, r1
 8003c0a:	d819      	bhi.n	8003c40 <HAL_I2C_Init+0x13c>
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	1e59      	subs	r1, r3, #1
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c1a:	1c59      	adds	r1, r3, #1
 8003c1c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c20:	400b      	ands	r3, r1
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00a      	beq.n	8003c3c <HAL_I2C_Init+0x138>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	1e59      	subs	r1, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c34:	3301      	adds	r3, #1
 8003c36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c3a:	e051      	b.n	8003ce0 <HAL_I2C_Init+0x1dc>
 8003c3c:	2304      	movs	r3, #4
 8003c3e:	e04f      	b.n	8003ce0 <HAL_I2C_Init+0x1dc>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d111      	bne.n	8003c6c <HAL_I2C_Init+0x168>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	1e58      	subs	r0, r3, #1
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6859      	ldr	r1, [r3, #4]
 8003c50:	460b      	mov	r3, r1
 8003c52:	005b      	lsls	r3, r3, #1
 8003c54:	440b      	add	r3, r1
 8003c56:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	bf0c      	ite	eq
 8003c64:	2301      	moveq	r3, #1
 8003c66:	2300      	movne	r3, #0
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	e012      	b.n	8003c92 <HAL_I2C_Init+0x18e>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	1e58      	subs	r0, r3, #1
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6859      	ldr	r1, [r3, #4]
 8003c74:	460b      	mov	r3, r1
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	0099      	lsls	r1, r3, #2
 8003c7c:	440b      	add	r3, r1
 8003c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c82:	3301      	adds	r3, #1
 8003c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	bf0c      	ite	eq
 8003c8c:	2301      	moveq	r3, #1
 8003c8e:	2300      	movne	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <HAL_I2C_Init+0x196>
 8003c96:	2301      	movs	r3, #1
 8003c98:	e022      	b.n	8003ce0 <HAL_I2C_Init+0x1dc>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10e      	bne.n	8003cc0 <HAL_I2C_Init+0x1bc>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	1e58      	subs	r0, r3, #1
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6859      	ldr	r1, [r3, #4]
 8003caa:	460b      	mov	r3, r1
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	440b      	add	r3, r1
 8003cb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cbe:	e00f      	b.n	8003ce0 <HAL_I2C_Init+0x1dc>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	1e58      	subs	r0, r3, #1
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6859      	ldr	r1, [r3, #4]
 8003cc8:	460b      	mov	r3, r1
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	0099      	lsls	r1, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cdc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ce0:	6879      	ldr	r1, [r7, #4]
 8003ce2:	6809      	ldr	r1, [r1, #0]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	69da      	ldr	r2, [r3, #28]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d0e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	6911      	ldr	r1, [r2, #16]
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	68d2      	ldr	r2, [r2, #12]
 8003d1a:	4311      	orrs	r1, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6812      	ldr	r2, [r2, #0]
 8003d20:	430b      	orrs	r3, r1
 8003d22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	695a      	ldr	r2, [r3, #20]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0201 	orr.w	r2, r2, #1
 8003d4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	000186a0 	.word	0x000186a0
 8003d7c:	001e847f 	.word	0x001e847f
 8003d80:	003d08ff 	.word	0x003d08ff
 8003d84:	431bde83 	.word	0x431bde83
 8003d88:	10624dd3 	.word	0x10624dd3

08003d8c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b088      	sub	sp, #32
 8003d90:	af02      	add	r7, sp, #8
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	607a      	str	r2, [r7, #4]
 8003d96:	461a      	mov	r2, r3
 8003d98:	460b      	mov	r3, r1
 8003d9a:	817b      	strh	r3, [r7, #10]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003da0:	f7ff fb9e 	bl	80034e0 <HAL_GetTick>
 8003da4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b20      	cmp	r3, #32
 8003db0:	f040 80e0 	bne.w	8003f74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	2319      	movs	r3, #25
 8003dba:	2201      	movs	r2, #1
 8003dbc:	4970      	ldr	r1, [pc, #448]	@ (8003f80 <HAL_I2C_Master_Transmit+0x1f4>)
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f001 f98a 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003dca:	2302      	movs	r3, #2
 8003dcc:	e0d3      	b.n	8003f76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d101      	bne.n	8003ddc <HAL_I2C_Master_Transmit+0x50>
 8003dd8:	2302      	movs	r3, #2
 8003dda:	e0cc      	b.n	8003f76 <HAL_I2C_Master_Transmit+0x1ea>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d007      	beq.n	8003e02 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f042 0201 	orr.w	r2, r2, #1
 8003e00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2221      	movs	r2, #33	@ 0x21
 8003e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2210      	movs	r2, #16
 8003e1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	893a      	ldrh	r2, [r7, #8]
 8003e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	4a50      	ldr	r2, [pc, #320]	@ (8003f84 <HAL_I2C_Master_Transmit+0x1f8>)
 8003e42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e44:	8979      	ldrh	r1, [r7, #10]
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	6a3a      	ldr	r2, [r7, #32]
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 fe76 	bl	8004b3c <I2C_MasterRequestWrite>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d001      	beq.n	8003e5a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e08d      	b.n	8003f76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	613b      	str	r3, [r7, #16]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	613b      	str	r3, [r7, #16]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	613b      	str	r3, [r7, #16]
 8003e6e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e70:	e066      	b.n	8003f40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	6a39      	ldr	r1, [r7, #32]
 8003e76:	68f8      	ldr	r0, [r7, #12]
 8003e78:	f001 fa48 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00d      	beq.n	8003e9e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e86:	2b04      	cmp	r3, #4
 8003e88:	d107      	bne.n	8003e9a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e06b      	b.n	8003f76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea2:	781a      	ldrb	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	1c5a      	adds	r2, r3, #1
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b04      	cmp	r3, #4
 8003eda:	d11b      	bne.n	8003f14 <HAL_I2C_Master_Transmit+0x188>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d017      	beq.n	8003f14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee8:	781a      	ldrb	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	3b01      	subs	r3, #1
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	6a39      	ldr	r1, [r7, #32]
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f001 fa3f 	bl	800539c <I2C_WaitOnBTFFlagUntilTimeout>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00d      	beq.n	8003f40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d107      	bne.n	8003f3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e01a      	b.n	8003f76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d194      	bne.n	8003e72 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	e000      	b.n	8003f76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f74:	2302      	movs	r3, #2
  }
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3718      	adds	r7, #24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	00100002 	.word	0x00100002
 8003f84:	ffff0000 	.word	0xffff0000

08003f88 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08c      	sub	sp, #48	@ 0x30
 8003f8c:	af02      	add	r7, sp, #8
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	607a      	str	r2, [r7, #4]
 8003f92:	461a      	mov	r2, r3
 8003f94:	460b      	mov	r3, r1
 8003f96:	817b      	strh	r3, [r7, #10]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fa0:	f7ff fa9e 	bl	80034e0 <HAL_GetTick>
 8003fa4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b20      	cmp	r3, #32
 8003fb0:	f040 824b 	bne.w	800444a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb6:	9300      	str	r3, [sp, #0]
 8003fb8:	2319      	movs	r3, #25
 8003fba:	2201      	movs	r2, #1
 8003fbc:	497f      	ldr	r1, [pc, #508]	@ (80041bc <HAL_I2C_Master_Receive+0x234>)
 8003fbe:	68f8      	ldr	r0, [r7, #12]
 8003fc0:	f001 f88a 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003fca:	2302      	movs	r3, #2
 8003fcc:	e23e      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d101      	bne.n	8003fdc <HAL_I2C_Master_Receive+0x54>
 8003fd8:	2302      	movs	r3, #2
 8003fda:	e237      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d007      	beq.n	8004002 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f042 0201 	orr.w	r2, r2, #1
 8004000:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004010:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2222      	movs	r2, #34	@ 0x22
 8004016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2210      	movs	r2, #16
 800401e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	893a      	ldrh	r2, [r7, #8]
 8004032:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	4a5f      	ldr	r2, [pc, #380]	@ (80041c0 <HAL_I2C_Master_Receive+0x238>)
 8004042:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004044:	8979      	ldrh	r1, [r7, #10]
 8004046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004048:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 fdf8 	bl	8004c40 <I2C_MasterRequestRead>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e1f8      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405e:	2b00      	cmp	r3, #0
 8004060:	d113      	bne.n	800408a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004062:	2300      	movs	r3, #0
 8004064:	61fb      	str	r3, [r7, #28]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	61fb      	str	r3, [r7, #28]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	61fb      	str	r3, [r7, #28]
 8004076:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004086:	601a      	str	r2, [r3, #0]
 8004088:	e1cc      	b.n	8004424 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800408e:	2b01      	cmp	r3, #1
 8004090:	d11e      	bne.n	80040d0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80040a2:	b672      	cpsid	i
}
 80040a4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040a6:	2300      	movs	r3, #0
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	61bb      	str	r3, [r7, #24]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	61bb      	str	r3, [r7, #24]
 80040ba:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80040cc:	b662      	cpsie	i
}
 80040ce:	e035      	b.n	800413c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d11e      	bne.n	8004116 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80040e8:	b672      	cpsid	i
}
 80040ea:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	617b      	str	r3, [r7, #20]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	617b      	str	r3, [r7, #20]
 8004100:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004110:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004112:	b662      	cpsie	i
}
 8004114:	e012      	b.n	800413c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004124:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004126:	2300      	movs	r3, #0
 8004128:	613b      	str	r3, [r7, #16]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	613b      	str	r3, [r7, #16]
 800413a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800413c:	e172      	b.n	8004424 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004142:	2b03      	cmp	r3, #3
 8004144:	f200 811f 	bhi.w	8004386 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800414c:	2b01      	cmp	r3, #1
 800414e:	d123      	bne.n	8004198 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004152:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f001 f969 	bl	800542c <I2C_WaitOnRXNEFlagUntilTimeout>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e173      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	691a      	ldr	r2, [r3, #16]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004176:	1c5a      	adds	r2, r3, #1
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418c:	b29b      	uxth	r3, r3
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004196:	e145      	b.n	8004424 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800419c:	2b02      	cmp	r3, #2
 800419e:	d152      	bne.n	8004246 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a6:	2200      	movs	r2, #0
 80041a8:	4906      	ldr	r1, [pc, #24]	@ (80041c4 <HAL_I2C_Master_Receive+0x23c>)
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f000 ff94 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d008      	beq.n	80041c8 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e148      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
 80041ba:	bf00      	nop
 80041bc:	00100002 	.word	0x00100002
 80041c0:	ffff0000 	.word	0xffff0000
 80041c4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80041c8:	b672      	cpsid	i
}
 80041ca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ee:	1c5a      	adds	r2, r3, #1
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f8:	3b01      	subs	r3, #1
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004204:	b29b      	uxth	r3, r3
 8004206:	3b01      	subs	r3, #1
 8004208:	b29a      	uxth	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800420e:	b662      	cpsie	i
}
 8004210:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	691a      	ldr	r2, [r3, #16]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004224:	1c5a      	adds	r2, r3, #1
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422e:	3b01      	subs	r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800423a:	b29b      	uxth	r3, r3
 800423c:	3b01      	subs	r3, #1
 800423e:	b29a      	uxth	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004244:	e0ee      	b.n	8004424 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004248:	9300      	str	r3, [sp, #0]
 800424a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424c:	2200      	movs	r2, #0
 800424e:	4981      	ldr	r1, [pc, #516]	@ (8004454 <HAL_I2C_Master_Receive+0x4cc>)
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f000 ff41 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d001      	beq.n	8004260 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e0f5      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800426e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004270:	b672      	cpsid	i
}
 8004272:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	691a      	ldr	r2, [r3, #16]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427e:	b2d2      	uxtb	r2, r2
 8004280:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004286:	1c5a      	adds	r2, r3, #1
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004290:	3b01      	subs	r3, #1
 8004292:	b29a      	uxth	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429c:	b29b      	uxth	r3, r3
 800429e:	3b01      	subs	r3, #1
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80042a6:	4b6c      	ldr	r3, [pc, #432]	@ (8004458 <HAL_I2C_Master_Receive+0x4d0>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	08db      	lsrs	r3, r3, #3
 80042ac:	4a6b      	ldr	r2, [pc, #428]	@ (800445c <HAL_I2C_Master_Receive+0x4d4>)
 80042ae:	fba2 2303 	umull	r2, r3, r2, r3
 80042b2:	0a1a      	lsrs	r2, r3, #8
 80042b4:	4613      	mov	r3, r2
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	4413      	add	r3, r2
 80042ba:	00da      	lsls	r2, r3, #3
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80042c0:	6a3b      	ldr	r3, [r7, #32]
 80042c2:	3b01      	subs	r3, #1
 80042c4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d118      	bne.n	80042fe <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2220      	movs	r2, #32
 80042d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	f043 0220 	orr.w	r2, r3, #32
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80042ee:	b662      	cpsie	i
}
 80042f0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e0a6      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	2b04      	cmp	r3, #4
 800430a:	d1d9      	bne.n	80042c0 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800431a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691a      	ldr	r2, [r3, #16]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432e:	1c5a      	adds	r2, r3, #1
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004338:	3b01      	subs	r3, #1
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004344:	b29b      	uxth	r3, r3
 8004346:	3b01      	subs	r3, #1
 8004348:	b29a      	uxth	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800434e:	b662      	cpsie	i
}
 8004350:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	691a      	ldr	r2, [r3, #16]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	1c5a      	adds	r2, r3, #1
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800436e:	3b01      	subs	r3, #1
 8004370:	b29a      	uxth	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437a:	b29b      	uxth	r3, r3
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004384:	e04e      	b.n	8004424 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004388:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f001 f84e 	bl	800542c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e058      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	691a      	ldr	r2, [r3, #16]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a4:	b2d2      	uxtb	r2, r2
 80043a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ac:	1c5a      	adds	r2, r3, #1
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	f003 0304 	and.w	r3, r3, #4
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d124      	bne.n	8004424 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043de:	2b03      	cmp	r3, #3
 80043e0:	d107      	bne.n	80043f2 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043f0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	691a      	ldr	r2, [r3, #16]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fc:	b2d2      	uxtb	r2, r2
 80043fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004404:	1c5a      	adds	r2, r3, #1
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800440e:	3b01      	subs	r3, #1
 8004410:	b29a      	uxth	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800441a:	b29b      	uxth	r3, r3
 800441c:	3b01      	subs	r3, #1
 800441e:	b29a      	uxth	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004428:	2b00      	cmp	r3, #0
 800442a:	f47f ae88 	bne.w	800413e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004446:	2300      	movs	r3, #0
 8004448:	e000      	b.n	800444c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800444a:	2302      	movs	r3, #2
  }
}
 800444c:	4618      	mov	r0, r3
 800444e:	3728      	adds	r7, #40	@ 0x28
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	00010004 	.word	0x00010004
 8004458:	20000078 	.word	0x20000078
 800445c:	14f8b589 	.word	0x14f8b589

08004460 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b088      	sub	sp, #32
 8004464:	af02      	add	r7, sp, #8
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	4608      	mov	r0, r1
 800446a:	4611      	mov	r1, r2
 800446c:	461a      	mov	r2, r3
 800446e:	4603      	mov	r3, r0
 8004470:	817b      	strh	r3, [r7, #10]
 8004472:	460b      	mov	r3, r1
 8004474:	813b      	strh	r3, [r7, #8]
 8004476:	4613      	mov	r3, r2
 8004478:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800447a:	f7ff f831 	bl	80034e0 <HAL_GetTick>
 800447e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b20      	cmp	r3, #32
 800448a:	f040 80d9 	bne.w	8004640 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	2319      	movs	r3, #25
 8004494:	2201      	movs	r2, #1
 8004496:	496d      	ldr	r1, [pc, #436]	@ (800464c <HAL_I2C_Mem_Write+0x1ec>)
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 fe1d 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80044a4:	2302      	movs	r3, #2
 80044a6:	e0cc      	b.n	8004642 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d101      	bne.n	80044b6 <HAL_I2C_Mem_Write+0x56>
 80044b2:	2302      	movs	r3, #2
 80044b4:	e0c5      	b.n	8004642 <HAL_I2C_Mem_Write+0x1e2>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d007      	beq.n	80044dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 0201 	orr.w	r2, r2, #1
 80044da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2221      	movs	r2, #33	@ 0x21
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2240      	movs	r2, #64	@ 0x40
 80044f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6a3a      	ldr	r2, [r7, #32]
 8004506:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800450c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004512:	b29a      	uxth	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4a4d      	ldr	r2, [pc, #308]	@ (8004650 <HAL_I2C_Mem_Write+0x1f0>)
 800451c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800451e:	88f8      	ldrh	r0, [r7, #6]
 8004520:	893a      	ldrh	r2, [r7, #8]
 8004522:	8979      	ldrh	r1, [r7, #10]
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	9301      	str	r3, [sp, #4]
 8004528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	4603      	mov	r3, r0
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 fc54 	bl	8004ddc <I2C_RequestMemoryWrite>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d052      	beq.n	80045e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e081      	b.n	8004642 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 fee2 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00d      	beq.n	800456a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004552:	2b04      	cmp	r3, #4
 8004554:	d107      	bne.n	8004566 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004564:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e06b      	b.n	8004642 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	781a      	ldrb	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457a:	1c5a      	adds	r2, r3, #1
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004584:	3b01      	subs	r3, #1
 8004586:	b29a      	uxth	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004590:	b29b      	uxth	r3, r3
 8004592:	3b01      	subs	r3, #1
 8004594:	b29a      	uxth	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b04      	cmp	r3, #4
 80045a6:	d11b      	bne.n	80045e0 <HAL_I2C_Mem_Write+0x180>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d017      	beq.n	80045e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	781a      	ldrb	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c0:	1c5a      	adds	r2, r3, #1
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	3b01      	subs	r3, #1
 80045da:	b29a      	uxth	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1aa      	bne.n	800453e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 fed5 	bl	800539c <I2C_WaitOnBTFFlagUntilTimeout>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00d      	beq.n	8004614 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fc:	2b04      	cmp	r3, #4
 80045fe:	d107      	bne.n	8004610 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800460e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e016      	b.n	8004642 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004622:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2220      	movs	r2, #32
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800463c:	2300      	movs	r3, #0
 800463e:	e000      	b.n	8004642 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004640:	2302      	movs	r3, #2
  }
}
 8004642:	4618      	mov	r0, r3
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	00100002 	.word	0x00100002
 8004650:	ffff0000 	.word	0xffff0000

08004654 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b08c      	sub	sp, #48	@ 0x30
 8004658:	af02      	add	r7, sp, #8
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	4608      	mov	r0, r1
 800465e:	4611      	mov	r1, r2
 8004660:	461a      	mov	r2, r3
 8004662:	4603      	mov	r3, r0
 8004664:	817b      	strh	r3, [r7, #10]
 8004666:	460b      	mov	r3, r1
 8004668:	813b      	strh	r3, [r7, #8]
 800466a:	4613      	mov	r3, r2
 800466c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800466e:	2300      	movs	r3, #0
 8004670:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004672:	f7fe ff35 	bl	80034e0 <HAL_GetTick>
 8004676:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b20      	cmp	r3, #32
 8004682:	f040 8250 	bne.w	8004b26 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	2319      	movs	r3, #25
 800468c:	2201      	movs	r2, #1
 800468e:	4982      	ldr	r1, [pc, #520]	@ (8004898 <HAL_I2C_Mem_Read+0x244>)
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 fd21 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800469c:	2302      	movs	r3, #2
 800469e:	e243      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d101      	bne.n	80046ae <HAL_I2C_Mem_Read+0x5a>
 80046aa:	2302      	movs	r3, #2
 80046ac:	e23c      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0301 	and.w	r3, r3, #1
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d007      	beq.n	80046d4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0201 	orr.w	r2, r2, #1
 80046d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2222      	movs	r2, #34	@ 0x22
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2240      	movs	r2, #64	@ 0x40
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004704:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800470a:	b29a      	uxth	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	4a62      	ldr	r2, [pc, #392]	@ (800489c <HAL_I2C_Mem_Read+0x248>)
 8004714:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004716:	88f8      	ldrh	r0, [r7, #6]
 8004718:	893a      	ldrh	r2, [r7, #8]
 800471a:	8979      	ldrh	r1, [r7, #10]
 800471c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471e:	9301      	str	r3, [sp, #4]
 8004720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004722:	9300      	str	r3, [sp, #0]
 8004724:	4603      	mov	r3, r0
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f000 fbee 	bl	8004f08 <I2C_RequestMemoryRead>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e1f8      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800473a:	2b00      	cmp	r3, #0
 800473c:	d113      	bne.n	8004766 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800473e:	2300      	movs	r3, #0
 8004740:	61fb      	str	r3, [r7, #28]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	61fb      	str	r3, [r7, #28]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	61fb      	str	r3, [r7, #28]
 8004752:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	e1cc      	b.n	8004b00 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800476a:	2b01      	cmp	r3, #1
 800476c:	d11e      	bne.n	80047ac <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800477c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800477e:	b672      	cpsid	i
}
 8004780:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004782:	2300      	movs	r3, #0
 8004784:	61bb      	str	r3, [r7, #24]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	61bb      	str	r3, [r7, #24]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	61bb      	str	r3, [r7, #24]
 8004796:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047a6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80047a8:	b662      	cpsie	i
}
 80047aa:	e035      	b.n	8004818 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d11e      	bne.n	80047f2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80047c4:	b672      	cpsid	i
}
 80047c6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	617b      	str	r3, [r7, #20]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	617b      	str	r3, [r7, #20]
 80047dc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80047ee:	b662      	cpsie	i
}
 80047f0:	e012      	b.n	8004818 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004800:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004802:	2300      	movs	r3, #0
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	613b      	str	r3, [r7, #16]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	613b      	str	r3, [r7, #16]
 8004816:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004818:	e172      	b.n	8004b00 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800481e:	2b03      	cmp	r3, #3
 8004820:	f200 811f 	bhi.w	8004a62 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004828:	2b01      	cmp	r3, #1
 800482a:	d123      	bne.n	8004874 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800482c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800482e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f000 fdfb 	bl	800542c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e173      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	691a      	ldr	r2, [r3, #16]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484a:	b2d2      	uxtb	r2, r2
 800484c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004852:	1c5a      	adds	r2, r3, #1
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800485c:	3b01      	subs	r3, #1
 800485e:	b29a      	uxth	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004872:	e145      	b.n	8004b00 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004878:	2b02      	cmp	r3, #2
 800487a:	d152      	bne.n	8004922 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800487c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487e:	9300      	str	r3, [sp, #0]
 8004880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004882:	2200      	movs	r2, #0
 8004884:	4906      	ldr	r1, [pc, #24]	@ (80048a0 <HAL_I2C_Mem_Read+0x24c>)
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 fc26 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d008      	beq.n	80048a4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e148      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
 8004896:	bf00      	nop
 8004898:	00100002 	.word	0x00100002
 800489c:	ffff0000 	.word	0xffff0000
 80048a0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80048a4:	b672      	cpsid	i
}
 80048a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	691a      	ldr	r2, [r3, #16]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ca:	1c5a      	adds	r2, r3, #1
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048d4:	3b01      	subs	r3, #1
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	3b01      	subs	r3, #1
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80048ea:	b662      	cpsie	i
}
 80048ec:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	691a      	ldr	r2, [r3, #16]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f8:	b2d2      	uxtb	r2, r2
 80048fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800490a:	3b01      	subs	r3, #1
 800490c:	b29a      	uxth	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004920:	e0ee      	b.n	8004b00 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004928:	2200      	movs	r2, #0
 800492a:	4981      	ldr	r1, [pc, #516]	@ (8004b30 <HAL_I2C_Mem_Read+0x4dc>)
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 fbd3 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0f5      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800494a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800494c:	b672      	cpsid	i
}
 800494e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	691a      	ldr	r2, [r3, #16]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004962:	1c5a      	adds	r2, r3, #1
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800496c:	3b01      	subs	r3, #1
 800496e:	b29a      	uxth	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004978:	b29b      	uxth	r3, r3
 800497a:	3b01      	subs	r3, #1
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004982:	4b6c      	ldr	r3, [pc, #432]	@ (8004b34 <HAL_I2C_Mem_Read+0x4e0>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	08db      	lsrs	r3, r3, #3
 8004988:	4a6b      	ldr	r2, [pc, #428]	@ (8004b38 <HAL_I2C_Mem_Read+0x4e4>)
 800498a:	fba2 2303 	umull	r2, r3, r2, r3
 800498e:	0a1a      	lsrs	r2, r3, #8
 8004990:	4613      	mov	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4413      	add	r3, r2
 8004996:	00da      	lsls	r2, r3, #3
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800499c:	6a3b      	ldr	r3, [r7, #32]
 800499e:	3b01      	subs	r3, #1
 80049a0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d118      	bne.n	80049da <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2220      	movs	r2, #32
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c2:	f043 0220 	orr.w	r2, r3, #32
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80049ca:	b662      	cpsie	i
}
 80049cc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e0a6      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b04      	cmp	r3, #4
 80049e6:	d1d9      	bne.n	800499c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	691a      	ldr	r2, [r3, #16]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a02:	b2d2      	uxtb	r2, r2
 8004a04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a14:	3b01      	subs	r3, #1
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004a2a:	b662      	cpsie	i
}
 8004a2c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	1c5a      	adds	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a60:	e04e      	b.n	8004b00 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a64:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 fce0 	bl	800542c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e058      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	691a      	ldr	r2, [r3, #16]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a80:	b2d2      	uxtb	r2, r2
 8004a82:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a92:	3b01      	subs	r3, #1
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	f003 0304 	and.w	r3, r3, #4
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	d124      	bne.n	8004b00 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aba:	2b03      	cmp	r3, #3
 8004abc:	d107      	bne.n	8004ace <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004acc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad8:	b2d2      	uxtb	r2, r2
 8004ada:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae0:	1c5a      	adds	r2, r3, #1
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aea:	3b01      	subs	r3, #1
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	3b01      	subs	r3, #1
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f47f ae88 	bne.w	800481a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b22:	2300      	movs	r3, #0
 8004b24:	e000      	b.n	8004b28 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8004b26:	2302      	movs	r3, #2
  }
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3728      	adds	r7, #40	@ 0x28
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	00010004 	.word	0x00010004
 8004b34:	20000078 	.word	0x20000078
 8004b38:	14f8b589 	.word	0x14f8b589

08004b3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b088      	sub	sp, #32
 8004b40:	af02      	add	r7, sp, #8
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	607a      	str	r2, [r7, #4]
 8004b46:	603b      	str	r3, [r7, #0]
 8004b48:	460b      	mov	r3, r1
 8004b4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	2b08      	cmp	r3, #8
 8004b56:	d006      	beq.n	8004b66 <I2C_MasterRequestWrite+0x2a>
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d003      	beq.n	8004b66 <I2C_MasterRequestWrite+0x2a>
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b64:	d108      	bne.n	8004b78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	e00b      	b.n	8004b90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7c:	2b12      	cmp	r3, #18
 8004b7e:	d107      	bne.n	8004b90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	9300      	str	r3, [sp, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f000 fa9b 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00d      	beq.n	8004bc4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bb6:	d103      	bne.n	8004bc0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bbe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e035      	b.n	8004c30 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bcc:	d108      	bne.n	8004be0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bce:	897b      	ldrh	r3, [r7, #10]
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bdc:	611a      	str	r2, [r3, #16]
 8004bde:	e01b      	b.n	8004c18 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004be0:	897b      	ldrh	r3, [r7, #10]
 8004be2:	11db      	asrs	r3, r3, #7
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	f003 0306 	and.w	r3, r3, #6
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	f063 030f 	orn	r3, r3, #15
 8004bf0:	b2da      	uxtb	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	490e      	ldr	r1, [pc, #56]	@ (8004c38 <I2C_MasterRequestWrite+0xfc>)
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 fae4 	bl	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e010      	b.n	8004c30 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c0e:	897b      	ldrh	r3, [r7, #10]
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	4907      	ldr	r1, [pc, #28]	@ (8004c3c <I2C_MasterRequestWrite+0x100>)
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f000 fad4 	bl	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e000      	b.n	8004c30 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3718      	adds	r7, #24
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	00010008 	.word	0x00010008
 8004c3c:	00010002 	.word	0x00010002

08004c40 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b088      	sub	sp, #32
 8004c44:	af02      	add	r7, sp, #8
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	607a      	str	r2, [r7, #4]
 8004c4a:	603b      	str	r3, [r7, #0]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c54:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c64:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	2b08      	cmp	r3, #8
 8004c6a:	d006      	beq.n	8004c7a <I2C_MasterRequestRead+0x3a>
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d003      	beq.n	8004c7a <I2C_MasterRequestRead+0x3a>
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c78:	d108      	bne.n	8004c8c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c88:	601a      	str	r2, [r3, #0]
 8004c8a:	e00b      	b.n	8004ca4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c90:	2b11      	cmp	r3, #17
 8004c92:	d107      	bne.n	8004ca4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ca2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f000 fa11 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00d      	beq.n	8004cd8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cca:	d103      	bne.n	8004cd4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cd2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e079      	b.n	8004dcc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ce0:	d108      	bne.n	8004cf4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004ce2:	897b      	ldrh	r3, [r7, #10]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	f043 0301 	orr.w	r3, r3, #1
 8004cea:	b2da      	uxtb	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	611a      	str	r2, [r3, #16]
 8004cf2:	e05f      	b.n	8004db4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004cf4:	897b      	ldrh	r3, [r7, #10]
 8004cf6:	11db      	asrs	r3, r3, #7
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	f003 0306 	and.w	r3, r3, #6
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	f063 030f 	orn	r3, r3, #15
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	4930      	ldr	r1, [pc, #192]	@ (8004dd4 <I2C_MasterRequestRead+0x194>)
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 fa5a 	bl	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e054      	b.n	8004dcc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004d22:	897b      	ldrh	r3, [r7, #10]
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	4929      	ldr	r1, [pc, #164]	@ (8004dd8 <I2C_MasterRequestRead+0x198>)
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 fa4a 	bl	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d001      	beq.n	8004d42 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e044      	b.n	8004dcc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d42:	2300      	movs	r3, #0
 8004d44:	613b      	str	r3, [r7, #16]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	613b      	str	r3, [r7, #16]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	613b      	str	r3, [r7, #16]
 8004d56:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d66:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f000 f9af 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00d      	beq.n	8004d9c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d8e:	d103      	bne.n	8004d98 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d96:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e017      	b.n	8004dcc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004d9c:	897b      	ldrh	r3, [r7, #10]
 8004d9e:	11db      	asrs	r3, r3, #7
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f003 0306 	and.w	r3, r3, #6
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	f063 030e 	orn	r3, r3, #14
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	4907      	ldr	r1, [pc, #28]	@ (8004dd8 <I2C_MasterRequestRead+0x198>)
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 fa06 	bl	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d001      	beq.n	8004dca <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e000      	b.n	8004dcc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3718      	adds	r7, #24
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	00010008 	.word	0x00010008
 8004dd8:	00010002 	.word	0x00010002

08004ddc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b088      	sub	sp, #32
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	4608      	mov	r0, r1
 8004de6:	4611      	mov	r1, r2
 8004de8:	461a      	mov	r2, r3
 8004dea:	4603      	mov	r3, r0
 8004dec:	817b      	strh	r3, [r7, #10]
 8004dee:	460b      	mov	r3, r1
 8004df0:	813b      	strh	r3, [r7, #8]
 8004df2:	4613      	mov	r3, r2
 8004df4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 f960 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00d      	beq.n	8004e3a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e2c:	d103      	bne.n	8004e36 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e34:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e05f      	b.n	8004efa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e3a:	897b      	ldrh	r3, [r7, #10]
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	461a      	mov	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4c:	6a3a      	ldr	r2, [r7, #32]
 8004e4e:	492d      	ldr	r1, [pc, #180]	@ (8004f04 <I2C_RequestMemoryWrite+0x128>)
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 f9bb 	bl	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e04c      	b.n	8004efa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e60:	2300      	movs	r3, #0
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	617b      	str	r3, [r7, #20]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e78:	6a39      	ldr	r1, [r7, #32]
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 fa46 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00d      	beq.n	8004ea2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	d107      	bne.n	8004e9e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e02b      	b.n	8004efa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ea2:	88fb      	ldrh	r3, [r7, #6]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d105      	bne.n	8004eb4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ea8:	893b      	ldrh	r3, [r7, #8]
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	611a      	str	r2, [r3, #16]
 8004eb2:	e021      	b.n	8004ef8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004eb4:	893b      	ldrh	r3, [r7, #8]
 8004eb6:	0a1b      	lsrs	r3, r3, #8
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	b2da      	uxtb	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ec4:	6a39      	ldr	r1, [r7, #32]
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f000 fa20 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00d      	beq.n	8004eee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	d107      	bne.n	8004eea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ee8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e005      	b.n	8004efa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004eee:	893b      	ldrh	r3, [r7, #8]
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3718      	adds	r7, #24
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	00010002 	.word	0x00010002

08004f08 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b088      	sub	sp, #32
 8004f0c:	af02      	add	r7, sp, #8
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	4608      	mov	r0, r1
 8004f12:	4611      	mov	r1, r2
 8004f14:	461a      	mov	r2, r3
 8004f16:	4603      	mov	r3, r0
 8004f18:	817b      	strh	r3, [r7, #10]
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	813b      	strh	r3, [r7, #8]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f30:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	6a3b      	ldr	r3, [r7, #32]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 f8c2 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00d      	beq.n	8004f76 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f68:	d103      	bne.n	8004f72 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f70:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e0aa      	b.n	80050cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f76:	897b      	ldrh	r3, [r7, #10]
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004f84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f88:	6a3a      	ldr	r2, [r7, #32]
 8004f8a:	4952      	ldr	r1, [pc, #328]	@ (80050d4 <I2C_RequestMemoryRead+0x1cc>)
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 f91d 	bl	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e097      	b.n	80050cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	617b      	str	r3, [r7, #20]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	617b      	str	r3, [r7, #20]
 8004fb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fb4:	6a39      	ldr	r1, [r7, #32]
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 f9a8 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00d      	beq.n	8004fde <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d107      	bne.n	8004fda <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e076      	b.n	80050cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fde:	88fb      	ldrh	r3, [r7, #6]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d105      	bne.n	8004ff0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fe4:	893b      	ldrh	r3, [r7, #8]
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	611a      	str	r2, [r3, #16]
 8004fee:	e021      	b.n	8005034 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ff0:	893b      	ldrh	r3, [r7, #8]
 8004ff2:	0a1b      	lsrs	r3, r3, #8
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005000:	6a39      	ldr	r1, [r7, #32]
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 f982 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00d      	beq.n	800502a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005012:	2b04      	cmp	r3, #4
 8005014:	d107      	bne.n	8005026 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005024:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e050      	b.n	80050cc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800502a:	893b      	ldrh	r3, [r7, #8]
 800502c:	b2da      	uxtb	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005034:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005036:	6a39      	ldr	r1, [r7, #32]
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f000 f967 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00d      	beq.n	8005060 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005048:	2b04      	cmp	r3, #4
 800504a:	d107      	bne.n	800505c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800505a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e035      	b.n	80050cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800506e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	2200      	movs	r2, #0
 8005078:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f000 f82b 	bl	80050d8 <I2C_WaitOnFlagUntilTimeout>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d00d      	beq.n	80050a4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005092:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005096:	d103      	bne.n	80050a0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800509e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e013      	b.n	80050cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80050a4:	897b      	ldrh	r3, [r7, #10]
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	f043 0301 	orr.w	r3, r3, #1
 80050ac:	b2da      	uxtb	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	6a3a      	ldr	r2, [r7, #32]
 80050b8:	4906      	ldr	r1, [pc, #24]	@ (80050d4 <I2C_RequestMemoryRead+0x1cc>)
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f886 	bl	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d001      	beq.n	80050ca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e000      	b.n	80050cc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3718      	adds	r7, #24
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	00010002 	.word	0x00010002

080050d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	603b      	str	r3, [r7, #0]
 80050e4:	4613      	mov	r3, r2
 80050e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050e8:	e048      	b.n	800517c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f0:	d044      	beq.n	800517c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050f2:	f7fe f9f5 	bl	80034e0 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	683a      	ldr	r2, [r7, #0]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d302      	bcc.n	8005108 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d139      	bne.n	800517c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	0c1b      	lsrs	r3, r3, #16
 800510c:	b2db      	uxtb	r3, r3
 800510e:	2b01      	cmp	r3, #1
 8005110:	d10d      	bne.n	800512e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	43da      	mvns	r2, r3
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	4013      	ands	r3, r2
 800511e:	b29b      	uxth	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	bf0c      	ite	eq
 8005124:	2301      	moveq	r3, #1
 8005126:	2300      	movne	r3, #0
 8005128:	b2db      	uxtb	r3, r3
 800512a:	461a      	mov	r2, r3
 800512c:	e00c      	b.n	8005148 <I2C_WaitOnFlagUntilTimeout+0x70>
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	43da      	mvns	r2, r3
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	4013      	ands	r3, r2
 800513a:	b29b      	uxth	r3, r3
 800513c:	2b00      	cmp	r3, #0
 800513e:	bf0c      	ite	eq
 8005140:	2301      	moveq	r3, #1
 8005142:	2300      	movne	r3, #0
 8005144:	b2db      	uxtb	r3, r3
 8005146:	461a      	mov	r2, r3
 8005148:	79fb      	ldrb	r3, [r7, #7]
 800514a:	429a      	cmp	r2, r3
 800514c:	d116      	bne.n	800517c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2200      	movs	r2, #0
 8005152:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005168:	f043 0220 	orr.w	r2, r3, #32
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e023      	b.n	80051c4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	0c1b      	lsrs	r3, r3, #16
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b01      	cmp	r3, #1
 8005184:	d10d      	bne.n	80051a2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	43da      	mvns	r2, r3
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	4013      	ands	r3, r2
 8005192:	b29b      	uxth	r3, r3
 8005194:	2b00      	cmp	r3, #0
 8005196:	bf0c      	ite	eq
 8005198:	2301      	moveq	r3, #1
 800519a:	2300      	movne	r3, #0
 800519c:	b2db      	uxtb	r3, r3
 800519e:	461a      	mov	r2, r3
 80051a0:	e00c      	b.n	80051bc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	43da      	mvns	r2, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	4013      	ands	r3, r2
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	bf0c      	ite	eq
 80051b4:	2301      	moveq	r3, #1
 80051b6:	2300      	movne	r3, #0
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	461a      	mov	r2, r3
 80051bc:	79fb      	ldrb	r3, [r7, #7]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d093      	beq.n	80050ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051c2:	2300      	movs	r3, #0
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
 80051d8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80051da:	e071      	b.n	80052c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051ea:	d123      	bne.n	8005234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051fa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005204:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2220      	movs	r2, #32
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005220:	f043 0204 	orr.w	r2, r3, #4
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e067      	b.n	8005304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523a:	d041      	beq.n	80052c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800523c:	f7fe f950 	bl	80034e0 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	429a      	cmp	r2, r3
 800524a:	d302      	bcc.n	8005252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d136      	bne.n	80052c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	0c1b      	lsrs	r3, r3, #16
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b01      	cmp	r3, #1
 800525a:	d10c      	bne.n	8005276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	43da      	mvns	r2, r3
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	4013      	ands	r3, r2
 8005268:	b29b      	uxth	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	bf14      	ite	ne
 800526e:	2301      	movne	r3, #1
 8005270:	2300      	moveq	r3, #0
 8005272:	b2db      	uxtb	r3, r3
 8005274:	e00b      	b.n	800528e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	43da      	mvns	r2, r3
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	4013      	ands	r3, r2
 8005282:	b29b      	uxth	r3, r3
 8005284:	2b00      	cmp	r3, #0
 8005286:	bf14      	ite	ne
 8005288:	2301      	movne	r3, #1
 800528a:	2300      	moveq	r3, #0
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d016      	beq.n	80052c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ac:	f043 0220 	orr.w	r2, r3, #32
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e021      	b.n	8005304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	0c1b      	lsrs	r3, r3, #16
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d10c      	bne.n	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	43da      	mvns	r2, r3
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	4013      	ands	r3, r2
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	bf14      	ite	ne
 80052dc:	2301      	movne	r3, #1
 80052de:	2300      	moveq	r3, #0
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	e00b      	b.n	80052fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	43da      	mvns	r2, r3
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	4013      	ands	r3, r2
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	bf14      	ite	ne
 80052f6:	2301      	movne	r3, #1
 80052f8:	2300      	moveq	r3, #0
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f47f af6d 	bne.w	80051dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005318:	e034      	b.n	8005384 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 f8e3 	bl	80054e6 <I2C_IsAcknowledgeFailed>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e034      	b.n	8005394 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005330:	d028      	beq.n	8005384 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005332:	f7fe f8d5 	bl	80034e0 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	429a      	cmp	r2, r3
 8005340:	d302      	bcc.n	8005348 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d11d      	bne.n	8005384 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005352:	2b80      	cmp	r3, #128	@ 0x80
 8005354:	d016      	beq.n	8005384 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005370:	f043 0220 	orr.w	r2, r3, #32
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e007      	b.n	8005394 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800538e:	2b80      	cmp	r3, #128	@ 0x80
 8005390:	d1c3      	bne.n	800531a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053a8:	e034      	b.n	8005414 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 f89b 	bl	80054e6 <I2C_IsAcknowledgeFailed>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e034      	b.n	8005424 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c0:	d028      	beq.n	8005414 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c2:	f7fe f88d 	bl	80034e0 <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d302      	bcc.n	80053d8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d11d      	bne.n	8005414 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d016      	beq.n	8005414 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2220      	movs	r2, #32
 80053f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005400:	f043 0220 	orr.w	r2, r3, #32
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e007      	b.n	8005424 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b04      	cmp	r3, #4
 8005420:	d1c3      	bne.n	80053aa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005438:	e049      	b.n	80054ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	f003 0310 	and.w	r3, r3, #16
 8005444:	2b10      	cmp	r3, #16
 8005446:	d119      	bne.n	800547c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0210 	mvn.w	r2, #16
 8005450:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2220      	movs	r2, #32
 800545c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e030      	b.n	80054de <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800547c:	f7fe f830 	bl	80034e0 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	429a      	cmp	r2, r3
 800548a:	d302      	bcc.n	8005492 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d11d      	bne.n	80054ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549c:	2b40      	cmp	r3, #64	@ 0x40
 800549e:	d016      	beq.n	80054ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2220      	movs	r2, #32
 80054aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ba:	f043 0220 	orr.w	r2, r3, #32
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e007      	b.n	80054de <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d8:	2b40      	cmp	r3, #64	@ 0x40
 80054da:	d1ae      	bne.n	800543a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054dc:	2300      	movs	r3, #0
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b083      	sub	sp, #12
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054fc:	d11b      	bne.n	8005536 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005506:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2220      	movs	r2, #32
 8005512:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005522:	f043 0204 	orr.w	r2, r3, #4
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e000      	b.n	8005538 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	bc80      	pop	{r7}
 8005540:	4770      	bx	lr
	...

08005544 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e272      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	f000 8087 	beq.w	8005672 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005564:	4b92      	ldr	r3, [pc, #584]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f003 030c 	and.w	r3, r3, #12
 800556c:	2b04      	cmp	r3, #4
 800556e:	d00c      	beq.n	800558a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005570:	4b8f      	ldr	r3, [pc, #572]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f003 030c 	and.w	r3, r3, #12
 8005578:	2b08      	cmp	r3, #8
 800557a:	d112      	bne.n	80055a2 <HAL_RCC_OscConfig+0x5e>
 800557c:	4b8c      	ldr	r3, [pc, #560]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005588:	d10b      	bne.n	80055a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800558a:	4b89      	ldr	r3, [pc, #548]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d06c      	beq.n	8005670 <HAL_RCC_OscConfig+0x12c>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d168      	bne.n	8005670 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e24c      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055aa:	d106      	bne.n	80055ba <HAL_RCC_OscConfig+0x76>
 80055ac:	4b80      	ldr	r3, [pc, #512]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a7f      	ldr	r2, [pc, #508]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055b6:	6013      	str	r3, [r2, #0]
 80055b8:	e02e      	b.n	8005618 <HAL_RCC_OscConfig+0xd4>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10c      	bne.n	80055dc <HAL_RCC_OscConfig+0x98>
 80055c2:	4b7b      	ldr	r3, [pc, #492]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a7a      	ldr	r2, [pc, #488]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055cc:	6013      	str	r3, [r2, #0]
 80055ce:	4b78      	ldr	r3, [pc, #480]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a77      	ldr	r2, [pc, #476]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055d8:	6013      	str	r3, [r2, #0]
 80055da:	e01d      	b.n	8005618 <HAL_RCC_OscConfig+0xd4>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055e4:	d10c      	bne.n	8005600 <HAL_RCC_OscConfig+0xbc>
 80055e6:	4b72      	ldr	r3, [pc, #456]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a71      	ldr	r2, [pc, #452]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055f0:	6013      	str	r3, [r2, #0]
 80055f2:	4b6f      	ldr	r3, [pc, #444]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a6e      	ldr	r2, [pc, #440]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80055f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055fc:	6013      	str	r3, [r2, #0]
 80055fe:	e00b      	b.n	8005618 <HAL_RCC_OscConfig+0xd4>
 8005600:	4b6b      	ldr	r3, [pc, #428]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a6a      	ldr	r2, [pc, #424]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005606:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800560a:	6013      	str	r3, [r2, #0]
 800560c:	4b68      	ldr	r3, [pc, #416]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a67      	ldr	r2, [pc, #412]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005612:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005616:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d013      	beq.n	8005648 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005620:	f7fd ff5e 	bl	80034e0 <HAL_GetTick>
 8005624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005626:	e008      	b.n	800563a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005628:	f7fd ff5a 	bl	80034e0 <HAL_GetTick>
 800562c:	4602      	mov	r2, r0
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	2b64      	cmp	r3, #100	@ 0x64
 8005634:	d901      	bls.n	800563a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e200      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800563a:	4b5d      	ldr	r3, [pc, #372]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d0f0      	beq.n	8005628 <HAL_RCC_OscConfig+0xe4>
 8005646:	e014      	b.n	8005672 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005648:	f7fd ff4a 	bl	80034e0 <HAL_GetTick>
 800564c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800564e:	e008      	b.n	8005662 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005650:	f7fd ff46 	bl	80034e0 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b64      	cmp	r3, #100	@ 0x64
 800565c:	d901      	bls.n	8005662 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e1ec      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005662:	4b53      	ldr	r3, [pc, #332]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1f0      	bne.n	8005650 <HAL_RCC_OscConfig+0x10c>
 800566e:	e000      	b.n	8005672 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005670:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0302 	and.w	r3, r3, #2
 800567a:	2b00      	cmp	r3, #0
 800567c:	d063      	beq.n	8005746 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800567e:	4b4c      	ldr	r3, [pc, #304]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f003 030c 	and.w	r3, r3, #12
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00b      	beq.n	80056a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800568a:	4b49      	ldr	r3, [pc, #292]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	f003 030c 	and.w	r3, r3, #12
 8005692:	2b08      	cmp	r3, #8
 8005694:	d11c      	bne.n	80056d0 <HAL_RCC_OscConfig+0x18c>
 8005696:	4b46      	ldr	r3, [pc, #280]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d116      	bne.n	80056d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056a2:	4b43      	ldr	r3, [pc, #268]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d005      	beq.n	80056ba <HAL_RCC_OscConfig+0x176>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d001      	beq.n	80056ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e1c0      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ba:	4b3d      	ldr	r3, [pc, #244]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	695b      	ldr	r3, [r3, #20]
 80056c6:	00db      	lsls	r3, r3, #3
 80056c8:	4939      	ldr	r1, [pc, #228]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80056ca:	4313      	orrs	r3, r2
 80056cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056ce:	e03a      	b.n	8005746 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	691b      	ldr	r3, [r3, #16]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d020      	beq.n	800571a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056d8:	4b36      	ldr	r3, [pc, #216]	@ (80057b4 <HAL_RCC_OscConfig+0x270>)
 80056da:	2201      	movs	r2, #1
 80056dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056de:	f7fd feff 	bl	80034e0 <HAL_GetTick>
 80056e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056e4:	e008      	b.n	80056f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056e6:	f7fd fefb 	bl	80034e0 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d901      	bls.n	80056f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e1a1      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056f8:	4b2d      	ldr	r3, [pc, #180]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	2b00      	cmp	r3, #0
 8005702:	d0f0      	beq.n	80056e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005704:	4b2a      	ldr	r3, [pc, #168]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	695b      	ldr	r3, [r3, #20]
 8005710:	00db      	lsls	r3, r3, #3
 8005712:	4927      	ldr	r1, [pc, #156]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 8005714:	4313      	orrs	r3, r2
 8005716:	600b      	str	r3, [r1, #0]
 8005718:	e015      	b.n	8005746 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800571a:	4b26      	ldr	r3, [pc, #152]	@ (80057b4 <HAL_RCC_OscConfig+0x270>)
 800571c:	2200      	movs	r2, #0
 800571e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005720:	f7fd fede 	bl	80034e0 <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005728:	f7fd feda 	bl	80034e0 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b02      	cmp	r3, #2
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e180      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800573a:	4b1d      	ldr	r3, [pc, #116]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1f0      	bne.n	8005728 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0308 	and.w	r3, r3, #8
 800574e:	2b00      	cmp	r3, #0
 8005750:	d03a      	beq.n	80057c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d019      	beq.n	800578e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800575a:	4b17      	ldr	r3, [pc, #92]	@ (80057b8 <HAL_RCC_OscConfig+0x274>)
 800575c:	2201      	movs	r2, #1
 800575e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005760:	f7fd febe 	bl	80034e0 <HAL_GetTick>
 8005764:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005766:	e008      	b.n	800577a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005768:	f7fd feba 	bl	80034e0 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e160      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800577a:	4b0d      	ldr	r3, [pc, #52]	@ (80057b0 <HAL_RCC_OscConfig+0x26c>)
 800577c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d0f0      	beq.n	8005768 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005786:	2001      	movs	r0, #1
 8005788:	f000 face 	bl	8005d28 <RCC_Delay>
 800578c:	e01c      	b.n	80057c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800578e:	4b0a      	ldr	r3, [pc, #40]	@ (80057b8 <HAL_RCC_OscConfig+0x274>)
 8005790:	2200      	movs	r2, #0
 8005792:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005794:	f7fd fea4 	bl	80034e0 <HAL_GetTick>
 8005798:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800579a:	e00f      	b.n	80057bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800579c:	f7fd fea0 	bl	80034e0 <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b02      	cmp	r3, #2
 80057a8:	d908      	bls.n	80057bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e146      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
 80057ae:	bf00      	nop
 80057b0:	40021000 	.word	0x40021000
 80057b4:	42420000 	.word	0x42420000
 80057b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057bc:	4b92      	ldr	r3, [pc, #584]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80057be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e9      	bne.n	800579c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0304 	and.w	r3, r3, #4
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f000 80a6 	beq.w	8005922 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057d6:	2300      	movs	r3, #0
 80057d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057da:	4b8b      	ldr	r3, [pc, #556]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80057dc:	69db      	ldr	r3, [r3, #28]
 80057de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10d      	bne.n	8005802 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057e6:	4b88      	ldr	r3, [pc, #544]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80057e8:	69db      	ldr	r3, [r3, #28]
 80057ea:	4a87      	ldr	r2, [pc, #540]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80057ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057f0:	61d3      	str	r3, [r2, #28]
 80057f2:	4b85      	ldr	r3, [pc, #532]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80057f4:	69db      	ldr	r3, [r3, #28]
 80057f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057fa:	60bb      	str	r3, [r7, #8]
 80057fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057fe:	2301      	movs	r3, #1
 8005800:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005802:	4b82      	ldr	r3, [pc, #520]	@ (8005a0c <HAL_RCC_OscConfig+0x4c8>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800580a:	2b00      	cmp	r3, #0
 800580c:	d118      	bne.n	8005840 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800580e:	4b7f      	ldr	r3, [pc, #508]	@ (8005a0c <HAL_RCC_OscConfig+0x4c8>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a7e      	ldr	r2, [pc, #504]	@ (8005a0c <HAL_RCC_OscConfig+0x4c8>)
 8005814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800581a:	f7fd fe61 	bl	80034e0 <HAL_GetTick>
 800581e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005820:	e008      	b.n	8005834 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005822:	f7fd fe5d 	bl	80034e0 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b64      	cmp	r3, #100	@ 0x64
 800582e:	d901      	bls.n	8005834 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e103      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005834:	4b75      	ldr	r3, [pc, #468]	@ (8005a0c <HAL_RCC_OscConfig+0x4c8>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800583c:	2b00      	cmp	r3, #0
 800583e:	d0f0      	beq.n	8005822 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	2b01      	cmp	r3, #1
 8005846:	d106      	bne.n	8005856 <HAL_RCC_OscConfig+0x312>
 8005848:	4b6f      	ldr	r3, [pc, #444]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	4a6e      	ldr	r2, [pc, #440]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	6213      	str	r3, [r2, #32]
 8005854:	e02d      	b.n	80058b2 <HAL_RCC_OscConfig+0x36e>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10c      	bne.n	8005878 <HAL_RCC_OscConfig+0x334>
 800585e:	4b6a      	ldr	r3, [pc, #424]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	4a69      	ldr	r2, [pc, #420]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005864:	f023 0301 	bic.w	r3, r3, #1
 8005868:	6213      	str	r3, [r2, #32]
 800586a:	4b67      	ldr	r3, [pc, #412]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	4a66      	ldr	r2, [pc, #408]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005870:	f023 0304 	bic.w	r3, r3, #4
 8005874:	6213      	str	r3, [r2, #32]
 8005876:	e01c      	b.n	80058b2 <HAL_RCC_OscConfig+0x36e>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	2b05      	cmp	r3, #5
 800587e:	d10c      	bne.n	800589a <HAL_RCC_OscConfig+0x356>
 8005880:	4b61      	ldr	r3, [pc, #388]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005882:	6a1b      	ldr	r3, [r3, #32]
 8005884:	4a60      	ldr	r2, [pc, #384]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005886:	f043 0304 	orr.w	r3, r3, #4
 800588a:	6213      	str	r3, [r2, #32]
 800588c:	4b5e      	ldr	r3, [pc, #376]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	4a5d      	ldr	r2, [pc, #372]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005892:	f043 0301 	orr.w	r3, r3, #1
 8005896:	6213      	str	r3, [r2, #32]
 8005898:	e00b      	b.n	80058b2 <HAL_RCC_OscConfig+0x36e>
 800589a:	4b5b      	ldr	r3, [pc, #364]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800589c:	6a1b      	ldr	r3, [r3, #32]
 800589e:	4a5a      	ldr	r2, [pc, #360]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80058a0:	f023 0301 	bic.w	r3, r3, #1
 80058a4:	6213      	str	r3, [r2, #32]
 80058a6:	4b58      	ldr	r3, [pc, #352]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	4a57      	ldr	r2, [pc, #348]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80058ac:	f023 0304 	bic.w	r3, r3, #4
 80058b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d015      	beq.n	80058e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ba:	f7fd fe11 	bl	80034e0 <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058c0:	e00a      	b.n	80058d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058c2:	f7fd fe0d 	bl	80034e0 <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d901      	bls.n	80058d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80058d4:	2303      	movs	r3, #3
 80058d6:	e0b1      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058d8:	4b4b      	ldr	r3, [pc, #300]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	f003 0302 	and.w	r3, r3, #2
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d0ee      	beq.n	80058c2 <HAL_RCC_OscConfig+0x37e>
 80058e4:	e014      	b.n	8005910 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058e6:	f7fd fdfb 	bl	80034e0 <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058ec:	e00a      	b.n	8005904 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058ee:	f7fd fdf7 	bl	80034e0 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d901      	bls.n	8005904 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e09b      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005904:	4b40      	ldr	r3, [pc, #256]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1ee      	bne.n	80058ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005910:	7dfb      	ldrb	r3, [r7, #23]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d105      	bne.n	8005922 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005916:	4b3c      	ldr	r3, [pc, #240]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	4a3b      	ldr	r2, [pc, #236]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800591c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005920:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	2b00      	cmp	r3, #0
 8005928:	f000 8087 	beq.w	8005a3a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800592c:	4b36      	ldr	r3, [pc, #216]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	f003 030c 	and.w	r3, r3, #12
 8005934:	2b08      	cmp	r3, #8
 8005936:	d061      	beq.n	80059fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	2b02      	cmp	r3, #2
 800593e:	d146      	bne.n	80059ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005940:	4b33      	ldr	r3, [pc, #204]	@ (8005a10 <HAL_RCC_OscConfig+0x4cc>)
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005946:	f7fd fdcb 	bl	80034e0 <HAL_GetTick>
 800594a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800594c:	e008      	b.n	8005960 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800594e:	f7fd fdc7 	bl	80034e0 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d901      	bls.n	8005960 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e06d      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005960:	4b29      	ldr	r3, [pc, #164]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d1f0      	bne.n	800594e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005974:	d108      	bne.n	8005988 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005976:	4b24      	ldr	r3, [pc, #144]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	4921      	ldr	r1, [pc, #132]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 8005984:	4313      	orrs	r3, r2
 8005986:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005988:	4b1f      	ldr	r3, [pc, #124]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a19      	ldr	r1, [r3, #32]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005998:	430b      	orrs	r3, r1
 800599a:	491b      	ldr	r1, [pc, #108]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 800599c:	4313      	orrs	r3, r2
 800599e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005a10 <HAL_RCC_OscConfig+0x4cc>)
 80059a2:	2201      	movs	r2, #1
 80059a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a6:	f7fd fd9b 	bl	80034e0 <HAL_GetTick>
 80059aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80059ac:	e008      	b.n	80059c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ae:	f7fd fd97 	bl	80034e0 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d901      	bls.n	80059c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e03d      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80059c0:	4b11      	ldr	r3, [pc, #68]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d0f0      	beq.n	80059ae <HAL_RCC_OscConfig+0x46a>
 80059cc:	e035      	b.n	8005a3a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ce:	4b10      	ldr	r3, [pc, #64]	@ (8005a10 <HAL_RCC_OscConfig+0x4cc>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059d4:	f7fd fd84 	bl	80034e0 <HAL_GetTick>
 80059d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059da:	e008      	b.n	80059ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059dc:	f7fd fd80 	bl	80034e0 <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e026      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059ee:	4b06      	ldr	r3, [pc, #24]	@ (8005a08 <HAL_RCC_OscConfig+0x4c4>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1f0      	bne.n	80059dc <HAL_RCC_OscConfig+0x498>
 80059fa:	e01e      	b.n	8005a3a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d107      	bne.n	8005a14 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e019      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
 8005a08:	40021000 	.word	0x40021000
 8005a0c:	40007000 	.word	0x40007000
 8005a10:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005a14:	4b0b      	ldr	r3, [pc, #44]	@ (8005a44 <HAL_RCC_OscConfig+0x500>)
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d106      	bne.n	8005a36 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d001      	beq.n	8005a3a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e000      	b.n	8005a3c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3718      	adds	r7, #24
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	40021000 	.word	0x40021000

08005a48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d101      	bne.n	8005a5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e0d0      	b.n	8005bfe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a5c:	4b6a      	ldr	r3, [pc, #424]	@ (8005c08 <HAL_RCC_ClockConfig+0x1c0>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0307 	and.w	r3, r3, #7
 8005a64:	683a      	ldr	r2, [r7, #0]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d910      	bls.n	8005a8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a6a:	4b67      	ldr	r3, [pc, #412]	@ (8005c08 <HAL_RCC_ClockConfig+0x1c0>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f023 0207 	bic.w	r2, r3, #7
 8005a72:	4965      	ldr	r1, [pc, #404]	@ (8005c08 <HAL_RCC_ClockConfig+0x1c0>)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a7a:	4b63      	ldr	r3, [pc, #396]	@ (8005c08 <HAL_RCC_ClockConfig+0x1c0>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 0307 	and.w	r3, r3, #7
 8005a82:	683a      	ldr	r2, [r7, #0]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d001      	beq.n	8005a8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e0b8      	b.n	8005bfe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0302 	and.w	r3, r3, #2
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d020      	beq.n	8005ada <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0304 	and.w	r3, r3, #4
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d005      	beq.n	8005ab0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005aa4:	4b59      	ldr	r3, [pc, #356]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	4a58      	ldr	r2, [pc, #352]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005aaa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005aae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0308 	and.w	r3, r3, #8
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d005      	beq.n	8005ac8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005abc:	4b53      	ldr	r3, [pc, #332]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	4a52      	ldr	r2, [pc, #328]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005ac2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005ac6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ac8:	4b50      	ldr	r3, [pc, #320]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	494d      	ldr	r1, [pc, #308]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d040      	beq.n	8005b68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d107      	bne.n	8005afe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aee:	4b47      	ldr	r3, [pc, #284]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d115      	bne.n	8005b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e07f      	b.n	8005bfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d107      	bne.n	8005b16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b06:	4b41      	ldr	r3, [pc, #260]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d109      	bne.n	8005b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e073      	b.n	8005bfe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b16:	4b3d      	ldr	r3, [pc, #244]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0302 	and.w	r3, r3, #2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e06b      	b.n	8005bfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b26:	4b39      	ldr	r3, [pc, #228]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	f023 0203 	bic.w	r2, r3, #3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	4936      	ldr	r1, [pc, #216]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005b34:	4313      	orrs	r3, r2
 8005b36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b38:	f7fd fcd2 	bl	80034e0 <HAL_GetTick>
 8005b3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b3e:	e00a      	b.n	8005b56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b40:	f7fd fcce 	bl	80034e0 <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e053      	b.n	8005bfe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b56:	4b2d      	ldr	r3, [pc, #180]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f003 020c 	and.w	r2, r3, #12
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d1eb      	bne.n	8005b40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b68:	4b27      	ldr	r3, [pc, #156]	@ (8005c08 <HAL_RCC_ClockConfig+0x1c0>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0307 	and.w	r3, r3, #7
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d210      	bcs.n	8005b98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b76:	4b24      	ldr	r3, [pc, #144]	@ (8005c08 <HAL_RCC_ClockConfig+0x1c0>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f023 0207 	bic.w	r2, r3, #7
 8005b7e:	4922      	ldr	r1, [pc, #136]	@ (8005c08 <HAL_RCC_ClockConfig+0x1c0>)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b86:	4b20      	ldr	r3, [pc, #128]	@ (8005c08 <HAL_RCC_ClockConfig+0x1c0>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0307 	and.w	r3, r3, #7
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d001      	beq.n	8005b98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e032      	b.n	8005bfe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0304 	and.w	r3, r3, #4
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d008      	beq.n	8005bb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ba4:	4b19      	ldr	r3, [pc, #100]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	4916      	ldr	r1, [pc, #88]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d009      	beq.n	8005bd6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005bc2:	4b12      	ldr	r3, [pc, #72]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	00db      	lsls	r3, r3, #3
 8005bd0:	490e      	ldr	r1, [pc, #56]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005bd6:	f000 f821 	bl	8005c1c <HAL_RCC_GetSysClockFreq>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8005c0c <HAL_RCC_ClockConfig+0x1c4>)
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	091b      	lsrs	r3, r3, #4
 8005be2:	f003 030f 	and.w	r3, r3, #15
 8005be6:	490a      	ldr	r1, [pc, #40]	@ (8005c10 <HAL_RCC_ClockConfig+0x1c8>)
 8005be8:	5ccb      	ldrb	r3, [r1, r3]
 8005bea:	fa22 f303 	lsr.w	r3, r2, r3
 8005bee:	4a09      	ldr	r2, [pc, #36]	@ (8005c14 <HAL_RCC_ClockConfig+0x1cc>)
 8005bf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005bf2:	4b09      	ldr	r3, [pc, #36]	@ (8005c18 <HAL_RCC_ClockConfig+0x1d0>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7fd fc30 	bl	800345c <HAL_InitTick>

  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	40022000 	.word	0x40022000
 8005c0c:	40021000 	.word	0x40021000
 8005c10:	08008144 	.word	0x08008144
 8005c14:	20000078 	.word	0x20000078
 8005c18:	2000007c 	.word	0x2000007c

08005c1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b087      	sub	sp, #28
 8005c20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c22:	2300      	movs	r3, #0
 8005c24:	60fb      	str	r3, [r7, #12]
 8005c26:	2300      	movs	r3, #0
 8005c28:	60bb      	str	r3, [r7, #8]
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	617b      	str	r3, [r7, #20]
 8005c2e:	2300      	movs	r3, #0
 8005c30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005c32:	2300      	movs	r3, #0
 8005c34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005c36:	4b1e      	ldr	r3, [pc, #120]	@ (8005cb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f003 030c 	and.w	r3, r3, #12
 8005c42:	2b04      	cmp	r3, #4
 8005c44:	d002      	beq.n	8005c4c <HAL_RCC_GetSysClockFreq+0x30>
 8005c46:	2b08      	cmp	r3, #8
 8005c48:	d003      	beq.n	8005c52 <HAL_RCC_GetSysClockFreq+0x36>
 8005c4a:	e027      	b.n	8005c9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c4c:	4b19      	ldr	r3, [pc, #100]	@ (8005cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c4e:	613b      	str	r3, [r7, #16]
      break;
 8005c50:	e027      	b.n	8005ca2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	0c9b      	lsrs	r3, r3, #18
 8005c56:	f003 030f 	and.w	r3, r3, #15
 8005c5a:	4a17      	ldr	r2, [pc, #92]	@ (8005cb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005c5c:	5cd3      	ldrb	r3, [r2, r3]
 8005c5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d010      	beq.n	8005c8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c6a:	4b11      	ldr	r3, [pc, #68]	@ (8005cb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	0c5b      	lsrs	r3, r3, #17
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	4a11      	ldr	r2, [pc, #68]	@ (8005cbc <HAL_RCC_GetSysClockFreq+0xa0>)
 8005c76:	5cd3      	ldrb	r3, [r2, r3]
 8005c78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8005cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c7e:	fb03 f202 	mul.w	r2, r3, r2
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c88:	617b      	str	r3, [r7, #20]
 8005c8a:	e004      	b.n	8005c96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a0c      	ldr	r2, [pc, #48]	@ (8005cc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005c90:	fb02 f303 	mul.w	r3, r2, r3
 8005c94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	613b      	str	r3, [r7, #16]
      break;
 8005c9a:	e002      	b.n	8005ca2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c9c:	4b05      	ldr	r3, [pc, #20]	@ (8005cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c9e:	613b      	str	r3, [r7, #16]
      break;
 8005ca0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ca2:	693b      	ldr	r3, [r7, #16]
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	371c      	adds	r7, #28
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bc80      	pop	{r7}
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	40021000 	.word	0x40021000
 8005cb4:	007a1200 	.word	0x007a1200
 8005cb8:	0800815c 	.word	0x0800815c
 8005cbc:	0800816c 	.word	0x0800816c
 8005cc0:	003d0900 	.word	0x003d0900

08005cc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cc8:	4b02      	ldr	r3, [pc, #8]	@ (8005cd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005cca:	681b      	ldr	r3, [r3, #0]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bc80      	pop	{r7}
 8005cd2:	4770      	bx	lr
 8005cd4:	20000078 	.word	0x20000078

08005cd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005cdc:	f7ff fff2 	bl	8005cc4 <HAL_RCC_GetHCLKFreq>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	4b05      	ldr	r3, [pc, #20]	@ (8005cf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	0a1b      	lsrs	r3, r3, #8
 8005ce8:	f003 0307 	and.w	r3, r3, #7
 8005cec:	4903      	ldr	r1, [pc, #12]	@ (8005cfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cee:	5ccb      	ldrb	r3, [r1, r3]
 8005cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	40021000 	.word	0x40021000
 8005cfc:	08008154 	.word	0x08008154

08005d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005d04:	f7ff ffde 	bl	8005cc4 <HAL_RCC_GetHCLKFreq>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	4b05      	ldr	r3, [pc, #20]	@ (8005d20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	0adb      	lsrs	r3, r3, #11
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	4903      	ldr	r1, [pc, #12]	@ (8005d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d16:	5ccb      	ldrb	r3, [r1, r3]
 8005d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	40021000 	.word	0x40021000
 8005d24:	08008154 	.word	0x08008154

08005d28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005d30:	4b0a      	ldr	r3, [pc, #40]	@ (8005d5c <RCC_Delay+0x34>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a0a      	ldr	r2, [pc, #40]	@ (8005d60 <RCC_Delay+0x38>)
 8005d36:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3a:	0a5b      	lsrs	r3, r3, #9
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	fb02 f303 	mul.w	r3, r2, r3
 8005d42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005d44:	bf00      	nop
  }
  while (Delay --);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	1e5a      	subs	r2, r3, #1
 8005d4a:	60fa      	str	r2, [r7, #12]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1f9      	bne.n	8005d44 <RCC_Delay+0x1c>
}
 8005d50:	bf00      	nop
 8005d52:	bf00      	nop
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bc80      	pop	{r7}
 8005d5a:	4770      	bx	lr
 8005d5c:	20000078 	.word	0x20000078
 8005d60:	10624dd3 	.word	0x10624dd3

08005d64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b082      	sub	sp, #8
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d101      	bne.n	8005d76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e076      	b.n	8005e64 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d108      	bne.n	8005d90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d86:	d009      	beq.n	8005d9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	61da      	str	r2, [r3, #28]
 8005d8e:	e005      	b.n	8005d9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d106      	bne.n	8005dbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f7fd f9b2 	bl	8003120 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2202      	movs	r2, #2
 8005dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005de4:	431a      	orrs	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005dee:	431a      	orrs	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	431a      	orrs	r2, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	431a      	orrs	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e0c:	431a      	orrs	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e16:	431a      	orrs	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e20:	ea42 0103 	orr.w	r1, r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	430a      	orrs	r2, r1
 8005e32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	0c1a      	lsrs	r2, r3, #16
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f002 0204 	and.w	r2, r2, #4
 8005e42:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	69da      	ldr	r2, [r3, #28]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e52:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3708      	adds	r7, #8
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b088      	sub	sp, #32
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	603b      	str	r3, [r7, #0]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e7c:	f7fd fb30 	bl	80034e0 <HAL_GetTick>
 8005e80:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005e82:	88fb      	ldrh	r3, [r7, #6]
 8005e84:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d001      	beq.n	8005e96 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005e92:	2302      	movs	r3, #2
 8005e94:	e12a      	b.n	80060ec <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <HAL_SPI_Transmit+0x36>
 8005e9c:	88fb      	ldrh	r3, [r7, #6]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e122      	b.n	80060ec <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_SPI_Transmit+0x48>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e11b      	b.n	80060ec <HAL_SPI_Transmit+0x280>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2203      	movs	r2, #3
 8005ec0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	68ba      	ldr	r2, [r7, #8]
 8005ece:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	88fa      	ldrh	r2, [r7, #6]
 8005ed4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	88fa      	ldrh	r2, [r7, #6]
 8005eda:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f02:	d10f      	bne.n	8005f24 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f22:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f2e:	2b40      	cmp	r3, #64	@ 0x40
 8005f30:	d007      	beq.n	8005f42 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f4a:	d152      	bne.n	8005ff2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d002      	beq.n	8005f5a <HAL_SPI_Transmit+0xee>
 8005f54:	8b7b      	ldrh	r3, [r7, #26]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d145      	bne.n	8005fe6 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f5e:	881a      	ldrh	r2, [r3, #0]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f6a:	1c9a      	adds	r2, r3, #2
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	3b01      	subs	r3, #1
 8005f78:	b29a      	uxth	r2, r3
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f7e:	e032      	b.n	8005fe6 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d112      	bne.n	8005fb4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f92:	881a      	ldrh	r2, [r3, #0]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f9e:	1c9a      	adds	r2, r3, #2
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	3b01      	subs	r3, #1
 8005fac:	b29a      	uxth	r2, r3
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005fb2:	e018      	b.n	8005fe6 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fb4:	f7fd fa94 	bl	80034e0 <HAL_GetTick>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	683a      	ldr	r2, [r7, #0]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d803      	bhi.n	8005fcc <HAL_SPI_Transmit+0x160>
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fca:	d102      	bne.n	8005fd2 <HAL_SPI_Transmit+0x166>
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d109      	bne.n	8005fe6 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e082      	b.n	80060ec <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1c7      	bne.n	8005f80 <HAL_SPI_Transmit+0x114>
 8005ff0:	e053      	b.n	800609a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d002      	beq.n	8006000 <HAL_SPI_Transmit+0x194>
 8005ffa:	8b7b      	ldrh	r3, [r7, #26]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d147      	bne.n	8006090 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	330c      	adds	r3, #12
 800600a:	7812      	ldrb	r2, [r2, #0]
 800600c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006012:	1c5a      	adds	r2, r3, #1
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800601c:	b29b      	uxth	r3, r3
 800601e:	3b01      	subs	r3, #1
 8006020:	b29a      	uxth	r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006026:	e033      	b.n	8006090 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f003 0302 	and.w	r3, r3, #2
 8006032:	2b02      	cmp	r3, #2
 8006034:	d113      	bne.n	800605e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	330c      	adds	r3, #12
 8006040:	7812      	ldrb	r2, [r2, #0]
 8006042:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006048:	1c5a      	adds	r2, r3, #1
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006052:	b29b      	uxth	r3, r3
 8006054:	3b01      	subs	r3, #1
 8006056:	b29a      	uxth	r2, r3
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800605c:	e018      	b.n	8006090 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800605e:	f7fd fa3f 	bl	80034e0 <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	683a      	ldr	r2, [r7, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d803      	bhi.n	8006076 <HAL_SPI_Transmit+0x20a>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006074:	d102      	bne.n	800607c <HAL_SPI_Transmit+0x210>
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d109      	bne.n	8006090 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800608c:	2303      	movs	r3, #3
 800608e:	e02d      	b.n	80060ec <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006094:	b29b      	uxth	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1c6      	bne.n	8006028 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800609a:	69fa      	ldr	r2, [r7, #28]
 800609c:	6839      	ldr	r1, [r7, #0]
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f000 fa66 	bl	8006570 <SPI_EndRxTxTransaction>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d002      	beq.n	80060b0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2220      	movs	r2, #32
 80060ae:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10a      	bne.n	80060ce <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060b8:	2300      	movs	r3, #0
 80060ba:	617b      	str	r3, [r7, #20]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	617b      	str	r3, [r7, #20]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	617b      	str	r3, [r7, #20]
 80060cc:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e000      	b.n	80060ec <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80060ea:	2300      	movs	r3, #0
  }
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3720      	adds	r7, #32
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b08a      	sub	sp, #40	@ 0x28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
 8006100:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006102:	2301      	movs	r3, #1
 8006104:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006106:	f7fd f9eb 	bl	80034e0 <HAL_GetTick>
 800610a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006112:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800611a:	887b      	ldrh	r3, [r7, #2]
 800611c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800611e:	7ffb      	ldrb	r3, [r7, #31]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d00c      	beq.n	800613e <HAL_SPI_TransmitReceive+0x4a>
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800612a:	d106      	bne.n	800613a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d102      	bne.n	800613a <HAL_SPI_TransmitReceive+0x46>
 8006134:	7ffb      	ldrb	r3, [r7, #31]
 8006136:	2b04      	cmp	r3, #4
 8006138:	d001      	beq.n	800613e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800613a:	2302      	movs	r3, #2
 800613c:	e17f      	b.n	800643e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d005      	beq.n	8006150 <HAL_SPI_TransmitReceive+0x5c>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d002      	beq.n	8006150 <HAL_SPI_TransmitReceive+0x5c>
 800614a:	887b      	ldrh	r3, [r7, #2]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d101      	bne.n	8006154 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e174      	b.n	800643e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800615a:	2b01      	cmp	r3, #1
 800615c:	d101      	bne.n	8006162 <HAL_SPI_TransmitReceive+0x6e>
 800615e:	2302      	movs	r3, #2
 8006160:	e16d      	b.n	800643e <HAL_SPI_TransmitReceive+0x34a>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006170:	b2db      	uxtb	r3, r3
 8006172:	2b04      	cmp	r3, #4
 8006174:	d003      	beq.n	800617e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2205      	movs	r2, #5
 800617a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	887a      	ldrh	r2, [r7, #2]
 800618e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	887a      	ldrh	r2, [r7, #2]
 8006194:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	887a      	ldrh	r2, [r7, #2]
 80061a0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	887a      	ldrh	r2, [r7, #2]
 80061a6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061be:	2b40      	cmp	r3, #64	@ 0x40
 80061c0:	d007      	beq.n	80061d2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061da:	d17e      	bne.n	80062da <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d002      	beq.n	80061ea <HAL_SPI_TransmitReceive+0xf6>
 80061e4:	8afb      	ldrh	r3, [r7, #22]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d16c      	bne.n	80062c4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061ee:	881a      	ldrh	r2, [r3, #0]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061fa:	1c9a      	adds	r2, r3, #2
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006204:	b29b      	uxth	r3, r3
 8006206:	3b01      	subs	r3, #1
 8006208:	b29a      	uxth	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800620e:	e059      	b.n	80062c4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f003 0302 	and.w	r3, r3, #2
 800621a:	2b02      	cmp	r3, #2
 800621c:	d11b      	bne.n	8006256 <HAL_SPI_TransmitReceive+0x162>
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006222:	b29b      	uxth	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	d016      	beq.n	8006256 <HAL_SPI_TransmitReceive+0x162>
 8006228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622a:	2b01      	cmp	r3, #1
 800622c:	d113      	bne.n	8006256 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006232:	881a      	ldrh	r2, [r3, #0]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623e:	1c9a      	adds	r2, r3, #2
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006248:	b29b      	uxth	r3, r3
 800624a:	3b01      	subs	r3, #1
 800624c:	b29a      	uxth	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006252:	2300      	movs	r3, #0
 8006254:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b01      	cmp	r3, #1
 8006262:	d119      	bne.n	8006298 <HAL_SPI_TransmitReceive+0x1a4>
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006268:	b29b      	uxth	r3, r3
 800626a:	2b00      	cmp	r3, #0
 800626c:	d014      	beq.n	8006298 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68da      	ldr	r2, [r3, #12]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006278:	b292      	uxth	r2, r2
 800627a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006280:	1c9a      	adds	r2, r3, #2
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800628a:	b29b      	uxth	r3, r3
 800628c:	3b01      	subs	r3, #1
 800628e:	b29a      	uxth	r2, r3
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006294:	2301      	movs	r3, #1
 8006296:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006298:	f7fd f922 	bl	80034e0 <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d80d      	bhi.n	80062c4 <HAL_SPI_TransmitReceive+0x1d0>
 80062a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ae:	d009      	beq.n	80062c4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e0bc      	b.n	800643e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1a0      	bne.n	8006210 <HAL_SPI_TransmitReceive+0x11c>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d19b      	bne.n	8006210 <HAL_SPI_TransmitReceive+0x11c>
 80062d8:	e082      	b.n	80063e0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d002      	beq.n	80062e8 <HAL_SPI_TransmitReceive+0x1f4>
 80062e2:	8afb      	ldrh	r3, [r7, #22]
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d171      	bne.n	80063cc <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	330c      	adds	r3, #12
 80062f2:	7812      	ldrb	r2, [r2, #0]
 80062f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062fa:	1c5a      	adds	r2, r3, #1
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006304:	b29b      	uxth	r3, r3
 8006306:	3b01      	subs	r3, #1
 8006308:	b29a      	uxth	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800630e:	e05d      	b.n	80063cc <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	2b02      	cmp	r3, #2
 800631c:	d11c      	bne.n	8006358 <HAL_SPI_TransmitReceive+0x264>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006322:	b29b      	uxth	r3, r3
 8006324:	2b00      	cmp	r3, #0
 8006326:	d017      	beq.n	8006358 <HAL_SPI_TransmitReceive+0x264>
 8006328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632a:	2b01      	cmp	r3, #1
 800632c:	d114      	bne.n	8006358 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	330c      	adds	r3, #12
 8006338:	7812      	ldrb	r2, [r2, #0]
 800633a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800634a:	b29b      	uxth	r3, r3
 800634c:	3b01      	subs	r3, #1
 800634e:	b29a      	uxth	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006354:	2300      	movs	r3, #0
 8006356:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b01      	cmp	r3, #1
 8006364:	d119      	bne.n	800639a <HAL_SPI_TransmitReceive+0x2a6>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800636a:	b29b      	uxth	r3, r3
 800636c:	2b00      	cmp	r3, #0
 800636e:	d014      	beq.n	800639a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68da      	ldr	r2, [r3, #12]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800637a:	b2d2      	uxtb	r2, r2
 800637c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006382:	1c5a      	adds	r2, r3, #1
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800638c:	b29b      	uxth	r3, r3
 800638e:	3b01      	subs	r3, #1
 8006390:	b29a      	uxth	r2, r3
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006396:	2301      	movs	r3, #1
 8006398:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800639a:	f7fd f8a1 	bl	80034e0 <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d803      	bhi.n	80063b2 <HAL_SPI_TransmitReceive+0x2be>
 80063aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b0:	d102      	bne.n	80063b8 <HAL_SPI_TransmitReceive+0x2c4>
 80063b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d109      	bne.n	80063cc <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e038      	b.n	800643e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d19c      	bne.n	8006310 <HAL_SPI_TransmitReceive+0x21c>
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063da:	b29b      	uxth	r3, r3
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d197      	bne.n	8006310 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063e0:	6a3a      	ldr	r2, [r7, #32]
 80063e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80063e4:	68f8      	ldr	r0, [r7, #12]
 80063e6:	f000 f8c3 	bl	8006570 <SPI_EndRxTxTransaction>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d008      	beq.n	8006402 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2220      	movs	r2, #32
 80063f4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e01d      	b.n	800643e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10a      	bne.n	8006420 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800640a:	2300      	movs	r3, #0
 800640c:	613b      	str	r3, [r7, #16]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	613b      	str	r3, [r7, #16]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	613b      	str	r3, [r7, #16]
 800641e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006434:	2b00      	cmp	r3, #0
 8006436:	d001      	beq.n	800643c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e000      	b.n	800643e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800643c:	2300      	movs	r3, #0
  }
}
 800643e:	4618      	mov	r0, r3
 8006440:	3728      	adds	r7, #40	@ 0x28
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006446:	b480      	push	{r7}
 8006448:	b083      	sub	sp, #12
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006454:	b2db      	uxtb	r3, r3
}
 8006456:	4618      	mov	r0, r3
 8006458:	370c      	adds	r7, #12
 800645a:	46bd      	mov	sp, r7
 800645c:	bc80      	pop	{r7}
 800645e:	4770      	bx	lr

08006460 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b088      	sub	sp, #32
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	4613      	mov	r3, r2
 800646e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006470:	f7fd f836 	bl	80034e0 <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006478:	1a9b      	subs	r3, r3, r2
 800647a:	683a      	ldr	r2, [r7, #0]
 800647c:	4413      	add	r3, r2
 800647e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006480:	f7fd f82e 	bl	80034e0 <HAL_GetTick>
 8006484:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006486:	4b39      	ldr	r3, [pc, #228]	@ (800656c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	015b      	lsls	r3, r3, #5
 800648c:	0d1b      	lsrs	r3, r3, #20
 800648e:	69fa      	ldr	r2, [r7, #28]
 8006490:	fb02 f303 	mul.w	r3, r2, r3
 8006494:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006496:	e054      	b.n	8006542 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649e:	d050      	beq.n	8006542 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064a0:	f7fd f81e 	bl	80034e0 <HAL_GetTick>
 80064a4:	4602      	mov	r2, r0
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	69fa      	ldr	r2, [r7, #28]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d902      	bls.n	80064b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d13d      	bne.n	8006532 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80064c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064ce:	d111      	bne.n	80064f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064d8:	d004      	beq.n	80064e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064e2:	d107      	bne.n	80064f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064fc:	d10f      	bne.n	800651e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800650c:	601a      	str	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800651c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e017      	b.n	8006562 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d101      	bne.n	800653c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006538:	2300      	movs	r3, #0
 800653a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	3b01      	subs	r3, #1
 8006540:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	689a      	ldr	r2, [r3, #8]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	4013      	ands	r3, r2
 800654c:	68ba      	ldr	r2, [r7, #8]
 800654e:	429a      	cmp	r2, r3
 8006550:	bf0c      	ite	eq
 8006552:	2301      	moveq	r3, #1
 8006554:	2300      	movne	r3, #0
 8006556:	b2db      	uxtb	r3, r3
 8006558:	461a      	mov	r2, r3
 800655a:	79fb      	ldrb	r3, [r7, #7]
 800655c:	429a      	cmp	r2, r3
 800655e:	d19b      	bne.n	8006498 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3720      	adds	r7, #32
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	20000078 	.word	0x20000078

08006570 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af02      	add	r7, sp, #8
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	2201      	movs	r2, #1
 8006584:	2102      	movs	r1, #2
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f7ff ff6a 	bl	8006460 <SPI_WaitFlagStateUntilTimeout>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d007      	beq.n	80065a2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006596:	f043 0220 	orr.w	r2, r3, #32
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e013      	b.n	80065ca <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	9300      	str	r3, [sp, #0]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	2200      	movs	r2, #0
 80065aa:	2180      	movs	r1, #128	@ 0x80
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f7ff ff57 	bl	8006460 <SPI_WaitFlagStateUntilTimeout>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d007      	beq.n	80065c8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065bc:	f043 0220 	orr.w	r2, r3, #32
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	e000      	b.n	80065ca <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b082      	sub	sp, #8
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e042      	b.n	800666a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d106      	bne.n	80065fe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f7fc fea7 	bl	800334c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2224      	movs	r2, #36	@ 0x24
 8006602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68da      	ldr	r2, [r3, #12]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006614:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 fa08 	bl	8006a2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800662a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	695a      	ldr	r2, [r3, #20]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800663a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68da      	ldr	r2, [r3, #12]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800664a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2220      	movs	r2, #32
 8006656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2220      	movs	r2, #32
 800665e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3708      	adds	r7, #8
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b08a      	sub	sp, #40	@ 0x28
 8006676:	af02      	add	r7, sp, #8
 8006678:	60f8      	str	r0, [r7, #12]
 800667a:	60b9      	str	r1, [r7, #8]
 800667c:	603b      	str	r3, [r7, #0]
 800667e:	4613      	mov	r3, r2
 8006680:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006682:	2300      	movs	r3, #0
 8006684:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800668c:	b2db      	uxtb	r3, r3
 800668e:	2b20      	cmp	r3, #32
 8006690:	d175      	bne.n	800677e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d002      	beq.n	800669e <HAL_UART_Transmit+0x2c>
 8006698:	88fb      	ldrh	r3, [r7, #6]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e06e      	b.n	8006780 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2221      	movs	r2, #33	@ 0x21
 80066ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066b0:	f7fc ff16 	bl	80034e0 <HAL_GetTick>
 80066b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	88fa      	ldrh	r2, [r7, #6]
 80066ba:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	88fa      	ldrh	r2, [r7, #6]
 80066c0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ca:	d108      	bne.n	80066de <HAL_UART_Transmit+0x6c>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	691b      	ldr	r3, [r3, #16]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d104      	bne.n	80066de <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80066d4:	2300      	movs	r3, #0
 80066d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	61bb      	str	r3, [r7, #24]
 80066dc:	e003      	b.n	80066e6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066e2:	2300      	movs	r3, #0
 80066e4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066e6:	e02e      	b.n	8006746 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	9300      	str	r3, [sp, #0]
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	2200      	movs	r2, #0
 80066f0:	2180      	movs	r1, #128	@ 0x80
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f000 f8df 	bl	80068b6 <UART_WaitOnFlagUntilTimeout>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d005      	beq.n	800670a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2220      	movs	r2, #32
 8006702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e03a      	b.n	8006780 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10b      	bne.n	8006728 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	881b      	ldrh	r3, [r3, #0]
 8006714:	461a      	mov	r2, r3
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800671e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	3302      	adds	r3, #2
 8006724:	61bb      	str	r3, [r7, #24]
 8006726:	e007      	b.n	8006738 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	781a      	ldrb	r2, [r3, #0]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	3301      	adds	r3, #1
 8006736:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800673c:	b29b      	uxth	r3, r3
 800673e:	3b01      	subs	r3, #1
 8006740:	b29a      	uxth	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800674a:	b29b      	uxth	r3, r3
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1cb      	bne.n	80066e8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	2200      	movs	r2, #0
 8006758:	2140      	movs	r1, #64	@ 0x40
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f000 f8ab 	bl	80068b6 <UART_WaitOnFlagUntilTimeout>
 8006760:	4603      	mov	r3, r0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d005      	beq.n	8006772 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2220      	movs	r2, #32
 800676a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e006      	b.n	8006780 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2220      	movs	r2, #32
 8006776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	e000      	b.n	8006780 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800677e:	2302      	movs	r3, #2
  }
}
 8006780:	4618      	mov	r0, r3
 8006782:	3720      	adds	r7, #32
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b08a      	sub	sp, #40	@ 0x28
 800678c:	af02      	add	r7, sp, #8
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	603b      	str	r3, [r7, #0]
 8006794:	4613      	mov	r3, r2
 8006796:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006798:	2300      	movs	r3, #0
 800679a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	2b20      	cmp	r3, #32
 80067a6:	f040 8081 	bne.w	80068ac <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <HAL_UART_Receive+0x2e>
 80067b0:	88fb      	ldrh	r3, [r7, #6]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e079      	b.n	80068ae <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2222      	movs	r2, #34	@ 0x22
 80067c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2200      	movs	r2, #0
 80067cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067ce:	f7fc fe87 	bl	80034e0 <HAL_GetTick>
 80067d2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	88fa      	ldrh	r2, [r7, #6]
 80067d8:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	88fa      	ldrh	r2, [r7, #6]
 80067de:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067e8:	d108      	bne.n	80067fc <HAL_UART_Receive+0x74>
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d104      	bne.n	80067fc <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80067f2:	2300      	movs	r3, #0
 80067f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	61bb      	str	r3, [r7, #24]
 80067fa:	e003      	b.n	8006804 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006800:	2300      	movs	r3, #0
 8006802:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006804:	e047      	b.n	8006896 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	9300      	str	r3, [sp, #0]
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	2200      	movs	r2, #0
 800680e:	2120      	movs	r1, #32
 8006810:	68f8      	ldr	r0, [r7, #12]
 8006812:	f000 f850 	bl	80068b6 <UART_WaitOnFlagUntilTimeout>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d005      	beq.n	8006828 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2220      	movs	r2, #32
 8006820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e042      	b.n	80068ae <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d10c      	bne.n	8006848 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	b29b      	uxth	r3, r3
 8006836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800683a:	b29a      	uxth	r2, r3
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	3302      	adds	r3, #2
 8006844:	61bb      	str	r3, [r7, #24]
 8006846:	e01f      	b.n	8006888 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006850:	d007      	beq.n	8006862 <HAL_UART_Receive+0xda>
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d10a      	bne.n	8006870 <HAL_UART_Receive+0xe8>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d106      	bne.n	8006870 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	b2da      	uxtb	r2, r3
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	701a      	strb	r2, [r3, #0]
 800686e:	e008      	b.n	8006882 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	b2db      	uxtb	r3, r3
 8006878:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800687c:	b2da      	uxtb	r2, r3
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	3301      	adds	r3, #1
 8006886:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800688c:	b29b      	uxth	r3, r3
 800688e:	3b01      	subs	r3, #1
 8006890:	b29a      	uxth	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800689a:	b29b      	uxth	r3, r3
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1b2      	bne.n	8006806 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2220      	movs	r2, #32
 80068a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80068a8:	2300      	movs	r3, #0
 80068aa:	e000      	b.n	80068ae <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80068ac:	2302      	movs	r3, #2
  }
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3720      	adds	r7, #32
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b086      	sub	sp, #24
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	60f8      	str	r0, [r7, #12]
 80068be:	60b9      	str	r1, [r7, #8]
 80068c0:	603b      	str	r3, [r7, #0]
 80068c2:	4613      	mov	r3, r2
 80068c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068c6:	e03b      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068c8:	6a3b      	ldr	r3, [r7, #32]
 80068ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ce:	d037      	beq.n	8006940 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068d0:	f7fc fe06 	bl	80034e0 <HAL_GetTick>
 80068d4:	4602      	mov	r2, r0
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	6a3a      	ldr	r2, [r7, #32]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d302      	bcc.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80068e0:	6a3b      	ldr	r3, [r7, #32]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d101      	bne.n	80068ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e03a      	b.n	8006960 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	f003 0304 	and.w	r3, r3, #4
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d023      	beq.n	8006940 <UART_WaitOnFlagUntilTimeout+0x8a>
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	2b80      	cmp	r3, #128	@ 0x80
 80068fc:	d020      	beq.n	8006940 <UART_WaitOnFlagUntilTimeout+0x8a>
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	2b40      	cmp	r3, #64	@ 0x40
 8006902:	d01d      	beq.n	8006940 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0308 	and.w	r3, r3, #8
 800690e:	2b08      	cmp	r3, #8
 8006910:	d116      	bne.n	8006940 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006912:	2300      	movs	r3, #0
 8006914:	617b      	str	r3, [r7, #20]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	617b      	str	r3, [r7, #20]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	617b      	str	r3, [r7, #20]
 8006926:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 f81d 	bl	8006968 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2208      	movs	r2, #8
 8006932:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e00f      	b.n	8006960 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	4013      	ands	r3, r2
 800694a:	68ba      	ldr	r2, [r7, #8]
 800694c:	429a      	cmp	r2, r3
 800694e:	bf0c      	ite	eq
 8006950:	2301      	moveq	r3, #1
 8006952:	2300      	movne	r3, #0
 8006954:	b2db      	uxtb	r3, r3
 8006956:	461a      	mov	r2, r3
 8006958:	79fb      	ldrb	r3, [r7, #7]
 800695a:	429a      	cmp	r2, r3
 800695c:	d0b4      	beq.n	80068c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3718      	adds	r7, #24
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006968:	b480      	push	{r7}
 800696a:	b095      	sub	sp, #84	@ 0x54
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	330c      	adds	r3, #12
 8006976:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800697a:	e853 3f00 	ldrex	r3, [r3]
 800697e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006982:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006986:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	330c      	adds	r3, #12
 800698e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006990:	643a      	str	r2, [r7, #64]	@ 0x40
 8006992:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006994:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006996:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006998:	e841 2300 	strex	r3, r2, [r1]
 800699c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800699e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1e5      	bne.n	8006970 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	3314      	adds	r3, #20
 80069aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ac:	6a3b      	ldr	r3, [r7, #32]
 80069ae:	e853 3f00 	ldrex	r3, [r3]
 80069b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	f023 0301 	bic.w	r3, r3, #1
 80069ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	3314      	adds	r3, #20
 80069c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069cc:	e841 2300 	strex	r3, r2, [r1]
 80069d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d1e5      	bne.n	80069a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d119      	bne.n	8006a14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	330c      	adds	r3, #12
 80069e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	e853 3f00 	ldrex	r3, [r3]
 80069ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	f023 0310 	bic.w	r3, r3, #16
 80069f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	330c      	adds	r3, #12
 80069fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a00:	61ba      	str	r2, [r7, #24]
 8006a02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a04:	6979      	ldr	r1, [r7, #20]
 8006a06:	69ba      	ldr	r2, [r7, #24]
 8006a08:	e841 2300 	strex	r3, r2, [r1]
 8006a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d1e5      	bne.n	80069e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2220      	movs	r2, #32
 8006a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006a22:	bf00      	nop
 8006a24:	3754      	adds	r7, #84	@ 0x54
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bc80      	pop	{r7}
 8006a2a:	4770      	bx	lr

08006a2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68da      	ldr	r2, [r3, #12]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	430a      	orrs	r2, r1
 8006a48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	689a      	ldr	r2, [r3, #8]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	691b      	ldr	r3, [r3, #16]
 8006a52:	431a      	orrs	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	695b      	ldr	r3, [r3, #20]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006a66:	f023 030c 	bic.w	r3, r3, #12
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	6812      	ldr	r2, [r2, #0]
 8006a6e:	68b9      	ldr	r1, [r7, #8]
 8006a70:	430b      	orrs	r3, r1
 8006a72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	699a      	ldr	r2, [r3, #24]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a2c      	ldr	r2, [pc, #176]	@ (8006b40 <UART_SetConfig+0x114>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d103      	bne.n	8006a9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006a94:	f7ff f934 	bl	8005d00 <HAL_RCC_GetPCLK2Freq>
 8006a98:	60f8      	str	r0, [r7, #12]
 8006a9a:	e002      	b.n	8006aa2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006a9c:	f7ff f91c 	bl	8005cd8 <HAL_RCC_GetPCLK1Freq>
 8006aa0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	4613      	mov	r3, r2
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	4413      	add	r3, r2
 8006aaa:	009a      	lsls	r2, r3, #2
 8006aac:	441a      	add	r2, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab8:	4a22      	ldr	r2, [pc, #136]	@ (8006b44 <UART_SetConfig+0x118>)
 8006aba:	fba2 2303 	umull	r2, r3, r2, r3
 8006abe:	095b      	lsrs	r3, r3, #5
 8006ac0:	0119      	lsls	r1, r3, #4
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	009a      	lsls	r2, r3, #2
 8006acc:	441a      	add	r2, r3
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8006b44 <UART_SetConfig+0x118>)
 8006ada:	fba3 0302 	umull	r0, r3, r3, r2
 8006ade:	095b      	lsrs	r3, r3, #5
 8006ae0:	2064      	movs	r0, #100	@ 0x64
 8006ae2:	fb00 f303 	mul.w	r3, r0, r3
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	011b      	lsls	r3, r3, #4
 8006aea:	3332      	adds	r3, #50	@ 0x32
 8006aec:	4a15      	ldr	r2, [pc, #84]	@ (8006b44 <UART_SetConfig+0x118>)
 8006aee:	fba2 2303 	umull	r2, r3, r2, r3
 8006af2:	095b      	lsrs	r3, r3, #5
 8006af4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006af8:	4419      	add	r1, r3
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	4613      	mov	r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	4413      	add	r3, r2
 8006b02:	009a      	lsls	r2, r3, #2
 8006b04:	441a      	add	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b10:	4b0c      	ldr	r3, [pc, #48]	@ (8006b44 <UART_SetConfig+0x118>)
 8006b12:	fba3 0302 	umull	r0, r3, r3, r2
 8006b16:	095b      	lsrs	r3, r3, #5
 8006b18:	2064      	movs	r0, #100	@ 0x64
 8006b1a:	fb00 f303 	mul.w	r3, r0, r3
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	011b      	lsls	r3, r3, #4
 8006b22:	3332      	adds	r3, #50	@ 0x32
 8006b24:	4a07      	ldr	r2, [pc, #28]	@ (8006b44 <UART_SetConfig+0x118>)
 8006b26:	fba2 2303 	umull	r2, r3, r2, r3
 8006b2a:	095b      	lsrs	r3, r3, #5
 8006b2c:	f003 020f 	and.w	r2, r3, #15
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	440a      	add	r2, r1
 8006b36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006b38:	bf00      	nop
 8006b3a:	3710      	adds	r7, #16
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	40013800 	.word	0x40013800
 8006b44:	51eb851f 	.word	0x51eb851f

08006b48 <siprintf>:
 8006b48:	b40e      	push	{r1, r2, r3}
 8006b4a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006b4e:	b500      	push	{lr}
 8006b50:	b09c      	sub	sp, #112	@ 0x70
 8006b52:	ab1d      	add	r3, sp, #116	@ 0x74
 8006b54:	9002      	str	r0, [sp, #8]
 8006b56:	9006      	str	r0, [sp, #24]
 8006b58:	9107      	str	r1, [sp, #28]
 8006b5a:	9104      	str	r1, [sp, #16]
 8006b5c:	4808      	ldr	r0, [pc, #32]	@ (8006b80 <siprintf+0x38>)
 8006b5e:	4909      	ldr	r1, [pc, #36]	@ (8006b84 <siprintf+0x3c>)
 8006b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b64:	9105      	str	r1, [sp, #20]
 8006b66:	6800      	ldr	r0, [r0, #0]
 8006b68:	a902      	add	r1, sp, #8
 8006b6a:	9301      	str	r3, [sp, #4]
 8006b6c:	f000 f9f0 	bl	8006f50 <_svfiprintf_r>
 8006b70:	2200      	movs	r2, #0
 8006b72:	9b02      	ldr	r3, [sp, #8]
 8006b74:	701a      	strb	r2, [r3, #0]
 8006b76:	b01c      	add	sp, #112	@ 0x70
 8006b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b7c:	b003      	add	sp, #12
 8006b7e:	4770      	bx	lr
 8006b80:	20000084 	.word	0x20000084
 8006b84:	ffff0208 	.word	0xffff0208

08006b88 <siscanf>:
 8006b88:	b40e      	push	{r1, r2, r3}
 8006b8a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006b8e:	b530      	push	{r4, r5, lr}
 8006b90:	b09c      	sub	sp, #112	@ 0x70
 8006b92:	ac1f      	add	r4, sp, #124	@ 0x7c
 8006b94:	f854 5b04 	ldr.w	r5, [r4], #4
 8006b98:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006b9c:	9002      	str	r0, [sp, #8]
 8006b9e:	9006      	str	r0, [sp, #24]
 8006ba0:	f7f9 fad6 	bl	8000150 <strlen>
 8006ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd4 <siscanf+0x4c>)
 8006ba6:	9003      	str	r0, [sp, #12]
 8006ba8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006baa:	2300      	movs	r3, #0
 8006bac:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006bae:	9314      	str	r3, [sp, #80]	@ 0x50
 8006bb0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006bb4:	9007      	str	r0, [sp, #28]
 8006bb6:	4808      	ldr	r0, [pc, #32]	@ (8006bd8 <siscanf+0x50>)
 8006bb8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006bbc:	462a      	mov	r2, r5
 8006bbe:	4623      	mov	r3, r4
 8006bc0:	a902      	add	r1, sp, #8
 8006bc2:	6800      	ldr	r0, [r0, #0]
 8006bc4:	9401      	str	r4, [sp, #4]
 8006bc6:	f000 fb17 	bl	80071f8 <__ssvfiscanf_r>
 8006bca:	b01c      	add	sp, #112	@ 0x70
 8006bcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006bd0:	b003      	add	sp, #12
 8006bd2:	4770      	bx	lr
 8006bd4:	08006bdd 	.word	0x08006bdd
 8006bd8:	20000084 	.word	0x20000084

08006bdc <__seofread>:
 8006bdc:	2000      	movs	r0, #0
 8006bde:	4770      	bx	lr

08006be0 <memset>:
 8006be0:	4603      	mov	r3, r0
 8006be2:	4402      	add	r2, r0
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d100      	bne.n	8006bea <memset+0xa>
 8006be8:	4770      	bx	lr
 8006bea:	f803 1b01 	strb.w	r1, [r3], #1
 8006bee:	e7f9      	b.n	8006be4 <memset+0x4>

08006bf0 <strchr>:
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	b2c9      	uxtb	r1, r1
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bfa:	b112      	cbz	r2, 8006c02 <strchr+0x12>
 8006bfc:	428a      	cmp	r2, r1
 8006bfe:	d1f9      	bne.n	8006bf4 <strchr+0x4>
 8006c00:	4770      	bx	lr
 8006c02:	2900      	cmp	r1, #0
 8006c04:	bf18      	it	ne
 8006c06:	2000      	movne	r0, #0
 8006c08:	4770      	bx	lr

08006c0a <strstr>:
 8006c0a:	780a      	ldrb	r2, [r1, #0]
 8006c0c:	b570      	push	{r4, r5, r6, lr}
 8006c0e:	b96a      	cbnz	r2, 8006c2c <strstr+0x22>
 8006c10:	bd70      	pop	{r4, r5, r6, pc}
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d109      	bne.n	8006c2a <strstr+0x20>
 8006c16:	460c      	mov	r4, r1
 8006c18:	4605      	mov	r5, r0
 8006c1a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d0f6      	beq.n	8006c10 <strstr+0x6>
 8006c22:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006c26:	429e      	cmp	r6, r3
 8006c28:	d0f7      	beq.n	8006c1a <strstr+0x10>
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	7803      	ldrb	r3, [r0, #0]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1ef      	bne.n	8006c12 <strstr+0x8>
 8006c32:	4618      	mov	r0, r3
 8006c34:	e7ec      	b.n	8006c10 <strstr+0x6>
	...

08006c38 <__errno>:
 8006c38:	4b01      	ldr	r3, [pc, #4]	@ (8006c40 <__errno+0x8>)
 8006c3a:	6818      	ldr	r0, [r3, #0]
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	20000084 	.word	0x20000084

08006c44 <__libc_init_array>:
 8006c44:	b570      	push	{r4, r5, r6, lr}
 8006c46:	2600      	movs	r6, #0
 8006c48:	4d0c      	ldr	r5, [pc, #48]	@ (8006c7c <__libc_init_array+0x38>)
 8006c4a:	4c0d      	ldr	r4, [pc, #52]	@ (8006c80 <__libc_init_array+0x3c>)
 8006c4c:	1b64      	subs	r4, r4, r5
 8006c4e:	10a4      	asrs	r4, r4, #2
 8006c50:	42a6      	cmp	r6, r4
 8006c52:	d109      	bne.n	8006c68 <__libc_init_array+0x24>
 8006c54:	f001 f8ec 	bl	8007e30 <_init>
 8006c58:	2600      	movs	r6, #0
 8006c5a:	4d0a      	ldr	r5, [pc, #40]	@ (8006c84 <__libc_init_array+0x40>)
 8006c5c:	4c0a      	ldr	r4, [pc, #40]	@ (8006c88 <__libc_init_array+0x44>)
 8006c5e:	1b64      	subs	r4, r4, r5
 8006c60:	10a4      	asrs	r4, r4, #2
 8006c62:	42a6      	cmp	r6, r4
 8006c64:	d105      	bne.n	8006c72 <__libc_init_array+0x2e>
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c6c:	4798      	blx	r3
 8006c6e:	3601      	adds	r6, #1
 8006c70:	e7ee      	b.n	8006c50 <__libc_init_array+0xc>
 8006c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c76:	4798      	blx	r3
 8006c78:	3601      	adds	r6, #1
 8006c7a:	e7f2      	b.n	8006c62 <__libc_init_array+0x1e>
 8006c7c:	080082c8 	.word	0x080082c8
 8006c80:	080082c8 	.word	0x080082c8
 8006c84:	080082c8 	.word	0x080082c8
 8006c88:	080082cc 	.word	0x080082cc

08006c8c <__retarget_lock_acquire_recursive>:
 8006c8c:	4770      	bx	lr

08006c8e <__retarget_lock_release_recursive>:
 8006c8e:	4770      	bx	lr

08006c90 <memcpy>:
 8006c90:	440a      	add	r2, r1
 8006c92:	4291      	cmp	r1, r2
 8006c94:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c98:	d100      	bne.n	8006c9c <memcpy+0xc>
 8006c9a:	4770      	bx	lr
 8006c9c:	b510      	push	{r4, lr}
 8006c9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ca2:	4291      	cmp	r1, r2
 8006ca4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ca8:	d1f9      	bne.n	8006c9e <memcpy+0xe>
 8006caa:	bd10      	pop	{r4, pc}

08006cac <_free_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	4605      	mov	r5, r0
 8006cb0:	2900      	cmp	r1, #0
 8006cb2:	d040      	beq.n	8006d36 <_free_r+0x8a>
 8006cb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cb8:	1f0c      	subs	r4, r1, #4
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	bfb8      	it	lt
 8006cbe:	18e4      	addlt	r4, r4, r3
 8006cc0:	f000 f8de 	bl	8006e80 <__malloc_lock>
 8006cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8006d38 <_free_r+0x8c>)
 8006cc6:	6813      	ldr	r3, [r2, #0]
 8006cc8:	b933      	cbnz	r3, 8006cd8 <_free_r+0x2c>
 8006cca:	6063      	str	r3, [r4, #4]
 8006ccc:	6014      	str	r4, [r2, #0]
 8006cce:	4628      	mov	r0, r5
 8006cd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006cd4:	f000 b8da 	b.w	8006e8c <__malloc_unlock>
 8006cd8:	42a3      	cmp	r3, r4
 8006cda:	d908      	bls.n	8006cee <_free_r+0x42>
 8006cdc:	6820      	ldr	r0, [r4, #0]
 8006cde:	1821      	adds	r1, r4, r0
 8006ce0:	428b      	cmp	r3, r1
 8006ce2:	bf01      	itttt	eq
 8006ce4:	6819      	ldreq	r1, [r3, #0]
 8006ce6:	685b      	ldreq	r3, [r3, #4]
 8006ce8:	1809      	addeq	r1, r1, r0
 8006cea:	6021      	streq	r1, [r4, #0]
 8006cec:	e7ed      	b.n	8006cca <_free_r+0x1e>
 8006cee:	461a      	mov	r2, r3
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	b10b      	cbz	r3, 8006cf8 <_free_r+0x4c>
 8006cf4:	42a3      	cmp	r3, r4
 8006cf6:	d9fa      	bls.n	8006cee <_free_r+0x42>
 8006cf8:	6811      	ldr	r1, [r2, #0]
 8006cfa:	1850      	adds	r0, r2, r1
 8006cfc:	42a0      	cmp	r0, r4
 8006cfe:	d10b      	bne.n	8006d18 <_free_r+0x6c>
 8006d00:	6820      	ldr	r0, [r4, #0]
 8006d02:	4401      	add	r1, r0
 8006d04:	1850      	adds	r0, r2, r1
 8006d06:	4283      	cmp	r3, r0
 8006d08:	6011      	str	r1, [r2, #0]
 8006d0a:	d1e0      	bne.n	8006cce <_free_r+0x22>
 8006d0c:	6818      	ldr	r0, [r3, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	4408      	add	r0, r1
 8006d12:	6010      	str	r0, [r2, #0]
 8006d14:	6053      	str	r3, [r2, #4]
 8006d16:	e7da      	b.n	8006cce <_free_r+0x22>
 8006d18:	d902      	bls.n	8006d20 <_free_r+0x74>
 8006d1a:	230c      	movs	r3, #12
 8006d1c:	602b      	str	r3, [r5, #0]
 8006d1e:	e7d6      	b.n	8006cce <_free_r+0x22>
 8006d20:	6820      	ldr	r0, [r4, #0]
 8006d22:	1821      	adds	r1, r4, r0
 8006d24:	428b      	cmp	r3, r1
 8006d26:	bf01      	itttt	eq
 8006d28:	6819      	ldreq	r1, [r3, #0]
 8006d2a:	685b      	ldreq	r3, [r3, #4]
 8006d2c:	1809      	addeq	r1, r1, r0
 8006d2e:	6021      	streq	r1, [r4, #0]
 8006d30:	6063      	str	r3, [r4, #4]
 8006d32:	6054      	str	r4, [r2, #4]
 8006d34:	e7cb      	b.n	8006cce <_free_r+0x22>
 8006d36:	bd38      	pop	{r3, r4, r5, pc}
 8006d38:	20002088 	.word	0x20002088

08006d3c <sbrk_aligned>:
 8006d3c:	b570      	push	{r4, r5, r6, lr}
 8006d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8006d7c <sbrk_aligned+0x40>)
 8006d40:	460c      	mov	r4, r1
 8006d42:	6831      	ldr	r1, [r6, #0]
 8006d44:	4605      	mov	r5, r0
 8006d46:	b911      	cbnz	r1, 8006d4e <sbrk_aligned+0x12>
 8006d48:	f000 ff32 	bl	8007bb0 <_sbrk_r>
 8006d4c:	6030      	str	r0, [r6, #0]
 8006d4e:	4621      	mov	r1, r4
 8006d50:	4628      	mov	r0, r5
 8006d52:	f000 ff2d 	bl	8007bb0 <_sbrk_r>
 8006d56:	1c43      	adds	r3, r0, #1
 8006d58:	d103      	bne.n	8006d62 <sbrk_aligned+0x26>
 8006d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8006d5e:	4620      	mov	r0, r4
 8006d60:	bd70      	pop	{r4, r5, r6, pc}
 8006d62:	1cc4      	adds	r4, r0, #3
 8006d64:	f024 0403 	bic.w	r4, r4, #3
 8006d68:	42a0      	cmp	r0, r4
 8006d6a:	d0f8      	beq.n	8006d5e <sbrk_aligned+0x22>
 8006d6c:	1a21      	subs	r1, r4, r0
 8006d6e:	4628      	mov	r0, r5
 8006d70:	f000 ff1e 	bl	8007bb0 <_sbrk_r>
 8006d74:	3001      	adds	r0, #1
 8006d76:	d1f2      	bne.n	8006d5e <sbrk_aligned+0x22>
 8006d78:	e7ef      	b.n	8006d5a <sbrk_aligned+0x1e>
 8006d7a:	bf00      	nop
 8006d7c:	20002084 	.word	0x20002084

08006d80 <_malloc_r>:
 8006d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d84:	1ccd      	adds	r5, r1, #3
 8006d86:	f025 0503 	bic.w	r5, r5, #3
 8006d8a:	3508      	adds	r5, #8
 8006d8c:	2d0c      	cmp	r5, #12
 8006d8e:	bf38      	it	cc
 8006d90:	250c      	movcc	r5, #12
 8006d92:	2d00      	cmp	r5, #0
 8006d94:	4606      	mov	r6, r0
 8006d96:	db01      	blt.n	8006d9c <_malloc_r+0x1c>
 8006d98:	42a9      	cmp	r1, r5
 8006d9a:	d904      	bls.n	8006da6 <_malloc_r+0x26>
 8006d9c:	230c      	movs	r3, #12
 8006d9e:	6033      	str	r3, [r6, #0]
 8006da0:	2000      	movs	r0, #0
 8006da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006da6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006e7c <_malloc_r+0xfc>
 8006daa:	f000 f869 	bl	8006e80 <__malloc_lock>
 8006dae:	f8d8 3000 	ldr.w	r3, [r8]
 8006db2:	461c      	mov	r4, r3
 8006db4:	bb44      	cbnz	r4, 8006e08 <_malloc_r+0x88>
 8006db6:	4629      	mov	r1, r5
 8006db8:	4630      	mov	r0, r6
 8006dba:	f7ff ffbf 	bl	8006d3c <sbrk_aligned>
 8006dbe:	1c43      	adds	r3, r0, #1
 8006dc0:	4604      	mov	r4, r0
 8006dc2:	d158      	bne.n	8006e76 <_malloc_r+0xf6>
 8006dc4:	f8d8 4000 	ldr.w	r4, [r8]
 8006dc8:	4627      	mov	r7, r4
 8006dca:	2f00      	cmp	r7, #0
 8006dcc:	d143      	bne.n	8006e56 <_malloc_r+0xd6>
 8006dce:	2c00      	cmp	r4, #0
 8006dd0:	d04b      	beq.n	8006e6a <_malloc_r+0xea>
 8006dd2:	6823      	ldr	r3, [r4, #0]
 8006dd4:	4639      	mov	r1, r7
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	eb04 0903 	add.w	r9, r4, r3
 8006ddc:	f000 fee8 	bl	8007bb0 <_sbrk_r>
 8006de0:	4581      	cmp	r9, r0
 8006de2:	d142      	bne.n	8006e6a <_malloc_r+0xea>
 8006de4:	6821      	ldr	r1, [r4, #0]
 8006de6:	4630      	mov	r0, r6
 8006de8:	1a6d      	subs	r5, r5, r1
 8006dea:	4629      	mov	r1, r5
 8006dec:	f7ff ffa6 	bl	8006d3c <sbrk_aligned>
 8006df0:	3001      	adds	r0, #1
 8006df2:	d03a      	beq.n	8006e6a <_malloc_r+0xea>
 8006df4:	6823      	ldr	r3, [r4, #0]
 8006df6:	442b      	add	r3, r5
 8006df8:	6023      	str	r3, [r4, #0]
 8006dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	bb62      	cbnz	r2, 8006e5c <_malloc_r+0xdc>
 8006e02:	f8c8 7000 	str.w	r7, [r8]
 8006e06:	e00f      	b.n	8006e28 <_malloc_r+0xa8>
 8006e08:	6822      	ldr	r2, [r4, #0]
 8006e0a:	1b52      	subs	r2, r2, r5
 8006e0c:	d420      	bmi.n	8006e50 <_malloc_r+0xd0>
 8006e0e:	2a0b      	cmp	r2, #11
 8006e10:	d917      	bls.n	8006e42 <_malloc_r+0xc2>
 8006e12:	1961      	adds	r1, r4, r5
 8006e14:	42a3      	cmp	r3, r4
 8006e16:	6025      	str	r5, [r4, #0]
 8006e18:	bf18      	it	ne
 8006e1a:	6059      	strne	r1, [r3, #4]
 8006e1c:	6863      	ldr	r3, [r4, #4]
 8006e1e:	bf08      	it	eq
 8006e20:	f8c8 1000 	streq.w	r1, [r8]
 8006e24:	5162      	str	r2, [r4, r5]
 8006e26:	604b      	str	r3, [r1, #4]
 8006e28:	4630      	mov	r0, r6
 8006e2a:	f000 f82f 	bl	8006e8c <__malloc_unlock>
 8006e2e:	f104 000b 	add.w	r0, r4, #11
 8006e32:	1d23      	adds	r3, r4, #4
 8006e34:	f020 0007 	bic.w	r0, r0, #7
 8006e38:	1ac2      	subs	r2, r0, r3
 8006e3a:	bf1c      	itt	ne
 8006e3c:	1a1b      	subne	r3, r3, r0
 8006e3e:	50a3      	strne	r3, [r4, r2]
 8006e40:	e7af      	b.n	8006da2 <_malloc_r+0x22>
 8006e42:	6862      	ldr	r2, [r4, #4]
 8006e44:	42a3      	cmp	r3, r4
 8006e46:	bf0c      	ite	eq
 8006e48:	f8c8 2000 	streq.w	r2, [r8]
 8006e4c:	605a      	strne	r2, [r3, #4]
 8006e4e:	e7eb      	b.n	8006e28 <_malloc_r+0xa8>
 8006e50:	4623      	mov	r3, r4
 8006e52:	6864      	ldr	r4, [r4, #4]
 8006e54:	e7ae      	b.n	8006db4 <_malloc_r+0x34>
 8006e56:	463c      	mov	r4, r7
 8006e58:	687f      	ldr	r7, [r7, #4]
 8006e5a:	e7b6      	b.n	8006dca <_malloc_r+0x4a>
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	42a3      	cmp	r3, r4
 8006e62:	d1fb      	bne.n	8006e5c <_malloc_r+0xdc>
 8006e64:	2300      	movs	r3, #0
 8006e66:	6053      	str	r3, [r2, #4]
 8006e68:	e7de      	b.n	8006e28 <_malloc_r+0xa8>
 8006e6a:	230c      	movs	r3, #12
 8006e6c:	4630      	mov	r0, r6
 8006e6e:	6033      	str	r3, [r6, #0]
 8006e70:	f000 f80c 	bl	8006e8c <__malloc_unlock>
 8006e74:	e794      	b.n	8006da0 <_malloc_r+0x20>
 8006e76:	6005      	str	r5, [r0, #0]
 8006e78:	e7d6      	b.n	8006e28 <_malloc_r+0xa8>
 8006e7a:	bf00      	nop
 8006e7c:	20002088 	.word	0x20002088

08006e80 <__malloc_lock>:
 8006e80:	4801      	ldr	r0, [pc, #4]	@ (8006e88 <__malloc_lock+0x8>)
 8006e82:	f7ff bf03 	b.w	8006c8c <__retarget_lock_acquire_recursive>
 8006e86:	bf00      	nop
 8006e88:	20002080 	.word	0x20002080

08006e8c <__malloc_unlock>:
 8006e8c:	4801      	ldr	r0, [pc, #4]	@ (8006e94 <__malloc_unlock+0x8>)
 8006e8e:	f7ff befe 	b.w	8006c8e <__retarget_lock_release_recursive>
 8006e92:	bf00      	nop
 8006e94:	20002080 	.word	0x20002080

08006e98 <__ssputs_r>:
 8006e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e9c:	461f      	mov	r7, r3
 8006e9e:	688e      	ldr	r6, [r1, #8]
 8006ea0:	4682      	mov	sl, r0
 8006ea2:	42be      	cmp	r6, r7
 8006ea4:	460c      	mov	r4, r1
 8006ea6:	4690      	mov	r8, r2
 8006ea8:	680b      	ldr	r3, [r1, #0]
 8006eaa:	d82d      	bhi.n	8006f08 <__ssputs_r+0x70>
 8006eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006eb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006eb4:	d026      	beq.n	8006f04 <__ssputs_r+0x6c>
 8006eb6:	6965      	ldr	r5, [r4, #20]
 8006eb8:	6909      	ldr	r1, [r1, #16]
 8006eba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ebe:	eba3 0901 	sub.w	r9, r3, r1
 8006ec2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ec6:	1c7b      	adds	r3, r7, #1
 8006ec8:	444b      	add	r3, r9
 8006eca:	106d      	asrs	r5, r5, #1
 8006ecc:	429d      	cmp	r5, r3
 8006ece:	bf38      	it	cc
 8006ed0:	461d      	movcc	r5, r3
 8006ed2:	0553      	lsls	r3, r2, #21
 8006ed4:	d527      	bpl.n	8006f26 <__ssputs_r+0x8e>
 8006ed6:	4629      	mov	r1, r5
 8006ed8:	f7ff ff52 	bl	8006d80 <_malloc_r>
 8006edc:	4606      	mov	r6, r0
 8006ede:	b360      	cbz	r0, 8006f3a <__ssputs_r+0xa2>
 8006ee0:	464a      	mov	r2, r9
 8006ee2:	6921      	ldr	r1, [r4, #16]
 8006ee4:	f7ff fed4 	bl	8006c90 <memcpy>
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ef2:	81a3      	strh	r3, [r4, #12]
 8006ef4:	6126      	str	r6, [r4, #16]
 8006ef6:	444e      	add	r6, r9
 8006ef8:	6026      	str	r6, [r4, #0]
 8006efa:	463e      	mov	r6, r7
 8006efc:	6165      	str	r5, [r4, #20]
 8006efe:	eba5 0509 	sub.w	r5, r5, r9
 8006f02:	60a5      	str	r5, [r4, #8]
 8006f04:	42be      	cmp	r6, r7
 8006f06:	d900      	bls.n	8006f0a <__ssputs_r+0x72>
 8006f08:	463e      	mov	r6, r7
 8006f0a:	4632      	mov	r2, r6
 8006f0c:	4641      	mov	r1, r8
 8006f0e:	6820      	ldr	r0, [r4, #0]
 8006f10:	f000 fe33 	bl	8007b7a <memmove>
 8006f14:	2000      	movs	r0, #0
 8006f16:	68a3      	ldr	r3, [r4, #8]
 8006f18:	1b9b      	subs	r3, r3, r6
 8006f1a:	60a3      	str	r3, [r4, #8]
 8006f1c:	6823      	ldr	r3, [r4, #0]
 8006f1e:	4433      	add	r3, r6
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f26:	462a      	mov	r2, r5
 8006f28:	f000 fe60 	bl	8007bec <_realloc_r>
 8006f2c:	4606      	mov	r6, r0
 8006f2e:	2800      	cmp	r0, #0
 8006f30:	d1e0      	bne.n	8006ef4 <__ssputs_r+0x5c>
 8006f32:	4650      	mov	r0, sl
 8006f34:	6921      	ldr	r1, [r4, #16]
 8006f36:	f7ff feb9 	bl	8006cac <_free_r>
 8006f3a:	230c      	movs	r3, #12
 8006f3c:	f8ca 3000 	str.w	r3, [sl]
 8006f40:	89a3      	ldrh	r3, [r4, #12]
 8006f42:	f04f 30ff 	mov.w	r0, #4294967295
 8006f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f4a:	81a3      	strh	r3, [r4, #12]
 8006f4c:	e7e9      	b.n	8006f22 <__ssputs_r+0x8a>
	...

08006f50 <_svfiprintf_r>:
 8006f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f54:	4698      	mov	r8, r3
 8006f56:	898b      	ldrh	r3, [r1, #12]
 8006f58:	4607      	mov	r7, r0
 8006f5a:	061b      	lsls	r3, r3, #24
 8006f5c:	460d      	mov	r5, r1
 8006f5e:	4614      	mov	r4, r2
 8006f60:	b09d      	sub	sp, #116	@ 0x74
 8006f62:	d510      	bpl.n	8006f86 <_svfiprintf_r+0x36>
 8006f64:	690b      	ldr	r3, [r1, #16]
 8006f66:	b973      	cbnz	r3, 8006f86 <_svfiprintf_r+0x36>
 8006f68:	2140      	movs	r1, #64	@ 0x40
 8006f6a:	f7ff ff09 	bl	8006d80 <_malloc_r>
 8006f6e:	6028      	str	r0, [r5, #0]
 8006f70:	6128      	str	r0, [r5, #16]
 8006f72:	b930      	cbnz	r0, 8006f82 <_svfiprintf_r+0x32>
 8006f74:	230c      	movs	r3, #12
 8006f76:	603b      	str	r3, [r7, #0]
 8006f78:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7c:	b01d      	add	sp, #116	@ 0x74
 8006f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f82:	2340      	movs	r3, #64	@ 0x40
 8006f84:	616b      	str	r3, [r5, #20]
 8006f86:	2300      	movs	r3, #0
 8006f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f8a:	2320      	movs	r3, #32
 8006f8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f90:	2330      	movs	r3, #48	@ 0x30
 8006f92:	f04f 0901 	mov.w	r9, #1
 8006f96:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f9a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007134 <_svfiprintf_r+0x1e4>
 8006f9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006fa2:	4623      	mov	r3, r4
 8006fa4:	469a      	mov	sl, r3
 8006fa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006faa:	b10a      	cbz	r2, 8006fb0 <_svfiprintf_r+0x60>
 8006fac:	2a25      	cmp	r2, #37	@ 0x25
 8006fae:	d1f9      	bne.n	8006fa4 <_svfiprintf_r+0x54>
 8006fb0:	ebba 0b04 	subs.w	fp, sl, r4
 8006fb4:	d00b      	beq.n	8006fce <_svfiprintf_r+0x7e>
 8006fb6:	465b      	mov	r3, fp
 8006fb8:	4622      	mov	r2, r4
 8006fba:	4629      	mov	r1, r5
 8006fbc:	4638      	mov	r0, r7
 8006fbe:	f7ff ff6b 	bl	8006e98 <__ssputs_r>
 8006fc2:	3001      	adds	r0, #1
 8006fc4:	f000 80a7 	beq.w	8007116 <_svfiprintf_r+0x1c6>
 8006fc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fca:	445a      	add	r2, fp
 8006fcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fce:	f89a 3000 	ldrb.w	r3, [sl]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 809f 	beq.w	8007116 <_svfiprintf_r+0x1c6>
 8006fd8:	2300      	movs	r3, #0
 8006fda:	f04f 32ff 	mov.w	r2, #4294967295
 8006fde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fe2:	f10a 0a01 	add.w	sl, sl, #1
 8006fe6:	9304      	str	r3, [sp, #16]
 8006fe8:	9307      	str	r3, [sp, #28]
 8006fea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006fee:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ff0:	4654      	mov	r4, sl
 8006ff2:	2205      	movs	r2, #5
 8006ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ff8:	484e      	ldr	r0, [pc, #312]	@ (8007134 <_svfiprintf_r+0x1e4>)
 8006ffa:	f000 fde9 	bl	8007bd0 <memchr>
 8006ffe:	9a04      	ldr	r2, [sp, #16]
 8007000:	b9d8      	cbnz	r0, 800703a <_svfiprintf_r+0xea>
 8007002:	06d0      	lsls	r0, r2, #27
 8007004:	bf44      	itt	mi
 8007006:	2320      	movmi	r3, #32
 8007008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800700c:	0711      	lsls	r1, r2, #28
 800700e:	bf44      	itt	mi
 8007010:	232b      	movmi	r3, #43	@ 0x2b
 8007012:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007016:	f89a 3000 	ldrb.w	r3, [sl]
 800701a:	2b2a      	cmp	r3, #42	@ 0x2a
 800701c:	d015      	beq.n	800704a <_svfiprintf_r+0xfa>
 800701e:	4654      	mov	r4, sl
 8007020:	2000      	movs	r0, #0
 8007022:	f04f 0c0a 	mov.w	ip, #10
 8007026:	9a07      	ldr	r2, [sp, #28]
 8007028:	4621      	mov	r1, r4
 800702a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800702e:	3b30      	subs	r3, #48	@ 0x30
 8007030:	2b09      	cmp	r3, #9
 8007032:	d94b      	bls.n	80070cc <_svfiprintf_r+0x17c>
 8007034:	b1b0      	cbz	r0, 8007064 <_svfiprintf_r+0x114>
 8007036:	9207      	str	r2, [sp, #28]
 8007038:	e014      	b.n	8007064 <_svfiprintf_r+0x114>
 800703a:	eba0 0308 	sub.w	r3, r0, r8
 800703e:	fa09 f303 	lsl.w	r3, r9, r3
 8007042:	4313      	orrs	r3, r2
 8007044:	46a2      	mov	sl, r4
 8007046:	9304      	str	r3, [sp, #16]
 8007048:	e7d2      	b.n	8006ff0 <_svfiprintf_r+0xa0>
 800704a:	9b03      	ldr	r3, [sp, #12]
 800704c:	1d19      	adds	r1, r3, #4
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	9103      	str	r1, [sp, #12]
 8007052:	2b00      	cmp	r3, #0
 8007054:	bfbb      	ittet	lt
 8007056:	425b      	neglt	r3, r3
 8007058:	f042 0202 	orrlt.w	r2, r2, #2
 800705c:	9307      	strge	r3, [sp, #28]
 800705e:	9307      	strlt	r3, [sp, #28]
 8007060:	bfb8      	it	lt
 8007062:	9204      	strlt	r2, [sp, #16]
 8007064:	7823      	ldrb	r3, [r4, #0]
 8007066:	2b2e      	cmp	r3, #46	@ 0x2e
 8007068:	d10a      	bne.n	8007080 <_svfiprintf_r+0x130>
 800706a:	7863      	ldrb	r3, [r4, #1]
 800706c:	2b2a      	cmp	r3, #42	@ 0x2a
 800706e:	d132      	bne.n	80070d6 <_svfiprintf_r+0x186>
 8007070:	9b03      	ldr	r3, [sp, #12]
 8007072:	3402      	adds	r4, #2
 8007074:	1d1a      	adds	r2, r3, #4
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	9203      	str	r2, [sp, #12]
 800707a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800707e:	9305      	str	r3, [sp, #20]
 8007080:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007138 <_svfiprintf_r+0x1e8>
 8007084:	2203      	movs	r2, #3
 8007086:	4650      	mov	r0, sl
 8007088:	7821      	ldrb	r1, [r4, #0]
 800708a:	f000 fda1 	bl	8007bd0 <memchr>
 800708e:	b138      	cbz	r0, 80070a0 <_svfiprintf_r+0x150>
 8007090:	2240      	movs	r2, #64	@ 0x40
 8007092:	9b04      	ldr	r3, [sp, #16]
 8007094:	eba0 000a 	sub.w	r0, r0, sl
 8007098:	4082      	lsls	r2, r0
 800709a:	4313      	orrs	r3, r2
 800709c:	3401      	adds	r4, #1
 800709e:	9304      	str	r3, [sp, #16]
 80070a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070a4:	2206      	movs	r2, #6
 80070a6:	4825      	ldr	r0, [pc, #148]	@ (800713c <_svfiprintf_r+0x1ec>)
 80070a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80070ac:	f000 fd90 	bl	8007bd0 <memchr>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	d036      	beq.n	8007122 <_svfiprintf_r+0x1d2>
 80070b4:	4b22      	ldr	r3, [pc, #136]	@ (8007140 <_svfiprintf_r+0x1f0>)
 80070b6:	bb1b      	cbnz	r3, 8007100 <_svfiprintf_r+0x1b0>
 80070b8:	9b03      	ldr	r3, [sp, #12]
 80070ba:	3307      	adds	r3, #7
 80070bc:	f023 0307 	bic.w	r3, r3, #7
 80070c0:	3308      	adds	r3, #8
 80070c2:	9303      	str	r3, [sp, #12]
 80070c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070c6:	4433      	add	r3, r6
 80070c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80070ca:	e76a      	b.n	8006fa2 <_svfiprintf_r+0x52>
 80070cc:	460c      	mov	r4, r1
 80070ce:	2001      	movs	r0, #1
 80070d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80070d4:	e7a8      	b.n	8007028 <_svfiprintf_r+0xd8>
 80070d6:	2300      	movs	r3, #0
 80070d8:	f04f 0c0a 	mov.w	ip, #10
 80070dc:	4619      	mov	r1, r3
 80070de:	3401      	adds	r4, #1
 80070e0:	9305      	str	r3, [sp, #20]
 80070e2:	4620      	mov	r0, r4
 80070e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070e8:	3a30      	subs	r2, #48	@ 0x30
 80070ea:	2a09      	cmp	r2, #9
 80070ec:	d903      	bls.n	80070f6 <_svfiprintf_r+0x1a6>
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d0c6      	beq.n	8007080 <_svfiprintf_r+0x130>
 80070f2:	9105      	str	r1, [sp, #20]
 80070f4:	e7c4      	b.n	8007080 <_svfiprintf_r+0x130>
 80070f6:	4604      	mov	r4, r0
 80070f8:	2301      	movs	r3, #1
 80070fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80070fe:	e7f0      	b.n	80070e2 <_svfiprintf_r+0x192>
 8007100:	ab03      	add	r3, sp, #12
 8007102:	9300      	str	r3, [sp, #0]
 8007104:	462a      	mov	r2, r5
 8007106:	4638      	mov	r0, r7
 8007108:	4b0e      	ldr	r3, [pc, #56]	@ (8007144 <_svfiprintf_r+0x1f4>)
 800710a:	a904      	add	r1, sp, #16
 800710c:	f3af 8000 	nop.w
 8007110:	1c42      	adds	r2, r0, #1
 8007112:	4606      	mov	r6, r0
 8007114:	d1d6      	bne.n	80070c4 <_svfiprintf_r+0x174>
 8007116:	89ab      	ldrh	r3, [r5, #12]
 8007118:	065b      	lsls	r3, r3, #25
 800711a:	f53f af2d 	bmi.w	8006f78 <_svfiprintf_r+0x28>
 800711e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007120:	e72c      	b.n	8006f7c <_svfiprintf_r+0x2c>
 8007122:	ab03      	add	r3, sp, #12
 8007124:	9300      	str	r3, [sp, #0]
 8007126:	462a      	mov	r2, r5
 8007128:	4638      	mov	r0, r7
 800712a:	4b06      	ldr	r3, [pc, #24]	@ (8007144 <_svfiprintf_r+0x1f4>)
 800712c:	a904      	add	r1, sp, #16
 800712e:	f000 fa47 	bl	80075c0 <_printf_i>
 8007132:	e7ed      	b.n	8007110 <_svfiprintf_r+0x1c0>
 8007134:	0800816e 	.word	0x0800816e
 8007138:	08008174 	.word	0x08008174
 800713c:	08008178 	.word	0x08008178
 8007140:	00000000 	.word	0x00000000
 8007144:	08006e99 	.word	0x08006e99

08007148 <_sungetc_r>:
 8007148:	b538      	push	{r3, r4, r5, lr}
 800714a:	1c4b      	adds	r3, r1, #1
 800714c:	4614      	mov	r4, r2
 800714e:	d103      	bne.n	8007158 <_sungetc_r+0x10>
 8007150:	f04f 35ff 	mov.w	r5, #4294967295
 8007154:	4628      	mov	r0, r5
 8007156:	bd38      	pop	{r3, r4, r5, pc}
 8007158:	8993      	ldrh	r3, [r2, #12]
 800715a:	b2cd      	uxtb	r5, r1
 800715c:	f023 0320 	bic.w	r3, r3, #32
 8007160:	8193      	strh	r3, [r2, #12]
 8007162:	6853      	ldr	r3, [r2, #4]
 8007164:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007166:	b18a      	cbz	r2, 800718c <_sungetc_r+0x44>
 8007168:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800716a:	429a      	cmp	r2, r3
 800716c:	dd08      	ble.n	8007180 <_sungetc_r+0x38>
 800716e:	6823      	ldr	r3, [r4, #0]
 8007170:	1e5a      	subs	r2, r3, #1
 8007172:	6022      	str	r2, [r4, #0]
 8007174:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007178:	6863      	ldr	r3, [r4, #4]
 800717a:	3301      	adds	r3, #1
 800717c:	6063      	str	r3, [r4, #4]
 800717e:	e7e9      	b.n	8007154 <_sungetc_r+0xc>
 8007180:	4621      	mov	r1, r4
 8007182:	f000 fcc2 	bl	8007b0a <__submore>
 8007186:	2800      	cmp	r0, #0
 8007188:	d0f1      	beq.n	800716e <_sungetc_r+0x26>
 800718a:	e7e1      	b.n	8007150 <_sungetc_r+0x8>
 800718c:	6921      	ldr	r1, [r4, #16]
 800718e:	6822      	ldr	r2, [r4, #0]
 8007190:	b141      	cbz	r1, 80071a4 <_sungetc_r+0x5c>
 8007192:	4291      	cmp	r1, r2
 8007194:	d206      	bcs.n	80071a4 <_sungetc_r+0x5c>
 8007196:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800719a:	42a9      	cmp	r1, r5
 800719c:	d102      	bne.n	80071a4 <_sungetc_r+0x5c>
 800719e:	3a01      	subs	r2, #1
 80071a0:	6022      	str	r2, [r4, #0]
 80071a2:	e7ea      	b.n	800717a <_sungetc_r+0x32>
 80071a4:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80071a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80071ae:	2303      	movs	r3, #3
 80071b0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80071b2:	4623      	mov	r3, r4
 80071b4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80071b8:	6023      	str	r3, [r4, #0]
 80071ba:	2301      	movs	r3, #1
 80071bc:	e7de      	b.n	800717c <_sungetc_r+0x34>

080071be <__ssrefill_r>:
 80071be:	b510      	push	{r4, lr}
 80071c0:	460c      	mov	r4, r1
 80071c2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80071c4:	b169      	cbz	r1, 80071e2 <__ssrefill_r+0x24>
 80071c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071ca:	4299      	cmp	r1, r3
 80071cc:	d001      	beq.n	80071d2 <__ssrefill_r+0x14>
 80071ce:	f7ff fd6d 	bl	8006cac <_free_r>
 80071d2:	2000      	movs	r0, #0
 80071d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80071d6:	6360      	str	r0, [r4, #52]	@ 0x34
 80071d8:	6063      	str	r3, [r4, #4]
 80071da:	b113      	cbz	r3, 80071e2 <__ssrefill_r+0x24>
 80071dc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80071de:	6023      	str	r3, [r4, #0]
 80071e0:	bd10      	pop	{r4, pc}
 80071e2:	6923      	ldr	r3, [r4, #16]
 80071e4:	f04f 30ff 	mov.w	r0, #4294967295
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	2300      	movs	r3, #0
 80071ec:	6063      	str	r3, [r4, #4]
 80071ee:	89a3      	ldrh	r3, [r4, #12]
 80071f0:	f043 0320 	orr.w	r3, r3, #32
 80071f4:	81a3      	strh	r3, [r4, #12]
 80071f6:	e7f3      	b.n	80071e0 <__ssrefill_r+0x22>

080071f8 <__ssvfiscanf_r>:
 80071f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071fc:	460c      	mov	r4, r1
 80071fe:	2100      	movs	r1, #0
 8007200:	4606      	mov	r6, r0
 8007202:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8007206:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800720a:	49aa      	ldr	r1, [pc, #680]	@ (80074b4 <__ssvfiscanf_r+0x2bc>)
 800720c:	f10d 0804 	add.w	r8, sp, #4
 8007210:	91a0      	str	r1, [sp, #640]	@ 0x280
 8007212:	49a9      	ldr	r1, [pc, #676]	@ (80074b8 <__ssvfiscanf_r+0x2c0>)
 8007214:	4fa9      	ldr	r7, [pc, #676]	@ (80074bc <__ssvfiscanf_r+0x2c4>)
 8007216:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800721a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	7813      	ldrb	r3, [r2, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 8159 	beq.w	80074d8 <__ssvfiscanf_r+0x2e0>
 8007226:	5cf9      	ldrb	r1, [r7, r3]
 8007228:	1c55      	adds	r5, r2, #1
 800722a:	f011 0108 	ands.w	r1, r1, #8
 800722e:	d019      	beq.n	8007264 <__ssvfiscanf_r+0x6c>
 8007230:	6863      	ldr	r3, [r4, #4]
 8007232:	2b00      	cmp	r3, #0
 8007234:	dd0f      	ble.n	8007256 <__ssvfiscanf_r+0x5e>
 8007236:	6823      	ldr	r3, [r4, #0]
 8007238:	781a      	ldrb	r2, [r3, #0]
 800723a:	5cba      	ldrb	r2, [r7, r2]
 800723c:	0712      	lsls	r2, r2, #28
 800723e:	d401      	bmi.n	8007244 <__ssvfiscanf_r+0x4c>
 8007240:	462a      	mov	r2, r5
 8007242:	e7ec      	b.n	800721e <__ssvfiscanf_r+0x26>
 8007244:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007246:	3301      	adds	r3, #1
 8007248:	3201      	adds	r2, #1
 800724a:	9245      	str	r2, [sp, #276]	@ 0x114
 800724c:	6862      	ldr	r2, [r4, #4]
 800724e:	6023      	str	r3, [r4, #0]
 8007250:	3a01      	subs	r2, #1
 8007252:	6062      	str	r2, [r4, #4]
 8007254:	e7ec      	b.n	8007230 <__ssvfiscanf_r+0x38>
 8007256:	4621      	mov	r1, r4
 8007258:	4630      	mov	r0, r6
 800725a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800725c:	4798      	blx	r3
 800725e:	2800      	cmp	r0, #0
 8007260:	d0e9      	beq.n	8007236 <__ssvfiscanf_r+0x3e>
 8007262:	e7ed      	b.n	8007240 <__ssvfiscanf_r+0x48>
 8007264:	2b25      	cmp	r3, #37	@ 0x25
 8007266:	d012      	beq.n	800728e <__ssvfiscanf_r+0x96>
 8007268:	4699      	mov	r9, r3
 800726a:	6863      	ldr	r3, [r4, #4]
 800726c:	2b00      	cmp	r3, #0
 800726e:	f340 8094 	ble.w	800739a <__ssvfiscanf_r+0x1a2>
 8007272:	6822      	ldr	r2, [r4, #0]
 8007274:	7813      	ldrb	r3, [r2, #0]
 8007276:	454b      	cmp	r3, r9
 8007278:	f040 812e 	bne.w	80074d8 <__ssvfiscanf_r+0x2e0>
 800727c:	6863      	ldr	r3, [r4, #4]
 800727e:	3201      	adds	r2, #1
 8007280:	3b01      	subs	r3, #1
 8007282:	6063      	str	r3, [r4, #4]
 8007284:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8007286:	6022      	str	r2, [r4, #0]
 8007288:	3301      	adds	r3, #1
 800728a:	9345      	str	r3, [sp, #276]	@ 0x114
 800728c:	e7d8      	b.n	8007240 <__ssvfiscanf_r+0x48>
 800728e:	9141      	str	r1, [sp, #260]	@ 0x104
 8007290:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007292:	7853      	ldrb	r3, [r2, #1]
 8007294:	2b2a      	cmp	r3, #42	@ 0x2a
 8007296:	bf04      	itt	eq
 8007298:	2310      	moveq	r3, #16
 800729a:	1c95      	addeq	r5, r2, #2
 800729c:	f04f 020a 	mov.w	r2, #10
 80072a0:	bf08      	it	eq
 80072a2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80072a4:	46a9      	mov	r9, r5
 80072a6:	f819 1b01 	ldrb.w	r1, [r9], #1
 80072aa:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80072ae:	2b09      	cmp	r3, #9
 80072b0:	d91e      	bls.n	80072f0 <__ssvfiscanf_r+0xf8>
 80072b2:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 80074c0 <__ssvfiscanf_r+0x2c8>
 80072b6:	2203      	movs	r2, #3
 80072b8:	4650      	mov	r0, sl
 80072ba:	f000 fc89 	bl	8007bd0 <memchr>
 80072be:	b138      	cbz	r0, 80072d0 <__ssvfiscanf_r+0xd8>
 80072c0:	2301      	movs	r3, #1
 80072c2:	464d      	mov	r5, r9
 80072c4:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80072c6:	eba0 000a 	sub.w	r0, r0, sl
 80072ca:	4083      	lsls	r3, r0
 80072cc:	4313      	orrs	r3, r2
 80072ce:	9341      	str	r3, [sp, #260]	@ 0x104
 80072d0:	f815 3b01 	ldrb.w	r3, [r5], #1
 80072d4:	2b78      	cmp	r3, #120	@ 0x78
 80072d6:	d806      	bhi.n	80072e6 <__ssvfiscanf_r+0xee>
 80072d8:	2b57      	cmp	r3, #87	@ 0x57
 80072da:	d810      	bhi.n	80072fe <__ssvfiscanf_r+0x106>
 80072dc:	2b25      	cmp	r3, #37	@ 0x25
 80072de:	d0c3      	beq.n	8007268 <__ssvfiscanf_r+0x70>
 80072e0:	d856      	bhi.n	8007390 <__ssvfiscanf_r+0x198>
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d064      	beq.n	80073b0 <__ssvfiscanf_r+0x1b8>
 80072e6:	2303      	movs	r3, #3
 80072e8:	9347      	str	r3, [sp, #284]	@ 0x11c
 80072ea:	230a      	movs	r3, #10
 80072ec:	9342      	str	r3, [sp, #264]	@ 0x108
 80072ee:	e077      	b.n	80073e0 <__ssvfiscanf_r+0x1e8>
 80072f0:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80072f2:	464d      	mov	r5, r9
 80072f4:	fb02 1103 	mla	r1, r2, r3, r1
 80072f8:	3930      	subs	r1, #48	@ 0x30
 80072fa:	9143      	str	r1, [sp, #268]	@ 0x10c
 80072fc:	e7d2      	b.n	80072a4 <__ssvfiscanf_r+0xac>
 80072fe:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8007302:	2a20      	cmp	r2, #32
 8007304:	d8ef      	bhi.n	80072e6 <__ssvfiscanf_r+0xee>
 8007306:	a101      	add	r1, pc, #4	@ (adr r1, 800730c <__ssvfiscanf_r+0x114>)
 8007308:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800730c:	080073bf 	.word	0x080073bf
 8007310:	080072e7 	.word	0x080072e7
 8007314:	080072e7 	.word	0x080072e7
 8007318:	08007419 	.word	0x08007419
 800731c:	080072e7 	.word	0x080072e7
 8007320:	080072e7 	.word	0x080072e7
 8007324:	080072e7 	.word	0x080072e7
 8007328:	080072e7 	.word	0x080072e7
 800732c:	080072e7 	.word	0x080072e7
 8007330:	080072e7 	.word	0x080072e7
 8007334:	080072e7 	.word	0x080072e7
 8007338:	0800742f 	.word	0x0800742f
 800733c:	08007415 	.word	0x08007415
 8007340:	08007397 	.word	0x08007397
 8007344:	08007397 	.word	0x08007397
 8007348:	08007397 	.word	0x08007397
 800734c:	080072e7 	.word	0x080072e7
 8007350:	080073d1 	.word	0x080073d1
 8007354:	080072e7 	.word	0x080072e7
 8007358:	080072e7 	.word	0x080072e7
 800735c:	080072e7 	.word	0x080072e7
 8007360:	080072e7 	.word	0x080072e7
 8007364:	0800743f 	.word	0x0800743f
 8007368:	080073d9 	.word	0x080073d9
 800736c:	080073b7 	.word	0x080073b7
 8007370:	080072e7 	.word	0x080072e7
 8007374:	080072e7 	.word	0x080072e7
 8007378:	0800743b 	.word	0x0800743b
 800737c:	080072e7 	.word	0x080072e7
 8007380:	08007415 	.word	0x08007415
 8007384:	080072e7 	.word	0x080072e7
 8007388:	080072e7 	.word	0x080072e7
 800738c:	080073bf 	.word	0x080073bf
 8007390:	3b45      	subs	r3, #69	@ 0x45
 8007392:	2b02      	cmp	r3, #2
 8007394:	d8a7      	bhi.n	80072e6 <__ssvfiscanf_r+0xee>
 8007396:	2305      	movs	r3, #5
 8007398:	e021      	b.n	80073de <__ssvfiscanf_r+0x1e6>
 800739a:	4621      	mov	r1, r4
 800739c:	4630      	mov	r0, r6
 800739e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80073a0:	4798      	blx	r3
 80073a2:	2800      	cmp	r0, #0
 80073a4:	f43f af65 	beq.w	8007272 <__ssvfiscanf_r+0x7a>
 80073a8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80073aa:	2800      	cmp	r0, #0
 80073ac:	f040 808c 	bne.w	80074c8 <__ssvfiscanf_r+0x2d0>
 80073b0:	f04f 30ff 	mov.w	r0, #4294967295
 80073b4:	e08c      	b.n	80074d0 <__ssvfiscanf_r+0x2d8>
 80073b6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80073b8:	f042 0220 	orr.w	r2, r2, #32
 80073bc:	9241      	str	r2, [sp, #260]	@ 0x104
 80073be:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80073c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073c4:	9241      	str	r2, [sp, #260]	@ 0x104
 80073c6:	2210      	movs	r2, #16
 80073c8:	2b6e      	cmp	r3, #110	@ 0x6e
 80073ca:	9242      	str	r2, [sp, #264]	@ 0x108
 80073cc:	d902      	bls.n	80073d4 <__ssvfiscanf_r+0x1dc>
 80073ce:	e005      	b.n	80073dc <__ssvfiscanf_r+0x1e4>
 80073d0:	2300      	movs	r3, #0
 80073d2:	9342      	str	r3, [sp, #264]	@ 0x108
 80073d4:	2303      	movs	r3, #3
 80073d6:	e002      	b.n	80073de <__ssvfiscanf_r+0x1e6>
 80073d8:	2308      	movs	r3, #8
 80073da:	9342      	str	r3, [sp, #264]	@ 0x108
 80073dc:	2304      	movs	r3, #4
 80073de:	9347      	str	r3, [sp, #284]	@ 0x11c
 80073e0:	6863      	ldr	r3, [r4, #4]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	dd39      	ble.n	800745a <__ssvfiscanf_r+0x262>
 80073e6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80073e8:	0659      	lsls	r1, r3, #25
 80073ea:	d404      	bmi.n	80073f6 <__ssvfiscanf_r+0x1fe>
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	781a      	ldrb	r2, [r3, #0]
 80073f0:	5cba      	ldrb	r2, [r7, r2]
 80073f2:	0712      	lsls	r2, r2, #28
 80073f4:	d438      	bmi.n	8007468 <__ssvfiscanf_r+0x270>
 80073f6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80073f8:	2b02      	cmp	r3, #2
 80073fa:	dc47      	bgt.n	800748c <__ssvfiscanf_r+0x294>
 80073fc:	466b      	mov	r3, sp
 80073fe:	4622      	mov	r2, r4
 8007400:	4630      	mov	r0, r6
 8007402:	a941      	add	r1, sp, #260	@ 0x104
 8007404:	f000 f9fc 	bl	8007800 <_scanf_chars>
 8007408:	2801      	cmp	r0, #1
 800740a:	d065      	beq.n	80074d8 <__ssvfiscanf_r+0x2e0>
 800740c:	2802      	cmp	r0, #2
 800740e:	f47f af17 	bne.w	8007240 <__ssvfiscanf_r+0x48>
 8007412:	e7c9      	b.n	80073a8 <__ssvfiscanf_r+0x1b0>
 8007414:	220a      	movs	r2, #10
 8007416:	e7d7      	b.n	80073c8 <__ssvfiscanf_r+0x1d0>
 8007418:	4629      	mov	r1, r5
 800741a:	4640      	mov	r0, r8
 800741c:	f000 fb3c 	bl	8007a98 <__sccl>
 8007420:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007422:	4605      	mov	r5, r0
 8007424:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007428:	9341      	str	r3, [sp, #260]	@ 0x104
 800742a:	2301      	movs	r3, #1
 800742c:	e7d7      	b.n	80073de <__ssvfiscanf_r+0x1e6>
 800742e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007434:	9341      	str	r3, [sp, #260]	@ 0x104
 8007436:	2300      	movs	r3, #0
 8007438:	e7d1      	b.n	80073de <__ssvfiscanf_r+0x1e6>
 800743a:	2302      	movs	r3, #2
 800743c:	e7cf      	b.n	80073de <__ssvfiscanf_r+0x1e6>
 800743e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8007440:	06c3      	lsls	r3, r0, #27
 8007442:	f53f aefd 	bmi.w	8007240 <__ssvfiscanf_r+0x48>
 8007446:	9b00      	ldr	r3, [sp, #0]
 8007448:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800744a:	1d19      	adds	r1, r3, #4
 800744c:	9100      	str	r1, [sp, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	07c0      	lsls	r0, r0, #31
 8007452:	bf4c      	ite	mi
 8007454:	801a      	strhmi	r2, [r3, #0]
 8007456:	601a      	strpl	r2, [r3, #0]
 8007458:	e6f2      	b.n	8007240 <__ssvfiscanf_r+0x48>
 800745a:	4621      	mov	r1, r4
 800745c:	4630      	mov	r0, r6
 800745e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007460:	4798      	blx	r3
 8007462:	2800      	cmp	r0, #0
 8007464:	d0bf      	beq.n	80073e6 <__ssvfiscanf_r+0x1ee>
 8007466:	e79f      	b.n	80073a8 <__ssvfiscanf_r+0x1b0>
 8007468:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800746a:	3201      	adds	r2, #1
 800746c:	9245      	str	r2, [sp, #276]	@ 0x114
 800746e:	6862      	ldr	r2, [r4, #4]
 8007470:	3a01      	subs	r2, #1
 8007472:	2a00      	cmp	r2, #0
 8007474:	6062      	str	r2, [r4, #4]
 8007476:	dd02      	ble.n	800747e <__ssvfiscanf_r+0x286>
 8007478:	3301      	adds	r3, #1
 800747a:	6023      	str	r3, [r4, #0]
 800747c:	e7b6      	b.n	80073ec <__ssvfiscanf_r+0x1f4>
 800747e:	4621      	mov	r1, r4
 8007480:	4630      	mov	r0, r6
 8007482:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007484:	4798      	blx	r3
 8007486:	2800      	cmp	r0, #0
 8007488:	d0b0      	beq.n	80073ec <__ssvfiscanf_r+0x1f4>
 800748a:	e78d      	b.n	80073a8 <__ssvfiscanf_r+0x1b0>
 800748c:	2b04      	cmp	r3, #4
 800748e:	dc06      	bgt.n	800749e <__ssvfiscanf_r+0x2a6>
 8007490:	466b      	mov	r3, sp
 8007492:	4622      	mov	r2, r4
 8007494:	4630      	mov	r0, r6
 8007496:	a941      	add	r1, sp, #260	@ 0x104
 8007498:	f000 fa0c 	bl	80078b4 <_scanf_i>
 800749c:	e7b4      	b.n	8007408 <__ssvfiscanf_r+0x210>
 800749e:	4b09      	ldr	r3, [pc, #36]	@ (80074c4 <__ssvfiscanf_r+0x2cc>)
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f43f aecd 	beq.w	8007240 <__ssvfiscanf_r+0x48>
 80074a6:	466b      	mov	r3, sp
 80074a8:	4622      	mov	r2, r4
 80074aa:	4630      	mov	r0, r6
 80074ac:	a941      	add	r1, sp, #260	@ 0x104
 80074ae:	f3af 8000 	nop.w
 80074b2:	e7a9      	b.n	8007408 <__ssvfiscanf_r+0x210>
 80074b4:	08007149 	.word	0x08007149
 80074b8:	080071bf 	.word	0x080071bf
 80074bc:	080081bd 	.word	0x080081bd
 80074c0:	08008174 	.word	0x08008174
 80074c4:	00000000 	.word	0x00000000
 80074c8:	89a3      	ldrh	r3, [r4, #12]
 80074ca:	065b      	lsls	r3, r3, #25
 80074cc:	f53f af70 	bmi.w	80073b0 <__ssvfiscanf_r+0x1b8>
 80074d0:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80074d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074d8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80074da:	e7f9      	b.n	80074d0 <__ssvfiscanf_r+0x2d8>

080074dc <_printf_common>:
 80074dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074e0:	4616      	mov	r6, r2
 80074e2:	4698      	mov	r8, r3
 80074e4:	688a      	ldr	r2, [r1, #8]
 80074e6:	690b      	ldr	r3, [r1, #16]
 80074e8:	4607      	mov	r7, r0
 80074ea:	4293      	cmp	r3, r2
 80074ec:	bfb8      	it	lt
 80074ee:	4613      	movlt	r3, r2
 80074f0:	6033      	str	r3, [r6, #0]
 80074f2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074f6:	460c      	mov	r4, r1
 80074f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074fc:	b10a      	cbz	r2, 8007502 <_printf_common+0x26>
 80074fe:	3301      	adds	r3, #1
 8007500:	6033      	str	r3, [r6, #0]
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	0699      	lsls	r1, r3, #26
 8007506:	bf42      	ittt	mi
 8007508:	6833      	ldrmi	r3, [r6, #0]
 800750a:	3302      	addmi	r3, #2
 800750c:	6033      	strmi	r3, [r6, #0]
 800750e:	6825      	ldr	r5, [r4, #0]
 8007510:	f015 0506 	ands.w	r5, r5, #6
 8007514:	d106      	bne.n	8007524 <_printf_common+0x48>
 8007516:	f104 0a19 	add.w	sl, r4, #25
 800751a:	68e3      	ldr	r3, [r4, #12]
 800751c:	6832      	ldr	r2, [r6, #0]
 800751e:	1a9b      	subs	r3, r3, r2
 8007520:	42ab      	cmp	r3, r5
 8007522:	dc2b      	bgt.n	800757c <_printf_common+0xa0>
 8007524:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007528:	6822      	ldr	r2, [r4, #0]
 800752a:	3b00      	subs	r3, #0
 800752c:	bf18      	it	ne
 800752e:	2301      	movne	r3, #1
 8007530:	0692      	lsls	r2, r2, #26
 8007532:	d430      	bmi.n	8007596 <_printf_common+0xba>
 8007534:	4641      	mov	r1, r8
 8007536:	4638      	mov	r0, r7
 8007538:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800753c:	47c8      	blx	r9
 800753e:	3001      	adds	r0, #1
 8007540:	d023      	beq.n	800758a <_printf_common+0xae>
 8007542:	6823      	ldr	r3, [r4, #0]
 8007544:	6922      	ldr	r2, [r4, #16]
 8007546:	f003 0306 	and.w	r3, r3, #6
 800754a:	2b04      	cmp	r3, #4
 800754c:	bf14      	ite	ne
 800754e:	2500      	movne	r5, #0
 8007550:	6833      	ldreq	r3, [r6, #0]
 8007552:	f04f 0600 	mov.w	r6, #0
 8007556:	bf08      	it	eq
 8007558:	68e5      	ldreq	r5, [r4, #12]
 800755a:	f104 041a 	add.w	r4, r4, #26
 800755e:	bf08      	it	eq
 8007560:	1aed      	subeq	r5, r5, r3
 8007562:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007566:	bf08      	it	eq
 8007568:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800756c:	4293      	cmp	r3, r2
 800756e:	bfc4      	itt	gt
 8007570:	1a9b      	subgt	r3, r3, r2
 8007572:	18ed      	addgt	r5, r5, r3
 8007574:	42b5      	cmp	r5, r6
 8007576:	d11a      	bne.n	80075ae <_printf_common+0xd2>
 8007578:	2000      	movs	r0, #0
 800757a:	e008      	b.n	800758e <_printf_common+0xb2>
 800757c:	2301      	movs	r3, #1
 800757e:	4652      	mov	r2, sl
 8007580:	4641      	mov	r1, r8
 8007582:	4638      	mov	r0, r7
 8007584:	47c8      	blx	r9
 8007586:	3001      	adds	r0, #1
 8007588:	d103      	bne.n	8007592 <_printf_common+0xb6>
 800758a:	f04f 30ff 	mov.w	r0, #4294967295
 800758e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007592:	3501      	adds	r5, #1
 8007594:	e7c1      	b.n	800751a <_printf_common+0x3e>
 8007596:	2030      	movs	r0, #48	@ 0x30
 8007598:	18e1      	adds	r1, r4, r3
 800759a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800759e:	1c5a      	adds	r2, r3, #1
 80075a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075a4:	4422      	add	r2, r4
 80075a6:	3302      	adds	r3, #2
 80075a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075ac:	e7c2      	b.n	8007534 <_printf_common+0x58>
 80075ae:	2301      	movs	r3, #1
 80075b0:	4622      	mov	r2, r4
 80075b2:	4641      	mov	r1, r8
 80075b4:	4638      	mov	r0, r7
 80075b6:	47c8      	blx	r9
 80075b8:	3001      	adds	r0, #1
 80075ba:	d0e6      	beq.n	800758a <_printf_common+0xae>
 80075bc:	3601      	adds	r6, #1
 80075be:	e7d9      	b.n	8007574 <_printf_common+0x98>

080075c0 <_printf_i>:
 80075c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075c4:	7e0f      	ldrb	r7, [r1, #24]
 80075c6:	4691      	mov	r9, r2
 80075c8:	2f78      	cmp	r7, #120	@ 0x78
 80075ca:	4680      	mov	r8, r0
 80075cc:	460c      	mov	r4, r1
 80075ce:	469a      	mov	sl, r3
 80075d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80075d6:	d807      	bhi.n	80075e8 <_printf_i+0x28>
 80075d8:	2f62      	cmp	r7, #98	@ 0x62
 80075da:	d80a      	bhi.n	80075f2 <_printf_i+0x32>
 80075dc:	2f00      	cmp	r7, #0
 80075de:	f000 80d3 	beq.w	8007788 <_printf_i+0x1c8>
 80075e2:	2f58      	cmp	r7, #88	@ 0x58
 80075e4:	f000 80ba 	beq.w	800775c <_printf_i+0x19c>
 80075e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80075f0:	e03a      	b.n	8007668 <_printf_i+0xa8>
 80075f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075f6:	2b15      	cmp	r3, #21
 80075f8:	d8f6      	bhi.n	80075e8 <_printf_i+0x28>
 80075fa:	a101      	add	r1, pc, #4	@ (adr r1, 8007600 <_printf_i+0x40>)
 80075fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007600:	08007659 	.word	0x08007659
 8007604:	0800766d 	.word	0x0800766d
 8007608:	080075e9 	.word	0x080075e9
 800760c:	080075e9 	.word	0x080075e9
 8007610:	080075e9 	.word	0x080075e9
 8007614:	080075e9 	.word	0x080075e9
 8007618:	0800766d 	.word	0x0800766d
 800761c:	080075e9 	.word	0x080075e9
 8007620:	080075e9 	.word	0x080075e9
 8007624:	080075e9 	.word	0x080075e9
 8007628:	080075e9 	.word	0x080075e9
 800762c:	0800776f 	.word	0x0800776f
 8007630:	08007697 	.word	0x08007697
 8007634:	08007729 	.word	0x08007729
 8007638:	080075e9 	.word	0x080075e9
 800763c:	080075e9 	.word	0x080075e9
 8007640:	08007791 	.word	0x08007791
 8007644:	080075e9 	.word	0x080075e9
 8007648:	08007697 	.word	0x08007697
 800764c:	080075e9 	.word	0x080075e9
 8007650:	080075e9 	.word	0x080075e9
 8007654:	08007731 	.word	0x08007731
 8007658:	6833      	ldr	r3, [r6, #0]
 800765a:	1d1a      	adds	r2, r3, #4
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	6032      	str	r2, [r6, #0]
 8007660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007664:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007668:	2301      	movs	r3, #1
 800766a:	e09e      	b.n	80077aa <_printf_i+0x1ea>
 800766c:	6833      	ldr	r3, [r6, #0]
 800766e:	6820      	ldr	r0, [r4, #0]
 8007670:	1d19      	adds	r1, r3, #4
 8007672:	6031      	str	r1, [r6, #0]
 8007674:	0606      	lsls	r6, r0, #24
 8007676:	d501      	bpl.n	800767c <_printf_i+0xbc>
 8007678:	681d      	ldr	r5, [r3, #0]
 800767a:	e003      	b.n	8007684 <_printf_i+0xc4>
 800767c:	0645      	lsls	r5, r0, #25
 800767e:	d5fb      	bpl.n	8007678 <_printf_i+0xb8>
 8007680:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007684:	2d00      	cmp	r5, #0
 8007686:	da03      	bge.n	8007690 <_printf_i+0xd0>
 8007688:	232d      	movs	r3, #45	@ 0x2d
 800768a:	426d      	negs	r5, r5
 800768c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007690:	230a      	movs	r3, #10
 8007692:	4859      	ldr	r0, [pc, #356]	@ (80077f8 <_printf_i+0x238>)
 8007694:	e011      	b.n	80076ba <_printf_i+0xfa>
 8007696:	6821      	ldr	r1, [r4, #0]
 8007698:	6833      	ldr	r3, [r6, #0]
 800769a:	0608      	lsls	r0, r1, #24
 800769c:	f853 5b04 	ldr.w	r5, [r3], #4
 80076a0:	d402      	bmi.n	80076a8 <_printf_i+0xe8>
 80076a2:	0649      	lsls	r1, r1, #25
 80076a4:	bf48      	it	mi
 80076a6:	b2ad      	uxthmi	r5, r5
 80076a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80076aa:	6033      	str	r3, [r6, #0]
 80076ac:	bf14      	ite	ne
 80076ae:	230a      	movne	r3, #10
 80076b0:	2308      	moveq	r3, #8
 80076b2:	4851      	ldr	r0, [pc, #324]	@ (80077f8 <_printf_i+0x238>)
 80076b4:	2100      	movs	r1, #0
 80076b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076ba:	6866      	ldr	r6, [r4, #4]
 80076bc:	2e00      	cmp	r6, #0
 80076be:	bfa8      	it	ge
 80076c0:	6821      	ldrge	r1, [r4, #0]
 80076c2:	60a6      	str	r6, [r4, #8]
 80076c4:	bfa4      	itt	ge
 80076c6:	f021 0104 	bicge.w	r1, r1, #4
 80076ca:	6021      	strge	r1, [r4, #0]
 80076cc:	b90d      	cbnz	r5, 80076d2 <_printf_i+0x112>
 80076ce:	2e00      	cmp	r6, #0
 80076d0:	d04b      	beq.n	800776a <_printf_i+0x1aa>
 80076d2:	4616      	mov	r6, r2
 80076d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80076d8:	fb03 5711 	mls	r7, r3, r1, r5
 80076dc:	5dc7      	ldrb	r7, [r0, r7]
 80076de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076e2:	462f      	mov	r7, r5
 80076e4:	42bb      	cmp	r3, r7
 80076e6:	460d      	mov	r5, r1
 80076e8:	d9f4      	bls.n	80076d4 <_printf_i+0x114>
 80076ea:	2b08      	cmp	r3, #8
 80076ec:	d10b      	bne.n	8007706 <_printf_i+0x146>
 80076ee:	6823      	ldr	r3, [r4, #0]
 80076f0:	07df      	lsls	r7, r3, #31
 80076f2:	d508      	bpl.n	8007706 <_printf_i+0x146>
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	6861      	ldr	r1, [r4, #4]
 80076f8:	4299      	cmp	r1, r3
 80076fa:	bfde      	ittt	le
 80076fc:	2330      	movle	r3, #48	@ 0x30
 80076fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007702:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007706:	1b92      	subs	r2, r2, r6
 8007708:	6122      	str	r2, [r4, #16]
 800770a:	464b      	mov	r3, r9
 800770c:	4621      	mov	r1, r4
 800770e:	4640      	mov	r0, r8
 8007710:	f8cd a000 	str.w	sl, [sp]
 8007714:	aa03      	add	r2, sp, #12
 8007716:	f7ff fee1 	bl	80074dc <_printf_common>
 800771a:	3001      	adds	r0, #1
 800771c:	d14a      	bne.n	80077b4 <_printf_i+0x1f4>
 800771e:	f04f 30ff 	mov.w	r0, #4294967295
 8007722:	b004      	add	sp, #16
 8007724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	f043 0320 	orr.w	r3, r3, #32
 800772e:	6023      	str	r3, [r4, #0]
 8007730:	2778      	movs	r7, #120	@ 0x78
 8007732:	4832      	ldr	r0, [pc, #200]	@ (80077fc <_printf_i+0x23c>)
 8007734:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007738:	6823      	ldr	r3, [r4, #0]
 800773a:	6831      	ldr	r1, [r6, #0]
 800773c:	061f      	lsls	r7, r3, #24
 800773e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007742:	d402      	bmi.n	800774a <_printf_i+0x18a>
 8007744:	065f      	lsls	r7, r3, #25
 8007746:	bf48      	it	mi
 8007748:	b2ad      	uxthmi	r5, r5
 800774a:	6031      	str	r1, [r6, #0]
 800774c:	07d9      	lsls	r1, r3, #31
 800774e:	bf44      	itt	mi
 8007750:	f043 0320 	orrmi.w	r3, r3, #32
 8007754:	6023      	strmi	r3, [r4, #0]
 8007756:	b11d      	cbz	r5, 8007760 <_printf_i+0x1a0>
 8007758:	2310      	movs	r3, #16
 800775a:	e7ab      	b.n	80076b4 <_printf_i+0xf4>
 800775c:	4826      	ldr	r0, [pc, #152]	@ (80077f8 <_printf_i+0x238>)
 800775e:	e7e9      	b.n	8007734 <_printf_i+0x174>
 8007760:	6823      	ldr	r3, [r4, #0]
 8007762:	f023 0320 	bic.w	r3, r3, #32
 8007766:	6023      	str	r3, [r4, #0]
 8007768:	e7f6      	b.n	8007758 <_printf_i+0x198>
 800776a:	4616      	mov	r6, r2
 800776c:	e7bd      	b.n	80076ea <_printf_i+0x12a>
 800776e:	6833      	ldr	r3, [r6, #0]
 8007770:	6825      	ldr	r5, [r4, #0]
 8007772:	1d18      	adds	r0, r3, #4
 8007774:	6961      	ldr	r1, [r4, #20]
 8007776:	6030      	str	r0, [r6, #0]
 8007778:	062e      	lsls	r6, r5, #24
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	d501      	bpl.n	8007782 <_printf_i+0x1c2>
 800777e:	6019      	str	r1, [r3, #0]
 8007780:	e002      	b.n	8007788 <_printf_i+0x1c8>
 8007782:	0668      	lsls	r0, r5, #25
 8007784:	d5fb      	bpl.n	800777e <_printf_i+0x1be>
 8007786:	8019      	strh	r1, [r3, #0]
 8007788:	2300      	movs	r3, #0
 800778a:	4616      	mov	r6, r2
 800778c:	6123      	str	r3, [r4, #16]
 800778e:	e7bc      	b.n	800770a <_printf_i+0x14a>
 8007790:	6833      	ldr	r3, [r6, #0]
 8007792:	2100      	movs	r1, #0
 8007794:	1d1a      	adds	r2, r3, #4
 8007796:	6032      	str	r2, [r6, #0]
 8007798:	681e      	ldr	r6, [r3, #0]
 800779a:	6862      	ldr	r2, [r4, #4]
 800779c:	4630      	mov	r0, r6
 800779e:	f000 fa17 	bl	8007bd0 <memchr>
 80077a2:	b108      	cbz	r0, 80077a8 <_printf_i+0x1e8>
 80077a4:	1b80      	subs	r0, r0, r6
 80077a6:	6060      	str	r0, [r4, #4]
 80077a8:	6863      	ldr	r3, [r4, #4]
 80077aa:	6123      	str	r3, [r4, #16]
 80077ac:	2300      	movs	r3, #0
 80077ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077b2:	e7aa      	b.n	800770a <_printf_i+0x14a>
 80077b4:	4632      	mov	r2, r6
 80077b6:	4649      	mov	r1, r9
 80077b8:	4640      	mov	r0, r8
 80077ba:	6923      	ldr	r3, [r4, #16]
 80077bc:	47d0      	blx	sl
 80077be:	3001      	adds	r0, #1
 80077c0:	d0ad      	beq.n	800771e <_printf_i+0x15e>
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	079b      	lsls	r3, r3, #30
 80077c6:	d413      	bmi.n	80077f0 <_printf_i+0x230>
 80077c8:	68e0      	ldr	r0, [r4, #12]
 80077ca:	9b03      	ldr	r3, [sp, #12]
 80077cc:	4298      	cmp	r0, r3
 80077ce:	bfb8      	it	lt
 80077d0:	4618      	movlt	r0, r3
 80077d2:	e7a6      	b.n	8007722 <_printf_i+0x162>
 80077d4:	2301      	movs	r3, #1
 80077d6:	4632      	mov	r2, r6
 80077d8:	4649      	mov	r1, r9
 80077da:	4640      	mov	r0, r8
 80077dc:	47d0      	blx	sl
 80077de:	3001      	adds	r0, #1
 80077e0:	d09d      	beq.n	800771e <_printf_i+0x15e>
 80077e2:	3501      	adds	r5, #1
 80077e4:	68e3      	ldr	r3, [r4, #12]
 80077e6:	9903      	ldr	r1, [sp, #12]
 80077e8:	1a5b      	subs	r3, r3, r1
 80077ea:	42ab      	cmp	r3, r5
 80077ec:	dcf2      	bgt.n	80077d4 <_printf_i+0x214>
 80077ee:	e7eb      	b.n	80077c8 <_printf_i+0x208>
 80077f0:	2500      	movs	r5, #0
 80077f2:	f104 0619 	add.w	r6, r4, #25
 80077f6:	e7f5      	b.n	80077e4 <_printf_i+0x224>
 80077f8:	0800817f 	.word	0x0800817f
 80077fc:	08008190 	.word	0x08008190

08007800 <_scanf_chars>:
 8007800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007804:	4615      	mov	r5, r2
 8007806:	688a      	ldr	r2, [r1, #8]
 8007808:	4680      	mov	r8, r0
 800780a:	460c      	mov	r4, r1
 800780c:	b932      	cbnz	r2, 800781c <_scanf_chars+0x1c>
 800780e:	698a      	ldr	r2, [r1, #24]
 8007810:	2a00      	cmp	r2, #0
 8007812:	bf14      	ite	ne
 8007814:	f04f 32ff 	movne.w	r2, #4294967295
 8007818:	2201      	moveq	r2, #1
 800781a:	608a      	str	r2, [r1, #8]
 800781c:	2700      	movs	r7, #0
 800781e:	6822      	ldr	r2, [r4, #0]
 8007820:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 80078b0 <_scanf_chars+0xb0>
 8007824:	06d1      	lsls	r1, r2, #27
 8007826:	bf5f      	itttt	pl
 8007828:	681a      	ldrpl	r2, [r3, #0]
 800782a:	1d11      	addpl	r1, r2, #4
 800782c:	6019      	strpl	r1, [r3, #0]
 800782e:	6816      	ldrpl	r6, [r2, #0]
 8007830:	69a0      	ldr	r0, [r4, #24]
 8007832:	b188      	cbz	r0, 8007858 <_scanf_chars+0x58>
 8007834:	2801      	cmp	r0, #1
 8007836:	d107      	bne.n	8007848 <_scanf_chars+0x48>
 8007838:	682b      	ldr	r3, [r5, #0]
 800783a:	781a      	ldrb	r2, [r3, #0]
 800783c:	6963      	ldr	r3, [r4, #20]
 800783e:	5c9b      	ldrb	r3, [r3, r2]
 8007840:	b953      	cbnz	r3, 8007858 <_scanf_chars+0x58>
 8007842:	2f00      	cmp	r7, #0
 8007844:	d031      	beq.n	80078aa <_scanf_chars+0xaa>
 8007846:	e022      	b.n	800788e <_scanf_chars+0x8e>
 8007848:	2802      	cmp	r0, #2
 800784a:	d120      	bne.n	800788e <_scanf_chars+0x8e>
 800784c:	682b      	ldr	r3, [r5, #0]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007854:	071b      	lsls	r3, r3, #28
 8007856:	d41a      	bmi.n	800788e <_scanf_chars+0x8e>
 8007858:	6823      	ldr	r3, [r4, #0]
 800785a:	3701      	adds	r7, #1
 800785c:	06da      	lsls	r2, r3, #27
 800785e:	bf5e      	ittt	pl
 8007860:	682b      	ldrpl	r3, [r5, #0]
 8007862:	781b      	ldrbpl	r3, [r3, #0]
 8007864:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007868:	682a      	ldr	r2, [r5, #0]
 800786a:	686b      	ldr	r3, [r5, #4]
 800786c:	3201      	adds	r2, #1
 800786e:	602a      	str	r2, [r5, #0]
 8007870:	68a2      	ldr	r2, [r4, #8]
 8007872:	3b01      	subs	r3, #1
 8007874:	3a01      	subs	r2, #1
 8007876:	606b      	str	r3, [r5, #4]
 8007878:	60a2      	str	r2, [r4, #8]
 800787a:	b142      	cbz	r2, 800788e <_scanf_chars+0x8e>
 800787c:	2b00      	cmp	r3, #0
 800787e:	dcd7      	bgt.n	8007830 <_scanf_chars+0x30>
 8007880:	4629      	mov	r1, r5
 8007882:	4640      	mov	r0, r8
 8007884:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007888:	4798      	blx	r3
 800788a:	2800      	cmp	r0, #0
 800788c:	d0d0      	beq.n	8007830 <_scanf_chars+0x30>
 800788e:	6823      	ldr	r3, [r4, #0]
 8007890:	f013 0310 	ands.w	r3, r3, #16
 8007894:	d105      	bne.n	80078a2 <_scanf_chars+0xa2>
 8007896:	68e2      	ldr	r2, [r4, #12]
 8007898:	3201      	adds	r2, #1
 800789a:	60e2      	str	r2, [r4, #12]
 800789c:	69a2      	ldr	r2, [r4, #24]
 800789e:	b102      	cbz	r2, 80078a2 <_scanf_chars+0xa2>
 80078a0:	7033      	strb	r3, [r6, #0]
 80078a2:	2000      	movs	r0, #0
 80078a4:	6923      	ldr	r3, [r4, #16]
 80078a6:	443b      	add	r3, r7
 80078a8:	6123      	str	r3, [r4, #16]
 80078aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ae:	bf00      	nop
 80078b0:	080081bd 	.word	0x080081bd

080078b4 <_scanf_i>:
 80078b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b8:	460c      	mov	r4, r1
 80078ba:	4698      	mov	r8, r3
 80078bc:	4b72      	ldr	r3, [pc, #456]	@ (8007a88 <_scanf_i+0x1d4>)
 80078be:	b087      	sub	sp, #28
 80078c0:	4682      	mov	sl, r0
 80078c2:	4616      	mov	r6, r2
 80078c4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80078c8:	ab03      	add	r3, sp, #12
 80078ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80078ce:	4b6f      	ldr	r3, [pc, #444]	@ (8007a8c <_scanf_i+0x1d8>)
 80078d0:	69a1      	ldr	r1, [r4, #24]
 80078d2:	4a6f      	ldr	r2, [pc, #444]	@ (8007a90 <_scanf_i+0x1dc>)
 80078d4:	4627      	mov	r7, r4
 80078d6:	2903      	cmp	r1, #3
 80078d8:	bf08      	it	eq
 80078da:	461a      	moveq	r2, r3
 80078dc:	68a3      	ldr	r3, [r4, #8]
 80078de:	9201      	str	r2, [sp, #4]
 80078e0:	1e5a      	subs	r2, r3, #1
 80078e2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80078e6:	bf81      	itttt	hi
 80078e8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80078ec:	eb03 0905 	addhi.w	r9, r3, r5
 80078f0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80078f4:	60a3      	strhi	r3, [r4, #8]
 80078f6:	f857 3b1c 	ldr.w	r3, [r7], #28
 80078fa:	bf98      	it	ls
 80078fc:	f04f 0900 	movls.w	r9, #0
 8007900:	463d      	mov	r5, r7
 8007902:	f04f 0b00 	mov.w	fp, #0
 8007906:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800790a:	6023      	str	r3, [r4, #0]
 800790c:	6831      	ldr	r1, [r6, #0]
 800790e:	ab03      	add	r3, sp, #12
 8007910:	2202      	movs	r2, #2
 8007912:	7809      	ldrb	r1, [r1, #0]
 8007914:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007918:	f000 f95a 	bl	8007bd0 <memchr>
 800791c:	b328      	cbz	r0, 800796a <_scanf_i+0xb6>
 800791e:	f1bb 0f01 	cmp.w	fp, #1
 8007922:	d159      	bne.n	80079d8 <_scanf_i+0x124>
 8007924:	6862      	ldr	r2, [r4, #4]
 8007926:	b92a      	cbnz	r2, 8007934 <_scanf_i+0x80>
 8007928:	2108      	movs	r1, #8
 800792a:	6822      	ldr	r2, [r4, #0]
 800792c:	6061      	str	r1, [r4, #4]
 800792e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007932:	6022      	str	r2, [r4, #0]
 8007934:	6822      	ldr	r2, [r4, #0]
 8007936:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800793a:	6022      	str	r2, [r4, #0]
 800793c:	68a2      	ldr	r2, [r4, #8]
 800793e:	1e51      	subs	r1, r2, #1
 8007940:	60a1      	str	r1, [r4, #8]
 8007942:	b192      	cbz	r2, 800796a <_scanf_i+0xb6>
 8007944:	6832      	ldr	r2, [r6, #0]
 8007946:	1c51      	adds	r1, r2, #1
 8007948:	6031      	str	r1, [r6, #0]
 800794a:	7812      	ldrb	r2, [r2, #0]
 800794c:	f805 2b01 	strb.w	r2, [r5], #1
 8007950:	6872      	ldr	r2, [r6, #4]
 8007952:	3a01      	subs	r2, #1
 8007954:	2a00      	cmp	r2, #0
 8007956:	6072      	str	r2, [r6, #4]
 8007958:	dc07      	bgt.n	800796a <_scanf_i+0xb6>
 800795a:	4631      	mov	r1, r6
 800795c:	4650      	mov	r0, sl
 800795e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8007962:	4790      	blx	r2
 8007964:	2800      	cmp	r0, #0
 8007966:	f040 8085 	bne.w	8007a74 <_scanf_i+0x1c0>
 800796a:	f10b 0b01 	add.w	fp, fp, #1
 800796e:	f1bb 0f03 	cmp.w	fp, #3
 8007972:	d1cb      	bne.n	800790c <_scanf_i+0x58>
 8007974:	6863      	ldr	r3, [r4, #4]
 8007976:	b90b      	cbnz	r3, 800797c <_scanf_i+0xc8>
 8007978:	230a      	movs	r3, #10
 800797a:	6063      	str	r3, [r4, #4]
 800797c:	6863      	ldr	r3, [r4, #4]
 800797e:	4945      	ldr	r1, [pc, #276]	@ (8007a94 <_scanf_i+0x1e0>)
 8007980:	6960      	ldr	r0, [r4, #20]
 8007982:	1ac9      	subs	r1, r1, r3
 8007984:	f000 f888 	bl	8007a98 <__sccl>
 8007988:	f04f 0b00 	mov.w	fp, #0
 800798c:	68a3      	ldr	r3, [r4, #8]
 800798e:	6822      	ldr	r2, [r4, #0]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d03d      	beq.n	8007a10 <_scanf_i+0x15c>
 8007994:	6831      	ldr	r1, [r6, #0]
 8007996:	6960      	ldr	r0, [r4, #20]
 8007998:	f891 c000 	ldrb.w	ip, [r1]
 800799c:	f810 000c 	ldrb.w	r0, [r0, ip]
 80079a0:	2800      	cmp	r0, #0
 80079a2:	d035      	beq.n	8007a10 <_scanf_i+0x15c>
 80079a4:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80079a8:	d124      	bne.n	80079f4 <_scanf_i+0x140>
 80079aa:	0510      	lsls	r0, r2, #20
 80079ac:	d522      	bpl.n	80079f4 <_scanf_i+0x140>
 80079ae:	f10b 0b01 	add.w	fp, fp, #1
 80079b2:	f1b9 0f00 	cmp.w	r9, #0
 80079b6:	d003      	beq.n	80079c0 <_scanf_i+0x10c>
 80079b8:	3301      	adds	r3, #1
 80079ba:	f109 39ff 	add.w	r9, r9, #4294967295
 80079be:	60a3      	str	r3, [r4, #8]
 80079c0:	6873      	ldr	r3, [r6, #4]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	6073      	str	r3, [r6, #4]
 80079c8:	dd1b      	ble.n	8007a02 <_scanf_i+0x14e>
 80079ca:	6833      	ldr	r3, [r6, #0]
 80079cc:	3301      	adds	r3, #1
 80079ce:	6033      	str	r3, [r6, #0]
 80079d0:	68a3      	ldr	r3, [r4, #8]
 80079d2:	3b01      	subs	r3, #1
 80079d4:	60a3      	str	r3, [r4, #8]
 80079d6:	e7d9      	b.n	800798c <_scanf_i+0xd8>
 80079d8:	f1bb 0f02 	cmp.w	fp, #2
 80079dc:	d1ae      	bne.n	800793c <_scanf_i+0x88>
 80079de:	6822      	ldr	r2, [r4, #0]
 80079e0:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80079e4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80079e8:	d1bf      	bne.n	800796a <_scanf_i+0xb6>
 80079ea:	2110      	movs	r1, #16
 80079ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80079f0:	6061      	str	r1, [r4, #4]
 80079f2:	e7a2      	b.n	800793a <_scanf_i+0x86>
 80079f4:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80079f8:	6022      	str	r2, [r4, #0]
 80079fa:	780b      	ldrb	r3, [r1, #0]
 80079fc:	f805 3b01 	strb.w	r3, [r5], #1
 8007a00:	e7de      	b.n	80079c0 <_scanf_i+0x10c>
 8007a02:	4631      	mov	r1, r6
 8007a04:	4650      	mov	r0, sl
 8007a06:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007a0a:	4798      	blx	r3
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	d0df      	beq.n	80079d0 <_scanf_i+0x11c>
 8007a10:	6823      	ldr	r3, [r4, #0]
 8007a12:	05d9      	lsls	r1, r3, #23
 8007a14:	d50d      	bpl.n	8007a32 <_scanf_i+0x17e>
 8007a16:	42bd      	cmp	r5, r7
 8007a18:	d909      	bls.n	8007a2e <_scanf_i+0x17a>
 8007a1a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007a1e:	4632      	mov	r2, r6
 8007a20:	4650      	mov	r0, sl
 8007a22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a26:	f105 39ff 	add.w	r9, r5, #4294967295
 8007a2a:	4798      	blx	r3
 8007a2c:	464d      	mov	r5, r9
 8007a2e:	42bd      	cmp	r5, r7
 8007a30:	d028      	beq.n	8007a84 <_scanf_i+0x1d0>
 8007a32:	6822      	ldr	r2, [r4, #0]
 8007a34:	f012 0210 	ands.w	r2, r2, #16
 8007a38:	d113      	bne.n	8007a62 <_scanf_i+0x1ae>
 8007a3a:	702a      	strb	r2, [r5, #0]
 8007a3c:	4639      	mov	r1, r7
 8007a3e:	6863      	ldr	r3, [r4, #4]
 8007a40:	4650      	mov	r0, sl
 8007a42:	9e01      	ldr	r6, [sp, #4]
 8007a44:	47b0      	blx	r6
 8007a46:	f8d8 3000 	ldr.w	r3, [r8]
 8007a4a:	6821      	ldr	r1, [r4, #0]
 8007a4c:	1d1a      	adds	r2, r3, #4
 8007a4e:	f8c8 2000 	str.w	r2, [r8]
 8007a52:	f011 0f20 	tst.w	r1, #32
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	d00f      	beq.n	8007a7a <_scanf_i+0x1c6>
 8007a5a:	6018      	str	r0, [r3, #0]
 8007a5c:	68e3      	ldr	r3, [r4, #12]
 8007a5e:	3301      	adds	r3, #1
 8007a60:	60e3      	str	r3, [r4, #12]
 8007a62:	2000      	movs	r0, #0
 8007a64:	6923      	ldr	r3, [r4, #16]
 8007a66:	1bed      	subs	r5, r5, r7
 8007a68:	445d      	add	r5, fp
 8007a6a:	442b      	add	r3, r5
 8007a6c:	6123      	str	r3, [r4, #16]
 8007a6e:	b007      	add	sp, #28
 8007a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a74:	f04f 0b00 	mov.w	fp, #0
 8007a78:	e7ca      	b.n	8007a10 <_scanf_i+0x15c>
 8007a7a:	07ca      	lsls	r2, r1, #31
 8007a7c:	bf4c      	ite	mi
 8007a7e:	8018      	strhmi	r0, [r3, #0]
 8007a80:	6018      	strpl	r0, [r3, #0]
 8007a82:	e7eb      	b.n	8007a5c <_scanf_i+0x1a8>
 8007a84:	2001      	movs	r0, #1
 8007a86:	e7f2      	b.n	8007a6e <_scanf_i+0x1ba>
 8007a88:	08008118 	.word	0x08008118
 8007a8c:	08007d3d 	.word	0x08007d3d
 8007a90:	08007e1d 	.word	0x08007e1d
 8007a94:	080081b1 	.word	0x080081b1

08007a98 <__sccl>:
 8007a98:	b570      	push	{r4, r5, r6, lr}
 8007a9a:	780b      	ldrb	r3, [r1, #0]
 8007a9c:	4604      	mov	r4, r0
 8007a9e:	2b5e      	cmp	r3, #94	@ 0x5e
 8007aa0:	bf0b      	itete	eq
 8007aa2:	784b      	ldrbeq	r3, [r1, #1]
 8007aa4:	1c4a      	addne	r2, r1, #1
 8007aa6:	1c8a      	addeq	r2, r1, #2
 8007aa8:	2100      	movne	r1, #0
 8007aaa:	bf08      	it	eq
 8007aac:	2101      	moveq	r1, #1
 8007aae:	3801      	subs	r0, #1
 8007ab0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007ab4:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007ab8:	42a8      	cmp	r0, r5
 8007aba:	d1fb      	bne.n	8007ab4 <__sccl+0x1c>
 8007abc:	b90b      	cbnz	r3, 8007ac2 <__sccl+0x2a>
 8007abe:	1e50      	subs	r0, r2, #1
 8007ac0:	bd70      	pop	{r4, r5, r6, pc}
 8007ac2:	f081 0101 	eor.w	r1, r1, #1
 8007ac6:	4610      	mov	r0, r2
 8007ac8:	54e1      	strb	r1, [r4, r3]
 8007aca:	4602      	mov	r2, r0
 8007acc:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007ad0:	2d2d      	cmp	r5, #45	@ 0x2d
 8007ad2:	d005      	beq.n	8007ae0 <__sccl+0x48>
 8007ad4:	2d5d      	cmp	r5, #93	@ 0x5d
 8007ad6:	d016      	beq.n	8007b06 <__sccl+0x6e>
 8007ad8:	2d00      	cmp	r5, #0
 8007ada:	d0f1      	beq.n	8007ac0 <__sccl+0x28>
 8007adc:	462b      	mov	r3, r5
 8007ade:	e7f2      	b.n	8007ac6 <__sccl+0x2e>
 8007ae0:	7846      	ldrb	r6, [r0, #1]
 8007ae2:	2e5d      	cmp	r6, #93	@ 0x5d
 8007ae4:	d0fa      	beq.n	8007adc <__sccl+0x44>
 8007ae6:	42b3      	cmp	r3, r6
 8007ae8:	dcf8      	bgt.n	8007adc <__sccl+0x44>
 8007aea:	461a      	mov	r2, r3
 8007aec:	3002      	adds	r0, #2
 8007aee:	3201      	adds	r2, #1
 8007af0:	4296      	cmp	r6, r2
 8007af2:	54a1      	strb	r1, [r4, r2]
 8007af4:	dcfb      	bgt.n	8007aee <__sccl+0x56>
 8007af6:	1af2      	subs	r2, r6, r3
 8007af8:	3a01      	subs	r2, #1
 8007afa:	42b3      	cmp	r3, r6
 8007afc:	bfa8      	it	ge
 8007afe:	2200      	movge	r2, #0
 8007b00:	1c5d      	adds	r5, r3, #1
 8007b02:	18ab      	adds	r3, r5, r2
 8007b04:	e7e1      	b.n	8007aca <__sccl+0x32>
 8007b06:	4610      	mov	r0, r2
 8007b08:	e7da      	b.n	8007ac0 <__sccl+0x28>

08007b0a <__submore>:
 8007b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b0e:	460c      	mov	r4, r1
 8007b10:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007b12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b16:	4299      	cmp	r1, r3
 8007b18:	d11b      	bne.n	8007b52 <__submore+0x48>
 8007b1a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007b1e:	f7ff f92f 	bl	8006d80 <_malloc_r>
 8007b22:	b918      	cbnz	r0, 8007b2c <__submore+0x22>
 8007b24:	f04f 30ff 	mov.w	r0, #4294967295
 8007b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b30:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007b32:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007b36:	6360      	str	r0, [r4, #52]	@ 0x34
 8007b38:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007b3c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007b40:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007b44:	7043      	strb	r3, [r0, #1]
 8007b46:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007b4a:	7003      	strb	r3, [r0, #0]
 8007b4c:	6020      	str	r0, [r4, #0]
 8007b4e:	2000      	movs	r0, #0
 8007b50:	e7ea      	b.n	8007b28 <__submore+0x1e>
 8007b52:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007b54:	0077      	lsls	r7, r6, #1
 8007b56:	463a      	mov	r2, r7
 8007b58:	f000 f848 	bl	8007bec <_realloc_r>
 8007b5c:	4605      	mov	r5, r0
 8007b5e:	2800      	cmp	r0, #0
 8007b60:	d0e0      	beq.n	8007b24 <__submore+0x1a>
 8007b62:	eb00 0806 	add.w	r8, r0, r6
 8007b66:	4601      	mov	r1, r0
 8007b68:	4632      	mov	r2, r6
 8007b6a:	4640      	mov	r0, r8
 8007b6c:	f7ff f890 	bl	8006c90 <memcpy>
 8007b70:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007b74:	f8c4 8000 	str.w	r8, [r4]
 8007b78:	e7e9      	b.n	8007b4e <__submore+0x44>

08007b7a <memmove>:
 8007b7a:	4288      	cmp	r0, r1
 8007b7c:	b510      	push	{r4, lr}
 8007b7e:	eb01 0402 	add.w	r4, r1, r2
 8007b82:	d902      	bls.n	8007b8a <memmove+0x10>
 8007b84:	4284      	cmp	r4, r0
 8007b86:	4623      	mov	r3, r4
 8007b88:	d807      	bhi.n	8007b9a <memmove+0x20>
 8007b8a:	1e43      	subs	r3, r0, #1
 8007b8c:	42a1      	cmp	r1, r4
 8007b8e:	d008      	beq.n	8007ba2 <memmove+0x28>
 8007b90:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b94:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b98:	e7f8      	b.n	8007b8c <memmove+0x12>
 8007b9a:	4601      	mov	r1, r0
 8007b9c:	4402      	add	r2, r0
 8007b9e:	428a      	cmp	r2, r1
 8007ba0:	d100      	bne.n	8007ba4 <memmove+0x2a>
 8007ba2:	bd10      	pop	{r4, pc}
 8007ba4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ba8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bac:	e7f7      	b.n	8007b9e <memmove+0x24>
	...

08007bb0 <_sbrk_r>:
 8007bb0:	b538      	push	{r3, r4, r5, lr}
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	4d05      	ldr	r5, [pc, #20]	@ (8007bcc <_sbrk_r+0x1c>)
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	4608      	mov	r0, r1
 8007bba:	602b      	str	r3, [r5, #0]
 8007bbc:	f7fb fb60 	bl	8003280 <_sbrk>
 8007bc0:	1c43      	adds	r3, r0, #1
 8007bc2:	d102      	bne.n	8007bca <_sbrk_r+0x1a>
 8007bc4:	682b      	ldr	r3, [r5, #0]
 8007bc6:	b103      	cbz	r3, 8007bca <_sbrk_r+0x1a>
 8007bc8:	6023      	str	r3, [r4, #0]
 8007bca:	bd38      	pop	{r3, r4, r5, pc}
 8007bcc:	2000207c 	.word	0x2000207c

08007bd0 <memchr>:
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	b510      	push	{r4, lr}
 8007bd4:	b2c9      	uxtb	r1, r1
 8007bd6:	4402      	add	r2, r0
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	4618      	mov	r0, r3
 8007bdc:	d101      	bne.n	8007be2 <memchr+0x12>
 8007bde:	2000      	movs	r0, #0
 8007be0:	e003      	b.n	8007bea <memchr+0x1a>
 8007be2:	7804      	ldrb	r4, [r0, #0]
 8007be4:	3301      	adds	r3, #1
 8007be6:	428c      	cmp	r4, r1
 8007be8:	d1f6      	bne.n	8007bd8 <memchr+0x8>
 8007bea:	bd10      	pop	{r4, pc}

08007bec <_realloc_r>:
 8007bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bf0:	4680      	mov	r8, r0
 8007bf2:	4615      	mov	r5, r2
 8007bf4:	460c      	mov	r4, r1
 8007bf6:	b921      	cbnz	r1, 8007c02 <_realloc_r+0x16>
 8007bf8:	4611      	mov	r1, r2
 8007bfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bfe:	f7ff b8bf 	b.w	8006d80 <_malloc_r>
 8007c02:	b92a      	cbnz	r2, 8007c10 <_realloc_r+0x24>
 8007c04:	f7ff f852 	bl	8006cac <_free_r>
 8007c08:	2400      	movs	r4, #0
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c10:	f000 f906 	bl	8007e20 <_malloc_usable_size_r>
 8007c14:	4285      	cmp	r5, r0
 8007c16:	4606      	mov	r6, r0
 8007c18:	d802      	bhi.n	8007c20 <_realloc_r+0x34>
 8007c1a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007c1e:	d8f4      	bhi.n	8007c0a <_realloc_r+0x1e>
 8007c20:	4629      	mov	r1, r5
 8007c22:	4640      	mov	r0, r8
 8007c24:	f7ff f8ac 	bl	8006d80 <_malloc_r>
 8007c28:	4607      	mov	r7, r0
 8007c2a:	2800      	cmp	r0, #0
 8007c2c:	d0ec      	beq.n	8007c08 <_realloc_r+0x1c>
 8007c2e:	42b5      	cmp	r5, r6
 8007c30:	462a      	mov	r2, r5
 8007c32:	4621      	mov	r1, r4
 8007c34:	bf28      	it	cs
 8007c36:	4632      	movcs	r2, r6
 8007c38:	f7ff f82a 	bl	8006c90 <memcpy>
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	4640      	mov	r0, r8
 8007c40:	f7ff f834 	bl	8006cac <_free_r>
 8007c44:	463c      	mov	r4, r7
 8007c46:	e7e0      	b.n	8007c0a <_realloc_r+0x1e>

08007c48 <_strtol_l.constprop.0>:
 8007c48:	2b24      	cmp	r3, #36	@ 0x24
 8007c4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c4e:	4686      	mov	lr, r0
 8007c50:	4690      	mov	r8, r2
 8007c52:	d801      	bhi.n	8007c58 <_strtol_l.constprop.0+0x10>
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d106      	bne.n	8007c66 <_strtol_l.constprop.0+0x1e>
 8007c58:	f7fe ffee 	bl	8006c38 <__errno>
 8007c5c:	2316      	movs	r3, #22
 8007c5e:	6003      	str	r3, [r0, #0]
 8007c60:	2000      	movs	r0, #0
 8007c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c66:	460d      	mov	r5, r1
 8007c68:	4833      	ldr	r0, [pc, #204]	@ (8007d38 <_strtol_l.constprop.0+0xf0>)
 8007c6a:	462a      	mov	r2, r5
 8007c6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c70:	5d06      	ldrb	r6, [r0, r4]
 8007c72:	f016 0608 	ands.w	r6, r6, #8
 8007c76:	d1f8      	bne.n	8007c6a <_strtol_l.constprop.0+0x22>
 8007c78:	2c2d      	cmp	r4, #45	@ 0x2d
 8007c7a:	d12d      	bne.n	8007cd8 <_strtol_l.constprop.0+0x90>
 8007c7c:	2601      	movs	r6, #1
 8007c7e:	782c      	ldrb	r4, [r5, #0]
 8007c80:	1c95      	adds	r5, r2, #2
 8007c82:	f033 0210 	bics.w	r2, r3, #16
 8007c86:	d109      	bne.n	8007c9c <_strtol_l.constprop.0+0x54>
 8007c88:	2c30      	cmp	r4, #48	@ 0x30
 8007c8a:	d12a      	bne.n	8007ce2 <_strtol_l.constprop.0+0x9a>
 8007c8c:	782a      	ldrb	r2, [r5, #0]
 8007c8e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007c92:	2a58      	cmp	r2, #88	@ 0x58
 8007c94:	d125      	bne.n	8007ce2 <_strtol_l.constprop.0+0x9a>
 8007c96:	2310      	movs	r3, #16
 8007c98:	786c      	ldrb	r4, [r5, #1]
 8007c9a:	3502      	adds	r5, #2
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007ca2:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007ca6:	fbbc f9f3 	udiv	r9, ip, r3
 8007caa:	4610      	mov	r0, r2
 8007cac:	fb03 ca19 	mls	sl, r3, r9, ip
 8007cb0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007cb4:	2f09      	cmp	r7, #9
 8007cb6:	d81b      	bhi.n	8007cf0 <_strtol_l.constprop.0+0xa8>
 8007cb8:	463c      	mov	r4, r7
 8007cba:	42a3      	cmp	r3, r4
 8007cbc:	dd27      	ble.n	8007d0e <_strtol_l.constprop.0+0xc6>
 8007cbe:	1c57      	adds	r7, r2, #1
 8007cc0:	d007      	beq.n	8007cd2 <_strtol_l.constprop.0+0x8a>
 8007cc2:	4581      	cmp	r9, r0
 8007cc4:	d320      	bcc.n	8007d08 <_strtol_l.constprop.0+0xc0>
 8007cc6:	d101      	bne.n	8007ccc <_strtol_l.constprop.0+0x84>
 8007cc8:	45a2      	cmp	sl, r4
 8007cca:	db1d      	blt.n	8007d08 <_strtol_l.constprop.0+0xc0>
 8007ccc:	2201      	movs	r2, #1
 8007cce:	fb00 4003 	mla	r0, r0, r3, r4
 8007cd2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007cd6:	e7eb      	b.n	8007cb0 <_strtol_l.constprop.0+0x68>
 8007cd8:	2c2b      	cmp	r4, #43	@ 0x2b
 8007cda:	bf04      	itt	eq
 8007cdc:	782c      	ldrbeq	r4, [r5, #0]
 8007cde:	1c95      	addeq	r5, r2, #2
 8007ce0:	e7cf      	b.n	8007c82 <_strtol_l.constprop.0+0x3a>
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d1da      	bne.n	8007c9c <_strtol_l.constprop.0+0x54>
 8007ce6:	2c30      	cmp	r4, #48	@ 0x30
 8007ce8:	bf0c      	ite	eq
 8007cea:	2308      	moveq	r3, #8
 8007cec:	230a      	movne	r3, #10
 8007cee:	e7d5      	b.n	8007c9c <_strtol_l.constprop.0+0x54>
 8007cf0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007cf4:	2f19      	cmp	r7, #25
 8007cf6:	d801      	bhi.n	8007cfc <_strtol_l.constprop.0+0xb4>
 8007cf8:	3c37      	subs	r4, #55	@ 0x37
 8007cfa:	e7de      	b.n	8007cba <_strtol_l.constprop.0+0x72>
 8007cfc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007d00:	2f19      	cmp	r7, #25
 8007d02:	d804      	bhi.n	8007d0e <_strtol_l.constprop.0+0xc6>
 8007d04:	3c57      	subs	r4, #87	@ 0x57
 8007d06:	e7d8      	b.n	8007cba <_strtol_l.constprop.0+0x72>
 8007d08:	f04f 32ff 	mov.w	r2, #4294967295
 8007d0c:	e7e1      	b.n	8007cd2 <_strtol_l.constprop.0+0x8a>
 8007d0e:	1c53      	adds	r3, r2, #1
 8007d10:	d108      	bne.n	8007d24 <_strtol_l.constprop.0+0xdc>
 8007d12:	2322      	movs	r3, #34	@ 0x22
 8007d14:	4660      	mov	r0, ip
 8007d16:	f8ce 3000 	str.w	r3, [lr]
 8007d1a:	f1b8 0f00 	cmp.w	r8, #0
 8007d1e:	d0a0      	beq.n	8007c62 <_strtol_l.constprop.0+0x1a>
 8007d20:	1e69      	subs	r1, r5, #1
 8007d22:	e006      	b.n	8007d32 <_strtol_l.constprop.0+0xea>
 8007d24:	b106      	cbz	r6, 8007d28 <_strtol_l.constprop.0+0xe0>
 8007d26:	4240      	negs	r0, r0
 8007d28:	f1b8 0f00 	cmp.w	r8, #0
 8007d2c:	d099      	beq.n	8007c62 <_strtol_l.constprop.0+0x1a>
 8007d2e:	2a00      	cmp	r2, #0
 8007d30:	d1f6      	bne.n	8007d20 <_strtol_l.constprop.0+0xd8>
 8007d32:	f8c8 1000 	str.w	r1, [r8]
 8007d36:	e794      	b.n	8007c62 <_strtol_l.constprop.0+0x1a>
 8007d38:	080081bd 	.word	0x080081bd

08007d3c <_strtol_r>:
 8007d3c:	f7ff bf84 	b.w	8007c48 <_strtol_l.constprop.0>

08007d40 <_strtoul_l.constprop.0>:
 8007d40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d44:	4686      	mov	lr, r0
 8007d46:	460d      	mov	r5, r1
 8007d48:	4e33      	ldr	r6, [pc, #204]	@ (8007e18 <_strtoul_l.constprop.0+0xd8>)
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d50:	5d37      	ldrb	r7, [r6, r4]
 8007d52:	f017 0708 	ands.w	r7, r7, #8
 8007d56:	d1f8      	bne.n	8007d4a <_strtoul_l.constprop.0+0xa>
 8007d58:	2c2d      	cmp	r4, #45	@ 0x2d
 8007d5a:	d12f      	bne.n	8007dbc <_strtoul_l.constprop.0+0x7c>
 8007d5c:	2701      	movs	r7, #1
 8007d5e:	782c      	ldrb	r4, [r5, #0]
 8007d60:	1c85      	adds	r5, r0, #2
 8007d62:	f033 0010 	bics.w	r0, r3, #16
 8007d66:	d109      	bne.n	8007d7c <_strtoul_l.constprop.0+0x3c>
 8007d68:	2c30      	cmp	r4, #48	@ 0x30
 8007d6a:	d12c      	bne.n	8007dc6 <_strtoul_l.constprop.0+0x86>
 8007d6c:	7828      	ldrb	r0, [r5, #0]
 8007d6e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007d72:	2858      	cmp	r0, #88	@ 0x58
 8007d74:	d127      	bne.n	8007dc6 <_strtoul_l.constprop.0+0x86>
 8007d76:	2310      	movs	r3, #16
 8007d78:	786c      	ldrb	r4, [r5, #1]
 8007d7a:	3502      	adds	r5, #2
 8007d7c:	f04f 38ff 	mov.w	r8, #4294967295
 8007d80:	fbb8 f8f3 	udiv	r8, r8, r3
 8007d84:	2600      	movs	r6, #0
 8007d86:	fb03 f908 	mul.w	r9, r3, r8
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	ea6f 0909 	mvn.w	r9, r9
 8007d90:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007d94:	f1bc 0f09 	cmp.w	ip, #9
 8007d98:	d81c      	bhi.n	8007dd4 <_strtoul_l.constprop.0+0x94>
 8007d9a:	4664      	mov	r4, ip
 8007d9c:	42a3      	cmp	r3, r4
 8007d9e:	dd2a      	ble.n	8007df6 <_strtoul_l.constprop.0+0xb6>
 8007da0:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007da4:	d007      	beq.n	8007db6 <_strtoul_l.constprop.0+0x76>
 8007da6:	4580      	cmp	r8, r0
 8007da8:	d322      	bcc.n	8007df0 <_strtoul_l.constprop.0+0xb0>
 8007daa:	d101      	bne.n	8007db0 <_strtoul_l.constprop.0+0x70>
 8007dac:	45a1      	cmp	r9, r4
 8007dae:	db1f      	blt.n	8007df0 <_strtoul_l.constprop.0+0xb0>
 8007db0:	2601      	movs	r6, #1
 8007db2:	fb00 4003 	mla	r0, r0, r3, r4
 8007db6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007dba:	e7e9      	b.n	8007d90 <_strtoul_l.constprop.0+0x50>
 8007dbc:	2c2b      	cmp	r4, #43	@ 0x2b
 8007dbe:	bf04      	itt	eq
 8007dc0:	782c      	ldrbeq	r4, [r5, #0]
 8007dc2:	1c85      	addeq	r5, r0, #2
 8007dc4:	e7cd      	b.n	8007d62 <_strtoul_l.constprop.0+0x22>
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d1d8      	bne.n	8007d7c <_strtoul_l.constprop.0+0x3c>
 8007dca:	2c30      	cmp	r4, #48	@ 0x30
 8007dcc:	bf0c      	ite	eq
 8007dce:	2308      	moveq	r3, #8
 8007dd0:	230a      	movne	r3, #10
 8007dd2:	e7d3      	b.n	8007d7c <_strtoul_l.constprop.0+0x3c>
 8007dd4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007dd8:	f1bc 0f19 	cmp.w	ip, #25
 8007ddc:	d801      	bhi.n	8007de2 <_strtoul_l.constprop.0+0xa2>
 8007dde:	3c37      	subs	r4, #55	@ 0x37
 8007de0:	e7dc      	b.n	8007d9c <_strtoul_l.constprop.0+0x5c>
 8007de2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007de6:	f1bc 0f19 	cmp.w	ip, #25
 8007dea:	d804      	bhi.n	8007df6 <_strtoul_l.constprop.0+0xb6>
 8007dec:	3c57      	subs	r4, #87	@ 0x57
 8007dee:	e7d5      	b.n	8007d9c <_strtoul_l.constprop.0+0x5c>
 8007df0:	f04f 36ff 	mov.w	r6, #4294967295
 8007df4:	e7df      	b.n	8007db6 <_strtoul_l.constprop.0+0x76>
 8007df6:	1c73      	adds	r3, r6, #1
 8007df8:	d106      	bne.n	8007e08 <_strtoul_l.constprop.0+0xc8>
 8007dfa:	2322      	movs	r3, #34	@ 0x22
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	f8ce 3000 	str.w	r3, [lr]
 8007e02:	b932      	cbnz	r2, 8007e12 <_strtoul_l.constprop.0+0xd2>
 8007e04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e08:	b107      	cbz	r7, 8007e0c <_strtoul_l.constprop.0+0xcc>
 8007e0a:	4240      	negs	r0, r0
 8007e0c:	2a00      	cmp	r2, #0
 8007e0e:	d0f9      	beq.n	8007e04 <_strtoul_l.constprop.0+0xc4>
 8007e10:	b106      	cbz	r6, 8007e14 <_strtoul_l.constprop.0+0xd4>
 8007e12:	1e69      	subs	r1, r5, #1
 8007e14:	6011      	str	r1, [r2, #0]
 8007e16:	e7f5      	b.n	8007e04 <_strtoul_l.constprop.0+0xc4>
 8007e18:	080081bd 	.word	0x080081bd

08007e1c <_strtoul_r>:
 8007e1c:	f7ff bf90 	b.w	8007d40 <_strtoul_l.constprop.0>

08007e20 <_malloc_usable_size_r>:
 8007e20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e24:	1f18      	subs	r0, r3, #4
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	bfbc      	itt	lt
 8007e2a:	580b      	ldrlt	r3, [r1, r0]
 8007e2c:	18c0      	addlt	r0, r0, r3
 8007e2e:	4770      	bx	lr

08007e30 <_init>:
 8007e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e32:	bf00      	nop
 8007e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e36:	bc08      	pop	{r3}
 8007e38:	469e      	mov	lr, r3
 8007e3a:	4770      	bx	lr

08007e3c <_fini>:
 8007e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3e:	bf00      	nop
 8007e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e42:	bc08      	pop	{r3}
 8007e44:	469e      	mov	lr, r3
 8007e46:	4770      	bx	lr
