// Seed: 13504305
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2
);
  initial begin
    if (1'b0) begin
      fork
        id_0 = id_2;
        id_0 = 1;
        id_0 <= 1;
        id_0 = id_1;
      join
      id_0 <= "";
    end
  end
  wire id_4;
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_2 ();
endmodule
module module_3 (
    input tri id_0,
    input wor id_1,
    output logic id_2,
    output supply1 id_3,
    output uwire id_4
);
  always @(posedge 1 or 1) id_2 <= 1;
  module_2();
endmodule
