Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date              : Sun Nov 05 19:59:35 2017
| Host              : acer running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file AUDIO_FX_TOP_clock_utilization_routed.rpt
| Design            : AUDIO_FX_TOP
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Cell Type Counts per Global Clock: Region X1Y1
11. Cell Type Counts per Global Clock: Region X0Y2
12. Load Cell Placement Summary for Global Clock g0
13. Load Cell Placement Summary for Global Clock g1
14. Load Cell Placement Summary for Global Clock g2
15. Load Cell Placement Summary for Global Clock g3
16. Load Cell Placement Summary for Global Clock g4
17. Load Cell Placement Summary for Global Clock g5
18. Load Cell Placement Summary for Global Clock g6
19. Load Cell Placement Summary for Global Clock g7

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    8 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------+---------------------------+---------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin                | Net                 |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------+---------------------------+---------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |      |                   |             5 |        3898 |               0 |       10.000 | sys_clk_pin | CLK_IBUF_BUFG_inst/O      | CLK_IBUF_BUFG       |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |      |                   |             3 |         972 |               0 |              |             | fifo_reg[1][11]_i_1/O     | t3/clk_10k          |
| g2    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y2 | n/a          |      |                   |             1 |          90 |               0 |              |             | fifo_reg_0_i_1/O          | t3/circ/slower_clk  |
| g3    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y3 | n/a          |      |                   |             2 |          68 |               0 |              |             | FINAL_MIC_h_reg[11]_i_3/O | mpt/ah2/clk_20k2bh  |
| g4    | src4  | BUFG/O          | None       | BUFGCTRL_X0Y4 | n/a          |      |                   |             2 |          67 |               0 |              |             | FINAL_MIC_l_reg[11]_i_3/O | mpt/al2/clk_20k2bl  |
| g5    | src5  | BUFG/O          | None       | BUFGCTRL_X0Y5 | n/a          |      |                   |             2 |          39 |               0 |              |             | Q_reg_i_1/O               | t2/slow_clock       |
| g6    | src6  | BUFG/O          | None       | BUFGCTRL_X0Y6 | n/a          |      |                   |             1 |          35 |               0 |              |             | Q_reg_i_1__0/O            | t3/circ/slow_clock  |
| g7    | src7  | BUFG/O          | None       | BUFGCTRL_X0Y7 | n/a          |      |                   |             4 |          34 |               0 |              |             | first_rand_reg[3]_i_3/O   | ex/game_speed_inter |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------+---------------------------+---------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------------+--------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                 | Net                                        |
+-------+--------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------------+--------------------------------------------+
| src0  | g0     | IBUF/O          | IOB_X1Y26  | IOB_X1Y26    | X1Y0         |           0 |               1 |              10.000 | sys_clk_pin  | CLK_IBUF_inst/O                            | CLK_IBUF                                   |
| src1  | g1     | FDRE/Q          | None       | SLICE_X41Y39 | X1Y0         |           0 |               2 |                     |              | ts/t3/fc0/mtc/OUTPUT_CLOCK_reg/Q           | ts/t3/fc0/mtc/OUTPUT_CLOCK_reg_0           |
| src2  | g2     | FDRE/Q          | None       | SLICE_X11Y70 | X0Y1         |           0 |               2 |                     |              | ts/t3/circ/fc/mtc/OUTPUT_CLOCK_reg/Q       | ts/t3/circ/fc/mtc/OUTPUT_CLOCK_reg_0       |
| src3  | g3     | FDRE/Q          | None       | SLICE_X36Y43 | X1Y0         |           0 |               2 |                     |              | ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/Q | ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg_0 |
| src4  | g4     | FDRE/Q          | None       | SLICE_X35Y35 | X0Y0         |           0 |               2 |                     |              | ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/Q | ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg_0 |
| src5  | g5     | FDRE/Q          | None       | SLICE_X31Y40 | X0Y0         |           0 |               2 |                     |              | ts/t2/fc1/mtc/OUTPUT_CLOCK_reg/Q           | ts/t2/fc1/mtc/OUTPUT_CLOCK_reg_0           |
| src6  | g6     | FDRE/Q          | None       | SLICE_X39Y40 | X1Y0         |           0 |               2 |                     |              | ts/t3/circ/fc1/mtc/OUTPUT_CLOCK_reg/Q      | ts/t3/circ/fc1/mtc/OUTPUT_CLOCK_reg_0      |
| src7  | g7     | FDRE/Q          | None       | SLICE_X29Y50 | X0Y1         |           0 |               2 |                     |              | ts/ex/game_speed_inter_reg/Q               | ts/ex/game_speed_inter_reg_0               |
+-------+--------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------------+--------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------+-------------------------------------------------+
| LocId | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                            | Net                                             |
+-------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------+-------------------------------------------------+
| 0     | FDRE/Q          | None       | SLICE_X1Y107/AFF | X0Y2         |          22 |               2 |              |       | u2/clk_counter_reg[0]/Q                               | u2/CLK                                          |
| 1     | FDRE/Q          | None       | SLICE_X11Y59/AFF | X0Y1         |          16 |               1 |              |       | ts/ex/nolabel_line50/st/gs1/fc/mtc/OUTPUT_CLOCK_reg/Q | ts/ex/nolabel_line50/st/gs1/fc/mtc/output_clock |
| 2     | FDRE/Q          | None       | SLICE_X34Y65/AFF | X0Y1         |          16 |               1 |              |       | ts/ex/nolabel_line50/st/gs2/fc/mtc/OUTPUT_CLOCK_reg/Q | ts/ex/nolabel_line50/st/gs2/fc/mtc/output_clock |
| 3     | FDRE/Q          | None       | SLICE_X31Y55/AFF | X0Y1         |          16 |               1 |              |       | ts/ex/nolabel_line50/st/gs3/fc/mtc/OUTPUT_CLOCK_reg/Q | ts/ex/nolabel_line50/st/gs3/fc/mtc/output_clock |
| 4     | FDRE/Q          | None       | SLICE_X28Y51/AFF | X0Y1         |          16 |               1 |              |       | ts/ex/nolabel_line50/st/gs4/fc/mtc/OUTPUT_CLOCK_reg/Q | ts/ex/nolabel_line50/st/gs4/fc/mtc/output_clock |
| 5     | FDRE/Q          | None       | SLICE_X39Y14/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs10/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs10/fc/mtc/output_clock                  |
| 6     | FDRE/Q          | None       | SLICE_X55Y16/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs11/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs11/fc/mtc/output_clock                  |
| 7     | FDRE/Q          | None       | SLICE_X30Y14/AFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs12/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs12/fc/mtc/output_clock                  |
| 8     | FDRE/Q          | None       | SLICE_X7Y11/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs13/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs13/fc/mtc/output_clock                  |
| 9     | FDRE/Q          | None       | SLICE_X7Y11/BFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs14/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs14/fc/mtc/output_clock                  |
| 10    | FDRE/Q          | None       | SLICE_X51Y45/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs15/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs15/fc/mtc/output_clock                  |
| 11    | FDRE/Q          | None       | SLICE_X61Y35/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs16/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs16/fc/mtc/output_clock                  |
| 12    | FDRE/Q          | None       | SLICE_X29Y31/AFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs17/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs17/fc/mtc/output_clock                  |
| 13    | FDRE/Q          | None       | SLICE_X41Y23/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs18/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs18/fc/mtc/output_clock                  |
| 14    | FDRE/Q          | None       | SLICE_X64Y17/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs19/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs19/fc/mtc/output_clock                  |
| 15    | FDRE/Q          | None       | SLICE_X5Y12/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs2/fc/mtc/OUTPUT_CLOCK_reg/Q                   | ts/t2/gs2/fc/mtc/output_clock                   |
| 16    | FDRE/Q          | None       | SLICE_X31Y22/AFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs20/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs20/fc/mtc/output_clock                  |
| 17    | FDRE/Q          | None       | SLICE_X58Y9/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs21/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs21/fc/mtc/output_clock                  |
| 18    | FDRE/Q          | None       | SLICE_X43Y12/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs22/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs22/fc/mtc/output_clock                  |
| 19    | FDRE/Q          | None       | SLICE_X47Y25/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs23/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs23/fc/mtc/output_clock                  |
| 20    | FDRE/Q          | None       | SLICE_X31Y10/AFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs24/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs24/fc/mtc/output_clock                  |
| 21    | FDRE/Q          | None       | SLICE_X15Y15/AFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs25/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs25/fc/mtc/output_clock                  |
| 22    | FDRE/Q          | None       | SLICE_X8Y3/AFF   | X0Y0         |          16 |               1 |              |       | ts/t2/gs26/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs26/fc/mtc/output_clock                  |
| 23    | FDRE/Q          | None       | SLICE_X43Y39/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs27/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs27/fc/mtc/output_clock                  |
| 24    | FDRE/Q          | None       | SLICE_X62Y35/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs28/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs28/fc/mtc/output_clock                  |
| 25    | FDRE/Q          | None       | SLICE_X37Y29/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs29/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs29/fc/mtc/output_clock                  |
| 26    | FDRE/Q          | None       | SLICE_X41Y39/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs3/fc/mtc/OUTPUT_CLOCK_reg/Q                   | ts/t2/gs3/fc/mtc/output_clock                   |
| 27    | FDRE/Q          | None       | SLICE_X40Y24/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs30/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs30/fc/mtc/output_clock                  |
| 28    | FDRE/Q          | None       | SLICE_X59Y19/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs31/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs31/fc/mtc/output_clock                  |
| 29    | FDRE/Q          | None       | SLICE_X15Y15/BFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs32/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs32/fc/mtc/output_clock                  |
| 30    | FDRE/Q          | None       | SLICE_X64Y10/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs33/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs33/fc/mtc/output_clock                  |
| 31    | FDRE/Q          | None       | SLICE_X47Y13/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs34/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs34/fc/mtc/output_clock                  |
| 32    | FDRE/Q          | None       | SLICE_X50Y17/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs35/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs35/fc/mtc/output_clock                  |
| 33    | FDRE/Q          | None       | SLICE_X39Y13/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs36/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs36/fc/mtc/output_clock                  |
| 34    | FDRE/Q          | None       | SLICE_X15Y15/CFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs37/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs37/fc/mtc/output_clock                  |
| 35    | FDRE/Q          | None       | SLICE_X9Y1/AFF   | X0Y0         |          16 |               1 |              |       | ts/t2/gs38/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs38/fc/mtc/output_clock                  |
| 36    | FDRE/Q          | None       | SLICE_X62Y51/AFF | X1Y1         |          16 |               1 |              |       | ts/t2/gs39/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs39/fc/mtc/output_clock                  |
| 37    | FDRE/Q          | None       | SLICE_X63Y42/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs4/fc/mtc/OUTPUT_CLOCK_reg/Q                   | ts/t2/gs4/fc/mtc/output_clock                   |
| 38    | FDRE/Q          | None       | SLICE_X53Y36/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs40/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs40/fc/mtc/output_clock                  |
| 39    | FDRE/Q          | None       | SLICE_X28Y27/AFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs41/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs41/fc/mtc/output_clock                  |
| 40    | FDRE/Q          | None       | SLICE_X52Y31/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs42/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs42/fc/mtc/output_clock                  |
| 41    | FDRE/Q          | None       | SLICE_X64Y21/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs43/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs43/fc/mtc/output_clock                  |
| 42    | FDRE/Q          | None       | SLICE_X28Y27/BFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs44/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs44/fc/mtc/output_clock                  |
| 43    | FDRE/Q          | None       | SLICE_X60Y5/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs45/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs45/fc/mtc/output_clock                  |
| 44    | FDRE/Q          | None       | SLICE_X43Y2/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs46/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs46/fc/mtc/output_clock                  |
| 45    | FDRE/Q          | None       | SLICE_X48Y8/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs47/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs47/fc/mtc/output_clock                  |
| 46    | FDRE/Q          | None       | SLICE_X34Y5/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs48/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs48/fc/mtc/output_clock                  |
| 47    | FDRE/Q          | None       | SLICE_X4Y21/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs49/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs49/fc/mtc/output_clock                  |
| 48    | FDRE/Q          | None       | SLICE_X43Y33/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs5/fc/mtc/OUTPUT_CLOCK_reg/Q                   | ts/t2/gs5/fc/mtc/output_clock                   |
| 49    | FDRE/Q          | None       | SLICE_X7Y4/AFF   | X0Y0         |          16 |               1 |              |       | ts/t2/gs50/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs50/fc/mtc/output_clock                  |
| 50    | FDRE/Q          | None       | SLICE_X62Y46/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs51/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs51/fc/mtc/output_clock                  |
| 51    | FDRE/Q          | None       | SLICE_X57Y38/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs52/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs52/fc/mtc/output_clock                  |
| 52    | FDRE/Q          | None       | SLICE_X7Y29/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs53/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs53/fc/mtc/output_clock                  |
| 53    | FDRE/Q          | None       | SLICE_X60Y26/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs54/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs54/fc/mtc/output_clock                  |
| 54    | FDRE/Q          | None       | SLICE_X62Y35/BFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs55/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs55/fc/mtc/output_clock                  |
| 55    | FDRE/Q          | None       | SLICE_X3Y26/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs56/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs56/fc/mtc/output_clock                  |
| 56    | FDRE/Q          | None       | SLICE_X60Y4/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs57/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs57/fc/mtc/output_clock                  |
| 57    | FDRE/Q          | None       | SLICE_X36Y6/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs58/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs58/fc/mtc/output_clock                  |
| 58    | FDRE/Q          | None       | SLICE_X54Y7/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs59/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs59/fc/mtc/output_clock                  |
| 59    | FDRE/Q          | None       | SLICE_X41Y23/BFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs6/fc/mtc/OUTPUT_CLOCK_reg/Q                   | ts/t2/gs6/fc/mtc/output_clock                   |
| 60    | FDRE/Q          | None       | SLICE_X33Y2/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs60/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs60/fc/mtc/output_clock                  |
| 61    | FDRE/Q          | None       | SLICE_X4Y19/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs61/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs61/fc/mtc/output_clock                  |
| 62    | FDRE/Q          | None       | SLICE_X1Y1/AFF   | X0Y0         |          16 |               1 |              |       | ts/t2/gs62/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs62/fc/mtc/output_clock                  |
| 63    | FDRE/Q          | None       | SLICE_X63Y44/BFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs63/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs63/fc/mtc/output_clock                  |
| 64    | FDRE/Q          | None       | SLICE_X52Y42/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs64/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs64/fc/mtc/output_clock                  |
| 65    | FDRE/Q          | None       | SLICE_X28Y34/AFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs65/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs65/fc/mtc/output_clock                  |
| 66    | FDRE/Q          | None       | SLICE_X52Y30/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs66/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs66/fc/mtc/output_clock                  |
| 67    | FDRE/Q          | None       | SLICE_X62Y32/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs67/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs67/fc/mtc/output_clock                  |
| 68    | FDRE/Q          | None       | SLICE_X7Y27/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs68/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs68/fc/mtc/output_clock                  |
| 69    | FDRE/Q          | None       | SLICE_X64Y2/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs69/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs69/fc/mtc/output_clock                  |
| 70    | FDRE/Q          | None       | SLICE_X53Y21/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs7/fc/mtc/OUTPUT_CLOCK_reg/Q                   | ts/t2/gs7/fc/mtc/output_clock                   |
| 71    | FDRE/Q          | None       | SLICE_X51Y0/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs70/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs70/fc/mtc/output_clock                  |
| 72    | FDRE/Q          | None       | SLICE_X57Y11/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs71/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs71/fc/mtc/output_clock                  |
| 73    | FDRE/Q          | None       | SLICE_X38Y7/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs72/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs72/fc/mtc/output_clock                  |
| 74    | FDRE/Q          | None       | SLICE_X2Y16/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs73/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs73/fc/mtc/output_clock                  |
| 75    | FDRE/Q          | None       | SLICE_X9Y1/BFF   | X0Y0         |          16 |               1 |              |       | ts/t2/gs74/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs74/fc/mtc/output_clock                  |
| 76    | FDRE/Q          | None       | SLICE_X61Y45/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs75/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs75/fc/mtc/output_clock                  |
| 77    | FDRE/Q          | None       | SLICE_X57Y44/BFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs76/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs76/fc/mtc/output_clock                  |
| 78    | FDRE/Q          | None       | SLICE_X32Y28/AFF | X0Y0         |          16 |               1 |              |       | ts/t2/gs77/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs77/fc/mtc/output_clock                  |
| 79    | FDRE/Q          | None       | SLICE_X49Y33/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs78/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs78/fc/mtc/output_clock                  |
| 80    | FDRE/Q          | None       | SLICE_X64Y21/BFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs79/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs79/fc/mtc/output_clock                  |
| 81    | FDRE/Q          | None       | SLICE_X43Y18/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs8/fc/mtc/OUTPUT_CLOCK_reg/Q                   | ts/t2/gs8/fc/mtc/output_clock                   |
| 82    | FDRE/Q          | None       | SLICE_X9Y30/BFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs80/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs80/fc/mtc/output_clock                  |
| 83    | FDRE/Q          | None       | SLICE_X57Y3/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs81/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs81/fc/mtc/output_clock                  |
| 84    | FDRE/Q          | None       | SLICE_X41Y8/BFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs82/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs82/fc/mtc/output_clock                  |
| 85    | FDRE/Q          | None       | SLICE_X45Y7/AFF  | X1Y0         |          16 |               1 |              |       | ts/t2/gs83/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs83/fc/mtc/output_clock                  |
| 86    | FDRE/Q          | None       | SLICE_X29Y5/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs84/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs84/fc/mtc/output_clock                  |
| 87    | FDRE/Q          | None       | SLICE_X9Y15/AFF  | X0Y0         |          16 |               1 |              |       | ts/t2/gs85/fc/mtc/OUTPUT_CLOCK_reg/Q                  | ts/t2/gs85/fc/mtc/output_clock                  |
| 88    | FDRE/Q          | None       | SLICE_X62Y12/AFF | X1Y0         |          16 |               1 |              |       | ts/t2/gs9/fc/mtc/OUTPUT_CLOCK_reg/Q                   | ts/t2/gs9/fc/mtc/output_clock                   |
| 89    | FDRE/Q          | None       | SLICE_X12Y61/AFF | X0Y1         |          13 |               1 |              |       | ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/Q                     | ts/cc3b20k/mtc/clk_20k3b                        |
| 90    | FDRE/Q          | None       | SLICE_X9Y57/AFF  | X0Y1         |          13 |               1 |              |       | ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/Q                     | ts/cc3b30k/mtc/clk_30k3b                        |
| 91    | FDRE/Q          | None       | SLICE_X8Y61/CFF  | X0Y1         |          13 |               1 |              |       | ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/Q                     | ts/cc3b50k/mtc/clk_50k3b                        |
| 92    | FDRE/Q          | None       | SLICE_X61Y91/AFF | X1Y1         |          12 |              17 |              |       | cc20k/mtc/OUTPUT_CLOCK_reg/Q                          | cc20k/mtc/J_MIC3_Pin1_OBUF                      |
| 93    | FDRE/Q          | None       | SLICE_X11Y37/AFF | X0Y0         |          12 |               1 |              |       | ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/Q                  | ts/mpo/ccview/mtc/CLK                           |
| 94    | FDRE/Q          | None       | SLICE_X8Y53/AFF  | X0Y1         |          12 |               1 |              |       | ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/Q            | ts/mpt/ah2/cc2b100h/mtc/CLK                     |
| 95    | FDRE/Q          | None       | SLICE_X11Y46/BFF | X0Y0         |          12 |               1 |              |       | ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/Q            | ts/mpt/al2/cc2b100l/mtc/CLK                     |
| 96    | FDRE/Q          | None       | SLICE_X65Y93/AFF | X1Y1         |          12 |               2 |              |       | u1/sclk_reg/Q                                         | u1/J_MIC3_Pin4_OBUF                             |
| 97    | FDRE/Q          | None       | SLICE_X29Y62/AFF | X0Y1         |           8 |               1 |              |       | ts/ex/nolabel_line50/cm/mtc/OUTPUT_CLOCK_reg/Q        | ts/ex/nolabel_line50/cm/mtc/clk_music           |
| 98    | FDRE/Q          | None       | SLICE_X1Y53/AFF  | X0Y1         |           6 |               1 |              |       | ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/Q          | ts/mpt/ao2/cc2b300off/mtc/CLK                   |
| 99    | FDRE/Q          | None       | SLICE_X49Y43/AFF | X1Y0         |           4 |               1 |              |       | ts/ex/nolabel_line50/rng/cr1/mtc/OUTPUT_CLOCK_reg/Q   | ts/ex/nolabel_line50/rng/cr1/mtc/CLK            |
| 100   | FDRE/Q          | None       | SLICE_X29Y40/AFF | X0Y0         |           4 |               1 |              |       | ts/ex/nolabel_line50/rng/cr2/mtc/OUTPUT_CLOCK_reg/Q   | ts/ex/nolabel_line50/rng/cr2/mtc/CLK            |
| 101   | FDRE/Q          | None       | SLICE_X36Y44/AFF | X1Y0         |           4 |               1 |              |       | ts/ex/nolabel_line50/rng/cr3/mtc/OUTPUT_CLOCK_reg/Q   | ts/ex/nolabel_line50/rng/cr3/mtc/CLK            |
| 102   | FDRE/Q          | None       | SLICE_X28Y46/AFF | X0Y0         |           4 |               1 |              |       | ts/ex/nolabel_line50/rng/cr4/mtc/OUTPUT_CLOCK_reg/Q   | ts/ex/nolabel_line50/rng/cr4/mtc/CLK            |
| 103   | FDRE/Q          | None       | SLICE_X2Y107/AFF | X0Y2         |           1 |               1 |              |       | cc2/mtc/OUTPUT_CLOCK_reg/Q                            | cc2/mtc/clk_50M                                 |
+-------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------+-------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1663 |  9600 |   43 |  1600 |    0 |     0 |    6 |    10 |    0 |    20 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2215 | 12000 |   82 |  1800 |    0 |     0 |    0 |    20 |    0 |    20 |
| X0Y1              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  535 |  9600 |   22 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  123 | 12000 |   10 |  1800 |    0 |     0 |    0 |    20 |    0 |    20 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   35 | 14400 |    1 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |     0 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  1 |  0 |
| Y1 |  6 |  3 |
| Y0 |  6 |  4 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            1140 | 1140 |     13 |    0 |   0 |  0 |    0 |   0 |       0 | CLK_IBUF_BUFG       |
| g1    | n/a   | BUFG/O          | None       |           0 |              11 |   11 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | t3/clk_10k          |
| g2    | n/a   | BUFG/O          | None       |           0 |              53 |   47 |      1 |    6 |   0 |  0 |    0 |   0 |       0 | t3/circ/slower_clk  |
| g3    | n/a   | BUFG/O          | None       |           0 |              43 |   43 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | mpt/ah2/clk_20k2bh  |
| g4    | n/a   | BUFG/O          | None       |           0 |              15 |   15 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | mpt/al2/clk_20k2bl  |
| g7    | n/a   | BUFG/O          | None       |           0 |               1 |    1 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | ex/game_speed_inter |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            1456 | 1456 |     23 |    0 |   0 |  0 |    0 |   0 |       0 | CLK_IBUF_BUFG       |
| g1    | n/a   | BUFG/O          | None       |           0 |               2 |    2 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | t3/clk_10k          |
| g5    | n/a   | BUFG/O          | None       |           0 |              13 |   13 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | t2/slow_clock       |
| g7    | n/a   | BUFG/O          | None       |           0 |               6 |    6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ex/game_speed_inter |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             408 | 408 |     14 |    0 |   0 |  0 |    0 |   0 |       0 | CLK_IBUF_BUFG       |
| g1    | n/a   | BUFG/O          | None       |           0 |               1 |   1 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | t3/clk_10k          |
| g3    | n/a   | BUFG/O          | None       |           0 |              12 |  12 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | mpt/ah2/clk_20k2bh  |
| g4    | n/a   | BUFG/O          | None       |           0 |              10 |  10 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | mpt/al2/clk_20k2bl  |
| g6    | n/a   | BUFG/O          | None       |           0 |              22 |  22 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | t3/circ/slow_clock  |
| g7    | n/a   | BUFG/O          | None       |           0 |               5 |   5 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ex/game_speed_inter |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              30 | 30 |      4 |    0 |   0 |  0 |    0 |   0 |       0 | CLK_IBUF_BUFG       |
| g5    | n/a   | BUFG/O          | None       |           0 |              14 | 14 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | t2/slow_clock       |
| g7    | n/a   | BUFG/O          | None       |           0 |               8 |  8 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | ex/game_speed_inter |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


11. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              33 | 33 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | CLK_IBUF_BUFG |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


12. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net           |
+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+
| g0    | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |          |        3067 |        0 |           0 |  0 | CLK_IBUF_BUFG |
+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y2 |    33 |     0 |
| Y1 |   408 |    30 |
| Y0 |  1140 |  1456 |
+----+-------+-------+


13. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------+
| g1    | BUFG/O          | n/a               |       |             |               |          |          14 |        0 |           0 |  0 | t3/clk_10k |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |   1 |  0 |
| Y0 |  11 |  2 |
+----+-----+----+


14. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+
| g2    | BUFG/O          | n/a               |       |             |               |          |          53 |        0 |           0 |  0 | t3/circ/slower_clk |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |   0 |  0 |
| Y0 |  53 |  0 |
+----+-----+----+


15. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+
| g3    | BUFG/O          | n/a               |       |             |               |          |          55 |        0 |           0 |  0 | mpt/ah2/clk_20k2bh |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |  12 |  0 |
| Y0 |  43 |  0 |
+----+-----+----+


16. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+
| g4    | BUFG/O          | n/a               |       |             |               |          |          25 |        0 |           0 |  0 | mpt/al2/clk_20k2bl |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |  10 |  0 |
| Y0 |  15 |  0 |
+----+-----+----+


17. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net           |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+
| g5    | BUFG/O          | n/a               |       |             |               |          |          27 |        0 |           0 |  0 | t2/slow_clock |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  14 |
| Y0 |  0 |  13 |
+----+----+-----+


18. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+
| g6    | BUFG/O          | n/a               |       |             |               |          |          22 |        0 |           0 |  0 | t3/circ/slow_clock |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |  22 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


19. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                 |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------+
| g7    | BUFG/O          | n/a               |       |             |               |          |          20 |        0 |           0 |  0 | ex/game_speed_inter |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  5 |  8 |
| Y0 |  1 |  6 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells fifo_reg[1][11]_i_1]
set_property LOC BUFGCTRL_X0Y2 [get_cells fifo_reg_0_i_1]
set_property LOC BUFGCTRL_X0Y6 [get_cells Q_reg_i_1__0]
set_property LOC BUFGCTRL_X0Y5 [get_cells Q_reg_i_1]
set_property LOC BUFGCTRL_X0Y4 [get_cells FINAL_MIC_l_reg[11]_i_3]
set_property LOC BUFGCTRL_X0Y3 [get_cells FINAL_MIC_h_reg[11]_i_3]
set_property LOC BUFGCTRL_X0Y7 [get_cells first_rand_reg[3]_i_3]
set_property LOC BUFGCTRL_X0Y0 [get_cells CLK_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports CLK]

# Clock net "t3/clk_10k" driven by instance "fifo_reg[1][11]_i_1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_t3/clk_10k}
add_cells_to_pblock [get_pblocks  {CLKAG_t3/clk_10k}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t3/clk_10k"}]]]
resize_pblock [get_pblocks {CLKAG_t3/clk_10k}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "t3/circ/slower_clk" driven by instance "fifo_reg_0_i_1" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_t3/circ/slower_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_t3/circ/slower_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t3/circ/slower_clk"}]]]
resize_pblock [get_pblocks {CLKAG_t3/circ/slower_clk}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "t3/circ/slow_clock" driven by instance "Q_reg_i_1__0" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock {CLKAG_t3/circ/slow_clock}
add_cells_to_pblock [get_pblocks  {CLKAG_t3/circ/slow_clock}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t3/circ/slow_clock"}]]]
resize_pblock [get_pblocks {CLKAG_t3/circ/slow_clock}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "t2/slow_clock" driven by instance "Q_reg_i_1" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_t2/slow_clock}
add_cells_to_pblock [get_pblocks  {CLKAG_t2/slow_clock}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t2/slow_clock"}]]]
resize_pblock [get_pblocks {CLKAG_t2/slow_clock}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mpt/al2/clk_20k2bl" driven by instance "FINAL_MIC_l_reg[11]_i_3" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_mpt/al2/clk_20k2bl}
add_cells_to_pblock [get_pblocks  {CLKAG_mpt/al2/clk_20k2bl}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mpt/al2/clk_20k2bl"}]]]
resize_pblock [get_pblocks {CLKAG_mpt/al2/clk_20k2bl}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "mpt/ah2/clk_20k2bh" driven by instance "FINAL_MIC_h_reg[11]_i_3" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_mpt/ah2/clk_20k2bh}
add_cells_to_pblock [get_pblocks  {CLKAG_mpt/ah2/clk_20k2bh}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mpt/ah2/clk_20k2bh"}]]]
resize_pblock [get_pblocks {CLKAG_mpt/ah2/clk_20k2bh}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ex/game_speed_inter" driven by instance "first_rand_reg[3]_i_3" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock {CLKAG_ex/game_speed_inter}
add_cells_to_pblock [get_pblocks  {CLKAG_ex/game_speed_inter}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ex/game_speed_inter"}]]]
resize_pblock [get_pblocks {CLKAG_ex/game_speed_inter}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "CLK_IBUF_BUFG" driven by instance "CLK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_CLK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
