Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 7e9efff46a1c485d9fa62b29568136b5 --debug typical --relax -L xil_defaultlib -L secureip --snapshot adder_subtractor_tb_behav xil_defaultlib.adder_subtractor_tb -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavior of entity xil_defaultlib.four_bit_ripple_carry_adder [four_bit_ripple_carry_adder_defa...]
Compiling architecture behavioral of entity xil_defaultlib.four_bit_subtractor [four_bit_subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_subtractor [adder_subtractor_default]
Compiling architecture behavior of entity xil_defaultlib.adder_subtractor_tb
Built simulation snapshot adder_subtractor_tb_behav
