V 000047 55 713           1523537633325 BIST_D
(_unit VHDL(bist_d 0 28(bist_d 0 36))
	(_version vde)
	(_time 1523537633326 2018.04.12 15:53:53)
	(_source(\./../src/bani.vhd\))
	(_parameters tan)
	(_code 9092979f99c6c787959dd6cac59692969997939794)
	(_ent
		(_time 1523537478635)
	)
	(_object
		(_port(_int D -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 29(_ent(_in)(_event))))
		(_port(_int RST -1 0 29(_ent(_in))))
		(_port(_int Q -1 0 30(_ent(_out))))
		(_port(_int NQ -1 0 30(_ent(_out))))
		(_var(_int Q_BIT -1 0 39(_prcs 0)))
		(_prcs
			(BIST(_arch 0 0 38(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . BIST_D 1 -1)
)
I 000046 55 1235          1523540827421 logic
(_unit VHDL(debounce 0 27(logic 0 36))
	(_version vde)
	(_time 1523540827422 2018.04.12 16:47:07)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 7e78787f2e2928682a7a6b247a787d787b787a787b)
	(_ent
		(_time 1523540827419)
	)
	(_object
		(_gen(_int counter_size -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int clk -2 0 31(_ent(_in)(_event))))
		(_port(_int button -2 0 32(_ent(_in))))
		(_port(_int result -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -2((_dto i 1 i 0)))))
		(_sig(_int flipflops 0 0 37(_arch(_uni))))
		(_sig(_int counter_set -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{counter_size~downto~0}~13 0 39(_array -2((_dto c 2 i 0)))))
		(_sig(_int counter_out 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(4))(_sens(3(1))(3(0))))))
			(line__44(_arch 1 0 44(_prcs(_trgt(3(1))(3(0))(5)(2))(_sens(0)(3(1))(3(0))(4)(5)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (3(1))(3(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . logic 3 -1)
)
I 000046 55 1235          1523540872813 logic
(_unit VHDL(debounce 0 27(logic 0 36))
	(_version vde)
	(_time 1523540872814 2018.04.12 16:47:52)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code cd99ca989c9a9bdb99c9d897c9cbcecbc8cbc9cbc8)
	(_ent
		(_time 1523540872811)
	)
	(_object
		(_gen(_int counter_size -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int clk -2 0 31(_ent(_in)(_event))))
		(_port(_int button -2 0 32(_ent(_in))))
		(_port(_int result -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -2((_dto i 1 i 0)))))
		(_sig(_int flipflops 0 0 37(_arch(_uni))))
		(_sig(_int counter_set -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{counter_size~downto~0}~13 0 39(_array -2((_dto c 2 i 0)))))
		(_sig(_int counter_out 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(4))(_sens(3(1))(3(0))))))
			(line__44(_arch 1 0 44(_prcs(_trgt(3(1))(3(0))(5)(2))(_sens(0)(3(1))(3(0))(4)(5)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (3(1))(3(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . logic 3 -1)
)
V 000046 55 1214          1523541137163 logic
(_unit VHDL(debounce 0 27(logic 0 36))
	(_version vde)
	(_time 1523541137164 2018.04.12 16:52:17)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 74202375752322622070612e707277727172707271)
	(_ent
		(_time 1523541137161)
	)
	(_object
		(_gen(_int nr_size -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int clk -2 0 31(_ent(_in)(_event))))
		(_port(_int button -2 0 32(_ent(_in))))
		(_port(_int result -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -2((_dto i 1 i 0)))))
		(_sig(_int bistabil 0 0 37(_arch(_uni))))
		(_sig(_int nr_set -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{nr_size~downto~0}~13 0 39(_array -2((_dto c 2 i 0)))))
		(_sig(_int nr_out 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(4))(_sens(3(1))(3(0))))))
			(line__44(_arch 1 0 44(_prcs(_trgt(3(1))(3(0))(5)(2))(_sens(0)(3(1))(3(0))(4)(5)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (3(1))(3(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . logic 3 -1)
)
I 000044 55 1344          1524659313810 ATM
(_unit VHDL(bancomat 0 27(atm 0 36))
	(_version vde)
	(_time 1524659313811 2018.04.25 15:28:33)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 75762574712274637471332f707374727173777374)
	(_ent
		(_time 1524659274303)
	)
	(_object
		(_gen(_int NUM_DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_port(_int result -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -2((_dto i 1 i 0)))))
		(_sig(_int BIST 0 0 37(_arch(_uni))))
		(_sig(_int NUM_DB_SET -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_DB_SIZE~downto~0}~13 0 39(_array -2((_dto c 2 i 0)))))
		(_sig(_int NUM_DB_OUT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int DEBOUNCED_SGN -2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(4))(_sens(3(1))(3(0))))))
			(DEBOUNCER(_arch 1 0 43(_prcs(_trgt(3(1))(3(0))(5)(6))(_sens(0)(1)(3(1))(3(0))(4)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_part (3(1))(3(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ATM 3 -1)
)
I 000044 55 1370          1524659621307 ATM
(_unit VHDL(bancomat 0 27(atm 0 36))
	(_version vde)
	(_time 1524659621308 2018.04.25 15:33:41)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code a1a7f0f6a1f6a0b7a0a1e7fba4a7a0a6a5a7a3a7a0)
	(_ent
		(_time 1524659571215)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_port(_int result -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -2((_dto i 1 i 0)))))
		(_sig(_int BIST 0 0 37(_arch(_uni))))
		(_sig(_int DB_SET -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 39(_array -2((_dto c 3 i 0)))))
		(_sig(_int DB_OUT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int DEBOUNCED -2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(4))(_sens(3(1))(3(0))))))
			(DEBOUNCER(_arch 1 0 43(_prcs(_trgt(3(1))(3(0))(5)(6))(_sens(0)(1)(3(1))(3(0))(4)(5))(_dssslsensitivity 1))))
			(PIN_INPUT(_arch 2 0 58(_prcs(_simple))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_part (3(1))(3(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ATM 4 -1)
)
I 000044 55 1533          1524661730787 ATM
(_unit VHDL(bancomat 0 27(atm 0 37))
	(_version vde)
	(_time 1524661730788 2018.04.25 16:08:50)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code cdc89c98989accdbcc9e8b97c8cbcccac9cbcfcbcc)
	(_ent
		(_time 1524661466454)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 33(_ent(_in))))
		(_port(_int result -2 0 34(_ent(_out))))
		(_sig(_int DEBOUNCED -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 1 0 42(_prcs 0)))
		(_var(_int DB_SET -2 0 43(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 44(_array -2((_dto c 2 i 0)))))
		(_var(_int DB_OUT 2 0 44(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -2((_dto i 15 i 0)))))
		(_var(_int PIN_CODE 3 0 61(_prcs 1)))
		(_var(_int CURRENT_DIGIT -1 0 62(_prcs 1((i 0)))))
		(_prcs
			(DEBOUNCER(_arch 0 0 41(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)))))
			(PIN_INPUT(_arch 1 0 60(_prcs(_simple)(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ATM 3 -1)
)
I 000044 55 1543          1524662236297 ATM
(_unit VHDL(bancomat 0 27(atm 0 37))
	(_version vde)
	(_time 1524662236298 2018.04.25 16:17:16)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 69396869613e687f696e2f336c6f686e6d6f6b6f68)
	(_ent
		(_time 1524661466454)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 33(_ent(_in))))
		(_port(_int result -2 0 34(_ent(_out))))
		(_sig(_int DEBOUNCED -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 1 0 42(_prcs 0)))
		(_var(_int DB_SET -2 0 43(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 44(_array -2((_dto c 2 i 0)))))
		(_var(_int DB_OUT 2 0 44(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -2((_dto i 15 i 0)))))
		(_var(_int PIN_CODE 3 0 61(_prcs 1)))
		(_var(_int CURRENT_DIGIT -1 0 62(_prcs 1((i 1)))))
		(_prcs
			(DEBOUNCER(_arch 0 0 41(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)))))
			(PIN_INPUT(_arch 1 0 60(_prcs(_simple)(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ATM 3 -1)
)
I 000044 55 1680          1524662675429 ATM
(_unit VHDL(bancomat 0 27(atm 0 38))
	(_version vde)
	(_time 1524662675430 2018.04.25 16:24:35)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code ce99ca9b9a99cfd8cecf8894cbc8cfc9cac8ccc8cf)
	(_ent
		(_time 1524662658280)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 33(_ent(_in))))
		(_port(_int RST_INPUT -2 0 34(_ent(_in))))
		(_port(_int result -2 0 35(_ent(_out))))
		(_sig(_int DEBOUNCED -2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -2((_dto i 15 i 0)))))
		(_sig(_int PIN_CODE 1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 2 0 44(_prcs 0)))
		(_var(_int DB_SET -2 0 45(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 46(_array -2((_dto c 2 i 0)))))
		(_var(_int DB_OUT 3 0 46(_prcs 0((_others(i 2))))))
		(_var(_int CURRENT_DIGIT -1 0 63(_prcs 1((i 0)))))
		(_prcs
			(DEBOUNCER(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)))))
			(PIN_INPUT(_arch 1 0 62(_prcs(_simple)(_trgt(6))(_sens(3)(5))(_read(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . ATM 3 -1)
)
I 000044 55 1729          1524662966195 ATM
(_unit VHDL(bancomat 0 27(atm 0 38))
	(_version vde)
	(_time 1524662966196 2018.04.25 16:29:26)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 9b9c9f94c8cc9a8d9bcbddc19e9d9a9c9f9d999d9a)
	(_ent
		(_time 1524662658280)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 33(_ent(_in))))
		(_port(_int RST_INPUT -2 0 34(_ent(_in))))
		(_port(_int result -2 0 35(_ent(_out))))
		(_sig(_int DEBOUNCED -2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -2((_dto i 15 i 0)))))
		(_sig(_int PIN_CODE 1 0 40(_arch(_uni))))
		(_sig(_int PIN_READ -2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 2 0 45(_prcs 0)))
		(_var(_int DB_SET -2 0 46(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 47(_array -2((_dto c 2 i 0)))))
		(_var(_int DB_OUT 3 0 47(_prcs 0((_others(i 2))))))
		(_var(_int CURRENT_DIGIT -1 0 64(_prcs 1((i 0)))))
		(_prcs
			(DEBOUNCER(_arch 0 0 44(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)))))
			(PIN_INPUT(_arch 1 0 63(_prcs(_simple)(_trgt(6)(7))(_sens(3)(5))(_read(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . ATM 3 -1)
)
I 000044 55 1729          1525698658882 ATM
(_unit VHDL(bancomat 0 27(atm 0 38))
	(_version vde)
	(_time 1525698658883 2018.05.07 16:10:58)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 333462363164322533607569363532343735313532)
	(_ent
		(_time 1524662658280)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 33(_ent(_in))))
		(_port(_int RST_INPUT -2 0 34(_ent(_in))))
		(_port(_int result -2 0 35(_ent(_out))))
		(_sig(_int DEBOUNCED -2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -2((_dto i 15 i 0)))))
		(_sig(_int PIN_CODE 1 0 40(_arch(_uni))))
		(_sig(_int PIN_READ -2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 2 0 45(_prcs 0)))
		(_var(_int DB_SET -2 0 46(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 47(_array -2((_dto c 2 i 0)))))
		(_var(_int DB_OUT 3 0 47(_prcs 0((_others(i 2))))))
		(_var(_int CURRENT_DIGIT -1 0 64(_prcs 1((i 0)))))
		(_prcs
			(DEBOUNCER(_arch 0 0 44(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)))))
			(PIN_INPUT(_arch 1 0 63(_prcs(_simple)(_trgt(6)(7))(_sens(5)(3))(_read(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . ATM 3 -1)
)
I 000044 55 1729          1525709551494 ATM
(_unit VHDL(bancomat 0 27(atm 0 38))
	(_version vde)
	(_time 1525709551495 2018.05.07 19:12:31)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 74777775712375627427322e717275737072767275)
	(_ent
		(_time 1524662658280)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 33(_ent(_in))))
		(_port(_int RST_INPUT -2 0 34(_ent(_in))))
		(_port(_int result -2 0 35(_ent(_out))))
		(_sig(_int DEBOUNCED -2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -2((_dto i 15 i 0)))))
		(_sig(_int PIN_CODE 1 0 40(_arch(_uni))))
		(_sig(_int PIN_READ -2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 2 0 45(_prcs 0)))
		(_var(_int DB_SET -2 0 46(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 47(_array -2((_dto c 2 i 0)))))
		(_var(_int DB_OUT 3 0 47(_prcs 0((_others(i 2))))))
		(_var(_int CURRENT_DIGIT -1 0 64(_prcs 1((i 0)))))
		(_prcs
			(DEBOUNCER(_arch 0 0 44(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)))))
			(PIN_INPUT(_arch 1 0 63(_prcs(_simple)(_trgt(6)(7))(_sens(3)(5))(_read(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . ATM 3 -1)
)
I 000044 55 2093          1525710182150 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1525710182151 2018.05.07 19:23:02)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code f4a5f7a4f3a2a2e2f5f4e1aef0f3f7f2f7f3f6f2f1)
	(_ent
		(_time 1525710182148)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int x 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clr -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int an 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(line__23(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
			(line__34(_arch 2 0 34(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(line__52(_arch 3 0 52(_prcs(_simple)(_trgt(4))(_sens(5))(_mon)(_read(2)))))
			(line__62(_arch 4 0 62(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(50529027)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 5 -1)
)
I 000044 55 1729          1525710657366 ATM
(_unit VHDL(bancomat 0 27(atm 0 38))
	(_version vde)
	(_time 1525710657367 2018.05.07 19:30:57)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 47424445411046514714011d424146404341454146)
	(_ent
		(_time 1524662658280)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 33(_ent(_in))))
		(_port(_int RST_INPUT -2 0 34(_ent(_in))))
		(_port(_int result -2 0 35(_ent(_out))))
		(_sig(_int DEBOUNCED -2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -2((_dto i 15 i 0)))))
		(_sig(_int PIN_CODE 1 0 40(_arch(_uni))))
		(_sig(_int PIN_READ -2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 2 0 45(_prcs 0)))
		(_var(_int DB_SET -2 0 46(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 47(_array -2((_dto c 2 i 0)))))
		(_var(_int DB_OUT 3 0 47(_prcs 0((_others(i 2))))))
		(_var(_int CURRENT_DIGIT -1 0 64(_prcs 1((i 0)))))
		(_prcs
			(DEBOUNCER(_arch 0 0 44(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)))))
			(PIN_INPUT(_arch 1 0 63(_prcs(_simple)(_trgt(6)(7))(_sens(3)(5))(_read(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . ATM 3 -1)
)
I 000044 55 2110          1525710701747 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1525710701748 2018.05.07 19:31:41)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 9ecdc891c8c8c8889f9e8bc49a999d989d999c989b)
	(_ent
		(_time 1525710657374)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clr -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(line__23(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(5)(0)))))
			(line__35(_arch 2 0 35(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(line__53(_arch 3 0 53(_prcs(_simple)(_trgt(4))(_sens(5))(_mon)(_read(2)))))
			(line__62(_arch 4 0 62(_prcs(_simple)(_trgt(7))(_sens(1))(_read(7)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(50529027)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 5 -1)
)
I 000044 55 1976          1525711336547 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1525711336548 2018.05.07 19:42:16)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 4b441d491a1d1d5d4a4c5e114f4c484d484c494d4e)
	(_ent
		(_time 1525710657374)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clr -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(line__23(_arch 1 0 23(_prcs(_simple)(_trgt(4)(6))(_sens(0)(5)))))
			(Decode(_arch 2 0 39(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(line__57(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
V 000044 55 1729          1525711537806 ATM
(_unit VHDL(bancomat 0 27(atm 0 38))
	(_version vde)
	(_time 1525711537807 2018.05.07 19:45:37)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 7d2a7f7c282a7c6b7d2e3b27787b7c7a797b7f7b7c)
	(_ent
		(_time 1524662658280)
	)
	(_object
		(_gen(_int DB_SIZE -1 0 29 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int SELECT_NUM -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 33(_ent(_in))))
		(_port(_int RST_INPUT -2 0 34(_ent(_in))))
		(_port(_int result -2 0 35(_ent(_out))))
		(_sig(_int DEBOUNCED -2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -2((_dto i 15 i 0)))))
		(_sig(_int PIN_CODE 1 0 40(_arch(_uni))))
		(_sig(_int PIN_READ -2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 2 0 45(_prcs 0)))
		(_var(_int DB_SET -2 0 46(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_SIZE~downto~0}~13 0 47(_array -2((_dto c 2 i 0)))))
		(_var(_int DB_OUT 3 0 47(_prcs 0((_others(i 2))))))
		(_var(_int CURRENT_DIGIT -1 0 64(_prcs 1((i 0)))))
		(_prcs
			(DEBOUNCER(_arch 0 0 44(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)))))
			(PIN_INPUT(_arch 1 0 63(_prcs(_simple)(_trgt(6)(7))(_sens(3)(5))(_read(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . ATM 3 -1)
)
I 000044 55 1998          1525711537817 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1525711537818 2018.05.07 19:45:37)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 7d2b7e7c2a2b2b6b7c7a6827797a7e7b7e7a7f7b78)
	(_ent
		(_time 1525711537815)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1525712551618 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1525712551619 2018.05.07 20:02:31)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code b1b7bae4b5e6b1a6b3e2a4ebb4b6b2b6b4b7e5b6b2)
	(_ent
		(_time 1525712551616)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1185          1525713569464 normalise
(_unit VHDL(debouncer 0 27(normalise 0 36))
	(_version vde)
	(_time 1525713569465 2018.05.07 20:19:29)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code a5f2a1f2a5f2f3b3f1aab0ffa1a3a6a3a0a2a7a3a1)
	(_ent
		(_time 1525713569359)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int reset -2 0 32(_ent(_in))))
		(_port(_int debounced -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 40(_prcs 0)))
		(_var(_int DB_reset -2 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 42(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 39(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000050 55 1065          1525714618216 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 41))
	(_version vde)
	(_time 1525714618217 2018.05.07 20:36:58)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 53055250590452460752410907555255575453555a)
	(_ent
		(_time 1525714618214)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 44(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 43(_prcs(_simple)(_trgt(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1068          1525714636590 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 41))
	(_version vde)
	(_time 1525714636591 2018.05.07 20:37:16)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 1a48131d424d1b0f4e1a08404e1c1b1c1e1d1a1c13)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 44(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1143          1525714639509 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1525714639510 2018.05.07 20:37:19)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 84d4848a85d3d292d08491de808287828183868280)
	(_ent
		(_time 1525714639507)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1525714639596 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1525714639597 2018.05.07 20:37:19)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code d283d580d38484c4d3d5c788d6d5d1d4d1d5d0d4d7)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1525714639612 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1525714639613 2018.05.07 20:37:19)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code e2b3e5b0e5b5e2f5e0b1f7b8e7e5e1e5e7e4b6e5e1)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1525714639618 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 41))
	(_version vde)
	(_time 1525714639619 2018.05.07 20:37:19)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code f1a0f5a1f9a6f0e4a5f1e3aba5f7f0f7f5f6f1f7f8)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 44(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1143          1525714643918 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1525714643919 2018.05.07 20:37:23)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code babcbbeeeeedecaceebaafe0bebcb9bcbfbdb8bcbe)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1525714643927 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1525714643928 2018.05.07 20:37:23)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code babdbceee8ececacbbbdafe0bebdb9bcb9bdb8bcbf)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1525714643933 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1525714643934 2018.05.07 20:37:23)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code cacdcc9e9e9dcaddc899df90cfcdc9cdcfcc9ecdc9)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1525714643939 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 41))
	(_version vde)
	(_time 1525714643940 2018.05.07 20:37:23)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code cacdcf9f929dcbdf9ecad8909ecccbcccecdcaccc3)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 44(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000049 55 874           1525868634577 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1525868634578 2018.05.09 15:23:54)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code c194c794c19797d7c795879b99c7c5c7c2c7c0c6c3)
	(_ent
		(_time 1525868634575)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int but -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~31~12 0 9(_scalar (_to i 0 i 31))))
		(_port(_int card_num 1 0 9(_ent(_inout))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000049 55 875           1525869608391 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1525869608392 2018.05.09 15:40:08)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code b5e2b7e1b1e3e3a3b3b7f3efedb3b1b3b6b3b4b2b7)
	(_ent
		(_time 1525869608389)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_inout))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1866          1525877464790 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1525877464791 2018.05.09 17:51:04)
	(_source(\./../src/cash account.vhd\))
	(_parameters tan)
	(_code cbc59d9e9c9ccbde9f9fd9919bcd9fce9dcdc9cdca)
	(_ent
		(_time 1525877464788)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DataIn 1 0 8(_ent(_in))))
		(_port(_int DataOut 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"0101000000000000"\))((_string \"0101000000000000"\))((_string \"0101000000000000"\))((_string \"0101000000000000"\))((_string \"0101000000000000"\))((_string \"0101000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 30(_scalar (_to i 0 i 15))))
		(_sig(_int Addr 4 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(4)(5)(3))(_sens(0)(1)(2))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 1512          1525879260540 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1525879260541 2018.05.09 18:21:00)
	(_source(\./../src/cash account.vhd\))
	(_parameters tan)
	(_code 71222c70752671642577632b217725742777737770)
	(_ent
		(_time 1525877464787)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DataIn 1 0 8(_ent(_in))))
		(_port(_int DataOut 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"1010000000000000"\))((_string \"1001000100000000"\))((_string \"0010001100000000"\))((_string \"0100011000000000"\))((_string \"0100111100010000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 19(_scalar (_to i 0 i 15))))
		(_sig(_int Addr 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000051 55 935           1525937871109 operations
(_unit VHDL(plusminus 0 6(operations 0 15))
	(_version vde)
	(_time 1525937871110 2018.05.10 10:37:51)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code f4f0a7a4a3a2a5e3f6f7b0aeacf2a1f3f1f3f7f3f4)
	(_ent
		(_time 1525937871107)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int operation -1 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_port(_int Diff 0 0 10(_ent(_out))))
		(_var(_int numA -2 0 18(_prcs 0)))
		(_var(_int numB -2 0 18(_prcs 0)))
		(_prcs
			(sum(_arch 0 0 17(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . operations 1 -1)
)
I 000051 55 1227          1525938684037 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525938684038 2018.05.10 10:51:24)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 6e386a6e68383f796c6d2a3436683b696b696d696e)
	(_ent
		(_time 1525938152419)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_sig(_int numA -2 0 17(_arch(_uni))))
		(_sig(_int numB -2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int test 1 0 18(_arch(_uni(_string \"1100"\)))))
		(_prcs
			(sum(_arch 0 0 20(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 1 -1)
)
I 000051 55 1234          1525938695454 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525938695455 2018.05.10 10:51:35)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 0c5f0d0a0c5a5d1b0e0f4856540a590b090b0f0b0c)
	(_ent
		(_time 1525938152419)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_sig(_int numA -2 0 17(_arch(_uni))))
		(_sig(_int numB -2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int test 1 0 18(_arch(_uni(_string \"1100"\)))))
		(_prcs
			(sum(_arch 0 0 20(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_mon)(_read(7(d_2_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 1 -1)
)
I 000051 55 1076          1525938709756 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525938709757 2018.05.10 10:51:49)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code e4e3ecb7b3b2b5f3e6e4a0bebce2b1e3e1e3e7e3e4)
	(_ent
		(_time 1525938152419)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_sig(_int numA -2 0 17(_arch(_uni))))
		(_sig(_int numB -2 0 17(_arch(_uni))))
		(_prcs
			(sum(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 1 -1)
)
I 000051 55 1144          1525941790755 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525941790756 2018.05.10 11:43:10)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 1c1b4f1b1c4a4d0b1e4c5846441a491b191b1f1b1c)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_var(_int result -2 0 19(_prcs 0)))
		(_var(_int i -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(sum(_arch 0 0 18(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 1 -1)
)
I 000051 55 1144          1525941845522 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525941845523 2018.05.10 11:44:05)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 0a58080c085c5b1d085a4e50520c5f0d0f0d090d0a)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_var(_int result -2 0 19(_prcs 0)))
		(_var(_int i -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(sum(_arch 0 0 18(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 1 -1)
)
I 000051 55 1381          1525942847889 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525942847890 2018.05.10 12:00:47)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 8184d58fd3d7d096808ec5dbd987d4868486828681)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 29(_prcs 0)))
		(_var(_int i -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(sum(_arch 0 0 28(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 2 -1)
)
I 000051 55 1381          1525942870198 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525942870199 2018.05.10 12:01:10)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code aaa5aefda8fcfbbdaba5eef0f2acffadafada9adaa)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 29(_prcs 0)))
		(_var(_int i -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(sum(_arch 0 0 28(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 2 -1)
)
I 000051 55 1381          1525942910839 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525942910840 2018.05.10 12:01:50)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 6a6f696a683c3b7d6b652e30326c3f6d6f6d696d6a)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 29(_prcs 0)))
		(_var(_int i -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(sum(_arch 0 0 28(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 2 -1)
)
I 000051 55 1437          1525943177473 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525943177474 2018.05.10 12:06:17)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code ebefefb8eabdbafceabcafb1b3edbeeceeece8eceb)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 29(_prcs 0)))
		(_var(_int i -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(sum(_arch 0 0 28(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000051 55 1381          1525943333804 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525943333805 2018.05.10 12:08:53)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code a3ada4f4f3f5f2b4a2f4e7f9fba5f6a4a6a4a0a4a3)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 29(_prcs 0)))
		(_var(_int i -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(sum(_arch 0 0 28(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_model . operations 2 -1)
)
I 000051 55 1437          1525943412503 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525943412504 2018.05.10 12:10:12)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 0256500453545315035646585a0457050705010502)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 29(_prcs 0)))
		(_var(_int i -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(sum(_arch 0 0 28(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000051 55 1443          1525943694558 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525943694559 2018.05.10 12:14:54)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code d1d7d983838780c6d082958b89d784d6d4d6d2d6d1)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000051 55 1443          1525943697767 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525943697768 2018.05.10 12:14:57)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 54515157030205435507100e0c5201535153575354)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000051 55 1443          1525943781906 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525943781907 2018.05.10 12:16:21)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 01005407535750160052455b590754060406020601)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000051 55 1443          1525944016079 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525944016080 2018.05.10 12:20:16)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code bdbabde9baebecaabceef9e7e5bbe8bab8babebabd)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000051 55 1443          1525944019215 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525944019216 2018.05.10 12:20:19)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 01065507535750160052455b590754060406020601)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000051 55 1443          1525944115383 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525944115384 2018.05.10 12:21:55)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code ada2a9faaafbfcbaacfee9f7f5abf8aaa8aaaeaaad)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000050 55 1143          1525951958420 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1525951958421 2018.05.10 14:32:38)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 8481818a85d3d292d08491de808287828183868280)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1525951958648 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1525951958649 2018.05.10 14:32:38)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 6f6b6e6f3a3939796e687a356b686c696c686d696a)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1525951958660 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1525951958661 2018.05.10 14:32:38)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 6f6b6e6e3c386f786d3c7a356a686c686a693b686c)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1525951958670 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 41))
	(_version vde)
	(_time 1525951958671 2018.05.10 14:32:38)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 7e7a7c7f22297f6b2a7e6c242a787f787a797e7877)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 44(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000049 55 875           1525951958682 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1525951958683 2018.05.10 14:32:38)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 8e8b8f80dad8d898888cc8d4d6888a888d888f898c)
	(_ent
		(_time 1525869608388)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_inout))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1542          1525951958694 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 1 12))
	(_version vde)
	(_time 1525951958695 2018.05.10 14:32:38)
	(_source(\./../src/cash account.vhd\(\./../src/cash register.vhd\)))
	(_parameters tan)
	(_code 9e9bc891cec99e8bca988cc4ce98ca9bc8989c989f)
	(_ent
		(_time 1525877464787)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DataIn 1 0 8(_ent(_in))))
		(_port(_int DataOut 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 13(_array -1((_dto i 15 i 0)))))
		(_type(_int Mem 1 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 1 14(_arch(_uni(((_string \"1010000000000000"\))((_string \"1001000100000000"\))((_string \"0010001100000000"\))((_string \"0100011000000000"\))((_string \"0100111100010000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 1 19(_scalar (_to i 0 i 15))))
		(_sig(_int Addr 4 1 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 1 21(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000051 55 1443          1525951958707 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1525951958708 2018.05.10 14:32:38)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 9e9a9c9198c8cf899fcddac4c698cb999b999d999e)
	(_ent
		(_time 1525941774465)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000057 55 1880          1525953170255 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1525953170256 2018.05.10 14:52:50)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 386f3a3d356f382d6c6d2a62683e6c3d6e3f3b3e6e)
	(_ent
		(_time 1525953170253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 1337          1525954213782 depunere
(_unit VHDL(depunere 0 5(depunere 0 13))
	(_version vde)
	(_time 1525954213783 2018.05.10 15:10:13)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 848bd28a85d2d09383d1c1ded08386828182808281)
	(_ent
		(_time 1525954213780)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 6(_ent(_in))))
		(_port(_int submit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 1 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 30(_array -1((_dto i 15 i 0)))))
		(_var(_int num -2 0 39(_prcs 0((i 0)))))
		(_prcs
			(deposit(_arch 0 0 38(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . depunere 1 -1)
)
I 000049 55 2198          1525959092410 depunere
(_unit VHDL(depunere 0 5(depunere 0 13))
	(_version vde)
	(_time 1525959092411 2018.05.10 16:31:32)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code a5a3f2f2a5f3f1b2a3a6e0fff1a2a7a3a0a3a1a3a0)
	(_ent
		(_time 1525954213779)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 6 0 30(_ent (_in))))
				(_port(_int B 6 0 30(_ent (_in))))
				(_port(_int operation -1 0 31(_ent (_in))))
				(_port(_int done -1 0 32(_ent (_inout))))
				(_port(_int Rez 6 0 33(_ent (_out))))
			)
		)
	)
	(_inst calculator 0 42(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 6(_ent(_in))))
		(_port(_int submit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 1 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 7 0 36(_arch(_uni))))
		(_sig(_int op2 7 0 36(_arch(_uni))))
		(_sig(_int enable -1 0 37(_arch(_uni((i 3))))))
		(_sig(_int result 7 0 38(_arch(_uni))))
		(_var(_int num -2 0 45(_prcs 0((i 0)))))
		(_prcs
			(deposit(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . depunere 1 -1)
)
I 000049 55 2926          1525959517630 depunere
(_unit VHDL(depunere 0 5(depunere 0 13))
	(_version vde)
	(_time 1525959517631 2018.05.10 16:38:37)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code a7a9aaf0a5f1f3b0a1f5e2fdf3a0a5a1a2a1a3a1a2)
	(_ent
		(_time 1525954213779)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 6 0 30(_ent (_in))))
				(_port(_int B 6 0 30(_ent (_in))))
				(_port(_int operation -1 0 31(_ent (_in))))
				(_port(_int done -1 0 32(_ent (_inout))))
				(_port(_int Rez 6 0 33(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 4 0 23(_ent (_in))))
				(_port(_int DATAIN 5 0 24(_ent (_in))))
				(_port(_int DATAOUT 5 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 49(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 50(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(card_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 6(_ent(_in))))
		(_port(_int submit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 1 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 7 0 36(_arch(_uni))))
		(_sig(_int op2 7 0 36(_arch(_uni))))
		(_sig(_int enable -1 0 37(_arch(_uni((i 3))))))
		(_sig(_int result 7 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int card_address 8 0 40(_arch(_uni(_string \"0000"\)))))
		(_sig(_int card_dataIn 7 0 41(_arch(_uni))))
		(_sig(_int card_dataOut 7 0 42(_arch(_uni))))
		(_sig(_int card_write -1 0 43(_arch(_uni((i 2))))))
		(_var(_int num -2 0 53(_prcs 0((i 0)))))
		(_prcs
			(deposit(_arch 0 0 52(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . depunere 1 -1)
)
I 000050 55 1068          1525959955156 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1525959955157 2018.05.10 16:45:55)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code c3c7c596c994c2d697c3d19997c5c2c5c7c4c3c5ca)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000044 55 1513          1525959972338 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1525959972339 2018.05.10 16:46:12)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code e6e7bbb5e5b1e6f3b2e0f4bcb6e0b2e3b0e0e4e0e7)
	(_ent
		(_time 1525959972336)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"1010000000000000"\))((_string \"1001000100000000"\))((_string \"0010001100000000"\))((_string \"0100011000000000"\))((_string \"0100111100010000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 19(_scalar (_to i 0 i 15))))
		(_sig(_int Addr 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 1513          1525960754687 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1525960754688 2018.05.10 16:59:14)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code eeeeb3bdbeb9eefbbae8fcb4bee8baebb8e8ece8ef)
	(_ent
		(_time 1525959972335)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"0000000100000000"\))((_string \"0101001000000000"\))((_string \"0000010100000000"\))((_string \"0000000000010000"\))((_string \"0000000001010000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 19(_scalar (_to i 0 i 15))))
		(_sig(_int Addr 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 1467          1526033723302 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526033723303 2018.05.11 13:15:23)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 74212875752374612072662e247220712272767275)
	(_ent
		(_time 1526033712781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 19(_scalar (_to i 0 i 7))))
		(_sig(_int Addr 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 1467          1526033824291 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526033824292 2018.05.11 13:17:04)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code ecefbabfbabbecf9b8eafeb6bceab8e9baeaeeeaed)
	(_ent
		(_time 1526033712781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 19(_scalar (_to i 0 i 7))))
		(_sig(_int Addr 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000049 55 3712          1526036702321 depunere
(_unit VHDL(depunere 0 5(depunere 0 13))
	(_version vde)
	(_time 1526036702322 2018.05.11 14:05:02)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 3b3e6b3e6c6d6f2c3a3e7e616f3c393d3e3d3f3d3e)
	(_ent
		(_time 1525954213779)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 6 0 30(_ent (_in))))
				(_port(_int B 6 0 30(_ent (_in))))
				(_port(_int operation -1 0 31(_ent (_in))))
				(_port(_int done -1 0 32(_ent (_inout))))
				(_port(_int Rez 6 0 33(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 4 0 23(_ent (_in))))
				(_port(_int DATAIN 5 0 24(_ent (_in))))
				(_port(_int DATAOUT 5 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 2 0 16(_ent (_in))))
				(_port(_int DataIn 3 0 17(_ent (_in))))
				(_port(_int DataOut 3 0 18(_ent (_out))))
				(_port(_int WE -1 0 19(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 54(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(card_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 6(_ent(_in))))
		(_port(_int submit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 1 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 7 0 36(_arch(_uni))))
		(_sig(_int op2 7 0 36(_arch(_uni))))
		(_sig(_int enable -1 0 37(_arch(_uni((i 3))))))
		(_sig(_int result 7 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int card_address 8 0 40(_arch(_uni(_string \"0000"\)))))
		(_sig(_int card_dataIn 7 0 41(_arch(_uni))))
		(_sig(_int card_dataOut 7 0 42(_arch(_uni))))
		(_sig(_int card_write -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 9 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 10 0 46(_arch(_uni))))
		(_sig(_int cash_out 10 0 47(_arch(_uni))))
		(_sig(_int cash_write -1 0 48(_arch(_uni((i 2))))))
		(_var(_int num -2 0 59(_prcs 0((i 0)))))
		(_prcs
			(deposit(_arch 0 0 58(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . depunere 1 -1)
)
I 000049 55 3635          1526036794562 depunere
(_unit VHDL(depunere 0 5(depunere 0 13))
	(_version vde)
	(_time 1526036794563 2018.05.11 14:06:34)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 95c2949a95c3c1829490d0cfc19297939093919390)
	(_ent
		(_time 1526036794560)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 30(_ent (_in))))
				(_port(_int B 5 0 30(_ent (_in))))
				(_port(_int operation -1 0 31(_ent (_in))))
				(_port(_int done -1 0 32(_ent (_inout))))
				(_port(_int Rez 5 0 33(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 23(_ent (_in))))
				(_port(_int DATAIN 4 0 24(_ent (_in))))
				(_port(_int DATAOUT 4 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 16(_ent (_in))))
				(_port(_int DataIn 2 0 17(_ent (_in))))
				(_port(_int DataOut 2 0 18(_ent (_out))))
				(_port(_int WE -1 0 19(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 54(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(card_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 6(_ent(_in))))
		(_port(_int submit -1 0 7(_ent(_in))))
		(_port(_int account_address 0 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 36(_arch(_uni))))
		(_sig(_int op2 6 0 36(_arch(_uni))))
		(_sig(_int enable -1 0 37(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int card_address 7 0 40(_arch(_uni(_string \"0000"\)))))
		(_sig(_int card_dataIn 6 0 41(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 42(_arch(_uni))))
		(_sig(_int card_write -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 9 0 46(_arch(_uni))))
		(_sig(_int cash_out 9 0 47(_arch(_uni))))
		(_sig(_int cash_write -1 0 48(_arch(_uni((i 2))))))
		(_var(_int num -2 0 59(_prcs 0((i 0)))))
		(_prcs
			(deposit(_arch 0 0 58(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . depunere 1 -1)
)
I 000049 55 3630          1526037275411 depunere
(_unit VHDL(depunere 0 5(depunere 0 14))
	(_version vde)
	(_time 1526037275412 2018.05.11 14:14:35)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code e1b1b7b2e5b7b5f6e0e4a4bbb5e6e3e7e4e7e5e7e4)
	(_ent
		(_time 1526036794559)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 56(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(card_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 6(_ent(_in))))
		(_port(_int submit -1 0 7(_ent(_in))))
		(_port(_int account_address 0 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int card_address 7 0 41(_arch(_uni(_string \"0000"\)))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 9 0 47(_arch(_uni))))
		(_sig(_int cash_out 9 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 8 0 52(_arch(_uni(_string \"000"\)))))
		(_prcs
			(deposit(_arch 0 0 60(_prcs(_simple)(_trgt(3)(16))(_sens(1))(_read(3)(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
	)
	(_model . depunere 1 -1)
)
I 000049 55 3630          1526037280674 depunere
(_unit VHDL(depunere 0 5(depunere 0 14))
	(_version vde)
	(_time 1526037280675 2018.05.11 14:14:40)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 737477727525276472763629277471757675777576)
	(_ent
		(_time 1526036794559)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 56(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(card_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 6(_ent(_in))))
		(_port(_int submit -1 0 7(_ent(_in))))
		(_port(_int account_address 0 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int card_address 7 0 41(_arch(_uni(_string \"0000"\)))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 9 0 47(_arch(_uni))))
		(_sig(_int cash_out 9 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 8 0 52(_arch(_uni(_string \"000"\)))))
		(_prcs
			(deposit(_arch 0 0 60(_prcs(_simple)(_trgt(16)(3))(_sens(1))(_read(16)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
	)
	(_model . depunere 1 -1)
)
I 000049 55 3630          1526037290890 depunere
(_unit VHDL(depunere 0 5(depunere 0 13))
	(_version vde)
	(_time 1526037290891 2018.05.11 14:14:50)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 5d58515e0c0b094a5c581807095a5f5b585b595b58)
	(_ent
		(_time 1526036794559)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 30(_ent (_in))))
				(_port(_int B 5 0 30(_ent (_in))))
				(_port(_int operation -1 0 31(_ent (_in))))
				(_port(_int done -1 0 32(_ent (_inout))))
				(_port(_int Rez 5 0 33(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 23(_ent (_in))))
				(_port(_int DATAIN 4 0 24(_ent (_in))))
				(_port(_int DATAOUT 4 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 16(_ent (_in))))
				(_port(_int DataIn 2 0 17(_ent (_in))))
				(_port(_int DataOut 2 0 18(_ent (_out))))
				(_port(_int WE -1 0 19(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 55(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(card_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 6(_ent(_in))))
		(_port(_int submit -1 0 7(_ent(_in))))
		(_port(_int account_address 0 0 8(_ent(_in))))
		(_port(_int done -1 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 36(_arch(_uni))))
		(_sig(_int op2 6 0 36(_arch(_uni))))
		(_sig(_int enable -1 0 37(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int card_address 7 0 40(_arch(_uni(_string \"0000"\)))))
		(_sig(_int card_dataIn 6 0 41(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 42(_arch(_uni))))
		(_sig(_int card_write -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 9 0 46(_arch(_uni))))
		(_sig(_int cash_out 9 0 47(_arch(_uni))))
		(_sig(_int cash_write -1 0 48(_arch(_uni((i 2))))))
		(_sig(_int num 8 0 51(_arch(_uni(_string \"000"\)))))
		(_prcs
			(deposit(_arch 0 0 59(_prcs(_simple)(_trgt(16)(3))(_sens(1))(_read(16)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
	)
	(_model . depunere 1 -1)
)
I 000051 55 1437          1526040067506 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526040067507 2018.05.11 15:01:07)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 7f71797e7a292e687e2d3b2527792a787a787c787f)
	(_ent
		(_time 1526040067504)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 4153          1526040345369 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526040345370 2018.05.11 15:05:45)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code e2b0e5b1e5b4b6f5e0e4a7b8b6e5e0e4e7e4e6e4e7)
	(_ent
		(_time 1526040079207)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 71(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 72(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(card_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 73(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int card_address 7 0 41(_arch(_uni(_string \"0000"\)))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 9 0 47(_arch(_uni))))
		(_sig(_int cash_out 9 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 8 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 75(_prcs(_simple)(_trgt(4)(5)(6)(9)(11)(12)(13)(15)(16)(17)(3))(_sens(1))(_mon)(_read(6)(7)(10)(11)(14)(15)(16)(17)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4153          1526040358600 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526040358601 2018.05.11 15:05:58)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 9492979b95c2c0839692d1cec09396929192909291)
	(_ent
		(_time 1526040079207)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 71(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 72(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(card_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 73(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int card_address 7 0 41(_arch(_uni(_string \"0000"\)))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 9 0 47(_arch(_uni))))
		(_sig(_int cash_out 9 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 8 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 75(_prcs(_simple)(_trgt(4)(5)(6)(9)(11)(12)(13)(15)(16)(17)(3))(_sens(1))(_mon)(_read(6)(7)(10)(11)(14)(15)(16)(17)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4004          1526040536035 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526040536036 2018.05.11 15:08:56)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code b2e6e5e6b5e4e6a5b0b4f7e8e6b5b0b4b7b4b6b4b7)
	(_ent
		(_time 1526040079207)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 71(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 72(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 73(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 75(_prcs(_simple)(_trgt(3)(4)(5)(6)(8)(10)(11)(12)(14)(15)(16))(_sens(1))(_mon)(_read(0)(3)(6)(7)(9)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4004          1526040855865 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526040855866 2018.05.11 15:14:15)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code f6f9a6a6f5a0a2e1f4f1b3aca2f1f4f0f3f0f2f0f3)
	(_ent
		(_time 1526040079207)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 72(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 73(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 74(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 76(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4004          1526040862803 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526040862804 2018.05.11 15:14:22)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 20742d24257674372227657a742722262526242625)
	(_ent
		(_time 1526040079207)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 72(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 73(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 74(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 76(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4004          1526040905980 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526040905981 2018.05.11 15:15:05)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code c3c3c696c59597d4c1c7869997c4c1c5c6c5c7c5c6)
	(_ent
		(_time 1526040079207)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4004          1526040964938 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526040964939 2018.05.11 15:16:04)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 0d0f010b5c5b591a0f094857590a0f0b080b090b08)
	(_ent
		(_time 1526040079207)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4004          1526040971114 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526040971115 2018.05.11 15:16:11)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 38383c3d356e6c2f3a3c7d626c3f3a3e3d3e3c3e3d)
	(_ent
		(_time 1526040079207)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4004          1526041347596 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526041347597 2018.05.11 15:22:27)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code cdca9c989c9b99dacfc9889799cacfcbc8cbc9cbc8)
	(_ent
		(_time 1526041347594)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4006          1526041357329 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526041357330 2018.05.11 15:22:37)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code e3e1e3b0e5b5b7f4e1e7a6b9b7e4e1e5e6e5e7e5e6)
	(_ent
		(_time 1526041347593)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686274)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4004          1526041486461 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526041486462 2018.05.11 15:24:46)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 484d184a451e1c5f4a4c0d121c4f4a4e4d4e4c4e4d)
	(_ent
		(_time 1526041347593)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)(3)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4001          1526041621147 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526041621148 2018.05.11 15:27:01)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 67653167653133706562223d336065616261636162)
	(_ent
		(_time 1526041347593)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4001          1526041623410 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526041623411 2018.05.11 15:27:03)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 41424143451715564344041b154643474447454744)
	(_ent
		(_time 1526041347593)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4001          1526041672961 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526041672962 2018.05.11 15:27:52)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code cccbcd999a9a98dbcec9899698cbcecac9cac8cac9)
	(_ent
		(_time 1526041347593)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 3987          1526041944669 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526041944670 2018.05.11 15:32:24)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 232675272575773421276679772421252625272526)
	(_ent
		(_time 1526041944667)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 3987          1526041947870 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526041947871 2018.05.11 15:32:27)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code a6a4a5f1a5f0f2b1a4a2e3fcf2a1a4a0a3a0a2a0a3)
	(_ent
		(_time 1526041944666)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(3)(4)(5)(6)(8)(10)(11)(12)(14)(15)(16))(_sens(1))(_mon)(_read(0)(6)(7)(9)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 3975          1526042151058 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526042151059 2018.05.11 15:35:51)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 5a5a5f590e0c0e4d585d1f000e5d585c5f5c5e5c5f)
	(_ent
		(_time 1526041944666)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4020          1526042262383 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526042262384 2018.05.11 15:37:42)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 3a3d3a3f6e6c6e2d38397f606e3d383c3f3c3e3c3f)
	(_ent
		(_time 1526041944666)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_var(_int gata -1 0 78(_prcs 0((i 2)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 3975          1526042363759 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526042363760 2018.05.11 15:39:23)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 396e3d3c356f6d2e3b3d7c636d3e3b3f3c3f3d3f3c)
	(_ent
		(_time 1526041944666)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 3975          1526042394507 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526042394508 2018.05.11 15:39:54)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 47404b45451113504543021d134045414241434142)
	(_ent
		(_time 1526041944666)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 3975          1526042397001 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526042397002 2018.05.11 15:39:57)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 0b0f0d0d5c5d5f1c090f4e515f0c090d0e0d0f0d0e)
	(_ent
		(_time 1526041944666)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 77(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 4055          1526042432778 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526042432779 2018.05.11 15:40:32)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code d0878082d58684c7d2d5958a84d7d2d6d5d6d4d6d5)
	(_ent
		(_time 1526041944666)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((done)(_string \"1"\)))(_trgt(3)))))
			(deposit(_arch 1 0 79(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 2 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 3 -1)
)
I 000049 55 4110          1526042480345 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526042480346 2018.05.11 15:41:20)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code aaaaa9fdfefcfebda8a8eff0feada8acafacaeacaf)
	(_ent
		(_time 1526042480343)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_out))))
		(_port(_int pizdamatii -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int enable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((pizdamatii)(_string \"1"\)))(_trgt(4)))))
			(deposit(_arch 1 0 80(_prcs(_simple)(_trgt(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(7)(8)(10)(11)(14)(15)(16)(17)(0)))))
		)
		(_subprogram
			(_int vectorize 2 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 3 -1)
)
I 000049 55 3975          1526042576763 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526042576764 2018.05.11 15:42:56)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 41124543451715564344041b154643474447454744)
	(_ent
		(_time 1526042576761)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int gata -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 78(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000050 55 1143          1526044853945 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526044853946 2018.05.11 16:20:53)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 848bd68a85d3d292d08491de808287828183868280)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526044853983 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526044853984 2018.05.11 16:20:53)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code b3bde6e7b3e5e5a5b2b4a6e9b7b4b0b5b0b4b1b5b6)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526044853999 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526044854000 2018.05.11 16:20:53)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code c3cd9697c594c3d4c190d699c6c4c0c4c6c597c4c0)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526044854015 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526044854016 2018.05.11 16:20:54)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code d2dc8480d985d3c786d2c08886d4d3d4d6d5d2d4db)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526044854026 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526044854027 2018.05.11 16:20:54)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code d2dc8480838483c5d38096888ad487d5d7d5d1d5d2)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 875           1526044854038 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526044854039 2018.05.11 16:20:54)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code e2edb7b1e1b4b4f4e4e0a4b8bae4e6e4e1e4e3e5e0)
	(_ent
		(_time 1525869608388)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_inout))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1467          1526044854049 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526044854050 2018.05.11 16:20:54)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code f2fdf0a2f5a5f2e7a6f4e0a8a2f4a6f7a4f4f0f4f3)
	(_ent
		(_time 1526033712781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 19(_scalar (_to i 0 i 7))))
		(_sig(_int Addr 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526044854060 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526044854061 2018.05.11 16:20:54)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 01565507055601145554135b510755045706020757)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 3975          1526044854073 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526044854074 2018.05.11 16:20:54)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 11461516154745061314544b451613171417151714)
	(_ent
		(_time 1526042576760)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int gata -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 78(_prcs(_simple)(_trgt(3)(4)(5)(6)(8)(10)(11)(12)(14)(15)(16))(_sens(1))(_mon)(_read(0)(6)(7)(9)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000049 55 873           1526045639147 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526045639148 2018.05.11 16:33:59)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code b7b8e5e3b1e1e1a1b1b5f1edefb1b3b1b4b1b6b0b5)
	(_ent
		(_time 1526045639145)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 3328          1526048257142 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526048257143 2018.05.11 17:17:37)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 47491045161047504343561c144146404341114045)
	(_ent
		(_time 1526048240988)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 53(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 53(_prcs 0)))
		(_var(_int intB 11 0 53(_prcs 0)))
		(_var(_int intValidation -1 0 54(_prcs 0((i 3)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 2 -1)
)
I 000057 55 1880          1526126806417 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526126806429 2018.05.12 15:06:46)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 696e6869653e697c3d3c7b33396f3d6c3f6e6a6f3f)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000044 55 3510          1526128968780 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526128968795 2018.05.12 15:42:48)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 36316633666136213235276d653037313230603134)
	(_ent
		(_time 1526048240988)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 53(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 53(_prcs 0)))
		(_var(_int intB 11 0 53(_prcs 0)))
		(_var(_int intValidation -1 0 54(_prcs 0((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 55(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 55(_prcs 0(_string \"000"\))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 2 -1)
)
I 000044 55 3559          1526128992444 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526128992445 2018.05.12 15:43:12)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 8e8f85808dd98e998a8e9fd5dd888f898a88d8898c)
	(_ent
		(_time 1526048240988)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 53(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 53(_prcs 0)))
		(_var(_int intB 11 0 53(_prcs 0)))
		(_var(_int intValidation -1 0 54(_prcs 0((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 55(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 55(_prcs 0(_string \"000"\))))
		(_var(_int intSum -2 0 56(_prcs 0(_code 2))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3559          1526129002845 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526129002846 2018.05.12 15:43:22)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 34633631666334233034256f673235333032623336)
	(_ent
		(_time 1526048240988)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 53(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 53(_prcs 0)))
		(_var(_int intB 11 0 53(_prcs 0)))
		(_var(_int intValidation -1 0 54(_prcs 0((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 55(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 55(_prcs 0(_string \"000"\))))
		(_var(_int intSum -2 0 56(_prcs 0(_code 2))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3715          1526133394037 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526133394038 2018.05.12 16:56:34)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 0f580d090f580f1809091e545c090e080b0959080d)
	(_ent
		(_time 1526133188211)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 60(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 60(_prcs 1)))
		(_var(_int intB 11 0 60(_prcs 1)))
		(_var(_int intValidation -1 0 61(_prcs 1((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 62(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 62(_prcs 1(_string \"000"\))))
		(_var(_int intSum -2 0 63(_prcs 1(_code 3))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(5)))))
			(avem_bani(_arch 1 0 59(_prcs(_simple)(_trgt(6)(4))(_sens(0)(1)(2))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3715          1526133608918 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526133608919 2018.05.12 17:00:08)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 6a39616a6d3d6a7d6f3a7b31396c6b6d6e6c3c6d68)
	(_ent
		(_time 1526133188211)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 60(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 60(_prcs 1)))
		(_var(_int intB 11 0 60(_prcs 1)))
		(_var(_int intValidation -1 0 61(_prcs 1((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 62(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 62(_prcs 1(_string \"000"\))))
		(_var(_int intSum -2 0 63(_prcs 1(_code 3))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(5)))))
			(avem_bani(_arch 1 0 59(_prcs(_simple)(_trgt(6)(4))(_sens(0)(1)(2))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3715          1526133613771 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526133613772 2018.05.12 17:00:13)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 56060755060156415306470d055057515250005154)
	(_ent
		(_time 1526133188211)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 60(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 60(_prcs 1)))
		(_var(_int intB 11 0 60(_prcs 1)))
		(_var(_int intValidation -1 0 61(_prcs 1((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 62(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 62(_prcs 1(_string \"000"\))))
		(_var(_int intSum -2 0 63(_prcs 1(_code 3))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(5)))))
			(avem_bani(_arch 1 0 59(_prcs(_simple)(_trgt(6)(4))(_sens(0)(1)(2))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3722          1526133719083 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526133719084 2018.05.12 17:01:59)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b7b8b2e3e6e0b7a0b2e7a6ece4b1b6b0b3b1e1b0b5)
	(_ent
		(_time 1526133188211)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 60(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 60(_prcs 1)))
		(_var(_int intB 11 0 60(_prcs 1)))
		(_var(_int intValidation -1 0 61(_prcs 1((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 62(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 62(_prcs 1(_string \"000"\))))
		(_var(_int intSum -2 0 63(_prcs 1(_code 3))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(5)))))
			(avem_bani(_arch 1 0 59(_prcs(_simple)(_trgt(6)(4))(_sens(0)(1)(2))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
		(3)
	)
	(_model . arh 4 -1)
)
I 000050 55 1143          1526134281869 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526134281870 2018.05.12 17:11:21)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 14104413154342024014014e101217121113161210)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526134282665 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526134282666 2018.05.12 17:11:22)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 31353234336767273036246b353632373236333734)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526134282692 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526134282693 2018.05.12 17:11:22)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 40444343451740574213551a454743474546144743)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526134282936 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526134282937 2018.05.12 17:11:22)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 3a3e3b3f626d3b2f6e3a28606e3c3b3c3e3d3a3c33)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526134283744 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526134283745 2018.05.12 17:11:23)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 67636367333136706635233d3f6132606260646067)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526134284379 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526134284393 2018.05.12 17:11:24)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code e8ededbbe1bebefeeeeaaeb2b0eeeceeebeee9efea)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1467          1526134284803 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526134284804 2018.05.12 17:11:24)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 7e7b227f2e297e6b2a786c242e782a7b28787c787f)
	(_ent
		(_time 1526033712781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 19(_scalar (_to i 0 i 7))))
		(_sig(_int Addr 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526134285225 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526134285226 2018.05.12 17:11:25)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 24212120257324317071367e742270217223272272)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 3975          1526134285523 depunere
(_unit VHDL(depunere 0 6(depunere 0 14))
	(_version vde)
	(_time 1526134285524 2018.05.12 17:11:25)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 5c590a5f0a0a084b5e591906085b5e5a595a585a59)
	(_ent
		(_time 1526042576760)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 31(_ent (_in))))
				(_port(_int B 5 0 31(_ent (_in))))
				(_port(_int operation -1 0 32(_ent (_in))))
				(_port(_int done -1 0 33(_ent (_inout))))
				(_port(_int Rez 5 0 34(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 24(_ent (_in))))
				(_port(_int DATAIN 4 0 25(_ent (_in))))
				(_port(_int DATAOUT 4 0 26(_ent (_out))))
				(_port(_int WE -1 0 27(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 17(_ent (_in))))
				(_port(_int DataIn 2 0 18(_ent (_in))))
				(_port(_int DataOut 2 0 19(_ent (_out))))
				(_port(_int WE -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 73(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(enable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 74(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 75(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int account_address 0 0 9(_ent(_in))))
		(_port(_int gata -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 37(_arch(_uni))))
		(_sig(_int op2 6 0 37(_arch(_uni))))
		(_sig(_int enable -1 0 38(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 39(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 42(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 43(_arch(_uni))))
		(_sig(_int card_write -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 46(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 47(_arch(_uni))))
		(_sig(_int cash_out 8 0 48(_arch(_uni))))
		(_sig(_int cash_write -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 52(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 57(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 78(_prcs(_simple)(_trgt(4)(5)(6)(8)(10)(11)(12)(14)(15)(16)(3))(_sens(1))(_mon)(_read(6)(7)(9)(10)(13)(14)(15)(16)(0)))))
		)
		(_subprogram
			(_int vectorize 1 0 56(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 3722          1526134302115 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526134302116 2018.05.12 17:11:42)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 1e1f4e191d491e09181b0f454d181f191a1848191c)
	(_ent
		(_time 1526133188211)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 60(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 60(_prcs 1)))
		(_var(_int intB 11 0 60(_prcs 1)))
		(_var(_int intValidation -1 0 61(_prcs 1((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 62(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 62(_prcs 1(_string \"000"\))))
		(_var(_int intSum -2 0 63(_prcs 1(_code 3))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(5)))))
			(avem_bani(_arch 1 0 59(_prcs(_simple)(_trgt(6)(4))(_sens(0)(1)(2))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
		(3)
	)
	(_model . arh 4 -1)
)
I 000044 55 3722          1526135240417 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526135240418 2018.05.12 17:27:20)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 57020054060057405152460c045156505351015055)
	(_ent
		(_time 1526133188211)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 49(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 50(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 60(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 60(_prcs 1)))
		(_var(_int intB 11 0 60(_prcs 1)))
		(_var(_int intValidation -1 0 61(_prcs 1((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 62(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 62(_prcs 1(_string \"000"\))))
		(_var(_int intSum -2 0 63(_prcs 1(_code 3))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 52(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(5)))))
			(avem_bani(_arch 1 0 59(_prcs(_simple)(_trgt(6)(4))(_sens(0)(1)(2))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
		(3)
	)
	(_model . arh 4 -1)
)
I 000044 55 3730          1526136245052 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526136245053 2018.05.12 17:44:05)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 999d9b96c6ce998e9f9a88c2ca9f989e9d9fcf9e9b)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 63(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 63(_prcs 1)))
		(_var(_int intB 11 0 63(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 64(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 64(_prcs 1(_string \"000"\))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int num -2 0 66(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 55(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 62(_prcs(_simple)(_trgt(7)(9)(4)(5))(_sens(0)(1)(2))(_mon)(_read(8)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
		(3)
	)
	(_model . arh 4 -1)
)
I 000044 55 3730          1526136250862 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526136250863 2018.05.12 17:44:10)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 4d48464f4f1a4d5a4b4e5c161e4b4c4a494b1b4a4f)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 63(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 63(_prcs 1)))
		(_var(_int intB 11 0 63(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 64(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 64(_prcs 1(_string \"000"\))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int num -2 0 66(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 55(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 62(_prcs(_simple)(_trgt(7)(9)(4)(5))(_sens(0)(1)(2))(_mon)(_read(8)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
		(3)
	)
	(_model . arh 4 -1)
)
I 000049 55 4028          1526136578575 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526136578576 2018.05.12 17:49:38)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 74717875752220637674312e207376727172707271)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(5)(6)(7)(9)(11)(12)(13)(15)(16)(17)(4))(_sens(1))(_mon)(_read(7)(8)(10)(11)(14)(15)(16)(17)(0)(2)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 3730          1526136870886 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526136870887 2018.05.12 17:54:30)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 3d6a6b383f6a3d2a3b3e2c666e3b3c3a393b6b3a3f)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 63(_array -1((_to i 0 i 15)))))
		(_var(_int intA 11 0 63(_prcs 1)))
		(_var(_int intB 11 0 63(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 64(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 64(_prcs 1(_string \"000"\))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int num -2 0 66(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 55(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 62(_prcs(_simple)(_trgt(7)(9)(4)(5))(_sens(0)(1)(2))(_mon)(_read(8)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
		(3)
	)
	(_model . arh 4 -1)
)
I 000044 55 3495          1526137058676 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137058677 2018.05.12 17:57:38)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code d2dc83808685d2c5d4d0c38981d4d3d5d6d484d5d0)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(0)(1)(2))(_mon)(_read(8)(9)(10)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3495          1526137078588 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137078589 2018.05.12 17:57:58)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 94c69e9bc6c39483929685cfc79295939092c29396)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(0)(1)(2))(_mon)(_read(8)(9)(10)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3495          1526137084525 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137084698 2018.05.12 17:58:04)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 71217370262671667773602a227770767577277673)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(4)(5)(7)(9)(10))(_sens(0)(1)(2))(_mon)(_read(8)(9)(10)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3504          1526137253372 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137253373 2018.05.12 18:00:53)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 616f6661363661766763703a326760666567376663)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(0)(1)(2)(3))(_mon)(_read(8)(9)(10)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000050 55 1143          1526137301904 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526137301905 2018.05.12 18:01:41)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code e4e6e1b7e5b3b2f2b0e4f1bee0e2e7e2e1e3e6e2e0)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526137301914 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526137301915 2018.05.12 18:01:41)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code f4f7f6a4f3a2a2e2f5f3e1aef0f3f7f2f7f3f6f2f1)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526137301921 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526137301922 2018.05.12 18:01:41)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code f4f7f6a5f5a3f4e3f6a7e1aef1f3f7f3f1f2a0f3f7)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526137301928 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526137301929 2018.05.12 18:01:41)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 04070602095305115004165e50020502000304020d)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526137302199 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526137302200 2018.05.12 18:01:42)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 0d0e0e0b0a5b5c1a0c5f4957550b580a080a0e0a0d)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526137302206 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526137302207 2018.05.12 18:01:42)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 1d1f1d1a484b4b0b1b1f5b47451b191b1e1b1c1a1f)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1467          1526137302212 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526137302213 2018.05.12 18:01:42)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 1d1f4a1a4c4a1d08491b0f474d1b49184b1b1f1b1c)
	(_ent
		(_time 1526033712781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 19(_scalar (_to i 0 i 7))))
		(_sig(_int Addr 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526137302218 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526137302219 2018.05.12 18:01:42)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 1d1f4a1a4c4a1d0849480f474d1b49184b1a1e1b4b)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526137302224 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526137302225 2018.05.12 18:01:42)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 2c2e2b287a7a783b2e2c6976782b2e2a292a282a29)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 3504          1526137302233 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137302234 2018.05.12 18:01:42)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 2c2e2c28297b2c3b2a2e3d777f2a2d2b282a7a2b2e)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(4)(5)(7)(9)(10))(_sens(0)(1)(2)(3))(_mon)(_read(8)(9)(10)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3504          1526137377678 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137377679 2018.05.12 18:02:57)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code eaeae0b9edbdeafdece8fbb1b9ecebedeeecbcede8)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(9)(10)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3504          1526137407961 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137407962 2018.05.12 18:03:27)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 336030366664332435312268603532343735653431)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(9)(10)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 1398          1526137506190 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526137506191 2018.05.12 18:05:06)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code edeeefbebcbaedf8b9ebffb7bdebb9e8bbebefebec)
	(_ent
		(_time 1526033712781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000050 55 1143          1526137508461 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526137508597 2018.05.12 18:05:08)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 53535e505504054507534609575550555654515557)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526137508943 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526137508944 2018.05.12 18:05:08)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code abaaf9fcfafdfdbdaaacbef1afaca8ada8aca9adae)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526137509183 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526137509184 2018.05.12 18:05:09)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 9697c79895c1968194c583cc939195919390c29195)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526137509361 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526137509362 2018.05.12 18:05:09)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 51500252590650440551430b055750575556515758)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526137509552 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526137509553 2018.05.12 18:05:09)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 0d0c590b0a5b5c1a0c5f4957550b580a080a0e0a0d)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526137509559 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526137509560 2018.05.12 18:05:09)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 0d0d5a0b585b5b1b0b0f4b57550b090b0e0b0c0a0f)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1398          1526137509566 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526137509567 2018.05.12 18:05:09)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 1c1c1c1b4a4b1c09481a0e464c1a48194a1a1e1a1d)
	(_ent
		(_time 1526033712781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526137509572 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526137509573 2018.05.12 18:05:09)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 1c1c1c1b4a4b1c0948490e464c1a48194a1b1f1a4a)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526137509578 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526137509579 2018.05.12 18:05:09)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 1c1c4c1b4a4a480b1e1c5946481b1e1a191a181a19)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 3504          1526137509783 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137509784 2018.05.12 18:05:09)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code f7f7a0a7a6a0f7e0f1f5e6aca4f1f6f0f3f1a1f0f5)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(4)(5)(7)(9)(10))(_sens(0)(1)(2)(3)(9)(10))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3504          1526137535065 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137535066 2018.05.12 18:05:35)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b8eabbece6efb8afbebaa9e3ebbeb9bfbcbeeebfba)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(9)(10)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3504          1526137654007 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137654008 2018.05.12 18:07:34)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 520550510605524554504309015453555654045550)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(9)(10)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3504          1526137759224 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526137759225 2018.05.12 18:09:19)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 54510457060354435250450f075255535052025356)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(4)(5)(7)(9)(10))(_sens(0)(1)(2)(3)(9)(10))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197123)
	)
	(_model . arh 4 -1)
)
I 000044 55 3504          1526138068827 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526138068828 2018.05.12 18:14:28)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code aefea8f9adf9aeb9a8aabff5fda8afa9aaa8f8a9ac)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(9)(10)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197123)
	)
	(_model . arh 4 -1)
)
I 000044 55 3504          1526138142306 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526138142307 2018.05.12 18:15:42)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code bbbcbcefbfecbbacbdbfaae0e8bdbabcbfbdedbcb9)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int num -2 0 65(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 56(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 63(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(9)(10)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197123)
	)
	(_model . arh 4 -1)
)
I 000044 55 3706          1526138566953 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526138567107 2018.05.12 18:22:47)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 17181410464017001112064c441116101311411015)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int num -2 0 64(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 65(_array -1((_dto i 2 i 0)))))
		(_var(_int var_address 11 0 65(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 66(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 66(_prcs 1(_string \"000"\))))
		(_prcs
			(are_bani(_arch 0 0 55(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 62(_prcs(_simple)(_trgt(7)(9)(4)(5))(_sens(9)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197123)
	)
	(_model . arh 4 -1)
)
I 000044 55 3723          1526138616115 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526138616116 2018.05.12 18:23:36)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 7f7d2a7e7f287f68797a6e242c797e787b7929787d)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int num -2 0 64(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 65(_array -1((_dto i 2 i 0)))))
		(_var(_int var_address 11 0 65(_prcs 1(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 66(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 66(_prcs 1(_string \"000"\))))
		(_prcs
			(are_bani(_arch 0 0 55(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 62(_prcs(_simple)(_trgt(7)(9)(4)(5))(_sens(9)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197123)
	)
	(_model . arh 4 -1)
)
I 000044 55 3723          1526138737618 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526138737619 2018.05.12 18:25:37)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 1b1f491c1f4c1b0c1e4b0a40481d1a1c1f1d4d1c19)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int num -2 0 64(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 65(_array -1((_dto i 2 i 0)))))
		(_var(_int var_address 11 0 65(_prcs 1(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 66(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 66(_prcs 1(_string \"000"\))))
		(_prcs
			(are_bani(_arch 0 0 55(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 62(_prcs(_simple)(_trgt(7)(9)(4)(5))(_sens(9)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000050 55 1143          1526138779836 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526138780031 2018.05.12 18:26:20)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code d1848383d58687c785d1c48bd5d7d2d7d4d6d3d7d5)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526138780414 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526138780415 2018.05.12 18:26:20)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 580b5a5b530e0e4e595f4d025c5f5b5e5b5f5a5e5d)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526138780430 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526138780431 2018.05.12 18:26:20)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 580b5a5a550f584f5a0b4d025d5f5b5f5d5e0c5f5b)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526138780598 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526138780599 2018.05.12 18:26:20)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 04570602095305115004165e50020502000304020d)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526138780604 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526138780605 2018.05.12 18:26:20)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 1340111443454204124157494b1546141614101413)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526138780610 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526138780611 2018.05.12 18:26:20)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 1341121411454505151155494b1517151015121411)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1398          1526138781170 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526138781171 2018.05.12 18:26:21)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 46141644451146531240541c164012431040444047)
	(_ent
		(_time 1526033712781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526138781181 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526138781182 2018.05.12 18:26:21)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 56040655550156430203440c065002530051555000)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526138781475 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526138781476 2018.05.12 18:26:21)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 6f3d6e6f3c393b786d6f2a353b686d696a696b696a)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 3723          1526138781666 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526138781667 2018.05.12 18:26:21)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 2a782f2e2d7d2a3d2f7a3b71792c2b2d2e2c7c2d28)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int num -2 0 64(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 65(_array -1((_dto i 2 i 0)))))
		(_var(_int var_address 11 0 65(_prcs 1(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 66(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 12 0 66(_prcs 1(_string \"000"\))))
		(_prcs
			(are_bani(_arch 0 0 55(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 62(_prcs(_simple)(_trgt(4)(5)(7)(9))(_sens(0)(1)(2)(3)(9))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 1444          1526138929732 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 13))
	(_version vde)
	(_time 1526138929733 2018.05.12 18:28:49)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 989fc49795cf988dcc9a8ac2c89ecc9dce9e9a9e99)
	(_ent
		(_time 1526138929730)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 14(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 15(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(5)(6)(2))(_sens(0)(1)(3))(_mon)(_read(5)(6)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 1444          1526139179854 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 13))
	(_version vde)
	(_time 1526139179855 2018.05.12 18:32:59)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 96c5cb9995c19683c29484ccc690c293c090949097)
	(_ent
		(_time 1526138929729)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 14(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 15(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(5)(6)(2))(_sens(0)(1)(3)(4))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 3736          1526139442981 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526139442982 2018.05.12 18:37:22)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 6b383c6b6f3c6b7c6d6f7a30386d6a6c6f6d3d6c69)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
				(_port(_int enable -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 55(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((enable)(cash_enable))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 38(_arch(_uni))))
		(_sig(_int cash_enable -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 50(_arch(_uni(_code 3)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int num -2 0 66(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 11 0 67(_prcs 1(_string \"000"\))))
		(_prcs
			(are_bani(_arch 0 0 57(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 64(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(10)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 41(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3736          1526139492432 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526139492433 2018.05.12 18:38:12)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 98cfce97c6cf988f9e9f89c3cb9e999f9c9ece9f9a)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
				(_port(_int enable -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 55(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((enable)(cash_enable))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 38(_arch(_uni))))
		(_sig(_int cash_enable -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 50(_arch(_uni(_code 3)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int num -2 0 66(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67(_array -1((_dto i 2 i 0)))))
		(_var(_int reg_addr 11 0 67(_prcs 1(_string \"000"\))))
		(_prcs
			(are_bani(_arch 0 0 57(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 64(_prcs(_simple)(_trgt(7)(9)(10)(4)(5))(_sens(10)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 41(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3663          1526139983100 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526139983101 2018.05.12 18:46:23)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 484c194a161f485f4e4e59131b4e494f4c4e1e4f4a)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
				(_port(_int enable -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 55(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((enable)(cash_enable))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 38(_arch(_uni))))
		(_sig(_int cash_enable -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 50(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 51(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int num -2 0 66(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 57(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 64(_prcs(_simple)(_trgt(7)(9)(10)(11)(4)(5))(_sens(10)(0)(1)(2)(3))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int make_number 2 0 41(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3663          1526140024945 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526140024946 2018.05.12 18:47:04)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code bce9eae8b9ebbcabbabaade7efbabdbbb8baeabbbe)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
				(_port(_int enable -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 55(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((enable)(cash_enable))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 38(_arch(_uni))))
		(_sig(_int cash_enable -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 50(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 51(_arch(_uni(_string \"000"\)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int num -2 0 66(_prcs 1)))
		(_prcs
			(are_bani(_arch 0 0 57(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon)(_read(6)))))
			(avem_bani(_arch 1 0 64(_prcs(_simple)(_trgt(7)(9)(10)(11)(4)(5))(_sens(10)(11)(0)(1)(2)(3))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int make_number 2 0 41(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 1398          1526140299844 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526140299845 2018.05.12 18:51:39)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 8680d28885d18693d28094dcd680d283d080848087)
	(_ent
		(_time 1526140299842)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 3230          1526140302850 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526140302851 2018.05.12 18:51:42)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 4e481e4c4d194e594d4b5f151d484f494a4818494c)
	(_ent
		(_time 1526136183139)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni))))
		(_sig(_int cash_enable -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni(_code 1)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_subprogram
			(_int make_number 0 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 2 -1)
)
I 000044 55 3293          1526143509253 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143509254 2018.05.12 19:45:09)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 44144e4616134453474b551f174245434042124346)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 3293          1526143513522 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143513523 2018.05.12 19:45:13)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code fef8f4aefda9fee9fdf1efa5adf8fff9faf8a8f9fc)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 3310          1526143560461 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143560462 2018.05.12 19:46:00)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 57025554060057405458460c045156505351015055)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 3310          1526143565812 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143565813 2018.05.12 19:46:05)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 37653232666037203438266c643136303331613035)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 53(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000050 55 1143          1526143617139 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526143617140 2018.05.12 19:46:57)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code b7b8e6e3b5e0e1a1e3b7a2edb3b1b4b1b2b0b5b1b3)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526143617149 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526143617150 2018.05.12 19:46:57)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code c7c99192c39191d1c6c0d29dc3c0c4c1c4c0c5c1c2)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526143617156 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526143617157 2018.05.12 19:46:57)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code c7c99193c590c7d0c594d29dc2c0c4c0c2c193c0c4)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526143617162 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526143617163 2018.05.12 19:46:57)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code d6d88384d981d7c382d6c48c82d0d7d0d2d1d6d0df)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526143617169 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526143617170 2018.05.12 19:46:57)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code d6d88384838087c1d784928c8ed083d1d3d1d5d1d6)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526143617176 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526143617177 2018.05.12 19:46:57)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code d6d98084d18080c0d0d4908c8ed0d2d0d5d0d7d1d4)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1398          1526143617182 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526143617183 2018.05.12 19:46:57)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code e6e9e7b5e5b1e6f3b2e0f4bcb6e0b2e3b0e0e4e0e7)
	(_ent
		(_time 1526140299841)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526143617188 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526143617189 2018.05.12 19:46:57)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code e6e9e7b5e5b1e6f3b2b3f4bcb6e0b2e3b0e1e5e0b0)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526143617195 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526143617196 2018.05.12 19:46:57)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code f6f9a7a6f5a0a2e1f4f6b3aca2f1f4f0f3f0f2f0f3)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 2764          1526143617203 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143617204 2018.05.12 19:46:57)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code f6f9a0a6a6a1f6e1f5f9e7ada5f0f7f1f2f0a0f1f4)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000050 55 1143          1526143622766 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526143622812 2018.05.12 19:47:02)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code df8bdf8d8c8889c98bdfca85dbd9dcd9dad8ddd9db)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526143622864 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526143622865 2018.05.12 19:47:02)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 1d481b1a4a4b4b0b1c1a0847191a1e1b1e1a1f1b18)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526143622878 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526143622879 2018.05.12 19:47:02)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 1d481b1b4c4a1d0a1f4e0847181a1e1a181b491a1e)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526143622922 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526143622923 2018.05.12 19:47:02)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 4c19494e161b4d59184c5e16184a4d4a484b4c4a45)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526143622929 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526143622930 2018.05.12 19:47:02)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 5c09595f5c0a0d4b5d0e1806045a095b595b5f5b5c)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526143622937 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526143622938 2018.05.12 19:47:02)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 5c085a5f0e0a0a4a5a5e1a06045a585a5f5a5d5b5e)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1398          1526143622947 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526143622948 2018.05.12 19:47:02)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 6c383d6c3a3b6c79386a7e363c6a38693a6a6e6a6d)
	(_ent
		(_time 1526140299841)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526143622955 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526143622956 2018.05.12 19:47:02)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 6c383d6c3a3b6c7938397e363c6a38693a6b6f6a3a)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_dto i 15 i 0)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526143622965 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526143622966 2018.05.12 19:47:02)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 7b2f7a7a2c2d2f6c797b3e212f7c797d7e7d7f7d7e)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 2764          1526143622978 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143622979 2018.05.12 19:47:02)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 8bdf8d858fdc8b9c88849ad0d88d8a8c8f8ddd8c89)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2764          1526143630966 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143630967 2018.05.12 19:47:10)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code bbe9bcefbfecbbacb8b4aae0e8bdbabcbfbdedbcb9)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2764          1526143743084 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143743085 2018.05.12 19:49:03)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b8b6eaece6efb8afbbb7a9e3ebbeb9bfbcbeeebfba)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2764          1526143782294 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143782295 2018.05.12 19:49:42)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code dbdfdb89df8cdbccd8d4ca8088dddadcdfdd8ddcd9)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2764          1526143838127 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143838128 2018.05.12 19:50:38)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code efbfb8bcefb8eff8ece0feb4bce9eee8ebe9b9e8ed)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2786          1526143923712 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526143923713 2018.05.12 19:52:03)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 494b194b161e495e4a4658121a4f484e4d4f1f4e4b)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000057 55 1880          1526143990842 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526143990843 2018.05.12 19:53:10)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 7e7d287f2e297e6b2a2b6c242e782a7b28797d7828)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000044 55 2876          1526144065479 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144065480 2018.05.12 19:54:25)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 0f0e0a090f580f180c5a1e545c090e080b0959080d)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2880          1526144112706 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144112707 2018.05.12 19:55:12)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 8286d48cd6d5829581d793d9d18483858684d48580)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2880          1526144146401 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144146402 2018.05.12 19:55:46)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 297d282d767e293e2a7c38727a2f282e2d2f7f2e2b)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2880          1526144149854 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144149855 2018.05.12 19:55:49)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code a6f2f3f1f6f1a6b1a5f3b7fdf5a0a7a1a2a0f0a1a4)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2880          1526144353551 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144353552 2018.05.12 19:59:13)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 5d0f0c5e5f0a5d4a5e084c060e5b5c5a595b0b5a5f)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2880          1526144397179 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144397180 2018.05.12 19:59:57)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code c6c8c0939691c6d1c593d79d95c0c7c1c2c090c1c4)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000057 55 1880          1526144503468 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526144503469 2018.05.12 20:01:43)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code efebbfbcbcb8effabbbafdb5bfe9bbeab9e8ece9b9)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0000001000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000044 55 2880          1526144643152 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144643153 2018.05.12 20:04:03)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 97959298c6c0978094c286ccc49196909391c19095)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2880          1526144710724 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144710725 2018.05.12 20:05:10)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 9193c79ec6c6918692c480cac29790969597c79693)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000057 55 1880          1526144742582 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526144742583 2018.05.12 20:05:42)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code f5a0f0a5f5a2f5e0a1a0e7afa5f3a1f0a3f2f6f3a3)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0000000000110000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000044 55 2910          1526144806880 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144806881 2018.05.12 20:06:46)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 2d7828292f7a2d3a2e783c767e2b2c2a292b7b2a2f)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2910          1526144810318 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144810319 2018.05.12 20:06:50)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 9bc99b949fcc9b8c98ce8ac0c89d9a9c9f9dcd9c99)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(3)(11)(12))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2959          1526144866561 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144866562 2018.05.12 20:07:46)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 45121047161245524616541e164344424143134247)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(13)(3))(_sens(0)(1)(2))(_mon)(_read(5)(13)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2959          1526144868170 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144868171 2018.05.12 20:07:48)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 8eda88808dd98e998ddd9fd5dd888f898a88d8898c)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(13)(3))(_sens(0)(1)(2))(_mon)(_read(5)(13)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2955          1526144893013 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144893014 2018.05.12 20:08:13)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 9a9d9f959dcd9a8d99c98bc1c99c9b9d9e9ccc9d98)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(13)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2955          1526144895754 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144895755 2018.05.12 20:08:15)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 484c4a4a161f485f4b1b59131b4e494f4c4e1e4f4a)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(13)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2951          1526144997928 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526144997929 2018.05.12 20:09:57)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 74207775262374637727652f277275737072227376)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2951          1526145001097 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526145001098 2018.05.12 20:10:01)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code c89c989d969fc8dfcb9bd9939bcec9cfccce9ecfca)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2985          1526145154602 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526145154603 2018.05.12 20:12:34)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 74737375262374637726652f277275737072227376)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni(_string \"0000000000110000"\)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)(13)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2985          1526145157930 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526145157931 2018.05.12 20:12:37)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 74707675262374637726652f277275737072227376)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni(_string \"0000000000110000"\)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(3))(_sens(0)(1)(2))(_mon)(_read(5)(13)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2989          1526145196623 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526145196624 2018.05.12 20:13:16)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 93c7989cc6c4938490c082c8c09592949795c59491)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni(_string \"0000000000100000"\)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(13)(3))(_sens(0)(1)(2))(_mon)(_read(5)(13)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000057 55 1880          1526145959635 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526145959636 2018.05.12 20:25:59)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 1b181b1c4c4c1b0e4f4e09414b1d4f1e4d1c181d4d)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000044 55 2989          1526145962850 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526145962851 2018.05.12 20:26:02)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code aeaea4f9adf9aeb9adfdbff5fda8afa9aaa8f8a9ac)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni(_string \"0000000000100000"\)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(13)(3))(_sens(0)(1)(2))(_mon)(_read(5)(13)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2989          1526146097866 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526146097867 2018.05.12 20:28:17)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 15141f12464215021646044e461314121113431217)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test1 -2 0 50(_arch(_uni))))
		(_sig(_int test2 -2 0 50(_arch(_uni))))
		(_sig(_int temp 6 0 51(_arch(_uni(_string \"0000000000100000"\)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(12)(13)(3))(_sens(0)(1)(2))(_mon)(_read(5)(13)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2944          1526146305182 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526146305183 2018.05.12 20:31:45)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code e6b1e7b5b6b1e6f1e5b3f7bdb5e0e7e1e2e0b0e1e4)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int temp 6 0 51(_arch(_uni(_string \"0000000000100000"\)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(3))(_sens(0)(1)(2))(_mon)(_read(5)(11)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2944          1526146328693 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526146328694 2018.05.12 20:32:08)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code c29294979695c2d5c197d39991c4c3c5c6c494c5c0)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int temp 6 0 51(_arch(_uni(_string \"0000000000100000"\)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(3))(_sens(0)(1)(2))(_mon)(_read(5)(11)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000044 55 2944          1526146334093 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526146334094 2018.05.12 20:32:14)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code d0d7d0828687d0c7d385c18b83d6d1d7d4d686d7d2)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int temp 6 0 51(_arch(_uni(_string \"0000000000100000"\)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11)(3))(_sens(0)(1)(2))(_mon)(_read(5)(11)))))
		)
		(_subprogram
			(_int make_number 1 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 3 -1)
)
I 000050 55 1143          1526147475589 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526147475676 2018.05.12 20:51:15)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 49481b4b451e1f5f1d495c134d4f4a4f4c4e4b4f4d)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526147477953 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526147477954 2018.05.12 20:51:17)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 040b0f02035252120503115e000307020703060201)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526147478018 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526147478019 2018.05.12 20:51:18)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 424d49414515425540115718474541454744164541)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526147478062 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526147478063 2018.05.12 20:51:18)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 717e7970792670642571632b257770777576717778)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526147478345 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526147478346 2018.05.12 20:51:18)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 8a85838488dcdb9d8bd8ced0d28cdf8d8f8d898d8a)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526147478385 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526147478386 2018.05.12 20:51:18)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code b9b7b3edb1efefafbfbbffe3e1bfbdbfbabfb8bebb)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1398          1526147478424 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526147478425 2018.05.12 20:51:18)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code d8d6858ad58fd8cd8cdeca8288de8cdd8ededaded9)
	(_ent
		(_time 1526140299841)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526147478503 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526147478504 2018.05.12 20:51:18)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 26282322257126337273347c762072237021252070)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526147478567 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526147478568 2018.05.12 20:51:18)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 757b2074752321627775302f217277737073717370)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 2952          1526147478650 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526147478651 2018.05.12 20:51:18)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code c3cd91969694c3d4c797d29890c5c2c4c7c595c4c1)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 62(_prcs(_simple)(_trgt(3)(4)(6)(10))(_sens(0)(1)(10))(_read(9)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 2952          1526147481749 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526147481750 2018.05.12 20:51:21)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code d8d7dd8a868fd8cfdc8cc9838bded9dfdcde8edfda)
	(_ent
		(_time 1526143488712)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 2))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 62(_prcs(_simple)(_trgt(6)(10)(3)(4))(_sens(10)(0)(1))(_read(9)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 2952          1526147561898 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526147561899 2018.05.12 20:52:41)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code f5a0a0a5a6a2f5e2f1a1e4aea6f3f4f2f1f3a3f2f7)
	(_ent
		(_time 1526147561896)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 62(_prcs(_simple)(_trgt(6)(10)(3)(4))(_sens(10)(0)(1))(_read(9)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3000          1526147741463 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526147741464 2018.05.12 20:55:41)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 5f51085c5f085f485b0d4e040c595e585b5909585d)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni(_code 3)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 63(_prcs 1((i 2)))))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 62(_prcs(_simple)(_trgt(6)(10)(3)(4))(_sens(10)(0)(1))(_read(9)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3122          1526148160589 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148160590 2018.05.12 21:02:40)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 94c4959bc6c39483929285cfc79295939092c29396)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 52(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int cash_enable -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 48(_arch(_uni))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 63(_prcs 1((i 2)))))
		(_var(_int coin -2 0 64(_prcs 1)))
		(_var(_int coinCount -2 0 65(_prcs 1)))
		(_var(_int temp -2 0 66(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 55(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 62(_prcs(_simple)(_trgt(6)(9)(10)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3064          1526148292001 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148292002 2018.05.12 21:04:52)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code e2b2e2b1b6b5e2f5e7b2f3b9b1e4e3e5e6e4b4e5e0)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3610          1526148304454 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148304455 2018.05.12 21:05:04)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 888c8f86d6df889f8dd899d3db8e898f8c8ede8f8a)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3610          1526148357110 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148357111 2018.05.12 21:05:57)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 3868393d666f382f3d6829636b3e393f3c3e6e3f3a)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3617          1526148499975 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148499976 2018.05.12 21:08:19)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 535750500604534456034208005552545755055451)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3617          1526148503263 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148503264 2018.05.12 21:08:23)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 24207320767324332174357f772225232022722326)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3617          1526148514091 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148514092 2018.05.12 21:08:34)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 70737471262770677520612b237671777476267772)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3617          1526148592784 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148592785 2018.05.12 21:09:52)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code d0de82828687d0c7d6d6c18b83d6d1d7d4d686d7d2)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3617          1526148593983 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148593984 2018.05.12 21:09:53)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 838dd68dd6d48394858592d8d08582848785d58481)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3614          1526148672953 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148672954 2018.05.12 21:11:12)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code fca9fcacf9abfcebfafaeda7affafdfbf8faaafbfe)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3614          1526148677263 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148677264 2018.05.12 21:11:17)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code d486d3868683d4c3d2d2c58f87d2d5d3d0d282d3d6)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 1401          1526148697040 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526148697041 2018.05.12 21:11:37)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 191d4f1e154e190c4d1f0b43491f4d1c4f1f1b1f18)
	(_ent
		(_time 1526140299841)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4(0))(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 3666          1526148842793 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148842794 2018.05.12 21:14:02)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 6f6c3e6f6f386f78696b7e343c696e686b6939686d)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_var(_int intValid -1 0 66(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3666          1526148977592 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526148977593 2018.05.12 21:16:17)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code fcfcf6acf9abfcebfaf8eda7affafdfbf8faaafbfe)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 51(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 52(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 47(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 62(_prcs 1((i 2)))))
		(_var(_int coin -2 0 63(_prcs 1)))
		(_var(_int coinCount -2 0 64(_prcs 1)))
		(_var(_int temp -2 0 65(_prcs 1)))
		(_var(_int intValid -1 0 66(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 54(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 61(_prcs(_simple)(_trgt(6)(8)(9)(3)(4))(_sens(9)(0)(1))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int make_number 2 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 1442          1526149337902 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 13))
	(_version vde)
	(_time 1526149337903 2018.05.12 21:22:17)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 75262874752275602171672f257321702373777374)
	(_ent
		(_time 1526149337900)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_port(_int wtf -2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 14(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 15(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(2)(4)(5)(6))(_sens(0)(1)(3))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 3792          1526149366334 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526149366335 2018.05.12 21:22:46)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 8a8981848ddd8a9d8c889bd1d98c8b8d8e8cdc8d88)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 64(_prcs 1((i 2)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int coinCount -2 0 66(_prcs 1)))
		(_var(_int temp -2 0 67(_prcs 1)))
		(_var(_int intValid -1 0 68(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 63(_prcs(_simple)(_trgt(6)(9)(10)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3792          1526149369876 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526149369877 2018.05.12 21:22:49)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 55555056060255425357440e065354525153035257)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 64(_prcs 1((i 2)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int coinCount -2 0 66(_prcs 1)))
		(_var(_int temp -2 0 67(_prcs 1)))
		(_var(_int intValid -1 0 68(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 63(_prcs(_simple)(_trgt(6)(9)(10)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3792          1526149374488 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526149374489 2018.05.12 21:22:54)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 66676d66363166716064773d356067616260306164)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 64(_prcs 1((i 2)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int coinCount -2 0 66(_prcs 1)))
		(_var(_int temp -2 0 67(_prcs 1)))
		(_var(_int intValid -1 0 68(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 63(_prcs(_simple)(_trgt(6)(9)(10)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 1449          1526149438794 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 13))
	(_version vde)
	(_time 1526149438795 2018.05.12 21:23:58)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 8f8ed881dcd88f9adb8b9dd5df89db8ad9898d898e)
	(_ent
		(_time 1526149337899)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_port(_int wtf -2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 14(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 15(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 20(_arch(_uni((i 0))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(5)(6)(2)(4))(_sens(0)(1)(3))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 3792          1526149442275 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526149442276 2018.05.12 21:24:02)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 2c222e28297b2c3b2a2e3d777f2a2d2b282a7a2b2e)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 64(_prcs 1((i 2)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int coinCount -2 0 66(_prcs 1)))
		(_var(_int temp -2 0 67(_prcs 1)))
		(_var(_int intValid -1 0 68(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 63(_prcs(_simple)(_trgt(6)(9)(10)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3792          1526149784493 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526149784494 2018.05.12 21:29:44)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code f6a2fca6a6a1f6e1f0f4e7ada5f0f7f1f2f0a0f1f4)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 64(_prcs 1((i 2)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int coinCount -2 0 66(_prcs 1)))
		(_var(_int temp -2 0 67(_prcs 1)))
		(_var(_int intValid -1 0 68(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 63(_prcs(_simple)(_trgt(6)(9)(10)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 1449          1526149959771 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 13))
	(_version vde)
	(_time 1526149959772 2018.05.12 21:32:39)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code a8a8faffa5ffa8bdfcacbaf2f8aefcadfeaeaaaea9)
	(_ent
		(_time 1526149337899)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_port(_int wtf -2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 14(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 15(_arch(_uni(((_string \"00000000"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 20(_arch(_uni((i 0))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(5)(6)(2)(4))(_sens(0)(1)(3))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 3792          1526149968236 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526149968237 2018.05.12 21:32:48)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code ada3a9faaffaadbaabafbcf6feabacaaa9abfbaaaf)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 53(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 54(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_var(_int intDone -1 0 64(_prcs 1((i 2)))))
		(_var(_int coin -2 0 65(_prcs 1)))
		(_var(_int coinCount -2 0 66(_prcs 1)))
		(_var(_int temp -2 0 67(_prcs 1)))
		(_var(_int intValid -1 0 68(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 56(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 63(_prcs(_simple)(_trgt(6)(9)(10)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 1449          1526150094458 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 13))
	(_version vde)
	(_time 1526150094459 2018.05.12 21:34:54)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code b8b9e8ecb5efb8adecbcaae2e8beecbdeebebabeb9)
	(_ent
		(_time 1526149337899)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_port(_int wtf -2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 14(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 15(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 20(_arch(_uni((i 0))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(5)(6)(2)(4))(_sens(0)(1)(3))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 3845          1526150293350 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526150293351 2018.05.12 21:38:13)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b2b3e5e6e6e5b2a5b4b3a3e9e1b4b3b5b6b4e4b5b0)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 1((i 2)))))
		(_var(_int coin -2 0 67(_prcs 1)))
		(_var(_int coinCount -2 0 68(_prcs 1)))
		(_var(_int temp -2 0 69(_prcs 1)))
		(_var(_int intValid -1 0 70(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 58(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3845          1526150310005 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526150310006 2018.05.12 21:38:30)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code c29694979695c2d5c4c3d39991c4c3c5c6c494c5c0)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 1((i 2)))))
		(_var(_int coin -2 0 67(_prcs 1)))
		(_var(_int coinCount -2 0 68(_prcs 1)))
		(_var(_int temp -2 0 69(_prcs 1)))
		(_var(_int intValid -1 0 70(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 58(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3845          1526150357494 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526150357495 2018.05.12 21:39:17)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 3e3f353b3d693e29383f2f656d383f393a3868393c)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 1((i 2)))))
		(_var(_int coin -2 0 67(_prcs 1)))
		(_var(_int coinCount -2 0 68(_prcs 1)))
		(_var(_int temp -2 0 69(_prcs 1)))
		(_var(_int intValid -1 0 70(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 58(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3845          1526150436458 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526150436459 2018.05.12 21:40:36)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b7e0e7e3e6e0b7a0b1b6a6ece4b1b6b0b3b1e1b0b5)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 1((i 2)))))
		(_var(_int coin -2 0 67(_prcs 1)))
		(_var(_int coinCount -2 0 68(_prcs 1)))
		(_var(_int temp -2 0 69(_prcs 1)))
		(_var(_int intValid -1 0 70(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 58(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3845          1526150606875 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526150606876 2018.05.12 21:43:26)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 5d5f585e5f0a5d4a5b534c060e5b5c5a595b0b5a5f)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 1((i 2)))))
		(_var(_int coin -2 0 67(_prcs 1)))
		(_var(_int coinCount -2 0 68(_prcs 1)))
		(_var(_int temp -2 0 69(_prcs 1)))
		(_var(_int intValid -1 0 70(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 58(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3845          1526150787751 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526150787752 2018.05.12 21:46:27)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code e8eee3bbb6bfe8ffeee6f9b3bbeee9efeceebeefea)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 1((i 2)))))
		(_var(_int coin -2 0 67(_prcs 1)))
		(_var(_int coinCount -2 0 68(_prcs 1)))
		(_var(_int temp -2 0 69(_prcs 1)))
		(_var(_int intValid -1 0 70(_prcs 1((i 3)))))
		(_prcs
			(sarac(_arch 0 0 58(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 2 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3761          1526150899798 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526150899799 2018.05.12 21:48:19)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 97c3c198c6c09780919986ccc49196909391c19095)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 2 -1)
)
I 000044 55 3761          1526150905932 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526150905933 2018.05.12 21:48:25)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 94c6919bc6c39483929a85cfc79295939092c29396)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 2 -1)
)
I 000044 55 3763          1526151462292 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526151462293 2018.05.12 21:57:42)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code dbd8db89df8cdbccdddaca8088dddadcdfdd8ddcd9)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3763          1526151464463 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526151464464 2018.05.12 21:57:44)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 57540754060057405156460c045156505351015055)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3763          1526151502849 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526151502850 2018.05.12 21:58:22)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 4e1e4f4c4d194e59484e5f151d484f494a4818494c)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 1452          1526151696009 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 13))
	(_version vde)
	(_time 1526151696010 2018.05.12 22:01:36)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code d2818280d585d2c786d6c08882d486d784d4d0d4d3)
	(_ent
		(_time 1526149337899)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_port(_int wtf -2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 14(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 15(_arch(_uni(((_string \"00000000"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"00000000"\)))))))
		(_sig(_int Addr -2 0 20(_arch(_uni((i 0))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(5)(6)(2)(4))(_sens(0)(1)(3))(_mon)(_read(5(0))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 3763          1526151698452 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526151698453 2018.05.12 22:01:38)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 580b0e5b060f584f5e5849030b5e595f5c5e0e5f5a)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int intSum -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3804          1526151887158 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526151887159 2018.05.12 22:04:47)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 77222276262077607176662c247176707371217075)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_var(_int intSum -2 0 71(_prcs 0(_code 3))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3807          1526151915226 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526151915227 2018.05.12 22:05:15)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 2520722176722532232b347e762324222123732227)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_var(_int intSum -2 0 71(_prcs 0(_code 3))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 4 -1)
)
I 000044 55 3808          1526152015230 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526152015231 2018.05.12 22:06:55)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code c590c5909692c5d2c3cbd49e96c3c4c2c1c393c2c7)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_var(_int intSum -2 0 71(_prcs 0((i 1920)))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3808          1526152016782 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526152016783 2018.05.12 22:06:56)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code d085da828687d0c7d6dec18b83d6d1d7d4d686d7d2)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_var(_int intDone -1 0 66(_prcs 0((i 2)))))
		(_var(_int coin -2 0 67(_prcs 0)))
		(_var(_int coinCount -2 0 68(_prcs 0)))
		(_var(_int temp -2 0 69(_prcs 0)))
		(_var(_int intValid -1 0 70(_prcs 0((i 3)))))
		(_var(_int intSum -2 0 71(_prcs 0((i 1920)))))
		(_prcs
			(avem_bancnote(_arch 0 0 65(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 3910          1526152419314 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526152419315 2018.05.12 22:13:39)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 3360653666643324353c2268603532343735653431)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 2)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 0((i 2)))))
		(_var(_int coin -2 0 68(_prcs 0)))
		(_var(_int coinCount -2 0 69(_prcs 0)))
		(_var(_int temp -2 0 70(_prcs 0)))
		(_var(_int intValid -1 0 71(_prcs 0((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 0((i 1920)))))
		(_prcs
			(avem_bancnote(_arch 0 0 66(_prcs(_simple)(_trgt(6)(9)(10)(11)(3)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int make_number 1 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 3 -1)
)
I 000044 55 4062          1526152618096 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526152618097 2018.05.12 22:16:58)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b0e0b5e4e6e7b0a7b6e5a1ebe3b6b1b7b4b6e6b7b2)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(6)(9)(10)(11)(13)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
			(line__111(_arch 2 0 111(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4062          1526152626335 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526152626336 2018.05.12 22:17:06)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code eaedefb9edbdeafdecbffbb1b9ecebedeeecbcede8)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(6)(9)(10)(11)(13)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
			(line__111(_arch 2 0 111(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 1449          1526152692273 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 13))
	(_version vde)
	(_time 1526152692274 2018.05.12 22:18:12)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 7c7b207d2a2b7c6928786e262c7a28792a7a7e7a7d)
	(_ent
		(_time 1526149337899)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_port(_int wtf -2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 14(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 15(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 20(_arch(_uni((i 0))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(5)(6)(2)(4))(_sens(0)(1)(3))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000044 55 4062          1526152697632 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526152697633 2018.05.12 22:18:17)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 6b6f3c6b6f3c6b7c6d3e7a30386d6a6c6f6d3d6c69)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(6)(9)(10)(11)(13)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
			(line__111(_arch 2 0 111(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4062          1526158389095 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526158389096 2018.05.12 23:53:09)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code a8aeaefff6ffa8bfaefdb9f3fbaea9afacaefeafaa)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int wtf -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
			((wtf)(ceplm))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(wtf))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int ceplm -2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(6)(9)(10)(11)(13)(4))(_sens(10)(0)(1))(_mon)(_read(7)))))
			(line__111(_arch 2 0 111(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 3956          1526158703523 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526158703524 2018.05.12 23:58:23)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code eebcecbdedb9eef9e8b9ffb5bde8efe9eae8b8e9ec)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 55(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
				((wtf)(_open))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 47(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 50(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 50(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 65(_prcs 1((i 2)))))
		(_var(_int coin -2 0 66(_prcs 1)))
		(_var(_int coinCount -2 0 67(_prcs 1)))
		(_var(_int temp -2 0 68(_prcs 1)))
		(_var(_int intValid -1 0 69(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 70(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 64(_prcs(_simple)(_trgt(6)(8)(9)(10)(12)(4))(_sens(9)(0)(1))(_mon)(_read(7)))))
			(line__109(_arch 2 0 109(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000050 55 1143          1526159547612 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526159547613 2018.05.13 00:12:27)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 1c481b1b4a4b4a0a481c0946181a1f1a191b1e1a18)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526159547670 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526159547671 2018.05.13 00:12:27)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 5a0f5a59080c0c4c5b5d4f005e5d595c595d585c5f)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526159547681 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526159547682 2018.05.13 00:12:27)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 6a3f6a6b3e3d6a7d68397f306f6d696d6f6c3e6d69)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526159547701 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526159547702 2018.05.13 00:12:27)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 7a2f797b222d7b6f2e7a68202e7c7b7c7e7d7a7c73)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526159547728 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526159547729 2018.05.13 00:12:27)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 99cc9a96c3cfc88e98cbddc3c19fcc9e9c9e9a9e99)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526159547747 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526159547748 2018.05.13 00:12:27)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code a8fca8ffa1fefebeaeaaeef2f0aeacaeabaea9afaa)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000057 55 1880          1526159547771 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526159547772 2018.05.13 00:12:27)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code b8ecefecb5efb8adecedaae2e8beecbdeebfbbbeee)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526159547801 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526159547802 2018.05.13 00:12:27)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code d783d085d58183c0d5d7928d83d0d5d1d2d1d3d1d2)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 3936          1526159547920 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526159547921 2018.05.13 00:12:27)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 54005357060354435203450f075255535052025356)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 55(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 47(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 50(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 50(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 65(_prcs 1((i 2)))))
		(_var(_int coin -2 0 66(_prcs 1)))
		(_var(_int coinCount -2 0 67(_prcs 1)))
		(_var(_int temp -2 0 68(_prcs 1)))
		(_var(_int intValid -1 0 69(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 70(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 64(_prcs(_simple)(_trgt(4)(6)(8)(9)(10)(12))(_sens(0)(1)(9))(_mon)(_read(7)))))
			(line__109(_arch 2 0 109(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000050 55 1143          1526159553836 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526159553837 2018.05.13 00:12:33)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 76232077752120602276632c727075707371747072)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526159553844 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526159553845 2018.05.13 00:12:33)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 76222777732020607771632c727175707571747073)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526159553850 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526159553851 2018.05.13 00:12:33)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 76222776752176617425632c737175717370227175)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1068          1526159553856 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526159553857 2018.05.13 00:12:33)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 86d2d48889d18793d28694dcd2808780828186808f)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526159553862 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526159553863 2018.05.13 00:12:33)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 86d2d488d3d0d79187d4c2dcde80d3818381858186)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526159553869 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526159553870 2018.05.13 00:12:33)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 95c0c49a91c3c3839397d3cfcd9391939693949297)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1405          1526159553875 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526159553876 2018.05.13 00:12:33)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 95c0939a95c29580c19387cfc593c190c393979394)
	(_ent
		(_time 1526159547750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526159553882 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526159553883 2018.05.13 00:12:33)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 95c0939a95c29580c1c087cfc593c190c3929693c3)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526159553889 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526159553890 2018.05.13 00:12:33)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code a5f0f3f2a5f3f1b2a7a5e0fff1a2a7a3a0a3a1a3a0)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 3936          1526159553897 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526159553898 2018.05.13 00:12:33)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code a5f0f4f2f6f2a5b2a3f2b4fef6a3a4a2a1a3f3a2a7)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 55(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 47(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 50(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 50(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 65(_prcs 1((i 2)))))
		(_var(_int coin -2 0 66(_prcs 1)))
		(_var(_int coinCount -2 0 67(_prcs 1)))
		(_var(_int temp -2 0 68(_prcs 1)))
		(_var(_int intValid -1 0 69(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 70(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 64(_prcs(_simple)(_trgt(4)(6)(8)(9)(10)(12))(_sens(0)(1)(9))(_mon)(_read(7)))))
			(line__109(_arch 2 0 109(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000050 55 1068          1526166149481 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526166149482 2018.05.13 02:02:29)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code cacb9e9f929dcbdf9ecad8909ecccbcccecdcaccc3)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1068          1526166175880 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526166175881 2018.05.13 02:02:55)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code e1b2e5b2e9b6e0f4b5e1f3bbb5e7e0e7e5e6e1e7e8)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1068          1526166378674 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 18))
	(_version vde)
	(_time 1526166378675 2018.05.13 02:06:18)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 0e5c5a0852590f1b5a0e1c545a080f080a090e0807)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1068          1526166444486 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 18))
	(_version vde)
	(_time 1526166444487 2018.05.13 02:07:24)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 22707726297523377622307876242324262522242b)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1068          1526166565715 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 18))
	(_version vde)
	(_time 1526166565716 2018.05.13 02:09:25)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code b5e1b2e1b9e2b4a0e1b5a7efe1b3b4b3b1b2b5b3bc)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1061          1526169305915 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 18))
	(_version vde)
	(_time 1526169305916 2018.05.13 02:55:05)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 909e979f99c79185c49082cac49691969497909699)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000044 55 4643          1526170938044 arh
(_unit VHDL(extragere 0 5(arh 0 16))
	(_version vde)
	(_time 1526170938045 2018.05.13 03:22:18)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 1d1c4e1b414b4d0a191e0c474b1b181a1f1b181b18)
	(_ent
		(_time 1526170842920)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 19(_ent (_in))))
				(_port(_int DATAIN 2 0 20(_ent (_in))))
				(_port(_int DATAOUT 2 0 21(_ent (_out))))
				(_port(_int WE -1 0 22(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 26(_ent (_in))))
				(_port(_int DataIn 4 0 27(_ent (_in))))
				(_port(_int DataOut 4 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 33(_ent (_in))))
				(_port(_int B 5 0 33(_ent (_in))))
				(_port(_int operation -1 0 34(_ent (_in))))
				(_port(_int Enable -1 0 35(_ent (_in))))
				(_port(_int Rez 5 0 36(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 55(_ent (_in))))
				(_port(_int button -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int complete -1 0 58(_ent (_out))))
				(_port(_int PIN_code 9 0 59(_ent (_out))))
			)
		)
	)
	(_inst card 0 85(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 86(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 87(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((Enable)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((Enable)(Enable))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 88(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 64(_arch(_uni))))
		(_sig(_int card_write -1 0 65(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 67(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 68(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 69(_arch(_uni))))
		(_sig(_int cash_write -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 74(_arch(_uni))))
		(_sig(_int sum_reset -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 77(_arch(_uni))))
		(_sig(_int sum_code 10 0 78(_arch(_uni))))
		(_sig(_int sum 10 0 80(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_done -2 0 81(_arch(_uni((i 0))))))
		(_prcs
			(citire_suma(_arch 0 0 90(_prcs(_simple)(_trgt(17)(20)(21))(_sens(1)(2)(18))(_read(17)(19)(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 4642          1526170987992 arh
(_unit VHDL(extragere 0 5(arh 0 16))
	(_version vde)
	(_time 1526170987993 2018.05.13 03:23:07)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 3e3c393a63686e293a3d2f6468383b393c383b383b)
	(_ent
		(_time 1526170842920)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 19(_ent (_in))))
				(_port(_int DATAIN 2 0 20(_ent (_in))))
				(_port(_int DATAOUT 2 0 21(_ent (_out))))
				(_port(_int WE -1 0 22(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 26(_ent (_in))))
				(_port(_int DataIn 4 0 27(_ent (_in))))
				(_port(_int DataOut 4 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 33(_ent (_in))))
				(_port(_int B 5 0 33(_ent (_in))))
				(_port(_int operation -1 0 34(_ent (_in))))
				(_port(_int done -1 0 35(_ent (_in))))
				(_port(_int Rez 5 0 36(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 55(_ent (_in))))
				(_port(_int button -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int complete -1 0 58(_ent (_out))))
				(_port(_int PIN_code 9 0 59(_ent (_out))))
			)
		)
	)
	(_inst card 0 85(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 86(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 87(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 88(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 64(_arch(_uni))))
		(_sig(_int card_write -1 0 65(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 67(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 68(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 69(_arch(_uni))))
		(_sig(_int cash_write -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 74(_arch(_uni))))
		(_sig(_int sum_reset -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 77(_arch(_uni))))
		(_sig(_int sum_code 10 0 78(_arch(_uni))))
		(_sig(_int sum 10 0 80(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_done -2 0 81(_arch(_uni((i 0))))))
		(_prcs
			(citire_suma(_arch 0 0 90(_prcs(_simple)(_trgt(17)(20)(21))(_sens(18)(1)(2))(_read(17)(19)(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 4818          1526202980572 arh
(_unit VHDL(extragere 0 5(arh 0 16))
	(_version vde)
	(_time 1526202980591 2018.05.13 12:16:20)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 50500152580600475556410a065655575256555655)
	(_ent
		(_time 1526170842920)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 19(_ent (_in))))
				(_port(_int DATAIN 2 0 20(_ent (_in))))
				(_port(_int DATAOUT 2 0 21(_ent (_out))))
				(_port(_int WE -1 0 22(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 26(_ent (_in))))
				(_port(_int DataIn 4 0 27(_ent (_in))))
				(_port(_int DataOut 4 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 33(_ent (_in))))
				(_port(_int B 5 0 33(_ent (_in))))
				(_port(_int operation -1 0 34(_ent (_in))))
				(_port(_int done -1 0 35(_ent (_in))))
				(_port(_int Rez 5 0 36(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 55(_ent (_in))))
				(_port(_int button -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int complete -1 0 58(_ent (_out))))
				(_port(_int PIN_code 9 0 59(_ent (_out))))
			)
		)
	)
	(_inst card 0 88(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 89(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 90(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 91(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 64(_arch(_uni))))
		(_sig(_int card_write -1 0 65(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 67(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 68(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 69(_arch(_uni))))
		(_sig(_int cash_write -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 74(_arch(_uni))))
		(_sig(_int sum_reset -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 77(_arch(_uni))))
		(_sig(_int sum_code 10 0 78(_arch(_uni))))
		(_sig(_int sum 10 0 80(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_count -2 0 81(_arch(_uni((i 0))))))
		(_sig(_int read_done -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 83(_arch(_uni((i 2))))))
		(_prcs
			(citire_suma(_arch 0 0 93(_prcs(_simple)(_trgt(17)(20)(21)(22))(_sens(1)(2)(18))(_read(17)(19)(21)))))
			(withdraw(_arch 1 0 108(_prcs(_simple)(_trgt(23))(_sens(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 4818          1526202984733 arh
(_unit VHDL(extragere 0 5(arh 0 16))
	(_version vde)
	(_time 1526202984734 2018.05.13 12:16:24)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 7c7d2d7c272a2c6b797a6d262a7a797b7e7a797a79)
	(_ent
		(_time 1526170842920)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 19(_ent (_in))))
				(_port(_int DATAIN 2 0 20(_ent (_in))))
				(_port(_int DATAOUT 2 0 21(_ent (_out))))
				(_port(_int WE -1 0 22(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 26(_ent (_in))))
				(_port(_int DataIn 4 0 27(_ent (_in))))
				(_port(_int DataOut 4 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 33(_ent (_in))))
				(_port(_int B 5 0 33(_ent (_in))))
				(_port(_int operation -1 0 34(_ent (_in))))
				(_port(_int done -1 0 35(_ent (_in))))
				(_port(_int Rez 5 0 36(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 55(_ent (_in))))
				(_port(_int button -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int complete -1 0 58(_ent (_out))))
				(_port(_int PIN_code 9 0 59(_ent (_out))))
			)
		)
	)
	(_inst card 0 88(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 89(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 90(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 91(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 64(_arch(_uni))))
		(_sig(_int card_write -1 0 65(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 67(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 68(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 69(_arch(_uni))))
		(_sig(_int cash_write -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 74(_arch(_uni))))
		(_sig(_int sum_reset -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 77(_arch(_uni))))
		(_sig(_int sum_code 10 0 78(_arch(_uni))))
		(_sig(_int sum 10 0 80(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_count -2 0 81(_arch(_uni((i 0))))))
		(_sig(_int read_done -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 83(_arch(_uni((i 2))))))
		(_prcs
			(citire_suma(_arch 0 0 93(_prcs(_simple)(_trgt(17)(20)(21)(22))(_sens(18)(1)(2))(_read(17)(19)(21)))))
			(withdraw(_arch 1 0 108(_prcs(_simple)(_trgt(23))(_sens(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 4821          1526203076974 arh
(_unit VHDL(extragere 0 5(arh 0 16))
	(_version vde)
	(_time 1526203076975 2018.05.13 12:17:56)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code c794c793c89197d0c2c1d69d91c1c2c0c5c1c2c1c2)
	(_ent
		(_time 1526170842920)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 19(_ent (_in))))
				(_port(_int DATAIN 2 0 20(_ent (_in))))
				(_port(_int DATAOUT 2 0 21(_ent (_out))))
				(_port(_int WE -1 0 22(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 26(_ent (_in))))
				(_port(_int DataIn 4 0 27(_ent (_in))))
				(_port(_int DataOut 4 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 33(_ent (_in))))
				(_port(_int B 5 0 33(_ent (_in))))
				(_port(_int operation -1 0 34(_ent (_in))))
				(_port(_int done -1 0 35(_ent (_in))))
				(_port(_int Rez 5 0 36(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 55(_ent (_in))))
				(_port(_int button -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int complete -1 0 58(_ent (_out))))
				(_port(_int PIN_code 9 0 59(_ent (_out))))
			)
		)
	)
	(_inst card 0 88(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 89(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 90(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 91(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 64(_arch(_uni))))
		(_sig(_int card_write -1 0 65(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 67(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 68(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 69(_arch(_uni))))
		(_sig(_int cash_write -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 74(_arch(_uni))))
		(_sig(_int sum_reset -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 77(_arch(_uni))))
		(_sig(_int sum_code 10 0 78(_arch(_uni))))
		(_sig(_int sum 10 0 80(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_count -2 0 81(_arch(_uni((i 0))))))
		(_sig(_int read_done -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 83(_arch(_uni((i 2))))))
		(_prcs
			(citire_suma(_arch 0 0 93(_prcs(_simple)(_trgt(17)(20)(21)(22))(_sens(1)(2)(3)(18))(_read(17)(19)(21)))))
			(withdraw(_arch 1 0 108(_prcs(_simple)(_trgt(23))(_sens(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 4821          1526203326667 arh
(_unit VHDL(extragere 0 5(arh 0 16))
	(_version vde)
	(_time 1526203326668 2018.05.13 12:22:06)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 2e7a2e2b73787e392b2a3f7478282b292c282b282b)
	(_ent
		(_time 1526170842920)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 19(_ent (_in))))
				(_port(_int DATAIN 2 0 20(_ent (_in))))
				(_port(_int DATAOUT 2 0 21(_ent (_out))))
				(_port(_int WE -1 0 22(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 26(_ent (_in))))
				(_port(_int DataIn 4 0 27(_ent (_in))))
				(_port(_int DataOut 4 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 33(_ent (_in))))
				(_port(_int B 5 0 33(_ent (_in))))
				(_port(_int operation -1 0 34(_ent (_in))))
				(_port(_int done -1 0 35(_ent (_in))))
				(_port(_int Rez 5 0 36(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 55(_ent (_in))))
				(_port(_int button -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int complete -1 0 58(_ent (_out))))
				(_port(_int PIN_code 9 0 59(_ent (_out))))
			)
		)
	)
	(_inst card 0 88(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 89(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 90(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 91(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 64(_arch(_uni))))
		(_sig(_int card_write -1 0 65(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 67(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 68(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 69(_arch(_uni))))
		(_sig(_int cash_write -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 74(_arch(_uni))))
		(_sig(_int sum_reset -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 77(_arch(_uni))))
		(_sig(_int sum_code 10 0 78(_arch(_uni))))
		(_sig(_int sum 10 0 80(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_count -2 0 81(_arch(_uni((i 0))))))
		(_sig(_int read_done -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 83(_arch(_uni((i 2))))))
		(_prcs
			(citire_suma(_arch 0 0 93(_prcs(_simple)(_trgt(17)(20)(21)(22))(_sens(18)(1)(2)(3))(_read(17)(19)(21)))))
			(withdraw(_arch 1 0 108(_prcs(_simple)(_trgt(23))(_sens(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000050 55 1061          1526203330199 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526203330200 2018.05.13 12:22:10)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code f9adfba9f9aef8ecadf9eba3adfff8fffdfef9fff0)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1143          1526203785312 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526203785313 2018.05.13 12:29:45)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code bfebbfebece8e9a9ebbfaae5bbb9bcb9bab8bdb9bb)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526203785348 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526203785349 2018.05.13 12:29:45)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code de8bd98c888888c8dfd9cb84dad9ddd8ddd9dcd8db)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526203785358 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526203785359 2018.05.13 12:29:45)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code edb8eabfbcbaedfaefbef8b7e8eaeeeae8ebb9eaee)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1061          1526203785364 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526203785365 2018.05.13 12:29:45)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code edb8e9beb0baecf8b9edffb7b9ebecebe9eaedebe4)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526203785370 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526203785371 2018.05.13 12:29:45)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code fda8f9adfaabaceafcafb9a7a5fba8faf8fafefafd)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526203785391 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526203785392 2018.05.13 12:29:45)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 0d590b0b585b5b1b0b0f4b57550b090b0e0b0c0a0f)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1405          1526203785398 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526203785399 2018.05.13 12:29:45)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 0d595c0b5c5a0d18590b1f575d0b59085b0b0f0b0c)
	(_ent
		(_time 1526159547750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526203785404 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526203785405 2018.05.13 12:29:45)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 1c484d1b4a4b1c0948490e464c1a48194a1b1f1a4a)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526203785437 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526203785438 2018.05.13 12:29:45)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 3c683d396a6a682b3e3c7966683b3e3a393a383a39)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(5)(6)(7)(9)(11)(12)(13)(15)(16)(17)(4))(_sens(1))(_mon)(_read(7)(8)(10)(11)(14)(15)(16)(17)(0)(2)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 3936          1526203785458 arh
(_unit VHDL(comparator 0 7(arh 0 17))
	(_version vde)
	(_time 1526203785459 2018.05.13 12:29:45)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 4b1f4d494f1c4b5c4d1c5a10184d4a4c4f4d1d4c49)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 20(_ent (_in))))
				(_port(_int DATAIN 3 0 21(_ent (_in))))
				(_port(_int DATAOUT 3 0 22(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 27(_ent (_in))))
				(_port(_int DataIn 5 0 28(_ent (_in))))
				(_port(_int DataOut 5 0 29(_ent (_out))))
				(_port(_int WE -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst sold 0 54(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 55(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 33(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 35(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 36(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 47(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 48(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 50(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 50(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 65(_prcs 1((i 2)))))
		(_var(_int coin -2 0 66(_prcs 1)))
		(_var(_int coinCount -2 0 67(_prcs 1)))
		(_var(_int temp -2 0 68(_prcs 1)))
		(_var(_int intValid -1 0 69(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 70(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 57(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 64(_prcs(_simple)(_trgt(4)(6)(8)(9)(10)(12))(_sens(0)(1)(9))(_mon)(_read(7)))))
			(line__109(_arch 2 0 109(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 38(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4821          1526203785470 arh
(_unit VHDL(extragere 0 5(arh 0 16))
	(_version vde)
	(_time 1526203785471 2018.05.13 12:29:45)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 5b0f5b59010d0b4c5e5f4a010d5d5e5c595d5e5d5e)
	(_ent
		(_time 1526170842920)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 19(_ent (_in))))
				(_port(_int DATAIN 2 0 20(_ent (_in))))
				(_port(_int DATAOUT 2 0 21(_ent (_out))))
				(_port(_int WE -1 0 22(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 26(_ent (_in))))
				(_port(_int DataIn 4 0 27(_ent (_in))))
				(_port(_int DataOut 4 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 33(_ent (_in))))
				(_port(_int B 5 0 33(_ent (_in))))
				(_port(_int operation -1 0 34(_ent (_in))))
				(_port(_int done -1 0 35(_ent (_in))))
				(_port(_int Rez 5 0 36(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 55(_ent (_in))))
				(_port(_int button -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int complete -1 0 58(_ent (_out))))
				(_port(_int PIN_code 9 0 59(_ent (_out))))
			)
		)
	)
	(_inst card 0 88(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 89(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 90(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 91(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 64(_arch(_uni))))
		(_sig(_int card_write -1 0 65(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 67(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 68(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 69(_arch(_uni))))
		(_sig(_int cash_write -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 74(_arch(_uni))))
		(_sig(_int sum_reset -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 77(_arch(_uni))))
		(_sig(_int sum_code 10 0 78(_arch(_uni))))
		(_sig(_int sum 10 0 80(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_count -2 0 81(_arch(_uni((i 0))))))
		(_sig(_int read_done -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 83(_arch(_uni((i 2))))))
		(_prcs
			(citire_suma(_arch 0 0 93(_prcs(_simple)(_trgt(17)(20)(21)(22))(_sens(1)(2)(3)(18))(_read(17)(19)(21)))))
			(withdraw(_arch 1 0 108(_prcs(_simple)(_trgt(23))(_sens(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 4647          1526204112826 arh
(_unit VHDL(extragere 0 5(arh 0 16))
	(_version vde)
	(_time 1526204112827 2018.05.13 12:35:12)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 1a4e1b1c434c4a0d1e480b404c1c1f1d181c1f1c1f)
	(_ent
		(_time 1526170842920)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 19(_ent (_in))))
				(_port(_int DATAIN 2 0 20(_ent (_in))))
				(_port(_int DATAOUT 2 0 21(_ent (_out))))
				(_port(_int WE -1 0 22(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 26(_ent (_in))))
				(_port(_int DataIn 4 0 27(_ent (_in))))
				(_port(_int DataOut 4 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 33(_ent (_in))))
				(_port(_int B 5 0 33(_ent (_in))))
				(_port(_int operation -1 0 34(_ent (_in))))
				(_port(_int done -1 0 35(_ent (_in))))
				(_port(_int Rez 5 0 36(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 55(_ent (_in))))
				(_port(_int button -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int complete -1 0 58(_ent (_out))))
				(_port(_int PIN_code 9 0 59(_ent (_out))))
			)
		)
	)
	(_inst card 0 86(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 87(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 88(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 89(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 64(_arch(_uni))))
		(_sig(_int card_write -1 0 65(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 67(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 68(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 69(_arch(_uni))))
		(_sig(_int cash_write -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 72(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 74(_arch(_uni))))
		(_sig(_int sum_reset -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 77(_arch(_uni))))
		(_sig(_int sum_code 10 0 78(_arch(_uni))))
		(_sig(_int sum 10 0 80(_arch(_uni((_others(i 2)))))))
		(_sig(_int test -1 0 81(_arch(_uni((i 2))))))
		(_prcs
			(citire_suma(_arch 0 0 91(_prcs(_simple)(_trgt(17)(20))(_sens(18)(1)(2)(3))(_read(17)(19)))))
			(withdraw(_arch 1 0 103(_prcs(_simple)(_trgt(21))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000050 55 1061          1526204153559 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526204153560 2018.05.13 12:35:53)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 393b3a3c396e382c6d392b636d3f383f3d3e393f30)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 4)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1061          1526204211090 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526204211091 2018.05.13 12:36:51)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code f4f0f7a4f9a3f5e1a0f4e6aea0f2f5f2f0f3f4f2fd)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000044 55 5590          1526205759239 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526205759240 2018.05.13 13:02:39)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 60326661683630776a66713a366665676266656665)
	(_ent
		(_time 1526205723561)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 57(_ent (_in))))
				(_port(_int button -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int complete -1 0 60(_ent (_out))))
				(_port(_int PIN_code 9 0 61(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
			)
		)
	)
	(_inst card 0 94(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 95(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 96(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 97(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 98(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 57(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 65(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 66(_arch(_uni))))
		(_sig(_int card_write -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 69(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 70(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 71(_arch(_uni))))
		(_sig(_int cash_write -1 0 72(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 76(_arch(_uni))))
		(_sig(_int comp_enable -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 79(_arch(_uni))))
		(_sig(_int comp_done -1 0 80(_arch(_uni))))
		(_sig(_int sum_reset -1 0 82(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 83(_arch(_uni))))
		(_sig(_int sum_code 10 0 84(_arch(_uni))))
		(_sig(_int sum 10 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 11 0 87(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 88(_arch(_uni((i 3))))))
		(_prcs
			(citire_suma(_arch 0 0 100(_prcs(_simple)(_trgt(22)(23)(25))(_sens(1)(2)(3)(23))(_read(22)(24)(27)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(6)(19))(_sens(3)(23))(_read(20)(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
	)
	(_model . arh 2 -1)
)
I 000044 55 5590          1526205764535 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526205764536 2018.05.13 13:02:44)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 11421c17184741061b17004b471714161317141714)
	(_ent
		(_time 1526205723561)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 57(_ent (_in))))
				(_port(_int button -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int complete -1 0 60(_ent (_out))))
				(_port(_int PIN_code 9 0 61(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
			)
		)
	)
	(_inst card 0 94(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 95(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 96(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 97(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 98(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 57(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 65(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 66(_arch(_uni))))
		(_sig(_int card_write -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 69(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 70(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 71(_arch(_uni))))
		(_sig(_int cash_write -1 0 72(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 76(_arch(_uni))))
		(_sig(_int comp_enable -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 79(_arch(_uni))))
		(_sig(_int comp_done -1 0 80(_arch(_uni))))
		(_sig(_int sum_reset -1 0 82(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 83(_arch(_uni))))
		(_sig(_int sum_code 10 0 84(_arch(_uni))))
		(_sig(_int sum 10 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 11 0 87(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 88(_arch(_uni((i 3))))))
		(_prcs
			(citire_suma(_arch 0 0 100(_prcs(_simple)(_trgt(22)(23)(25))(_sens(23)(1)(2)(3))(_read(22)(24)(27)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(6))(_sens(23)(3))(_read(20)(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
	)
	(_model . arh 2 -1)
)
I 000050 55 1061          1526205769906 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526205769907 2018.05.13 13:02:49)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 10414417194711054410024a441611161417101619)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000044 55 5583          1526206084152 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526206084153 2018.05.13 13:08:04)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 9acf9794c3ccca8d909c8bc0cc9c9f9d989c9f9c9f)
	(_ent
		(_time 1526205723561)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 8 0 57(_ent (_in))))
				(_port(_int button -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int complete -1 0 60(_ent (_out))))
				(_port(_int PIN_code 9 0 61(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
			)
		)
	)
	(_inst card 0 94(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 95(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 96(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 97(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 98(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 57(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 65(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 10 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 10 0 66(_arch(_uni))))
		(_sig(_int card_write -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 11 0 69(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 12 0 70(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 12 0 71(_arch(_uni))))
		(_sig(_int cash_write -1 0 72(_arch(_uni((i 2))))))
		(_sig(_int op_A 10 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 10 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_rez 10 0 76(_arch(_uni))))
		(_sig(_int comp_enable -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 79(_arch(_uni))))
		(_sig(_int comp_done -1 0 80(_arch(_uni))))
		(_sig(_int sum_reset -1 0 82(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 83(_arch(_uni))))
		(_sig(_int sum_code 10 0 84(_arch(_uni))))
		(_sig(_int sum 10 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 11 0 87(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 88(_arch(_uni((i 3))))))
		(_prcs
			(citire_suma(_arch 0 0 100(_prcs(_simple)(_trgt(22)(23)(25))(_sens(1)(2)(3)(23))(_read(22)(24)(27)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(6)(19))(_sens(3)(20)(21)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
	)
	(_model . arh 2 -1)
)
I 000044 55 3936          1526208682925 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526208682926 2018.05.13 13:51:22)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code f8f8ada8a6aff8effeafe9a3abfef9fffcfeaefffa)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 48(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 51(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 51(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 66(_prcs 1((i 2)))))
		(_var(_int coin -2 0 67(_prcs 1)))
		(_var(_int coinCount -2 0 68(_prcs 1)))
		(_var(_int temp -2 0 69(_prcs 1)))
		(_var(_int intValid -1 0 70(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 71(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 58(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 65(_prcs(_simple)(_trgt(4)(6)(8)(9)(10)(12))(_sens(0)(1)(9))(_mon)(_read(7)))))
			(line__110(_arch 2 0 110(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 3936          1526208711674 arh
(_unit VHDL(comparator 0 7(arh 0 18))
	(_version vde)
	(_time 1526208711675 2018.05.13 13:51:51)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 46154544161146514011571d154047414240104144)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 21(_ent (_in))))
				(_port(_int DATAIN 3 0 22(_ent (_in))))
				(_port(_int DATAOUT 3 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 28(_ent (_in))))
				(_port(_int DataIn 5 0 29(_ent (_in))))
				(_port(_int DataOut 5 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst sold 0 55(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 56(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 36(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 37(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 48(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 49(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 51(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 51(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 66(_prcs 1((i 2)))))
		(_var(_int coin -2 0 67(_prcs 1)))
		(_var(_int coinCount -2 0 68(_prcs 1)))
		(_var(_int temp -2 0 69(_prcs 1)))
		(_var(_int intValid -1 0 70(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 71(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 58(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 65(_prcs(_simple)(_trgt(4)(6)(8)(9)(10)(12))(_sens(0)(1)(9))(_mon)(_read(7)))))
			(line__110(_arch 2 0 110(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 39(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
V 000040 55 493 1526208807524 bus_coins
(_unit VHDL(bus_coins 0 7)
	(_version vde)
	(_time 1526208807525 2018.05.13 13:53:27)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code aaa9aefcfefcfdbffcabb9f0adaca3acffada9aca8)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 8(_array -1((_dto i 7 i 0)))))
		(_type(_int coin_array 0 8(_array 0((_to i 0 i 4)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3936          1526208807527 arh
(_unit VHDL(comparator 0 7(arh 0 22))
	(_version vde)
	(_time 1526208807528 2018.05.13 13:53:27)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code aaa9affdadfdaabdacfdbbf1f9acabadaeacfcada8)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 25(_ent (_in))))
				(_port(_int DATAIN 3 0 26(_ent (_in))))
				(_port(_int DATAOUT 3 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 32(_ent (_in))))
				(_port(_int DataIn 5 0 33(_ent (_in))))
				(_port(_int DataOut 5 0 34(_ent (_out))))
				(_port(_int WE -1 0 35(_ent (_in))))
			)
		)
	)
	(_inst sold 0 59(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 60(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 38(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 40(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 40(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 41(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 52(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 54(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 55(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 55(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 70(_prcs 1((i 2)))))
		(_var(_int coin -2 0 71(_prcs 1)))
		(_var(_int coinCount -2 0 72(_prcs 1)))
		(_var(_int temp -2 0 73(_prcs 1)))
		(_var(_int intValid -1 0 74(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 75(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 62(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 69(_prcs(_simple)(_trgt(4)(6)(8)(9)(10)(12))(_sens(0)(1)(9))(_mon)(_read(7)))))
			(line__114(_arch 2 0 114(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 43(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 3936          1526208812320 arh
(_unit VHDL(comparator 0 7(arh 0 22))
	(_version vde)
	(_time 1526208812321 2018.05.13 13:53:32)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 67676d67363067706130763c346166606361316065)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 25(_ent (_in))))
				(_port(_int DATAIN 3 0 26(_ent (_in))))
				(_port(_int DATAOUT 3 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 32(_ent (_in))))
				(_port(_int DataIn 5 0 33(_ent (_in))))
				(_port(_int DataOut 5 0 34(_ent (_out))))
				(_port(_int WE -1 0 35(_ent (_in))))
			)
		)
	)
	(_inst sold 0 59(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 60(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 38(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 40(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 40(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 41(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 52(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 54(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 55(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 55(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 70(_prcs 1((i 2)))))
		(_var(_int coin -2 0 71(_prcs 1)))
		(_var(_int coinCount -2 0 72(_prcs 1)))
		(_var(_int temp -2 0 73(_prcs 1)))
		(_var(_int intValid -1 0 74(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 75(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 62(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 69(_prcs(_simple)(_trgt(6)(8)(9)(10)(12)(4))(_sens(9)(0)(1))(_mon)(_read(7)))))
			(line__114(_arch 2 0 114(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 43(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 3936          1526208914810 arh
(_unit VHDL(comparator 0 7(arh 0 22))
	(_version vde)
	(_time 1526208914811 2018.05.13 13:55:14)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code bbebb1efbfecbbacbdecaae0e8bdbabcbfbdedbcb9)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 25(_ent (_in))))
				(_port(_int DATAIN 3 0 26(_ent (_in))))
				(_port(_int DATAOUT 3 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 32(_ent (_in))))
				(_port(_int DataIn 5 0 33(_ent (_in))))
				(_port(_int DataOut 5 0 34(_ent (_out))))
				(_port(_int WE -1 0 35(_ent (_in))))
			)
		)
	)
	(_inst sold 0 59(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 60(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 38(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 40(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 40(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 41(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 52(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 54(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 55(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 55(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 70(_prcs 1((i 2)))))
		(_var(_int coin -2 0 71(_prcs 1)))
		(_var(_int coinCount -2 0 72(_prcs 1)))
		(_var(_int temp -2 0 73(_prcs 1)))
		(_var(_int intValid -1 0 74(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 75(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 62(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 69(_prcs(_simple)(_trgt(6)(8)(9)(10)(12)(4))(_sens(9)(0)(1))(_mon)(_read(7)))))
			(line__114(_arch 2 0 114(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 43(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 3936          1526208960364 arh
(_unit VHDL(comparator 0 7(arh 0 22))
	(_version vde)
	(_time 1526208960365 2018.05.13 13:56:00)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b6e1e7e2e6e1b6a1b0e1a7ede5b0b7b1b2b0e0b1b4)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 25(_ent (_in))))
				(_port(_int DATAIN 3 0 26(_ent (_in))))
				(_port(_int DATAOUT 3 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 32(_ent (_in))))
				(_port(_int DataIn 5 0 33(_ent (_in))))
				(_port(_int DataOut 5 0 34(_ent (_out))))
				(_port(_int WE -1 0 35(_ent (_in))))
			)
		)
	)
	(_inst sold 0 59(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 60(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 38(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 40(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 40(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 41(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 52(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 54(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 55(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 55(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 70(_prcs 1((i 2)))))
		(_var(_int coin -2 0 71(_prcs 1)))
		(_var(_int coinCount -2 0 72(_prcs 1)))
		(_var(_int temp -2 0 73(_prcs 1)))
		(_var(_int intValid -1 0 74(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 75(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 62(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 69(_prcs(_simple)(_trgt(6)(8)(9)(10)(12)(4))(_sens(9)(0)(1))(_mon)(_read(7)))))
			(line__114(_arch 2 0 114(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 43(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 3936          1526208971058 arh
(_unit VHDL(comparator 0 7(arh 0 22))
	(_version vde)
	(_time 1526208971059 2018.05.13 13:56:11)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 75277374262275627322642e267374727173237277)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 25(_ent (_in))))
				(_port(_int DATAIN 3 0 26(_ent (_in))))
				(_port(_int DATAOUT 3 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 32(_ent (_in))))
				(_port(_int DataIn 5 0 33(_ent (_in))))
				(_port(_int DataOut 5 0 34(_ent (_out))))
				(_port(_int WE -1 0 35(_ent (_in))))
			)
		)
	)
	(_inst sold 0 59(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 60(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 38(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 40(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 40(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 41(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 52(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 54(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 55(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 55(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 70(_prcs 1((i 2)))))
		(_var(_int coin -2 0 71(_prcs 1)))
		(_var(_int coinCount -2 0 72(_prcs 1)))
		(_var(_int temp -2 0 73(_prcs 1)))
		(_var(_int intValid -1 0 74(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 75(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 62(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 69(_prcs(_simple)(_trgt(6)(8)(9)(10)(12)(4))(_sens(9)(0)(1))(_mon)(_read(7)))))
			(line__114(_arch 2 0 114(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 43(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 3936          1526208987722 arh
(_unit VHDL(comparator 0 7(arh 0 23))
	(_version vde)
	(_time 1526208987723 2018.05.13 13:56:27)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 9592909ac6c2958293c284cec69394929193c39297)
	(_ent
		(_time 1526147561895)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 2 0 26(_ent (_in))))
				(_port(_int DATAIN 3 0 27(_ent (_in))))
				(_port(_int DATAOUT 3 0 28(_ent (_out))))
				(_port(_int WE -1 0 29(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 4 0 33(_ent (_in))))
				(_port(_int DataIn 5 0 34(_ent (_in))))
				(_port(_int DataOut 5 0 35(_ent (_out))))
				(_port(_int WE -1 0 36(_ent (_in))))
			)
		)
	)
	(_inst sold 0 60(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 61(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 10(_ent(_in))))
		(_port(_int Validation -1 0 11(_ent(_out((i 3))))))
		(_port(_int done -1 0 12(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 6 0 39(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 41(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 8 0 42(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 53(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 7 0 54(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 55(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 56(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 56(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 71(_prcs 1((i 2)))))
		(_var(_int coin -2 0 72(_prcs 1)))
		(_var(_int coinCount -2 0 73(_prcs 1)))
		(_var(_int temp -2 0 74(_prcs 1)))
		(_var(_int intValid -1 0 75(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 76(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 63(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(avem_bancnote(_arch 1 0 70(_prcs(_simple)(_trgt(6)(8)(9)(10)(12)(4))(_sens(9)(0)(1))(_mon)(_read(7)))))
			(line__115(_arch 2 0 115(_assignment(_trgt(3))(_sens(11)(12)))))
		)
		(_subprogram
			(_int make_number 3 0 44(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4088          1526209027557 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526209027558 2018.05.13 13:57:07)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 297d282d767e293e2f7c38727a2f282e2d2f7f2e2b)
	(_ent
		(_time 1526209027555)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__111(_arch 2 0 111(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4214          1526209363286 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526209363287 2018.05.13 14:02:43)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code a0f2a2f7f6f7a0b7a7a3b1fbf3a6a1a7a4a6f6a7a2)
	(_ent
		(_time 1526209027554)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__120(_arch 2 0 120(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6068          1526209463090 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526209463091 2018.05.13 14:04:23)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 75767775782325627f77642f237370727773707370)
	(_ent
		(_time 1526205723561)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 96(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 97(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 98(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 99(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 100(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
		)
		(_use(_ent . comparator)
			(_port
				((Enable)(Enable))
				((Suma_utilizator)(Suma_utilizator))
				((adresa_card)(adresa_card))
				((Validation)(Validation))
				((done)(done))
				((nr_coins)(nr_coins))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 89(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 90(_arch(_uni((i 3))))))
		(_prcs
			(citire_suma(_arch 0 0 102(_prcs(_simple)(_trgt(23)(24)(26))(_sens(1)(2)(3)(24))(_read(23)(25)(28)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(6)(19))(_sens(3)(20)(21)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
	)
	(_model . arh 2 -1)
)
I 000044 55 6068          1526209468340 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526209468341 2018.05.13 14:04:28)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code f7f7a0a6f8a1a7e0fdf5e6ada1f1f2f0f5f1f2f1f2)
	(_ent
		(_time 1526205723561)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 96(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 97(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 98(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 99(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 100(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
		)
		(_use(_ent . comparator)
			(_port
				((Enable)(Enable))
				((Suma_utilizator)(Suma_utilizator))
				((adresa_card)(adresa_card))
				((Validation)(Validation))
				((done)(done))
				((nr_coins)(nr_coins))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 89(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 90(_arch(_uni((i 3))))))
		(_prcs
			(citire_suma(_arch 0 0 102(_prcs(_simple)(_trgt(23)(24)(26))(_sens(1)(2)(3)(24))(_read(23)(25)(28)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(6)(19))(_sens(3)(20)(21)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
	)
	(_model . arh 2 -1)
)
I 000044 55 4214          1526209553683 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526209553684 2018.05.13 14:05:53)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 56025c55060156415155470d055057515250005154)
	(_ent
		(_time 1526209027554)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__120(_arch 2 0 120(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4214          1526209556140 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526209556141 2018.05.13 14:05:56)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code ebbeeab8efbcebfcece8fab0b8edeaecefedbdece9)
	(_ent
		(_time 1526209027554)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__120(_arch 2 0 120(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4464          1526210022284 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210022285 2018.05.13 14:13:42)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code d88a8d8a868fd8cfdf8bc9838bded9dfdcde8edfda)
	(_ent
		(_time 1526209027554)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 5)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int intDone -1 0 53(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_var(_int validare -1 0 123(_prcs 3(_code 6))))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__120(_arch 2 0 120(_assignment(_trgt(3))(_sens(12)(13)))))
			(validate(_arch 3 0 122(_prcs(_simple)(_trgt(5))(_sens(12)(13))(_read(14)))))
		)
		(_subprogram
			(_int make_number 4 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.UX01(0 UX01)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 7 -1)
)
I 000044 55 4464          1526210027917 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210027918 2018.05.13 14:13:47)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code d181d7838686d1c6d682c08a82d7d0d6d5d787d6d3)
	(_ent
		(_time 1526209027554)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 5)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int intDone -1 0 53(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_var(_int validare -1 0 123(_prcs 3(_code 6))))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__120(_arch 2 0 120(_assignment(_trgt(3))(_sens(12)(13)))))
			(validate(_arch 3 0 122(_prcs(_simple)(_trgt(5))(_sens(12)(13))(_read(14)))))
		)
		(_subprogram
			(_int make_number 4 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.UX01(0 UX01)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 7 -1)
)
I 000044 55 4480          1526210125902 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210125903 2018.05.13 14:15:25)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 9190969ec6c6918696c280cac29790969597c79693)
	(_ent
		(_time 1526210125900)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 5)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int intDone -1 0 53(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_var(_int validare -1 0 123(_prcs 3(_code 6))))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__120(_arch 2 0 120(_assignment(_trgt(3))(_sens(12)(13)))))
			(validate(_arch 3 0 122(_prcs(_simple)(_trgt(5))(_sens(12)(13))(_read(14)))))
		)
		(_subprogram
			(_int make_number 4 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.UX01(0 UX01)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 7 -1)
)
I 000044 55 4214          1526210199639 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210199640 2018.05.13 14:16:39)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 97989098c6c09780909486ccc49196909391c19095)
	(_ent
		(_time 1526210199637)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__120(_arch 2 0 120(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4214          1526210201816 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210201817 2018.05.13 14:16:41)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 232c74277674233424203278702522242725752421)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__120(_arch 2 0 120(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4264          1526210559689 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210559690 2018.05.13 14:22:39)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 06010600565106110106175d550007010200500104)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__121(_arch 2 0 121(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4214          1526210623216 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210623217 2018.05.13 14:23:43)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 323463376665322535322369613433353634643530)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__121(_arch 2 0 121(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4374          1526210753437 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210753438 2018.05.13 14:25:53)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code dcdad88ed98bdccbdbd2cd878fdadddbd8da8adbde)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4374          1526210756223 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210756224 2018.05.13 14:25:56)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code c9cec89c969ec9decec7d8929acfc8cecdcf9fcecb)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4342          1526210853600 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210853601 2018.05.13 14:27:33)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 28267d2c767f283f2f2839737b2e292f2c2e7e2f2a)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__121(_arch 2 0 121(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4342          1526210943685 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526210943686 2018.05.13 14:29:03)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 06555300565106110106175d550007010200500104)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__121(_arch 2 0 121(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4342          1526211233385 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526211233386 2018.05.13 14:33:53)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code adaefffaaffaadbaaaadbcf6feabacaaa9abfbaaaf)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__121(_arch 2 0 121(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4624          1526211656018 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526211656019 2018.05.13 14:40:56)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 9ecbc9919dc99e8999cd8fc5cd989f999a98c8999c)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 6)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int intSum -2 0 53(_arch(_uni((i 0))))))
		(_sig(_int intSum2 -2 0 54(_arch(_uni((i 0))))))
		(_var(_int intDone -1 0 78(_prcs 2((i 2)))))
		(_var(_int coin -2 0 79(_prcs 2)))
		(_var(_int coinCount -2 0 80(_prcs 2)))
		(_var(_int temp -2 0 81(_prcs 2)))
		(_var(_int intValid -1 0 82(_prcs 2((i 3)))))
		(_var(_int coin_array_address -2 0 84(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 85(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 85(_prcs 2)))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(reset(_arch 1 0 67(_prcs(_trgt(10)(15)(4)(5))(_sens(0)(1))(_dssslsensitivity 1)(_mon))))
			(avem_bancnote(_arch 2 0 77(_prcs(_simple)(_trgt(7)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__129(_arch 3 0 129(_assignment(_trgt(3))(_sens(12)(13)))))
			(line__130(_arch 4 0 130(_assignment(_trgt(9))(_sens(14)(15)))))
		)
		(_subprogram
			(_int make_number 5 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
		(197123)
	)
	(_model . arh 7 -1)
)
I 000044 55 4342          1526211760956 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526211760957 2018.05.13 14:42:40)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 88888c86d6df889f8f8999d3db8e898f8c8ede8f8a)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__122(_arch 2 0 122(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4374          1526211863343 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526211863344 2018.05.13 14:44:23)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 6f3f6b6f6f386f7868617e343c696e686b6939686d)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4374          1526211866595 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526211866596 2018.05.13 14:44:26)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 3036373566673027373e216b633631373436663732)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4324          1526211998207 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526211998208 2018.05.13 14:46:38)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 3a3c3f3f3d6d3a2d3d342b61693c3b3d3e3c6c3d38)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4324          1526212047976 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526212047977 2018.05.13 14:47:27)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code a0f5abf7f6f7a0b7a7aeb1fbf3a6a1a7a4a6f6a7a2)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4324          1526212102577 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526212102578 2018.05.13 14:48:22)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code f1fea6a1a6a6f1e6f6ffe0aaa2f7f0f6f5f7a7f6f3)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4324          1526215849834 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526215849835 2018.05.13 15:50:49)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b3e6e2e7e6e4b3a4b4bda2e8e0b5b2b4b7b5e5b4b1)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4324          1526215851818 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526215851819 2018.05.13 15:50:51)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 7321737226247364747d6228207572747775257471)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 4442          1526216198078 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526216198079 2018.05.13 15:56:38)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code fdfaacadffaafdeafafceca6aefbfcfaf9fbabfaff)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 5)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int intDone -1 0 53(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(5))(_sens(10)(14)(0)(1))(_mon)(_read(8)))))
			(line__122(_arch 2 0 122(_assignment(_trgt(3))(_sens(12)(13)))))
			(line__123(_arch 3 0 123(_assignment(_alias((done)(intDone)))(_simpleassign BUF)(_trgt(4))(_sens(14)))))
		)
		(_subprogram
			(_int make_number 4 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 4374          1526217467535 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526217467536 2018.05.13 16:17:47)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code dadb8888dd8ddacdddd4cb8189dcdbdddedc8cddd8)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 56(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 57(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_var(_int intDone -1 0 67(_prcs 1((i 2)))))
		(_var(_int coin -2 0 68(_prcs 1)))
		(_var(_int coinCount -2 0 69(_prcs 1)))
		(_var(_int temp -2 0 70(_prcs 1)))
		(_var(_int intValid -1 0 71(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 72(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 73(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 74(_array -1((_dto i 19 i 0)))))
		(_var(_int coin_array 12 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 59(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 66(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4405          1526217879624 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526217879625 2018.05.13 16:24:39)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 88dd8f86d6df889f8f8699d3db8e898f8c8ede8f8a)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_var(_int intDone -1 0 68(_prcs 1((i 2)))))
		(_var(_int coin -2 0 69(_prcs 1)))
		(_var(_int coinCount -2 0 70(_prcs 1)))
		(_var(_int temp -2 0 71(_prcs 1)))
		(_var(_int intValid -1 0 72(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 73(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4405          1526217884470 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526217884471 2018.05.13 16:24:44)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 83d1878dd6d48394848d92d8d08582848785d58481)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_var(_int intDone -1 0 68(_prcs 1((i 2)))))
		(_var(_int coin -2 0 69(_prcs 1)))
		(_var(_int coinCount -2 0 70(_prcs 1)))
		(_var(_int temp -2 0 71(_prcs 1)))
		(_var(_int intValid -1 0 72(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 73(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4405          1526218964492 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526218964493 2018.05.13 16:42:44)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 5350525006045344545d4208005552545755055451)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_var(_int intDone -1 0 68(_prcs 1((i 2)))))
		(_var(_int coin -2 0 69(_prcs 1)))
		(_var(_int coinCount -2 0 70(_prcs 1)))
		(_var(_int temp -2 0 71(_prcs 1)))
		(_var(_int intValid -1 0 72(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 73(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4405          1526219073306 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526219073307 2018.05.13 16:44:33)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 5f0f0e5c5f085f4858514e040c595e585b5909585d)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_var(_int intDone -1 0 68(_prcs 1((i 2)))))
		(_var(_int coin -2 0 69(_prcs 1)))
		(_var(_int coinCount -2 0 70(_prcs 1)))
		(_var(_int temp -2 0 71(_prcs 1)))
		(_var(_int intValid -1 0 72(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 73(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4405          1526222838943 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526222838944 2018.05.13 17:47:18)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code e8e9ebbbb6bfe8ffefbff9b3bbeee9efeceebeefea)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 57(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 58(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_var(_int intDone -1 0 68(_prcs 1((i 2)))))
		(_var(_int coin -2 0 69(_prcs 1)))
		(_var(_int coinCount -2 0 70(_prcs 1)))
		(_var(_int temp -2 0 71(_prcs 1)))
		(_var(_int intValid -1 0 72(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 73(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 74(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 60(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 67(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)))))
			(line__125(_arch 2 0 125(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223003829 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223003830 2018.05.13 17:50:03)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 0353050556540314040c1258500502040705550401)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)(15)))))
			(line__124(_arch 2 0 124(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223008966 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223008967 2018.05.13 17:50:08)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 080e020e565f081f0f0719535b0e090f0c0e5e0f0a)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)(15)))))
			(line__124(_arch 2 0 124(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223015011 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223015012 2018.05.13 17:50:15)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code a6a2a5f1f6f1a6b1a1a9b7fdf5a0a7a1a2a0f0a1a4)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)(15)))))
			(line__124(_arch 2 0 124(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223069518 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223069519 2018.05.13 17:51:09)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 9aca9c959dcd9a8d9d958bc1c99c9b9d9e9ccc9d98)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(15)(0)(1))(_mon)(_read(8)(14)))))
			(line__124(_arch 2 0 124(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223299549 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223299550 2018.05.13 17:54:59)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 2928222d767e293e2e2638727a2f282e2d2f7f2e2b)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(15)(0)(1))(_mon)(_read(8)(14)))))
			(line__124(_arch 2 0 124(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223464749 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223464750 2018.05.13 17:57:44)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 6d3d3a6d6f3a6d7a6a627c363e6b6c6a696b3b6a6f)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)(15)))))
			(line__124(_arch 2 0 124(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223467517 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223467518 2018.05.13 17:57:47)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 4a4c41484d1d4a5d4d455b11194c4b4d4e4c1c4d48)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)(15)))))
			(line__124(_arch 2 0 124(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223560741 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223560742 2018.05.13 17:59:20)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 6d6c6a6d6f3a6d7a6a3f7c363e6b6c6a696b3b6a6f)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(15)(0)(1))(_mon)(_read(8)(14)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223593712 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223593713 2018.05.13 17:59:53)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 36663033666136213164276d653037313230603134)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)(15)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 4417          1526223595578 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223595579 2018.05.13 17:59:55)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 79292978262e796e7e2b68222a7f787e7d7f2f7e7b)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)(15)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 6004          1526223867014 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526223867015 2018.05.13 18:04:27)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code c6c2c392c89096d1c396d79c90c0c3c1c4c0c3c0c3)
	(_ent
		(_time 1526205723561)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 96(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 97(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 98(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 99(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 100(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
		)
		(_use(_ent . comparator)
			(_port
				((Enable)(Enable))
				((Suma_utilizator)(Suma_utilizator))
				((adresa_card)(adresa_card))
				((Validation)(Validation))
				((done)(done))
				((nr_coins)(nr_coins))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 89(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 90(_arch(_uni((i 3))))))
		(_prcs
			(citire_suma(_arch 0 0 102(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 115(_prcs(_simple)(_trgt(6)(19))(_sens(3)(20)(21)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 5840          1526223910804 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526223910805 2018.05.13 18:05:10)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code db8e8c88818d8bccde8bca818ddddedcd9dddeddde)
	(_ent
		(_time 1526205723561)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 96(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 97(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 98(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 99(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 100(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 89(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 90(_arch(_uni((i 3))))))
		(_prcs
			(citire_suma(_arch 0 0 102(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 115(_prcs(_simple)(_trgt(6)(19))(_sens(3)(20)(21)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 4417          1526223915398 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526223915399 2018.05.13 18:05:15)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code cd9f9a98cf9acddaca9fdc969ecbcccac9cb9bcacf)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(7)(9)(10)(11)(13)(14)(15)(4)(5))(_sens(10)(0)(1))(_mon)(_read(8)(14)(15)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000055 55 919           1526226832689 Demux_chitanta
(_unit VHDL(demux_chitanta 0 4(demux_chitanta 0 13))
	(_version vde)
	(_time 1526226832690 2018.05.13 18:53:52)
	(_source(\./../src/chitanta.vhd\))
	(_parameters tan)
	(_code 6e6e6b6e3e396e796a3b763769686d68666867696a)
	(_ent
		(_time 1526226832687)
	)
	(_object
		(_port(_int S -1 0 5(_ent(_in))))
		(_port(_int En -1 0 6(_ent(_in((i 2))))))
		(_port(_int Data -1 0 7(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int Act 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_var(_int intAct 1 0 16(_prcs 0(_string \"00"\))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Demux_chitanta 1 -1)
)
I 000055 55 683           1526227876185 Demux_chitanta
(_unit VHDL(demux_chitanta 0 4(demux_chitanta 0 12))
	(_version vde)
	(_time 1526227876186 2018.05.13 19:11:16)
	(_source(\./../src/chitanta.vhd\))
	(_parameters tan)
	(_code 9a98ca95cecd9a8d9ecc82c39d9c999c929c939d9e)
	(_ent
		(_time 1526227872147)
	)
	(_object
		(_port(_int S -1 0 5(_ent(_in))))
		(_port(_int En -1 0 6(_ent(_in((i 2))))))
		(_port(_int Data -1 0 7(_ent(_out((i 2))))))
		(_var(_int intAct -1 0 15(_prcs 0((i 2)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Demux_chitanta 1 -1)
)
I 000055 55 683           1526227888148 Demux_chitanta
(_unit VHDL(demux_chitanta 0 4(demux_chitanta 0 12))
	(_version vde)
	(_time 1526227888149 2018.05.13 19:11:28)
	(_source(\./../src/chitanta.vhd\))
	(_parameters tan)
	(_code 5b5a0c580c0c5b4c5f0d43025c5d585d535d525c5f)
	(_ent
		(_time 1526227872147)
	)
	(_object
		(_port(_int S -1 0 5(_ent(_in))))
		(_port(_int En -1 0 6(_ent(_in((i 2))))))
		(_port(_int Data -1 0 7(_ent(_out((i 2))))))
		(_var(_int intAct -1 0 15(_prcs 0((i 2)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Demux_chitanta 1 -1)
)
I 000055 55 683           1526227891820 Demux_chitanta
(_unit VHDL(demux_chitanta 0 4(demux_chitanta 0 12))
	(_version vde)
	(_time 1526227891821 2018.05.13 19:11:31)
	(_source(\./../src/chitanta.vhd\))
	(_parameters tan)
	(_code b3bde6e7b5e4b3a4b7e5abeab4b5b0b5bbb5bab4b7)
	(_ent
		(_time 1526227872147)
	)
	(_object
		(_port(_int S -1 0 5(_ent(_in))))
		(_port(_int En -1 0 6(_ent(_in((i 2))))))
		(_port(_int Data -1 0 7(_ent(_out((i 2))))))
		(_var(_int intAct -1 0 15(_prcs 0((i 2)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Demux_chitanta 1 -1)
)
I 000044 55 6259          1526228551867 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526228551868 2018.05.13 19:22:31)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 020d53050854521507051358540407050004070407)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
		(Demux_chitanta
			(_object
				(_port(_int S -1 0 42(_ent (_in))))
				(_port(_int En -1 0 43(_ent (_in((i 2))))))
				(_port(_int Data -1 0 44(_ent (_out((i 2))))))
			)
		)
	)
	(_inst card 0 99(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 100(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 101(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 102(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 103(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_inst receipt 0 104(_comp Demux_chitanta)
		(_port
			((S)(digit(0)))
			((En)(receipt_set))
			((Data)(chitanta_out))
		)
		(_use(_ent . Demux_chitanta)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_read -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni(_code 1)))))
		(_prcs
			(chitanta(_arch 0 0 106(_prcs(_simple)(_trgt(29))(_sens(2))(_read(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.UX01(0 UX01)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000055 55 683           1526228559734 Demux_chitanta
(_unit VHDL(demux_chitanta 0 4(demux_chitanta 0 12))
	(_version vde)
	(_time 1526228559735 2018.05.13 19:22:39)
	(_source(\./../src/chitanta.vhd\))
	(_parameters tan)
	(_code b5e1e3e1b5e2b5a2b1e3adecb2b3b6b3bdb3bcb2b1)
	(_ent
		(_time 1526227872147)
	)
	(_object
		(_port(_int S -1 0 5(_ent(_in))))
		(_port(_int En -1 0 6(_ent(_in((i 2))))))
		(_port(_int Data -1 0 7(_ent(_out((i 2))))))
		(_var(_int intAct -1 0 15(_prcs 0((i 2)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Demux_chitanta 1 -1)
)
I 000044 55 6265          1526228658668 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526228658669 2018.05.13 19:24:18)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 2f2a7f2a71797f382a2a3e7579292a282d292a292a)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
		(Demux_chitanta
			(_object
				(_port(_int S -1 0 42(_ent (_in))))
				(_port(_int En -1 0 43(_ent (_in((i 2))))))
				(_port(_int Data -1 0 44(_ent (_out((i 2))))))
			)
		)
	)
	(_inst card 0 99(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 100(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 101(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 102(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 103(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_inst receipt 0 104(_comp Demux_chitanta)
		(_port
			((S)(digit(0)))
			((En)(receipt_set))
			((Data)(chitanta_out))
		)
		(_use(_ent . Demux_chitanta)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_read -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(30))(_sens(29)(2)))))
			(chitanta(_arch 1 0 108(_prcs(_simple)(_trgt(29))(_sens(2))(_read(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 6200          1526228716751 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526228716752 2018.05.13 19:25:16)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 0d09090a515b5d1a08081c575b0b080a0f0b080b08)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
		(Demux_chitanta
			(_object
				(_port(_int S -1 0 42(_ent (_in))))
				(_port(_int En -1 0 43(_ent (_in((i 2))))))
				(_port(_int Data -1 0 44(_ent (_out((i 2))))))
			)
		)
	)
	(_inst card 0 99(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 100(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 101(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 102(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 103(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_inst receipt 0 104(_comp Demux_chitanta)
		(_port
			((S)(digit(0)))
			((En)(receipt_set))
			((Data)(chitanta_out))
		)
		(_use(_ent . Demux_chitanta)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_read -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni))))
		(_prcs
			(chitanta(_arch 0 0 107(_prcs(_simple)(_trgt(29)(30))(_sens(2))(_read(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 6203          1526229011987 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526229011988 2018.05.13 19:30:11)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 5f08585d01090f485a5b4e0509595a585d595a595a)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
		(Demux_chitanta
			(_object
				(_port(_int S -1 0 42(_ent (_in))))
				(_port(_int En -1 0 43(_ent (_in((i 2))))))
				(_port(_int Data -1 0 44(_ent (_out((i 2))))))
			)
		)
	)
	(_inst card 0 99(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 100(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 101(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 102(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 103(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_inst receipt 0 104(_comp Demux_chitanta)
		(_port
			((S)(digit(0)))
			((En)(receipt_set))
			((Data)(chitanta_out))
		)
		(_use(_ent . Demux_chitanta)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_read -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 3))))))
		(_prcs
			(chitanta(_arch 0 0 107(_prcs(_simple)(_trgt(29))(_sens(2))(_read(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 6203          1526229015917 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526229015918 2018.05.13 19:30:15)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code b1e5b5e4b8e7e1a6b4b5a0ebe7b7b4b6b3b7b4b7b4)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
		(Demux_chitanta
			(_object
				(_port(_int S -1 0 42(_ent (_in))))
				(_port(_int En -1 0 43(_ent (_in((i 2))))))
				(_port(_int Data -1 0 44(_ent (_out((i 2))))))
			)
		)
	)
	(_inst card 0 99(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 100(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 101(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 102(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 103(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_inst receipt 0 104(_comp Demux_chitanta)
		(_port
			((S)(digit(0)))
			((En)(receipt_set))
			((Data)(chitanta_out))
		)
		(_use(_ent . Demux_chitanta)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_read -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 3))))))
		(_prcs
			(chitanta(_arch 0 0 107(_prcs(_simple)(_trgt(29))(_sens(2))(_read(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 5855          1526229172977 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526229172978 2018.05.13 19:32:52)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 37303533386167203232266d613132303531323132)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 99(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 100(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 101(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 102(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 103(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_read -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 3))))))
		(_prcs
			(chitanta(_arch 0 0 107(_prcs(_simple)(_trgt(4)(29))(_sens(2)(29))(_read(1(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 5859          1526229224023 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526229224024 2018.05.13 19:33:44)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 9eccce90c3c8ce899b9b8fc4c8989b999c989b989b)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 99(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 100(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 101(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 102(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 103(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_read -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 3))))))
		(_prcs
			(chitanta(_arch 0 0 107(_prcs(_simple)(_trgt(30)(4))(_sens(29)(2))(_read(30)(1(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 6360          1526231360516 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526231360517 2018.05.13 20:09:20)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 42434f414814125511165318144447454044474447)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_var(_int calculated -1 0 146(_prcs 3((i 2)))))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(27)(29)(3))(_read(9)(18)(26)(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6360          1526231894557 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526231894558 2018.05.13 20:18:14)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 616e3160683731763235703b376764666367646764)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_var(_int calculated -1 0 146(_prcs 3((i 2)))))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(27)(29)(3))(_read(9)(18)(26)(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6371          1526232003130 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526232003131 2018.05.13 20:20:03)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 8381808c88d5d394d0d492d9d58586848185868586)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(31))(_sens(3)(27)(29))(_read(9)(18)(26)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6367          1526232129543 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526232129544 2018.05.13 20:22:09)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 4a4f4b49131c1a5d191d5b101c4c4f4d484c4f4c4f)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(31))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6367          1526232298828 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526232298829 2018.05.13 20:24:58)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 8bde8784d1dddb9cd8849ad1dd8d8e8c898d8e8d8e)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(31))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6367          1526232399485 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526232399486 2018.05.13 20:26:39)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code cbc8cc9f919d9bdc98c4da919dcdceccc9cdcecdce)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(31))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6367          1526232406537 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526232406538 2018.05.13 20:26:46)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 5252025058040245015d4308045457555054575457)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(31))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6363          1526232535622 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526232535623 2018.05.13 20:28:55)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 88888b8788ded89fdb8699d2de8e8d8f8a8e8d8e8d)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6359          1526232780284 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526232780285 2018.05.13 20:33:00)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 484c4f4b481e185f1b4659121e4e4d4f4a4e4d4e4d)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(30))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6411          1526233041985 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233041986 2018.05.13 20:37:21)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 8f8b8a80d1d9df98dc819ed5d9898a888d898a898a)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(30))(_sens(29)(30)(31)(3))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027 33686018 50529027)
	)
	(_model . arh 4 -1)
)
I 000050 55 1143          1526233062125 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526233062126 2018.05.13 20:37:42)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 2c2c7e287a7b7a3a782c3976282a2f2a292b2e2a28)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526233062134 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526233062135 2018.05.13 20:37:42)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 3b3a6e3e6a6d6d2d3a3c2e613f3c383d383c393d3e)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526233062141 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526233062142 2018.05.13 20:37:42)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 3b3a6e3f6c6c3b2c39682e613e3c383c3e3d6f3c38)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1061          1526233062147 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526233062148 2018.05.13 20:37:42)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 4b4a1d49101c4a5e1f4b59111f4d4a4d4f4c4b4d42)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526233062153 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526233062154 2018.05.13 20:37:42)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 4b4a1d494a1d1a5c4a190f11134d1e4c4e4c484c4b)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526233062160 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526233062161 2018.05.13 20:37:42)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 5b5b0e58080d0d4d5d591d01035d5f5d585d5a5c59)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1405          1526233062166 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526233062167 2018.05.13 20:37:42)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 5b5b59580c0c5b4e0f5d49010b5d0f5e0d5d595d5a)
	(_ent
		(_time 1526159547750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526233062172 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526233062173 2018.05.13 20:37:42)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 5b5b59580c0c5b4e0f0e49010b5d0f5e0d5c585d0d)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526233062178 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526233062179 2018.05.13 20:37:42)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 6a6a386a3e3c3e7d686a2f303e6d686c6f6c6e6c6f)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 4417          1526233062187 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526233062188 2018.05.13 20:37:42)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 6a6a3f6a6d3d6a7d6d387b31396c6b6d6e6c3c6d68)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(4)(5)(7)(9)(10)(11)(13)(14)(15))(_sens(0)(1)(10))(_mon)(_read(8)(14)(15)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 6415          1526233062195 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233062196 2018.05.13 20:37:42)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 7a7a297a232c2a6d29746b202c7c7f7d787c7f7c7f)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027 33686018 50529027)
	)
	(_model . arh 4 -1)
)
I 000055 55 683           1526233062202 Demux_chitanta
(_unit VHDL(demux_chitanta 0 4(demux_chitanta 0 12))
	(_version vde)
	(_time 1526233062203 2018.05.13 20:37:42)
	(_source(\./../src/chitanta.vhd\))
	(_parameters tan)
	(_code 7a7a287b2e2d7a6d7e2c62237d7c797c727c737d7e)
	(_ent
		(_time 1526227872147)
	)
	(_object
		(_port(_int S -1 0 5(_ent(_in))))
		(_port(_int En -1 0 6(_ent(_in((i 2))))))
		(_port(_int Data -1 0 7(_ent(_out((i 2))))))
		(_var(_int intAct -1 0 15(_prcs 0((i 2)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Demux_chitanta 1 -1)
)
I 000044 55 6415          1526233063161 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233063162 2018.05.13 20:37:43)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 4342454048151354104d5219154546444145464546)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027 33686018 50529027)
	)
	(_model . arh 4 -1)
)
I 000044 55 6415          1526233065889 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233065890 2018.05.13 20:37:45)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code e1e0b0b3e8b7b1f6b2eff0bbb7e7e4e6e3e7e4e7e4)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027 33686018 50529027)
	)
	(_model . arh 4 -1)
)
I 000044 55 6363          1526233153483 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233153484 2018.05.13 20:39:13)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 0b590a0c515d5b1c585c1a515d0d0e0c090d0e0d0e)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 98(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 99(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 100(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 101(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 102(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 145(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 145(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 104(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 116(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 135(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 144(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6418          1526233193128 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233193129 2018.05.13 20:39:53)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code f3f3a3a2f8a5a3e4a0a6e2a9a5f5f6f4f1f5f6f5f6)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 147(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 147(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 137(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 146(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(32))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6418          1526233195582 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233195583 2018.05.13 20:39:55)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 8988848688dfd99edadc98d3df8f8c8e8b8f8c8f8c)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 147(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 147(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 137(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 146(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(32))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6418          1526233196580 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233196581 2018.05.13 20:39:56)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 71702771782721662224602b277774767377747774)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 147(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 147(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 137(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 146(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(32))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6418          1526233227050 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233227051 2018.05.13 20:40:27)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 75257375782325622627642f237370727773707370)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 147(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 147(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 137(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 146(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(32))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6479          1526233302478 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233302479 2018.05.13 20:41:42)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 131447151845430443140249451516141115161516)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6479          1526233304569 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233304570 2018.05.13 20:41:44)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 41454642481711561146501b174744464347444744)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6472          1526233322440 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233322441 2018.05.13 20:42:02)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 14141912184244034413054e421211131612111211)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6472          1526233325670 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233325671 2018.05.13 20:42:05)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code a7a6a6f1a8f1f7b0f7a0b6fdf1a1a2a0a5a1a2a1a2)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000051 55 1437          1526233364352 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526233364353 2018.05.13 20:42:44)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code c6c19493939097d1c794829c9ec093c1c3c1c5c1c6)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000044 55 6472          1526233368534 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526233368535 2018.05.13 20:42:48)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 222574272874723572253378742427252024272427)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6446          1526234898815 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526234898816 2018.05.13 21:08:18)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code bbbabbeee1edebace8e8aae1edbdbebcb9bdbebdbe)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(10)(30))(_sens(29)(30)(31)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6483          1526234990757 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526234990758 2018.05.13 21:09:50)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code dd8f8b8e818b8dca8ddacc878bdbd8dadfdbd8dbd8)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30)(32))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6479          1526235091594 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526235091595 2018.05.13 21:11:31)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code c9c9ca9dc89f99de99cfd8939fcfcccecbcfcccfcc)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000050 55 1143          1526235155001 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526235155002 2018.05.13 21:12:34)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 77742676752021612377622d737174717270757173)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526235155010 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526235155011 2018.05.13 21:12:35)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 8684d08883d0d090878193dc828185808581848083)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526235155016 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526235155017 2018.05.13 21:12:35)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 8684d08985d1869184d593dc838185818380d28185)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1061          1526235155022 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526235155023 2018.05.13 21:12:35)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 8684d38889d18793d28694dcd2808780828186808f)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526235155028 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526235155029 2018.05.13 21:12:35)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 9694c399c3c0c78197c4d2ccce90c3919391959196)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526235155034 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526235155035 2018.05.13 21:12:35)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 9695c09991c0c0809094d0ccce9092909590979194)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1405          1526235155040 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526235155041 2018.05.13 21:12:35)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code a6a5a7f1a5f1a6b3f2a0b4fcf6a0f2a3f0a0a4a0a7)
	(_ent
		(_time 1526159547750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526235155046 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526235155047 2018.05.13 21:12:35)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code a6a5a7f1a5f1a6b3f2f3b4fcf6a0f2a3f0a1a5a0f0)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(4)(5)(2))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526235155052 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526235155053 2018.05.13 21:12:35)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code a6a5f7f1a5f0f2b1a4a6e3fcf2a1a4a0a3a0a2a0a3)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 4417          1526235155058 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526235155059 2018.05.13 21:12:35)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code b5b6e3e1e6e2b5a2b2e7a4eee6b3b4b2b1b3e3b2b7)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(4)(5)(7)(9)(10)(11)(13)(14)(15))(_sens(0)(1)(10))(_mon)(_read(8)(14)(15)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 6479          1526235155066 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526235155067 2018.05.13 21:12:35)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code b5b6e5e0b8e3e5a2e5b3a4efe3b3b0b2b7b3b0b3b0)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000055 55 683           1526235155073 Demux_chitanta
(_unit VHDL(demux_chitanta 0 4(demux_chitanta 0 12))
	(_version vde)
	(_time 1526235155074 2018.05.13 21:12:35)
	(_source(\./../src/chitanta.vhd\))
	(_parameters tan)
	(_code c5c69490c592c5d2c193dd9cc2c3c6c3cdc3ccc2c1)
	(_ent
		(_time 1526227872147)
	)
	(_object
		(_port(_int S -1 0 5(_ent(_in))))
		(_port(_int En -1 0 6(_ent(_in((i 2))))))
		(_port(_int Data -1 0 7(_ent(_out((i 2))))))
		(_var(_int intAct -1 0 15(_prcs 0((i 2)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Demux_chitanta 1 -1)
)
I 000044 55 6479          1526235155737 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526235155738 2018.05.13 21:12:35)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 65656164683335723563743f336360626763606360)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(3)(29)(30)(31))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6479          1526235252828 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526235252829 2018.05.13 21:14:12)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 9bc9cd95c1cdcb8ccb9d8ac1cd9d9e9c999d9e9d9e)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6479          1526235254650 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526235254651 2018.05.13 21:14:14)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code affca9f9f1f9ffb8ffa9bef5f9a9aaa8ada9aaa9aa)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple)(_trgt(8)(10)(15)(16)(17)(30))(_sens(29)(30)(31)(3))(_read(9)(18)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6409          1526235739834 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526235739835 2018.05.13 21:22:19)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 030154040855531408511259550506040105060506)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000050 55 1143          1526235766047 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526235766048 2018.05.13 21:22:46)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 5e0a5b5d0e0908480a5e4b045a585d585b595c585a)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526235766055 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526235766056 2018.05.13 21:22:46)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 6d386f6d3a3b3b7b6c6a7837696a6e6b6e6a6f6b68)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526235766061 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526235766062 2018.05.13 21:22:46)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 6d386f6c3c3a6d7a6f3e7837686a6e6a686b396a6e)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1061          1526235766067 PIN_input
(_unit VHDL(pin_read 0 28(pin_input 0 17))
	(_version vde)
	(_time 1526235766068 2018.05.13 21:22:46)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 7d287c7c202a7c68297d6f27297b7c7b797a7d7b74)
	(_ent
		(_time 1525714618213)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 30(_ent(_in))))
		(_port(_int button -1 0 31(_ent(_in))))
		(_port(_int reset -1 0 32(_ent(_in))))
		(_port(_int complete -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 34(_ent(_out))))
		(_var(_int current_digit -2 0 20(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526235766073 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526235766074 2018.05.13 21:22:46)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code 7d287c7c7a2b2c6a7c2f3927257b287a787a7e7a7d)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526235766079 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526235766080 2018.05.13 21:22:46)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 7d297f7c282b2b6b7b7f3b27257b797b7e7b7c7a7f)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1405          1526235766085 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526235766086 2018.05.13 21:22:46)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 8dd9d883dcda8d98d98b9fd7dd8bd988db8b8f8b8c)
	(_ent
		(_time 1526159547750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526235766091 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526235766092 2018.05.13 21:22:46)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 8dd9d883dcda8d98d9d89fd7dd8bd988db8a8e8bdb)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526235766097 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526235766098 2018.05.13 21:22:46)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 8dd98883dcdbd99a8f8dc8d7d98a8f8b888b898b88)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 4417          1526235766104 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526235766105 2018.05.13 21:22:46)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 9cc89e9399cb9c8b9bce8dc7cf9a9d9b989aca9b9e)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(4)(5)(7)(9)(10)(11)(13)(14)(15))(_sens(0)(1)(10))(_mon)(_read(8)(14)(15)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 6409          1526235766112 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526235766113 2018.05.13 21:22:46)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code acf8a8faf7fafcbba7febdf6faaaa9abaeaaa9aaa9)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 152(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 152(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 106(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 118(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(ceplm(_arch 2 0 137(_prcs(_simple)(_trgt(32))(_sens(17)))))
			(chitanta(_arch 3 0 142(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 4 0 151(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 5 -1)
)
I 000044 55 6348          1526236516651 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526236516652 2018.05.13 21:35:16)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 6f6b6f6e31393f7864387e3539696a686d696a696a)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(op_rez))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 149(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 149(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 107(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 119(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 139(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 148(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6408          1526237249575 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526237249576 2018.05.13 21:47:29)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 696a6868683f397e623978333f6f6c6e6b6f6c6f6c)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 149(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 149(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 107(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 119(_prcs(_simple)(_trgt(5)(6)(19)(29))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 139(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 148(_prcs(_simple)(_trgt(10)(15)(16)(17))(_sens(3)(29)(30)(31))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6408          1526237262619 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526237262620 2018.05.13 21:47:42)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 606e6261683630776b30713a366665676266656665)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 149(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 149(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 107(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 119(_prcs(_simple)(_trgt(5)(6)(19)(29))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 139(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 148(_prcs(_simple)(_trgt(10)(15)(16)(17))(_sens(3)(29)(30)(31))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6408          1526237459796 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526237459797 2018.05.13 21:50:59)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 949a989a98c2c4839fc485cec29291939692919291)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 149(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 149(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 107(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 119(_prcs(_simple)(_trgt(5)(6)(19)(29))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 139(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 148(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(3)(29)(30))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6408          1526237462066 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526237462067 2018.05.13 21:51:02)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 7d727a7d212b2d6a762d6c272b7b787a7f7b787b78)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 149(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 149(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 107(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 119(_prcs(_simple)(_trgt(5)(6)(19)(29))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 139(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 148(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(3)(29)(30))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6408          1526237591724 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526237591725 2018.05.13 21:53:11)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code f5fba3a4f8a3a5e2a6f0e4afa3f3f0f2f7f3f0f3f0)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 149(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 149(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 107(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 119(_prcs(_simple)(_trgt(5)(6)(19)(29))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 139(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 148(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(3)(29)(30))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6408          1526237596095 arh
(_unit VHDL(extragere 0 5(arh 0 18))
	(_version vde)
	(_time 1526237596096 2018.05.13 21:53:16)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 0c035c0b575a5c1b5f091d565a0a090b0e0a090a09)
	(_ent
		(_time 1526228444184)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 21(_ent (_in))))
				(_port(_int DATAIN 2 0 22(_ent (_in))))
				(_port(_int DATAOUT 2 0 23(_ent (_out))))
				(_port(_int WE -1 0 24(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 28(_ent (_in))))
				(_port(_int DataIn 4 0 29(_ent (_in))))
				(_port(_int DataOut 4 0 30(_ent (_out))))
				(_port(_int WE -1 0 31(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 35(_ent (_in))))
				(_port(_int B 5 0 35(_ent (_in))))
				(_port(_int operation -1 0 36(_ent (_in))))
				(_port(_int done -1 0 37(_ent (_in))))
				(_port(_int Rez 5 0 38(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 58(_ent (_in))))
				(_port(_int button -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int complete -1 0 61(_ent (_out))))
				(_port(_int PIN_code 10 0 62(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 48(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 49(_ent (_in))))
				(_port(_int adresa_card 7 0 50(_ent (_in))))
				(_port(_int Validation -1 0 51(_ent (_out((i 3))))))
				(_port(_int done -1 0 52(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 53(_ent (_out))))
			)
		)
	)
	(_inst card 0 100(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 101(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 102(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 103(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 104(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 6(_ent(_in))))
		(_port(_int digit 0 0 7(_ent(_in))))
		(_port(_int Set -1 0 8(_ent(_in))))
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_port(_int Chitanta_out -1 0 11(_ent(_out))))
		(_port(_int success -1 0 12(_ent(_out))))
		(_port(_int error -1 0 13(_ent(_out))))
		(_port(_int done -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 67(_arch(_uni))))
		(_sig(_int card_write -1 0 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 70(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 72(_arch(_uni))))
		(_sig(_int cash_write -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 77(_arch(_uni))))
		(_sig(_int comp_enable -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 80(_arch(_uni))))
		(_sig(_int comp_done -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 82(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 85(_arch(_uni))))
		(_sig(_int sum_code 11 0 86(_arch(_uni))))
		(_sig(_int sum 11 0 90(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 91(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 92(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int calculated -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int test -1 0 96(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 149(_array -1((_dto i 15 i 0)))))
		(_var(_int result 15 0 149(_prcs 3)))
		(_prcs
			(citire_suma(_arch 0 0 107(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 119(_prcs(_simple)(_trgt(5)(6)(19)(29))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 2 0 139(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 3 0 148(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(3)(29)(30))(_read(9)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 4 -1)
)
I 000044 55 6807          1526238958826 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526238958827 2018.05.13 22:15:58)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 2b2b272e717d7b3c7b2a3a717d2d2e2c292d2e2d2e)
	(_ent
		(_time 1526238958824)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6819          1526239548427 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526239548428 2018.05.13 22:25:48)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code e8ebbbbae8beb8ffb8bcf9b2beeeedefeaeeedeeed)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6819          1526239558456 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526239558457 2018.05.13 22:25:58)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 17191511184147004743064d411112101511121112)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6826          1526239682841 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526239682842 2018.05.13 22:28:02)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code eeeeb8bcb3b8bef9bebaffb4b8e8ebe9ece8ebe8eb)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6826          1526239715273 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526239715274 2018.05.13 22:28:35)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code a4f7f3f2a8f2f4b3f4f0b5fef2a2a1a3a6a2a1a2a1)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6826          1526239726942 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526239726943 2018.05.13 22:28:46)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 3c3b3038676a6c2b6c682d666a3a393b3e3a393a39)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6826          1526239780587 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526239780588 2018.05.13 22:29:40)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code c4979090c89294d39490d59e92c2c1c3c6c2c1c2c1)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6826          1526239895980 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526239895981 2018.05.13 22:31:35)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 83d4d28c88d5d394d3d792d9d58586848185868586)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6826          1526239989789 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526239989790 2018.05.13 22:33:09)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code f7f0a0a6f8a1a7e0a7a2e6ada1f1f2f0f5f1f2f1f2)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 6830          1526240008681 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526240008682 2018.05.13 22:33:28)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code c2c2c296c89492d59297d39894c4c7c5c0c4c7c4c7)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 101(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 102(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 103(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 104(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 105(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 68(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 69(_arch(_uni))))
		(_sig(_int card_write -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 72(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 74(_arch(_uni))))
		(_sig(_int cash_write -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 79(_arch(_uni))))
		(_sig(_int comp_enable -1 0 81(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 82(_arch(_uni))))
		(_sig(_int comp_done -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 84(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 88(_arch(_uni))))
		(_sig(_int sum 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 93(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 94(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 95(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 97(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 165(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 165(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 166(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 166(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 108(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 120(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 140(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 149(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 164(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 7180          1526240565677 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526240565678 2018.05.13 22:42:45)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 8ad98a85d3dcda9ddad99bd0dc8c8f8d888c8f8c8f)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_implicit)
			(_port
				((PIN)(PIN))
				((button)(button))
				((reset)(reset))
				((complete)(complete))
				((PIN_code)(PIN_code))
				((ceva_numar_idk)(ceva_numar_idk))
			)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 167(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 167(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 168(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 168(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 110(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 122(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 151(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 166(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 7180          1526240567885 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526240567886 2018.05.13 22:42:47)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 25767520287375327576347f732320222723202320)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_implicit)
			(_port
				((PIN)(PIN))
				((button)(button))
				((reset)(reset))
				((complete)(complete))
				((PIN_code)(PIN_code))
				((ceva_numar_idk)(ceva_numar_idk))
			)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 167(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 167(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 168(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 168(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 110(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 122(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 151(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 166(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 7256          1526241197839 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526241197840 2018.05.13 22:53:17)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code e6e8b2b4e8b0b6f1b7e5f7bcb0e0e3e1e4e0e3e0e3)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_implicit)
			(_port
				((PIN)(PIN))
				((button)(button))
				((reset)(reset))
				((complete)(complete))
				((PIN_code)(PIN_code))
				((ceva_numar_idk)(ceva_numar_idk))
			)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 174(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 174(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 175(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 175(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 117(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 129(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 149(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 158(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 173(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 7256          1526241477611 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526241477612 2018.05.13 22:57:57)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code cc999f98979a9cdb9dcfdd969acac9cbcecac9cac9)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_implicit)
			(_port
				((PIN)(PIN))
				((button)(button))
				((reset)(reset))
				((complete)(complete))
				((PIN_code)(PIN_code))
				((ceva_numar_idk)(ceva_numar_idk))
			)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 174(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 174(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 175(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 175(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 117(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 129(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 149(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 158(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 173(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 7256          1526241503581 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526241503582 2018.05.13 22:58:23)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 3c393c38676a6c2b6d3f2d666a3a393b3e3a393a39)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_implicit)
			(_port
				((PIN)(PIN))
				((button)(button))
				((reset)(reset))
				((complete)(complete))
				((PIN_code)(PIN_code))
				((ceva_numar_idk)(ceva_numar_idk))
			)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 174(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 174(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 175(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 175(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 117(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 129(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 149(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 158(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 173(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 7256          1526241615755 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526241615756 2018.05.13 23:00:15)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 683b3f69683e387f396b79323e6e6d6f6a6e6d6e6d)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_implicit)
			(_port
				((PIN)(PIN))
				((button)(button))
				((reset)(reset))
				((complete)(complete))
				((PIN_code)(PIN_code))
				((ceva_numar_idk)(ceva_numar_idk))
			)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 174(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 174(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 175(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 175(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 117(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 129(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 149(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 158(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 173(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000050 55 1110          1526241638763 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526241638764 2018.05.13 23:00:38)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 4043454249174155144e521a144641464447404649)
	(_ent
		(_time 1526241638761)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000044 55 7085          1526241642529 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526241642530 2018.05.13 23:00:42)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code f6f5f0a7f8a0a6e1a7f5e7aca0f0f3f1f4f0f3f0f3)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 174(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 174(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 175(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 175(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 117(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 129(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 149(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 158(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 173(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 7085          1526241650771 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526241650772 2018.05.13 23:00:50)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 20212125287670377123317a762625272226252625)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 174(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 174(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 175(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 175(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 117(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 129(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 149(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 158(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 173(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 7085          1526241725099 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526241725100 2018.05.13 23:02:05)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 78777b78782e286f297969222e7e7d7f7a7e7d7e7d)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 176(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 176(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 177(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 177(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 151(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 160(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 175(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000050 55 1105          1526246948817 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526246948818 2018.05.14 00:29:08)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code afacfdf8f0f8aebafba1bdf5fba9aea9aba8afa9a6)
	(_ent
		(_time 1526246948815)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 10(_array -1((_to i 0 i 15)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1105          1526246961233 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526246961234 2018.05.14 00:29:21)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 2525762129722430712b377f71232423212225232c)
	(_ent
		(_time 1526246948814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 10(_array -1((_to i 0 i 15)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000044 55 7262          1526246964217 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526246964218 2018.05.14 00:29:24)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code cdc3cf99919b9dda9cccdc979bcbc8cacfcbc8cbc8)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
			(_port
				((PIN)(PIN))
				((button)(button))
				((reset)(reset))
				((complete)(complete))
				((PIN_code)(PIN_code))
				((ceva_numar_idk)(ceva_numar_idk))
			)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 176(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 176(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 177(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 177(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 151(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 160(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 175(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 7262          1526246978283 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526246978284 2018.05.14 00:29:38)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code cb9f9b9f919d9bdc9acada919dcdceccc9cdcecdce)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
			(_port
				((PIN)(PIN))
				((button)(button))
				((reset)(reset))
				((complete)(complete))
				((PIN_code)(PIN_code))
				((ceva_numar_idk)(ceva_numar_idk))
			)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 176(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 176(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 177(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 177(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(24)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 151(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 160(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 175(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000050 55 1105          1526247057780 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526247057781 2018.05.14 00:30:57)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 48194d4a491f495d1c465a121c4e494e4c4f484e41)
	(_ent
		(_time 1526246948814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 10(_array -1((_to i 0 i 15)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1105          1526247144693 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526247144694 2018.05.14 00:32:24)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code d2d1da80d985d3c786dcc08886d4d3d4d6d5d2d4db)
	(_ent
		(_time 1526246948814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 10(_array -1((_to i 0 i 15)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1105          1526247150165 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526247150166 2018.05.14 00:32:30)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 2e2c7b2a72792f3b7a203c747a282f282a292e2827)
	(_ent
		(_time 1526246948814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 10(_array -1((_to i 0 i 15)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 0)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000050 55 1110          1526247329735 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526247329736 2018.05.14 00:35:29)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 999fcb9699ce988ccd978bc3cd9f989f9d9e999f90)
	(_ent
		(_time 1526247329733)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000044 55 7081          1526247489385 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526247489386 2018.05.14 00:38:09)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 414f1642481711561040501b174744464347444744)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 176(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 176(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 177(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 177(_prcs 5)))
		(_prcs
			(reset(_arch 0 0 109(_prcs(_simple)(_trgt(21)(29)(30))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 151(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 160(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 175(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 7009          1526247769014 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526247769015 2018.05.14 00:42:49)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 8adfd985d3dcda9ddad99bd0dc8c8f8d888c8f8c8f)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 167(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 167(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 168(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 168(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 110(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 122(_prcs(_simple)(_trgt(19)(29)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 142(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 151(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 166(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 7005          1526248209001 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526248209002 2018.05.14 00:50:09)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 3b35383f616d6b2c6b692a616d3d3e3c393d3e3d3e)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 166(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 166(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 167(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 167(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 110(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 122(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 141(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 150(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 165(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 5 -1)
)
I 000044 55 7074          1526248478995 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526248478996 2018.05.14 00:54:38)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code ebbceab9b1bdbbfcbbbbfab1bdedeeece9edeeedee)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 166(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 166(_prcs 4(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 167(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 167(_prcs 4)))
		(_prcs
			(citire_suma(_arch 0 0 110(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 1 0 122(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 2 0 141(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 3 0 150(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 4 0 165(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
			(line__190(_arch 5 0 190(_assignment(_trgt(7))(_sens(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 6 -1)
)
I 000044 55 7141          1526248596714 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526248596715 2018.05.14 00:56:36)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code c1c0c495c89791d690cfd09b97c7c4c6c3c7c4c7c4)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 175(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 175(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 176(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 176(_prcs 5)))
		(_prcs
			(rest(_arch 0 0 110(_prcs(_simple)(_trgt(30)(31))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 150(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 159(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 174(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
			(line__199(_arch 6 0 199(_assignment(_trgt(7))(_sens(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 7 -1)
)
I 000044 55 7141          1526248601628 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526248601629 2018.05.14 00:56:41)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code ece2eabeb7babcfbbde2fdb6baeae9ebeeeae9eae9)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 175(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 175(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 176(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 176(_prcs 5)))
		(_prcs
			(rest(_arch 0 0 110(_prcs(_simple)(_trgt(30)(31))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 150(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 159(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 174(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
			(line__199(_arch 6 0 199(_assignment(_trgt(7))(_sens(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 7 -1)
)
I 000044 55 7141          1526251302141 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526251302142 2018.05.14 01:41:42)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code df8bd28c81898fc88ed1ce8589d9dad8ddd9dad9da)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 175(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 175(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 176(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 176(_prcs 5)))
		(_prcs
			(rest(_arch 0 0 110(_prcs(_simple)(_trgt(30)(31))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(24)(1)(2)(3))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(19)(5)(6))(_sens(20)(21)(24)(3)))))
			(chitanta(_arch 3 0 150(_prcs(_simple)(_trgt(29)(4))(_sens(21)(2)(3))(_read(29)(1(0))))))
			(withdraw_account(_arch 4 0 159(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(29)(30)(3))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 174(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(27)(29)(31)(3))(_mon)(_read(13)(14)(22)(24)))))
			(line__199(_arch 6 0 199(_assignment(_trgt(7))(_sens(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 7 -1)
)
I 000050 55 1143          1526251303935 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526251303936 2018.05.14 01:41:43)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code d4808686d58382c280d4c18ed0d2d7d2d1d3d6d2d0)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
I 000044 55 1998          1526251303946 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526251303947 2018.05.14 01:41:43)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code e4b1b1b7e3b2b2f2e5e3f1bee0e3e7e2e7e3e6e2e1)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
I 000045 55 1080          1526251303952 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526251303953 2018.05.14 01:41:43)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code e4b1b1b6e5b3e4f3e6b7f1bee1e3e7e3e1e2b0e3e7)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
I 000050 55 1110          1526251303958 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526251303959 2018.05.14 01:41:43)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code f3a6a5a3f9a4f2e6a7fde1a9a7f5f2f5f7f4f3f5fa)
	(_ent
		(_time 1526247329732)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
I 000051 55 1437          1526251303964 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526251303965 2018.05.14 01:41:43)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code f3a6a5a3a3a5a2e4f2a1b7a9abf5a6f4f6f4f0f4f3)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526251303971 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526251303972 2018.05.14 01:41:43)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code 0356000501555515050145595b0507050005020401)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
I 000044 55 1405          1526251303978 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526251303979 2018.05.14 01:41:43)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code 035657050554031657051159530557065505010502)
	(_ent
		(_time 1526159547750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
I 000057 55 1880          1526251303984 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526251303985 2018.05.14 01:41:43)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code 035657050554031657561159530557065504000555)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
I 000049 55 4028          1526251303990 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526251303991 2018.05.14 01:41:43)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code 134617141545470411135649471411151615171516)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
I 000044 55 4417          1526251303999 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526251304000 2018.05.14 01:41:43)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code 134610144644130414410248401512141715451411)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(4)(5)(7)(9)(10)(11)(13)(14)(15))(_sens(0)(1)(10))(_mon)(_read(8)(14)(15)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
I 000044 55 7141          1526251304008 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526251304009 2018.05.14 01:41:44)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code 2277272728747235732c3378742427252024272427)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 175(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 175(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 176(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 176(_prcs 5)))
		(_prcs
			(rest(_arch 0 0 110(_prcs(_simple)(_trgt(30)(31))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 3 0 150(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 4 0 159(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(3)(29)(30))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 174(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(3)(27)(29)(31))(_mon)(_read(13)(14)(22)(24)))))
			(line__199(_arch 6 0 199(_assignment(_trgt(7))(_sens(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 7 -1)
)
V 000050 55 1143          1526251315885 normalise
(_unit VHDL(debouncer 0 27(normalise 0 35))
	(_version vde)
	(_time 1526251315886 2018.05.14 01:41:55)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 85d6d48b85d2d393d18590df818386838082878381)
	(_ent
		(_time 1525714639506)
	)
	(_object
		(_gen(_int DB_size -1 0 28 \19\ (_ent gms((i 19)))))
		(_port(_int CLK -2 0 30(_ent(_in)(_event))))
		(_port(_int input -2 0 31(_ent(_in))))
		(_port(_int debounced -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -2((_dto i 1 i 0)))))
		(_var(_int BIST 0 0 39(_prcs 0)))
		(_var(_int DB_reset -2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{DB_size~downto~0}~13 0 41(_array -2((_dto c 1 i 0)))))
		(_var(_int DB_out 1 0 41(_prcs 0((_others(i 2))))))
		(_prcs
			(DEBOUNCER(_arch 0 0 38(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . normalise 2 -1)
)
V 000044 55 1998          1526251315894 LED
(_unit VHDL(screen 0 5(led 0 15))
	(_version vde)
	(_time 1526251315895 2018.05.14 01:41:55)
	(_source(\./../src/afisor.vhd\))
	(_parameters tan)
	(_code 95c7c39a93c3c383949280cf919296939692979390)
	(_ent
		(_time 1525711537814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int number 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int clear -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int LED_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int anode 2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 3 0 16(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int digit 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 18(_array -1((_dto i 18 i 0)))))
		(_sig(_int clk_divisor 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((sel)(clk_divisor(d_18_17))))(_trgt(5))(_sens(7(d_18_17))))))
			(Select_anode(_arch 1 0 23(_prcs(_trgt(4)(6))(_sens(0)(5))(_read(2)))))
			(Decode(_arch 2 0 40(_prcs(_simple)(_trgt(3))(_sens(6)))))
			(Divisor(_arch 3 0 57(_prcs(_simple)(_trgt(7))(_sens(1))(_read(2)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197378)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50529027 197379)
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . LED 4 -1)
)
V 000045 55 1080          1526251315900 read
(_unit VHDL(sum 0 4(read 0 15))
	(_version vde)
	(_time 1526251315901 2018.05.14 01:41:55)
	(_source(\./../src/input_suma.vhd\))
	(_parameters tan)
	(_code 95c7c39b95c2958297c680cf909296929093c19296)
	(_ent
		(_time 1525712551615)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int x 1 0 8(_ent(_in))))
		(_port(_int button -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int final_sum 2 0 10(_ent(_out))))
		(_port(_int complete -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))(5))(_sens(3))(_read(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . read 1 -1)
)
V 000050 55 1110          1526251315906 PIN_input
(_unit VHDL(pin_read 0 4(pin_input 0 18))
	(_version vde)
	(_time 1526251315907 2018.05.14 01:41:55)
	(_source(\./../src/PIN_input.vhd\))
	(_parameters tan)
	(_code 95c7c09a99c29480c19b87cfc1939493919295939c)
	(_ent
		(_time 1526247329732)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int PIN 0 0 6(_ent(_in))))
		(_port(_int button -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int complete -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int PIN_code 1 0 10(_ent(_out))))
		(_port(_int ceva_numar_idk -2 0 11(_ent(_out))))
		(_var(_int current_digit -2 0 21(_prcs 0((i 3)))))
		(_prcs
			(PIN_input(_arch 0 0 20(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PIN_input 1 -1)
)
V 000051 55 1437          1526251315912 operations
(_unit VHDL(plusminus 0 7(operations 0 16))
	(_version vde)
	(_time 1526251315913 2018.05.14 01:41:55)
	(_source(\./../src/Sumator-Scazator.vhd\))
	(_parameters tan)
	(_code a4f6f1f3f3f2f5b3a5f6e0fefca2f1a3a1a3a7a3a4)
	(_ent
		(_time 1526040067503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int operation -1 0 9(_ent(_in))))
		(_port(_int done -1 0 10(_ent(_in))))
		(_port(_int Rez 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_var(_int result -2 0 30(_prcs 0)))
		(_var(_int i -2 0 31(_prcs 0((i 0)))))
		(_prcs
			(calcul(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int make_number 1 0 18(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . operations 2 -1)
)
I 000049 55 873           1526251315919 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526251315920 2018.05.14 01:41:55)
	(_source(\./../src/Identificare card.vhd\))
	(_parameters tan)
	(_code a4f7f2f3a1f2f2b2a2a6e2fefca2a0a2a7a2a5a3a6)
	(_ent
		(_time 1526045639144)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_out))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
V 000044 55 1405          1526251315925 Arh
(_unit VHDL(mem_ram_bancomat 0 5(arh 0 12))
	(_version vde)
	(_time 1526251315926 2018.05.14 01:41:55)
	(_source(\./../src/cash register.vhd\))
	(_parameters tan)
	(_code b4e7b5e0b5e3b4a1e0b2a6eee4b2e0b1e2b2b6b2b5)
	(_ent
		(_time 1526159547750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int Address 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int DataIn 1 0 7(_ent(_in))))
		(_port(_int DataOut 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem 0 13(_array 2((_to i 0 i 4)))))
		(_sig(_int Memory 3 0 14(_arch(_uni(((_string \"00001010"\))((_string \"00011001"\))((_string \"00110010"\))((_string \"01100100"\))((_string \"11111111"\)))))))
		(_sig(_int Addr -2 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Arh 1 -1)
)
V 000057 55 1880          1526251315931 ARH_Mem_RAM_SOLD
(_unit VHDL(mem_ram_sold 0 5(arh_mem_ram_sold 0 14))
	(_version vde)
	(_time 1526251315932 2018.05.14 01:41:55)
	(_source(\./../src/sold.vhd\))
	(_parameters tan)
	(_code b4e7b5e0b5e3b4a1e0e1a6eee4b2e0b1e2b3b7b2e2)
	(_ent
		(_time 1525953170252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int DATAIN 1 0 7(_ent(_in))))
		(_port(_int DATAOUT 1 0 8(_ent(_out))))
		(_port(_int WE -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int MEM 0 15(_array 2((_to i 0 i 15)))))
		(_sig(_int Memory 3 0 16(_arch(_uni(((_string \"0010000000000000"\))((_string \"0001100100000000"\))((_string \"0001100000000000"\))((_string \"0001011100000000"\))((_string \"0001011000000000"\))((_string \"0001010100000000"\))((_string \"0001010000000000"\))((_string \"0001001100000000"\))((_string \"0001001000000000"\))((_string \"0001000100000000"\))((_string \"0001000000000000"\))((_string \"0000100100000000"\))((_string \"0000100000000000"\))((_string \"0000011100000000"\))((_string \"0000011000000000"\))((_string \"0000010100000000"\)))))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 32(_scalar (_to i 0 i 15))))
		(_sig(_int ADDR 4 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1)(3))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . ARH_Mem_RAM_SOLD 1 -1)
)
V 000049 55 4028          1526251315938 depunere
(_unit VHDL(depunere 0 6(depunere 0 15))
	(_version vde)
	(_time 1526251315939 2018.05.14 01:41:55)
	(_source(\./../src/depunere.vhd\))
	(_parameters tan)
	(_code b4e7e5e0b5e2e0a3b6b4f1eee0b3b6b2b1b2b0b2b1)
	(_ent
		(_time 1526136465580)
	)
	(_comp
		(PlusMinus
			(_object
				(_port(_int A 5 0 32(_ent (_in))))
				(_port(_int B 5 0 32(_ent (_in))))
				(_port(_int operation -1 0 33(_ent (_in))))
				(_port(_int done -1 0 34(_ent (_inout))))
				(_port(_int Rez 5 0 35(_ent (_out))))
			)
		)
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 25(_ent (_in))))
				(_port(_int DATAIN 4 0 26(_ent (_in))))
				(_port(_int DATAOUT 4 0 27(_ent (_out))))
				(_port(_int WE -1 0 28(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 1 0 18(_ent (_in))))
				(_port(_int DataIn 2 0 19(_ent (_in))))
				(_port(_int DataOut 2 0 20(_ent (_out))))
				(_port(_int WE -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst calculator 0 74(_comp PlusMinus)
		(_port
			((A)(op1))
			((B)(op2))
			((operation)((i 2)))
			((done)(SumEnable))
			((Rez)(result))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sold 0 75(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(account_address))
			((DATAIN)(card_dataIn))
			((DATAOUT)(card_dataOut))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 76(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int money 0 0 7(_ent(_in))))
		(_port(_int submit -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 9(_ent(_in))))
		(_port(_int account_address 0 0 10(_ent(_in))))
		(_port(_int gata -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1 6 0 38(_arch(_uni))))
		(_sig(_int op2 6 0 38(_arch(_uni))))
		(_sig(_int SumEnable -1 0 39(_arch(_uni((i 3))))))
		(_sig(_int result 6 0 40(_arch(_uni))))
		(_sig(_int card_dataIn 6 0 43(_arch(_uni))))
		(_sig(_int card_dataOut 6 0 44(_arch(_uni))))
		(_sig(_int card_write -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 7 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 8 0 48(_arch(_uni))))
		(_sig(_int cash_out 8 0 49(_arch(_uni))))
		(_sig(_int cash_write -1 0 50(_arch(_uni((i 2))))))
		(_sig(_int num 7 0 53(_arch(_uni(_string \"000"\)))))
		(_sig(_int temp 6 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 58(_array -1((_dto i 15 i 0)))))
		(_prcs
			(deposit(_arch 0 0 79(_prcs(_simple)(_trgt(4)(5)(6)(7)(9)(11)(12)(13)(15)(16)(17))(_sens(1))(_mon)(_read(0)(2)(7)(8)(10)(11)(14)(15)(16)(17)))))
		)
		(_subprogram
			(_int vectorize 1 0 57(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . depunere 2 -1)
)
V 000044 55 4417          1526251315947 arh
(_unit VHDL(comparator 0 8(arh 0 19))
	(_version vde)
	(_time 1526251315948 2018.05.14 01:41:55)
	(_source(\./../src/comparator.vhd\))
	(_parameters tan)
	(_code c49792919693c4d3c396d59f97c2c5c3c0c292c3c6)
	(_ent
		(_time 1526210199636)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 3 0 22(_ent (_in))))
				(_port(_int DATAIN 4 0 23(_ent (_in))))
				(_port(_int DATAOUT 4 0 24(_ent (_out))))
				(_port(_int WE -1 0 25(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 5 0 29(_ent (_in))))
				(_port(_int DataIn 6 0 30(_ent (_in))))
				(_port(_int DataOut 6 0 31(_ent (_out))))
				(_port(_int WE -1 0 32(_ent (_in))))
			)
		)
	)
	(_inst sold 0 58(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(adresa_card))
			((DATAIN)(_string \"UUUUUUUUUUUUUUUU"\))
			((DATAOUT)(card_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_RAM_SOLD)
			(_port
				((ADDRESS)(ADDRESS))
				((DATAIN)(DATAIN))
				((DATAOUT)(DATAOUT))
				((WE)(WE))
			)
		)
	)
	(_inst cash 0 59(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(_string \"UUUUUUUU"\))
			((DataOut)(cash_out))
			((WE)((i 2)))
		)
		(_use(_ent . Mem_Ram_Bancomat)
			(_port
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((WE)(WE))
			)
		)
	)
	(_object
		(_port(_int Enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int Suma_utilizator 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 1 0 11(_ent(_in))))
		(_port(_int Validation -1 0 12(_ent(_out((i 3))))))
		(_port(_int done -1 0 13(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int nr_coins 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_out 7 0 35(_arch(_uni(_string \"0000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 8 0 37(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_out 9 0 38(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma -2 0 49(_arch(_uni(_code 4)))))
		(_sig(_int reg_addr 8 0 50(_arch(_uni(_string \"000"\)))))
		(_sig(_int test -1 0 51(_arch(_uni((i 2))))))
		(_sig(_int valid1 -1 0 52(_arch(_uni((i 3))))))
		(_sig(_int valid2 -1 0 52(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 53(_array -1((_dto i 19 i 0)))))
		(_sig(_int coin_array 12 0 53(_arch(_uni))))
		(_sig(_int intDone -1 0 54(_arch(_uni((i 2))))))
		(_var(_int coin -2 0 70(_prcs 1)))
		(_var(_int coinCount -2 0 71(_prcs 1)))
		(_var(_int temp -2 0 72(_prcs 1)))
		(_var(_int intValid -1 0 73(_prcs 1((i 3)))))
		(_var(_int intSum -2 0 74(_prcs 1((i 0)))))
		(_var(_int coin_array_address -2 0 75(_prcs 1)))
		(_prcs
			(sarac(_arch 0 0 61(_prcs(_simple)(_trgt(12))(_sens(0)(1)(2))(_mon)(_read(6)))))
			(avem_bancnote(_arch 1 0 68(_prcs(_simple)(_trgt(4)(5)(7)(9)(10)(11)(13)(14)(15))(_sens(0)(1)(10))(_mon)(_read(8)(14)(15)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_subprogram
			(_int make_number 3 0 40(_arch(_func -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 5 -1)
)
V 000044 55 7141          1526251315957 arh
(_unit VHDL(extragere 0 7(arh 0 20))
	(_version vde)
	(_time 1526251315958 2018.05.14 01:41:55)
	(_source(\./../src/extragere.vhd\))
	(_parameters tan)
	(_code d3808380d88583c482ddc28985d5d6d4d1d5d6d5d6)
	(_ent
		(_time 1526238958823)
	)
	(_comp
		(Mem_RAM_SOLD
			(_object
				(_port(_int ADDRESS 1 0 23(_ent (_in))))
				(_port(_int DATAIN 2 0 24(_ent (_in))))
				(_port(_int DATAOUT 2 0 25(_ent (_out))))
				(_port(_int WE -1 0 26(_ent (_in))))
			)
		)
		(Mem_Ram_Bancomat
			(_object
				(_port(_int Address 3 0 30(_ent (_in))))
				(_port(_int DataIn 4 0 31(_ent (_in))))
				(_port(_int DataOut 4 0 32(_ent (_out))))
				(_port(_int WE -1 0 33(_ent (_in))))
			)
		)
		(PlusMinus
			(_object
				(_port(_int A 5 0 37(_ent (_in))))
				(_port(_int B 5 0 37(_ent (_in))))
				(_port(_int operation -1 0 38(_ent (_in))))
				(_port(_int done -1 0 39(_ent (_in))))
				(_port(_int Rez 5 0 40(_ent (_out))))
			)
		)
		(PIN_read
			(_object
				(_port(_int PIN 9 0 60(_ent (_in))))
				(_port(_int button -1 0 61(_ent (_in))))
				(_port(_int reset -1 0 62(_ent (_in))))
				(_port(_int complete -1 0 63(_ent (_out))))
				(_port(_int PIN_code 10 0 64(_ent (_out))))
				(_port(_int ceva_numar_idk -2 0 65(_ent (_out))))
			)
		)
		(comparator
			(_object
				(_port(_int Enable -1 0 50(_ent (_in))))
				(_port(_int Suma_utilizator 6 0 51(_ent (_in))))
				(_port(_int adresa_card 7 0 52(_ent (_in))))
				(_port(_int Validation -1 0 53(_ent (_out((i 3))))))
				(_port(_int done -1 0 54(_ent (_out((i 2))))))
				(_port(_int nr_coins 8 0 55(_ent (_out))))
			)
		)
	)
	(_inst card 0 103(_comp Mem_RAM_SOLD)
		(_port
			((ADDRESS)(Adr))
			((DATAIN)(card_in))
			((DATAOUT)(card_out))
			((WE)(card_write))
		)
		(_use(_ent . Mem_RAM_SOLD)
		)
	)
	(_inst cash 0 104(_comp Mem_Ram_Bancomat)
		(_port
			((Address)(cash_address))
			((DataIn)(cash_in))
			((DataOut)(cash_out))
			((WE)(cash_write))
		)
		(_use(_ent . Mem_Ram_Bancomat)
		)
	)
	(_inst op 0 105(_comp PlusMinus)
		(_port
			((A)(op_A))
			((B)(op_B))
			((operation)((i 3)))
			((done)(op_enable))
			((Rez)(card_in))
		)
		(_use(_ent . PlusMinus)
			(_port
				((A)(A))
				((B)(B))
				((operation)(operation))
				((done)(done))
				((Rez)(Rez))
			)
		)
	)
	(_inst sum_input 0 106(_comp PIN_read)
		(_port
			((PIN)(digit))
			((button)(set))
			((reset)(sum_reset))
			((complete)(sum_done))
			((PIN_code)(sum_code))
			((ceva_numar_idk)(test))
		)
		(_use(_ent . PIN_read)
		)
	)
	(_inst exchange_validation 0 107(_comp comparator)
		(_port
			((Enable)(comp_enable))
			((Suma_utilizator)(sum))
			((adresa_card)(adr))
			((Validation)(comp_valid))
			((done)(comp_done))
			((nr_coins)(comp_coin_list))
		)
		(_use(_ent . comparator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int Adr 0 0 8(_ent(_in))))
		(_port(_int digit 0 0 9(_ent(_in))))
		(_port(_int Set -1 0 10(_ent(_in))))
		(_port(_int Enable -1 0 11(_ent(_in))))
		(_port(_int Chitanta_out -1 0 13(_ent(_out))))
		(_port(_int success -1 0 14(_ent(_out))))
		(_port(_int error -1 0 15(_ent(_out))))
		(_port(_int done -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 55(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int card_in 11 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int card_out 11 0 70(_arch(_uni))))
		(_sig(_int card_write -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int cash_address 12 0 73(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int cash_in 13 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int cash_out 13 0 75(_arch(_uni))))
		(_sig(_int cash_write -1 0 76(_arch(_uni((i 2))))))
		(_sig(_int op_A 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_B 11 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_enable -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int op_rez 11 0 80(_arch(_uni))))
		(_sig(_int comp_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int comp_valid -1 0 83(_arch(_uni))))
		(_sig(_int comp_done -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1318 0 85(_array -1((_dto i 19 i 0)))))
		(_sig(_int comp_coin_list 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int sum_reset -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int sum_done -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int sum_code 11 0 89(_arch(_uni))))
		(_sig(_int sum 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_addr 12 0 94(_arch(_uni(_string \"000"\)))))
		(_sig(_int test_env -1 0 95(_arch(_uni((i 3))))))
		(_sig(_int receipt_set -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int account_done -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int register_done -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int test -2 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 175(_array -1((_dto i 2 i 0)))))
		(_var(_int adresa 15 0 175(_prcs 5(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 176(_array -1((_dto i 7 i 0)))))
		(_var(_int calcul 16 0 176(_prcs 5)))
		(_prcs
			(rest(_arch 0 0 110(_prcs(_simple)(_trgt(30)(31))(_sens(3)))))
			(citire_suma(_arch 1 0 119(_prcs(_simple)(_trgt(23)(26))(_sens(1)(2)(3)(24))(_read(23)(25)))))
			(withdraw_validation(_arch 2 0 131(_prcs(_simple)(_trgt(5)(6)(19))(_sens(3)(20)(21)(24)))))
			(chitanta(_arch 3 0 150(_prcs(_simple)(_trgt(4)(29))(_sens(2)(3)(21))(_read(1(0))(29)))))
			(withdraw_account(_arch 4 0 159(_prcs(_simple)(_trgt(10)(15)(16)(17)(30))(_sens(3)(29)(30))(_read(9)(26)))))
			(withdraw_register(_arch 5 0 174(_prcs(_simple)(_trgt(11)(12)(14)(27)(31))(_sens(3)(27)(29)(31))(_mon)(_read(13)(14)(22)(24)))))
			(line__199(_arch 6 0 199(_assignment(_trgt(7))(_sens(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(131586)
	)
	(_model . arh 7 -1)
)
V 000049 55 875           1526251496021 identify
(_unit VHDL(card_id 0 5(identify 0 14))
	(_version vde)
	(_time 1526251496022 2018.05.14 01:44:56)
	(_source(\./../src/Identificare_card.vhd\))
	(_parameters tan)
	(_code 3265643731646424343074686a3436343134333530)
	(_ent
		(_time 1526251496019)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int adresa_card 0 0 7(_ent(_in))))
		(_port(_int input_card -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 9(_scalar (_to i 0 i 15))))
		(_port(_int card_num 1 0 9(_ent(_inout))))
		(_port(_int valid -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . identify 1 -1)
)
