#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\Users\JULESV~1\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "C:\Users\JULESV~1\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\JULESV~1\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\JULESV~1\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\JULESV~1\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_0000028a803de6f0 .scope module, "adc_tx_tb" "adc_tx_tb" 2 30;
 .timescale -9 -10;
v0000028a80450f70_0 .var "button", 0 0;
v0000028a80450a70_0 .var "clk", 0 0;
v0000028a80450610_0 .net "cs", 0 0, v0000028a80454f30_0;  1 drivers
v0000028a804518d0_0 .net "dclk", 0 0, v0000028a80453630_0;  1 drivers
v0000028a80451ab0_0 .net "eos", 0 0, v0000028a803eddf0_0;  1 drivers
v0000028a80450b10_0 .var "miso", 0 0;
v0000028a804502f0_0 .net "mosi", 0 0, L_0000028a80451c90;  1 drivers
v0000028a80451290_0 .var "rst", 0 0;
v0000028a80451d30_0 .net "tx", 0 0, v0000028a803ce2e0_0;  1 drivers
S_0000028a803dea50 .scope module, "dut" "adc_tx" 2 41, 3 6 0, S_0000028a803de6f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "button_i";
    .port_info 3 /INPUT 1 "miso_i";
    .port_info 4 /OUTPUT 1 "mosi_o";
    .port_info 5 /OUTPUT 1 "dclk_o";
    .port_info 6 /OUTPUT 1 "cs_o";
    .port_info 7 /OUTPUT 1 "tx_o";
    .port_info 8 /OUTPUT 1 "eos_o";
P_0000028a803f1b00 .param/l "baud" 1 3 21, C4<010100010101111>;
P_0000028a803f1b38 .param/l "cmd_i" 1 3 18, C4<10010111>;
P_0000028a803f1b70 .param/l "k_i" 1 3 19, C4<11101110011010110010011111111>;
P_0000028a803f1ba8 .param/l "kmax_i" 1 3 20, C4<00100111>;
P_0000028a803f1be0 .param/l "psel" 1 3 22, C4<0>;
L_0000028a80459078 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000028a80455460_0 .net/2u *"_ivl_0", 3 0, L_0000028a80459078;  1 drivers
v0000028a80455500_0 .net *"_ivl_3", 3 0, L_0000028a80450570;  1 drivers
v0000028a80455820_0 .net "button_i", 0 0, v0000028a80450f70_0;  1 drivers
v0000028a80456040_0 .net "clk_i", 0 0, v0000028a80450a70_0;  1 drivers
v0000028a804558c0_0 .net "cs_o", 0 0, v0000028a80454f30_0;  alias, 1 drivers
v0000028a804511f0_0 .net "data", 7 0, L_0000028a80451330;  1 drivers
v0000028a80450390_0 .net "dclk_o", 0 0, v0000028a80453630_0;  alias, 1 drivers
v0000028a80450ed0_0 .net "dlsb", 7 0, L_0000028a80451790;  1 drivers
v0000028a80451470_0 .net "dmsb", 7 0, L_0000028a804516f0;  1 drivers
v0000028a80451650_0 .net "dout_o", 11 0, v0000028a8044f820_0;  1 drivers
v0000028a80450890_0 .net "eoc", 0 0, L_0000028a803c41c0;  1 drivers
v0000028a80450430_0 .net "eos_o", 0 0, v0000028a803eddf0_0;  alias, 1 drivers
v0000028a80450e30_0 .net "eot", 0 0, v0000028a803ed710_0;  1 drivers
v0000028a80450c50_0 .net "miso_i", 0 0, v0000028a80450b10_0;  1 drivers
v0000028a804515b0_0 .net "mosi_o", 0 0, L_0000028a80451c90;  alias, 1 drivers
v0000028a80450d90_0 .net "rst_i", 0 0, v0000028a80451290_0;  1 drivers
v0000028a80451f10_0 .net "sel", 0 0, v0000028a803ec6d0_0;  1 drivers
v0000028a80451a10_0 .net "st", 0 0, v0000028a803ed850_0;  1 drivers
v0000028a80450250_0 .net "strc", 0 0, v0000028a803edb70_0;  1 drivers
v0000028a80451970_0 .net "sts", 0 0, v0000028a80455780_0;  1 drivers
v0000028a804504d0_0 .net "tx_o", 0 0, v0000028a803ce2e0_0;  alias, 1 drivers
L_0000028a80450570 .part v0000028a8044f820_0, 8, 4;
L_0000028a804516f0 .concat [ 4 4 0 0], L_0000028a80450570, L_0000028a80459078;
L_0000028a80451790 .part v0000028a8044f820_0, 0, 8;
S_0000028a803dedf0 .scope module, "mod_fsm_adc_tx" "fsm_adc_tx" 3 41, 4 6 0, S_0000028a803dea50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "sts_i";
    .port_info 3 /INPUT 1 "eoc_i";
    .port_info 4 /INPUT 1 "eot_i";
    .port_info 5 /OUTPUT 1 "sel_o";
    .port_info 6 /OUTPUT 1 "strc_o";
    .port_info 7 /OUTPUT 1 "st_o";
    .port_info 8 /OUTPUT 1 "eos_o";
P_0000028a8032e7b0 .param/l "s0" 1 4 18, C4<000>;
P_0000028a8032e7e8 .param/l "s1" 1 4 19, C4<001>;
P_0000028a8032e820 .param/l "s2" 1 4 20, C4<010>;
P_0000028a8032e858 .param/l "s3" 1 4 21, C4<011>;
P_0000028a8032e890 .param/l "s4" 1 4 22, C4<100>;
P_0000028a8032e8c8 .param/l "s5" 1 4 23, C4<101>;
P_0000028a8032e900 .param/l "s6" 1 4 24, C4<110>;
v0000028a803edcb0_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a803ece50_0 .net "eoc_i", 0 0, L_0000028a803c41c0;  alias, 1 drivers
v0000028a803eddf0_0 .var "eos_o", 0 0;
v0000028a803ec8b0_0 .net "eot_i", 0 0, v0000028a803ed710_0;  alias, 1 drivers
v0000028a803ed7b0_0 .var "next_state", 2 0;
v0000028a803ec630_0 .var "present_state", 2 0;
v0000028a803ecdb0_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a803ec6d0_0 .var "sel_o", 0 0;
v0000028a803ed850_0 .var "st_o", 0 0;
v0000028a803edb70_0 .var "strc_o", 0 0;
v0000028a803ed670_0 .net "sts_i", 0 0, v0000028a80455780_0;  alias, 1 drivers
E_0000028a803e1450 .event posedge, v0000028a803ecdb0_0, v0000028a803edcb0_0;
E_0000028a803e1590 .event anyedge, v0000028a803ec630_0, v0000028a803ec8b0_0, v0000028a803ece50_0, v0000028a803ed670_0;
S_0000028a8032e940 .scope module, "mod_mux_ch" "mux_ch" 3 67, 5 6 0, S_0000028a803dea50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "sel_i";
    .port_info 1 /INPUT 8 "dmsb_i";
    .port_info 2 /INPUT 8 "dlsb_i";
    .port_info 3 /OUTPUT 8 "data_o";
P_0000028a803e1d50 .param/l "Width" 0 5 7, +C4<00000000000000000000000000001000>;
v0000028a803ec770_0 .net "data_o", 7 0, L_0000028a80451330;  alias, 1 drivers
v0000028a803ee070_0 .net "dlsb_i", 7 0, L_0000028a80451790;  alias, 1 drivers
v0000028a803ec810_0 .net "dmsb_i", 7 0, L_0000028a804516f0;  alias, 1 drivers
v0000028a803ec950_0 .net "sel_i", 0 0, v0000028a803ec6d0_0;  alias, 1 drivers
L_0000028a80451330 .functor MUXZ 8, L_0000028a804516f0, L_0000028a80451790, v0000028a803ec6d0_0, C4<>;
S_0000028a8033aa80 .scope module, "mod_rs232_tx" "rs232_tx" 3 74, 6 6 0, S_0000028a803dea50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "st_i";
    .port_info 3 /INPUT 8 "d_i";
    .port_info 4 /INPUT 15 "baud_i";
    .port_info 5 /INPUT 1 "psel_i";
    .port_info 6 /OUTPUT 1 "tx_o";
    .port_info 7 /OUTPUT 1 "eot_o";
P_0000028a803e1a90 .param/l "Width" 0 6 7, +C4<00000000000000000000000000001111>;
L_0000028a80459660 .functor BUFT 1, C4<010100010101111>, C4<0>, C4<0>, C4<0>;
v0000028a803ce740_0 .net "baud_i", 14 0, L_0000028a80459660;  1 drivers
v0000028a803ce920_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a803ce9c0_0 .net "d_i", 7 0, L_0000028a80451330;  alias, 1 drivers
v0000028a803ceec0_0 .net "eot_o", 0 0, v0000028a803ed710_0;  alias, 1 drivers
v0000028a803cef60_0 .net "p", 0 0, L_0000028a80451510;  1 drivers
L_0000028a804596a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028a803cf0a0_0 .net "psel_i", 0 0, L_0000028a804596a8;  1 drivers
v0000028a803c2a30_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a803c2df0_0 .net "sel", 3 0, v0000028a803cd8e0_0;  1 drivers
v0000028a803c3070_0 .net "st_i", 0 0, v0000028a803ed850_0;  alias, 1 drivers
v0000028a803c3110_0 .net "tx_o", 0 0, v0000028a803ce2e0_0;  alias, 1 drivers
v0000028a803c3250_0 .net "z", 0 0, L_0000028a803c4230;  1 drivers
S_0000028a8033ac10 .scope module, "mod_freq_div" "freq_div" 6 45, 7 6 0, S_0000028a8033aa80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "en_i";
    .port_info 3 /INPUT 15 "baud_i";
    .port_info 4 /OUTPUT 1 "z_o";
P_0000028a803e1f10 .param/l "Width" 0 7 7, +C4<00000000000000000000000000001111>;
L_0000028a803c4230 .functor BUFZ 1, L_0000028a80451e70, C4<0>, C4<0>, C4<0>;
L_0000028a803c3580 .functor BUFT 15, L_0000028a804509d0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
L_0000028a804594b0 .functor BUFT 1, C4<000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028a803ed530_0 .net/2u *"_ivl_0", 14 0, L_0000028a804594b0;  1 drivers
L_0000028a804594f8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a803ed5d0_0 .net *"_ivl_11", 16 0, L_0000028a804594f8;  1 drivers
L_0000028a80459540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a803edfd0_0 .net/2u *"_ivl_12", 31 0, L_0000028a80459540;  1 drivers
v0000028a803ed990_0 .net *"_ivl_14", 0 0, L_0000028a80451dd0;  1 drivers
L_0000028a80459588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028a803eda30_0 .net/2u *"_ivl_16", 0 0, L_0000028a80459588;  1 drivers
L_0000028a804595d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028a803ed350_0 .net/2u *"_ivl_18", 0 0, L_0000028a804595d0;  1 drivers
v0000028a803ecbd0_0 .net *"_ivl_2", 14 0, L_0000028a804509d0;  1 drivers
v0000028a803edc10_0 .net *"_ivl_8", 31 0, L_0000028a80451b50;  1 drivers
v0000028a803ee390_0 .net "baud_i", 14 0, L_0000028a80459660;  alias, 1 drivers
v0000028a803ee250_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a803ecb30_0 .net "comp", 0 0, L_0000028a80451e70;  1 drivers
L_0000028a80459618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028a803ede90_0 .net "en_i", 0 0, L_0000028a80459618;  1 drivers
v0000028a803ecef0_0 .net "mux1", 14 0, L_0000028a803c3580;  1 drivers
v0000028a803ee110_0 .net "mux2", 14 0, L_0000028a804501b0;  1 drivers
v0000028a803ee2f0_0 .var "reg_q", 14 0;
v0000028a803ed2b0_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a803ecc70_0 .net "z_o", 0 0, L_0000028a803c4230;  alias, 1 drivers
L_0000028a804509d0 .arith/sub 15, v0000028a803ee2f0_0, L_0000028a804594b0;
L_0000028a804501b0 .functor MUXZ 15, L_0000028a803c3580, L_0000028a80459660, L_0000028a80451e70, C4<>;
L_0000028a80451b50 .concat [ 15 17 0 0], v0000028a803ee2f0_0, L_0000028a804594f8;
L_0000028a80451dd0 .cmp/eq 32, L_0000028a80451b50, L_0000028a80459540;
L_0000028a80451e70 .functor MUXZ 1, L_0000028a804595d0, L_0000028a80459588, L_0000028a80451dd0, C4<>;
S_0000028a8032a3d0 .scope module, "mod_fsm_tx" "fsm_tx" 6 35, 8 6 0, S_0000028a8033aa80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "st_i";
    .port_info 3 /INPUT 1 "z_i";
    .port_info 4 /INPUT 1 "psel_i";
    .port_info 5 /OUTPUT 4 "sel_o";
    .port_info 6 /OUTPUT 1 "eot_o";
P_0000028a8032a560 .param/l "s0" 1 8 16, C4<0000>;
P_0000028a8032a598 .param/l "s1" 1 8 17, C4<0001>;
P_0000028a8032a5d0 .param/l "s10" 1 8 26, C4<1010>;
P_0000028a8032a608 .param/l "s11" 1 8 27, C4<1011>;
P_0000028a8032a640 .param/l "s2" 1 8 18, C4<0010>;
P_0000028a8032a678 .param/l "s3" 1 8 19, C4<0011>;
P_0000028a8032a6b0 .param/l "s4" 1 8 20, C4<0100>;
P_0000028a8032a6e8 .param/l "s5" 1 8 21, C4<0101>;
P_0000028a8032a720 .param/l "s6" 1 8 22, C4<0110>;
P_0000028a8032a758 .param/l "s7" 1 8 23, C4<0111>;
P_0000028a8032a790 .param/l "s8" 1 8 24, C4<1000>;
P_0000028a8032a7c8 .param/l "s9" 1 8 25, C4<1001>;
v0000028a803ecf90_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a803ed710_0 .var "eot_o", 0 0;
v0000028a803ed0d0_0 .var "next_state", 3 0;
v0000028a803ed170_0 .var "present_state", 3 0;
v0000028a803ed210_0 .net "psel_i", 0 0, L_0000028a804596a8;  alias, 1 drivers
v0000028a803ed490_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a803cd8e0_0 .var "sel_o", 3 0;
v0000028a803cdc00_0 .net "st_i", 0 0, v0000028a803ed850_0;  alias, 1 drivers
v0000028a803cdca0_0 .net "z_i", 0 0, L_0000028a803c4230;  alias, 1 drivers
E_0000028a803e1c90 .event anyedge, v0000028a803ed170_0, v0000028a803ed210_0, v0000028a803ecc70_0, v0000028a803ed850_0;
S_0000028a8034f110 .scope module, "mod_mux_tx" "mux_tx" 6 23, 9 6 0, S_0000028a8033aa80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "d_i";
    .port_info 1 /INPUT 1 "p_i";
    .port_info 2 /INPUT 4 "sel_i";
    .port_info 3 /OUTPUT 1 "tx_o";
v0000028a803cdf20_0 .net "d_i", 7 0, L_0000028a80451330;  alias, 1 drivers
v0000028a803ce100_0 .net "p_i", 0 0, L_0000028a80451510;  alias, 1 drivers
v0000028a803ced80_0 .net "sel_i", 3 0, v0000028a803cd8e0_0;  alias, 1 drivers
v0000028a803ce2e0_0 .var "tx_o", 0 0;
E_0000028a803e1f50 .event anyedge, v0000028a803cd8e0_0, v0000028a803ce100_0, v0000028a803ec770_0;
S_0000028a8034f2a0 .scope module, "mod_parity" "parity" 6 30, 10 6 0, S_0000028a8033aa80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "d_i";
    .port_info 1 /OUTPUT 1 "p_o";
v0000028a803ceba0_0 .net "d_i", 7 0, L_0000028a80451330;  alias, 1 drivers
v0000028a803ce560_0 .net "p_o", 0 0, L_0000028a80451510;  alias, 1 drivers
L_0000028a80451510 .reduce/xor L_0000028a80451330;
S_0000028a80335390 .scope module, "mod_spi_wr" "spi_wr" 3 53, 11 6 0, S_0000028a803dea50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "strc_i";
    .port_info 3 /INPUT 8 "cmd_i";
    .port_info 4 /INPUT 8 "kmax_i";
    .port_info 5 /INPUT 1 "miso_i";
    .port_info 6 /OUTPUT 1 "mosi_o";
    .port_info 7 /OUTPUT 12 "dout_o";
    .port_info 8 /OUTPUT 1 "dclk_o";
    .port_info 9 /OUTPUT 1 "cs_o";
    .port_info 10 /OUTPUT 1 "eoc_o";
L_0000028a803c41c0 .functor AND 1, v0000028a80454710_0, v0000028a8044f5a0_0, C4<1>, C4<1>;
v0000028a80456680_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
L_0000028a80459420 .functor BUFT 1, C4<10010111>, C4<0>, C4<0>, C4<0>;
v0000028a80456720_0 .net "cmd_i", 7 0, L_0000028a80459420;  1 drivers
v0000028a80456b80_0 .net "cs_o", 0 0, v0000028a80454f30_0;  alias, 1 drivers
v0000028a80456220_0 .net "dclk_o", 0 0, v0000028a80453630_0;  alias, 1 drivers
v0000028a80455320_0 .net "dout_o", 11 0, v0000028a8044f820_0;  alias, 1 drivers
v0000028a80456360_0 .net "eoc_o", 0 0, L_0000028a803c41c0;  alias, 1 drivers
v0000028a804560e0_0 .net "eor", 0 0, v0000028a8044f5a0_0;  1 drivers
v0000028a80456e00_0 .net "eow", 0 0, v0000028a80454710_0;  1 drivers
L_0000028a80459468 .functor BUFT 1, C4<00100111>, C4<0>, C4<0>, C4<0>;
v0000028a804555a0_0 .net "kmax_i", 7 0, L_0000028a80459468;  1 drivers
v0000028a80455dc0_0 .net "miso_i", 0 0, v0000028a80450b10_0;  alias, 1 drivers
v0000028a80455aa0_0 .net "mosi_o", 0 0, L_0000028a80451c90;  alias, 1 drivers
v0000028a80455b40_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a80456180_0 .net "slow_clk", 0 0, L_0000028a803c4150;  1 drivers
v0000028a80456ae0_0 .net "strc_i", 0 0, v0000028a803edb70_0;  alias, 1 drivers
S_0000028a80335520 .scope module, "mod_spir" "spi_read" 11 35, 12 6 0, S_0000028a80335390;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "strr_i";
    .port_info 3 /INPUT 1 "miso_i";
    .port_info 4 /INPUT 1 "slow_clk_i";
    .port_info 5 /OUTPUT 12 "dout_o";
    .port_info 6 /OUTPUT 1 "eor_o";
v0000028a8044f500_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a8044fe60_0 .net "cnt", 5 0, L_0000028a803c4380;  1 drivers
v0000028a8044ef60_0 .net "data", 15 0, v0000028a8044eec0_0;  1 drivers
v0000028a8044f640_0 .net "dout_o", 11 0, v0000028a8044f820_0;  alias, 1 drivers
v0000028a8044fbe0_0 .net "eor_o", 0 0, v0000028a8044f5a0_0;  alias, 1 drivers
v0000028a8044f8c0_0 .net "hab", 0 0, v0000028a8044ea60_0;  1 drivers
v0000028a8044e380_0 .net "miso_i", 0 0, v0000028a80450b10_0;  alias, 1 drivers
v0000028a8044f960_0 .net "opc1", 1 0, v0000028a8044e100_0;  1 drivers
v0000028a8044e420_0 .net "opc2", 1 0, v0000028a8044e1a0_0;  1 drivers
v0000028a8044faa0_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a8044fb40_0 .net "slow_clk_i", 0 0, L_0000028a803c4150;  alias, 1 drivers
v0000028a8044fa00_0 .net "strr_i", 0 0, v0000028a803edb70_0;  alias, 1 drivers
L_0000028a804513d0 .part v0000028a8044eec0_0, 4, 12;
S_0000028a80337950 .scope module, "mod_cnt_r" "counter_r" 12 21, 13 6 0, S_0000028a80335520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 2 "opc_i";
    .port_info 3 /OUTPUT 6 "cnt_o";
P_0000028a803e1d90 .param/l "Width" 0 13 7, +C4<00000000000000000000000000000110>;
L_0000028a803c4380 .functor BUFZ 6, v0000028a8044ff00_0, C4<000000>, C4<000000>, C4<000000>;
v0000028a803c32f0_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a8044e740_0 .net "cnt_o", 5 0, L_0000028a803c4380;  alias, 1 drivers
v0000028a8044fc80_0 .var "mux_d", 5 0;
v0000028a8044ec40_0 .net "opc_i", 1 0, v0000028a8044e100_0;  alias, 1 drivers
v0000028a8044ff00_0 .var "reg_q", 5 0;
v0000028a8044e9c0_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
E_0000028a803e1310 .event anyedge, v0000028a8044ff00_0, v0000028a8044ec40_0;
S_0000028a80337ae0 .scope module, "mod_fsm" "fsm_spir" 12 25, 14 6 0, S_0000028a80335520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "strr_i";
    .port_info 3 /INPUT 1 "slow_clk_i";
    .port_info 4 /INPUT 6 "cnt_i";
    .port_info 5 /OUTPUT 2 "opc1_o";
    .port_info 6 /OUTPUT 2 "opc2_o";
    .port_info 7 /OUTPUT 1 "eor_o";
    .port_info 8 /OUTPUT 1 "hab_o";
P_0000028a8036e5f0 .param/l "s0" 1 14 18, C4<0000>;
P_0000028a8036e628 .param/l "s1" 1 14 19, C4<0001>;
P_0000028a8036e660 .param/l "s2" 1 14 20, C4<0010>;
P_0000028a8036e698 .param/l "s3" 1 14 21, C4<0011>;
P_0000028a8036e6d0 .param/l "s4" 1 14 22, C4<0100>;
P_0000028a8036e708 .param/l "s5" 1 14 23, C4<0101>;
P_0000028a8036e740 .param/l "s6" 1 14 24, C4<0110>;
P_0000028a8036e778 .param/l "s7" 1 14 25, C4<0111>;
v0000028a8044f6e0_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a8044f280_0 .net "cnt_i", 5 0, L_0000028a803c4380;  alias, 1 drivers
v0000028a8044f5a0_0 .var "eor_o", 0 0;
v0000028a8044ea60_0 .var "hab_o", 0 0;
v0000028a8044f780_0 .var "next_state", 3 0;
v0000028a8044e100_0 .var "opc1_o", 1 0;
v0000028a8044e1a0_0 .var "opc2_o", 1 0;
v0000028a8044e240_0 .var "present_state", 3 0;
v0000028a8044f3c0_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a8044f460_0 .net "slow_clk_i", 0 0, L_0000028a803c4150;  alias, 1 drivers
v0000028a8044ece0_0 .net "strr_i", 0 0, v0000028a803edb70_0;  alias, 1 drivers
E_0000028a803e11d0 .event anyedge, v0000028a8044e240_0, v0000028a803edb70_0, v0000028a8044e740_0, v0000028a8044f460_0;
S_0000028a8036e7c0 .scope module, "mod_pipo" "pipo_reg" 12 23, 15 6 0, S_0000028a80335520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "hab_i";
    .port_info 3 /INPUT 12 "din_i";
    .port_info 4 /OUTPUT 12 "dout_o";
P_0000028a803e18d0 .param/l "Width" 0 15 7, +C4<00000000000000000000000000001100>;
v0000028a8044e2e0_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a8044eb00_0 .net "din_i", 11 0, L_0000028a804513d0;  1 drivers
v0000028a8044f820_0 .var "dout_o", 11 0;
v0000028a8044fdc0_0 .net "hab_i", 0 0, v0000028a8044ea60_0;  alias, 1 drivers
v0000028a8044ee20_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
S_0000028a80352110 .scope module, "mod_sipo" "sipo_reg" 12 22, 16 6 0, S_0000028a80335520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "din_i";
    .port_info 3 /INPUT 2 "op_i";
    .port_info 4 /OUTPUT 16 "dout_o";
P_0000028a803e20d0 .param/l "Width" 0 16 7, +C4<00000000000000000000000000010000>;
v0000028a8044f140_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a8044eba0_0 .net "din_i", 0 0, v0000028a80450b10_0;  alias, 1 drivers
v0000028a8044ed80_0 .net "dout_o", 15 0, v0000028a8044eec0_0;  alias, 1 drivers
v0000028a8044f1e0_0 .var "mux_d", 15 0;
v0000028a8044f0a0_0 .net "op_i", 1 0, v0000028a8044e1a0_0;  alias, 1 drivers
v0000028a8044eec0_0 .var "reg_q", 15 0;
v0000028a8044fd20_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
E_0000028a803e1dd0 .event anyedge, v0000028a8044eec0_0, v0000028a8044e1a0_0, v0000028a8044eba0_0;
S_0000028a803522a0 .scope module, "mod_spiw" "spi_write" 11 22, 17 6 0, S_0000028a80335390;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "strw_i";
    .port_info 3 /INPUT 8 "cmd_i";
    .port_info 4 /INPUT 8 "kmax_i";
    .port_info 5 /OUTPUT 1 "mosi_o";
    .port_info 6 /OUTPUT 1 "dclk_o";
    .port_info 7 /OUTPUT 1 "cs_o";
    .port_info 8 /OUTPUT 1 "eow_o";
    .port_info 9 /OUTPUT 1 "slow_clk_o";
L_0000028a803c4150 .functor BUFZ 1, L_0000028a803c36d0, C4<0>, C4<0>, C4<0>;
v0000028a804533b0_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a80453450_0 .net "cmd_i", 7 0, L_0000028a80459420;  alias, 1 drivers
v0000028a804542b0_0 .net "cs_o", 0 0, v0000028a80454f30_0;  alias, 1 drivers
v0000028a804538b0_0 .net "dclk_o", 0 0, v0000028a80453630_0;  alias, 1 drivers
v0000028a80454490_0 .net "eow_o", 0 0, v0000028a80454710_0;  alias, 1 drivers
v0000028a80453950_0 .net "flag", 0 0, L_0000028a80450750;  1 drivers
v0000028a804539f0_0 .net "hab", 0 0, v0000028a804543f0_0;  1 drivers
v0000028a80454a30_0 .net "kmax_i", 7 0, L_0000028a80459468;  alias, 1 drivers
v0000028a804534f0_0 .net "mosi_o", 0 0, L_0000028a80451c90;  alias, 1 drivers
v0000028a80453770_0 .net "opc1", 1 0, v0000028a804531d0_0;  1 drivers
v0000028a80454530_0 .net "opc2", 1 0, v0000028a80454350_0;  1 drivers
v0000028a80454cb0_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a804545d0_0 .net "slow_clk", 0 0, L_0000028a803c36d0;  1 drivers
v0000028a80454670_0 .net "slow_clk_o", 0 0, L_0000028a803c4150;  alias, 1 drivers
v0000028a80455960_0 .net "strw_i", 0 0, v0000028a803edb70_0;  alias, 1 drivers
S_0000028a80452e90 .scope module, "mod_clkdiv" "clk_div" 17 26, 18 6 0, S_0000028a803522a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "h_i";
    .port_info 3 /INPUT 8 "kmax_i";
    .port_info 4 /OUTPUT 1 "slow_clk_o";
P_0000028a803e1a10 .param/l "Width" 0 18 7, +C4<00000000000000000000000000001000>;
L_0000028a803c36d0 .functor BUFZ 1, L_0000028a804510b0, C4<0>, C4<0>, C4<0>;
L_0000028a80459300 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000028a8044e920_0 .net/2u *"_ivl_0", 7 0, L_0000028a80459300;  1 drivers
v0000028a8044e4c0_0 .net *"_ivl_10", 0 0, L_0000028a80450930;  1 drivers
L_0000028a80459390 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028a8044e560_0 .net/2u *"_ivl_12", 0 0, L_0000028a80459390;  1 drivers
L_0000028a804593d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028a8044e600_0 .net/2u *"_ivl_14", 0 0, L_0000028a804593d8;  1 drivers
v0000028a8044e6a0_0 .net *"_ivl_2", 7 0, L_0000028a80451830;  1 drivers
L_0000028a80459348 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000028a8044f320_0 .net/2u *"_ivl_8", 7 0, L_0000028a80459348;  1 drivers
v0000028a8044e7e0_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a8044e880_0 .net "comp", 0 0, L_0000028a804510b0;  1 drivers
v0000028a8044f000_0 .net "h_i", 0 0, v0000028a804543f0_0;  alias, 1 drivers
v0000028a80453a90_0 .net "kmax_i", 7 0, L_0000028a80459468;  alias, 1 drivers
v0000028a80453bd0_0 .net "mux1", 7 0, L_0000028a804507f0;  1 drivers
v0000028a80453590_0 .net "mux2_d", 7 0, L_0000028a804506b0;  1 drivers
v0000028a80454850_0 .var "reg_q", 7 0;
v0000028a80453c70_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a80454c10_0 .net "slow_clk_o", 0 0, L_0000028a803c36d0;  alias, 1 drivers
L_0000028a80451830 .arith/sub 8, v0000028a80454850_0, L_0000028a80459300;
L_0000028a804507f0 .functor MUXZ 8, v0000028a80454850_0, L_0000028a80451830, v0000028a804543f0_0, C4<>;
L_0000028a804506b0 .functor MUXZ 8, L_0000028a804507f0, L_0000028a80459468, L_0000028a804510b0, C4<>;
L_0000028a80450930 .cmp/eq 8, v0000028a80454850_0, L_0000028a80459348;
L_0000028a804510b0 .functor MUXZ 1, L_0000028a804593d8, L_0000028a80459390, L_0000028a80450930, C4<>;
S_0000028a804523a0 .scope module, "mod_cnt_w" "counter_w" 17 25, 19 6 0, S_0000028a803522a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 2 "opc_i";
    .port_info 3 /OUTPUT 1 "flag_o";
P_0000028a803e1a50 .param/l "Width" 0 19 7, +C4<00000000000000000000000000000101>;
L_0000028a80459228 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0000028a80454e90_0 .net/2u *"_ivl_0", 4 0, L_0000028a80459228;  1 drivers
v0000028a80453090_0 .net *"_ivl_2", 0 0, L_0000028a80451010;  1 drivers
L_0000028a80459270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028a80454030_0 .net/2u *"_ivl_4", 0 0, L_0000028a80459270;  1 drivers
L_0000028a804592b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028a80453d10_0 .net/2u *"_ivl_6", 0 0, L_0000028a804592b8;  1 drivers
v0000028a80453b30_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a80453810_0 .net "flag_o", 0 0, L_0000028a80450750;  alias, 1 drivers
v0000028a80453db0_0 .var "mux_d", 4 0;
v0000028a804548f0_0 .net "opc_i", 1 0, v0000028a80454350_0;  alias, 1 drivers
v0000028a804540d0_0 .var "reg_q", 4 0;
v0000028a80454ad0_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
E_0000028a803e1e90 .event anyedge, v0000028a804540d0_0, v0000028a804548f0_0;
L_0000028a80451010 .cmp/eq 5, v0000028a804540d0_0, L_0000028a80459228;
L_0000028a80450750 .functor MUXZ 1, L_0000028a804592b8, L_0000028a80459270, L_0000028a80451010, C4<>;
S_0000028a80452080 .scope module, "mod_fsm_w" "fsm_spiw" 17 28, 20 6 0, S_0000028a803522a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "strw_i";
    .port_info 3 /INPUT 1 "slow_clk_i";
    .port_info 4 /INPUT 1 "flag_i";
    .port_info 5 /OUTPUT 2 "opc1_o";
    .port_info 6 /OUTPUT 2 "opc2_o";
    .port_info 7 /OUTPUT 1 "cs_o";
    .port_info 8 /OUTPUT 1 "dclk_o";
    .port_info 9 /OUTPUT 1 "hab_o";
    .port_info 10 /OUTPUT 1 "eow_o";
P_0000028a804526c0 .param/l "s0" 1 20 20, C4<000>;
P_0000028a804526f8 .param/l "s1" 1 20 21, C4<001>;
P_0000028a80452730 .param/l "s2" 1 20 22, C4<010>;
P_0000028a80452768 .param/l "s3" 1 20 23, C4<011>;
P_0000028a804527a0 .param/l "s4" 1 20 24, C4<100>;
P_0000028a804527d8 .param/l "s5" 1 20 25, C4<101>;
P_0000028a80452810 .param/l "s6" 1 20 26, C4<110>;
v0000028a80454990_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a80454f30_0 .var "cs_o", 0 0;
v0000028a80453630_0 .var "dclk_o", 0 0;
v0000028a80454710_0 .var "eow_o", 0 0;
v0000028a804536d0_0 .net "flag_i", 0 0, L_0000028a80450750;  alias, 1 drivers
v0000028a804543f0_0 .var "hab_o", 0 0;
v0000028a80453130_0 .var "next_state", 2 0;
v0000028a804531d0_0 .var "opc1_o", 1 0;
v0000028a80454350_0 .var "opc2_o", 1 0;
v0000028a80453e50_0 .var "present_state", 2 0;
v0000028a80453270_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a80453ef0_0 .net "slow_clk_i", 0 0, L_0000028a803c36d0;  alias, 1 drivers
v0000028a80453f90_0 .net "strw_i", 0 0, v0000028a803edb70_0;  alias, 1 drivers
E_0000028a803e1fd0 .event anyedge, v0000028a80453e50_0, v0000028a80453810_0, v0000028a80454c10_0, v0000028a803edb70_0;
S_0000028a80452d00 .scope module, "mod_piso" "piso_reg" 17 24, 21 6 0, S_0000028a803522a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 8 "din_i";
    .port_info 3 /INPUT 2 "op_i";
    .port_info 4 /OUTPUT 1 "dout_o";
P_0000028a803e1190 .param/l "Width" 0 21 7, +C4<00000000000000000000000000001000>;
v0000028a80454d50_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a80454170_0 .net "din_i", 7 0, L_0000028a80459420;  alias, 1 drivers
v0000028a80453310_0 .net "dout_o", 0 0, L_0000028a80451c90;  alias, 1 drivers
v0000028a80454b70_0 .var "mux_d", 7 0;
v0000028a80454df0_0 .net "op_i", 1 0, v0000028a804531d0_0;  alias, 1 drivers
v0000028a80454210_0 .var "reg_q", 7 0;
v0000028a804547b0_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
E_0000028a803e1b50 .event anyedge, v0000028a80454210_0, v0000028a804531d0_0, v0000028a80454170_0;
L_0000028a80451c90 .part v0000028a80454210_0, 7, 1;
S_0000028a80452850 .scope module, "mod_tick" "single_tick" 3 33, 22 6 0, S_0000028a803dea50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 29 "k_i";
    .port_info 3 /INPUT 1 "button_i";
    .port_info 4 /OUTPUT 1 "start_o";
P_0000028a803e1210 .param/l "Width" 0 22 7, +C4<00000000000000000000000000011101>;
v0000028a80455c80_0 .net "button_i", 0 0, v0000028a80450f70_0;  alias, 1 drivers
v0000028a80455e60_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a804551e0_0 .net "en", 0 0, v0000028a80456a40_0;  1 drivers
L_0000028a804591e0 .functor BUFT 1, C4<11101110011010110010011111111>, C4<0>, C4<0>, C4<0>;
v0000028a80455fa0_0 .net "k_i", 28 0, L_0000028a804591e0;  1 drivers
v0000028a80455f00_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a80455280_0 .net "start_o", 0 0, v0000028a80455780_0;  alias, 1 drivers
v0000028a804553c0_0 .net "z", 0 0, L_0000028a803c40e0;  1 drivers
S_0000028a80452210 .scope module, "mod_fsm_tick" "fsm_tick" 22 26, 23 6 0, S_0000028a80452850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "button_i";
    .port_info 3 /INPUT 1 "z_i";
    .port_info 4 /OUTPUT 1 "start_o";
    .port_info 5 /OUTPUT 1 "en_o";
P_0000028a80393360 .param/l "s0" 1 23 15, C4<00>;
P_0000028a80393398 .param/l "s1" 1 23 16, C4<01>;
P_0000028a803933d0 .param/l "s2" 1 23 17, C4<10>;
v0000028a804567c0_0 .net "button_i", 0 0, v0000028a80450f70_0;  alias, 1 drivers
v0000028a804562c0_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a80456a40_0 .var "en_o", 0 0;
v0000028a80456860_0 .var "next_state", 1 0;
v0000028a80456cc0_0 .var "present_state", 1 0;
v0000028a80456c20_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a80455780_0 .var "start_o", 0 0;
v0000028a80456ea0_0 .net "z_i", 0 0, L_0000028a803c40e0;  alias, 1 drivers
E_0000028a803e1710 .event anyedge, v0000028a80456cc0_0, v0000028a80456ea0_0, v0000028a804567c0_0;
S_0000028a80452530 .scope module, "mod_timer" "timer" 22 18, 24 6 0, S_0000028a80452850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "en_i";
    .port_info 3 /INPUT 29 "k_i";
    .port_info 4 /OUTPUT 1 "z_o";
P_0000028a803e2090 .param/l "Width" 0 24 7, +C4<00000000000000000000000000011101>;
L_0000028a803c40e0 .functor BUFZ 1, L_0000028a80450070, C4<0>, C4<0>, C4<0>;
L_0000028a804590c0 .functor BUFT 1, C4<00000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028a80455be0_0 .net/2u *"_ivl_0", 28 0, L_0000028a804590c0;  1 drivers
v0000028a80455a00_0 .net *"_ivl_10", 0 0, L_0000028a80451bf0;  1 drivers
L_0000028a80459150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028a80456400_0 .net/2u *"_ivl_12", 0 0, L_0000028a80459150;  1 drivers
L_0000028a80459198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028a80456f40_0 .net/2u *"_ivl_14", 0 0, L_0000028a80459198;  1 drivers
v0000028a804556e0_0 .net *"_ivl_2", 28 0, L_0000028a80450cf0;  1 drivers
L_0000028a80459108 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a804564a0_0 .net/2u *"_ivl_8", 28 0, L_0000028a80459108;  1 drivers
v0000028a804550a0_0 .net "clk_i", 0 0, v0000028a80450a70_0;  alias, 1 drivers
v0000028a804565e0_0 .net "comp", 0 0, L_0000028a80450070;  1 drivers
v0000028a80455640_0 .net "en_i", 0 0, v0000028a80456a40_0;  alias, 1 drivers
v0000028a80456900_0 .net "k_i", 28 0, L_0000028a804591e0;  alias, 1 drivers
v0000028a80456540_0 .net "mux1", 28 0, L_0000028a80450bb0;  1 drivers
v0000028a80455140_0 .net "mux2_d", 28 0, L_0000028a80451150;  1 drivers
v0000028a804569a0_0 .var "reg_q", 28 0;
v0000028a80455d20_0 .net "rst_i", 0 0, v0000028a80451290_0;  alias, 1 drivers
v0000028a80456d60_0 .net "z_o", 0 0, L_0000028a803c40e0;  alias, 1 drivers
L_0000028a80450cf0 .arith/sub 29, v0000028a804569a0_0, L_0000028a804590c0;
L_0000028a80450bb0 .functor MUXZ 29, v0000028a804569a0_0, L_0000028a80450cf0, v0000028a80456a40_0, C4<>;
L_0000028a80451150 .functor MUXZ 29, L_0000028a80450bb0, L_0000028a804591e0, L_0000028a80450070, C4<>;
L_0000028a80451bf0 .cmp/eq 29, v0000028a804569a0_0, L_0000028a80459108;
L_0000028a80450070 .functor MUXZ 1, L_0000028a80459198, L_0000028a80459150, L_0000028a80451bf0, C4<>;
    .scope S_0000028a80452530;
T_0 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a80455d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0000028a804569a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028a80455140_0;
    %assign/vec4 v0000028a804569a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028a80452210;
T_1 ;
    %wait E_0000028a803e1710;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80455780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80456a40_0, 0, 1;
    %load/vec4 v0000028a80456cc0_0;
    %store/vec4 v0000028a80456860_0, 0, 2;
    %load/vec4 v0000028a80456cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a80456860_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80455780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80456a40_0, 0, 1;
    %load/vec4 v0000028a804567c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a80456860_0, 0, 2;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80455780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80456a40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028a80456860_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80455780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80456a40_0, 0, 1;
    %load/vec4 v0000028a80456ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a80456860_0, 0, 2;
T_1.7 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028a80452210;
T_2 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a80456c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028a80456cc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028a80456860_0;
    %assign/vec4 v0000028a80456cc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028a803dedf0;
T_3 ;
    %wait E_0000028a803e1590;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ec6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803edb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803eddf0_0, 0, 1;
    %load/vec4 v0000028a803ec630_0;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
    %load/vec4 v0000028a803ec630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ec6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803edb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803eddf0_0, 0, 1;
    %load/vec4 v0000028a803ed670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
T_3.9 ;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ec6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803edb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803eddf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ec6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803edb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803eddf0_0, 0, 1;
    %load/vec4 v0000028a803ece50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
T_3.11 ;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ec6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803edb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803eddf0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ec6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803edb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803eddf0_0, 0, 1;
    %load/vec4 v0000028a803ec8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
T_3.13 ;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803ec6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803edb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803eddf0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803ec6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803edb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803eddf0_0, 0, 1;
    %load/vec4 v0000028a803ec8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028a803ed7b0_0, 0, 3;
T_3.15 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028a803dedf0;
T_4 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a803ecdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028a803ec630_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028a803ed7b0_0;
    %assign/vec4 v0000028a803ec630_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028a80452d00;
T_5 ;
    %wait E_0000028a803e1b50;
    %load/vec4 v0000028a80454df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028a80454b70_0, 0, 8;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0000028a80454210_0;
    %store/vec4 v0000028a80454b70_0, 0, 8;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000028a80454170_0;
    %store/vec4 v0000028a80454b70_0, 0, 8;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000028a80454210_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028a80454b70_0, 0, 8;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028a80454b70_0, 0, 8;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028a80452d00;
T_6 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a804547b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028a80454210_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028a80454b70_0;
    %assign/vec4 v0000028a80454210_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028a804523a0;
T_7 ;
    %wait E_0000028a803e1e90;
    %load/vec4 v0000028a804548f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0000028a804540d0_0;
    %store/vec4 v0000028a80453db0_0, 0, 5;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028a80453db0_0, 0, 5;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000028a804540d0_0;
    %store/vec4 v0000028a80453db0_0, 0, 5;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000028a804540d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000028a80453db0_0, 0, 5;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028a80453db0_0, 0, 5;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028a804523a0;
T_8 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a80454ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028a804540d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028a80453db0_0;
    %assign/vec4 v0000028a804540d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028a80452e90;
T_9 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a80453c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028a80454850_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028a80453590_0;
    %assign/vec4 v0000028a80454850_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028a80452080;
T_10 ;
    %wait E_0000028a803e1fd0;
    %load/vec4 v0000028a80453e50_0;
    %store/vec4 v0000028a80453130_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028a804531d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028a80454350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80454f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80453630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a804543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80454710_0, 0, 1;
    %load/vec4 v0000028a80453e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028a804531d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028a80454350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80454f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80453630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a804543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80454710_0, 0, 1;
    %load/vec4 v0000028a80453f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
T_10.9 ;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a804531d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a80454350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80453630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a804543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454710_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a804531d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a80454350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80453630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a804543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454710_0, 0, 1;
    %load/vec4 v0000028a80453ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
T_10.11 ;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a804531d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a80454350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80453630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a804543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454710_0, 0, 1;
    %load/vec4 v0000028a80453ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
T_10.13 ;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028a804531d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028a80454350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80453630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a804543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454710_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a804531d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a80454350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80453630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a804543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454710_0, 0, 1;
    %load/vec4 v0000028a80453ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %load/vec4 v0000028a804536d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
T_10.18 ;
T_10.15 ;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a804531d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a80454350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80454f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80453630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a804543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80454710_0, 0, 1;
    %load/vec4 v0000028a80453ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.19, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028a80453130_0, 0, 3;
T_10.19 ;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028a80452080;
T_11 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a80453270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028a80453e50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028a80453130_0;
    %assign/vec4 v0000028a80453e50_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028a80337950;
T_12 ;
    %wait E_0000028a803e1310;
    %load/vec4 v0000028a8044ec40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000028a8044fc80_0, 0, 6;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000028a8044fc80_0, 0, 6;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0000028a8044ff00_0;
    %store/vec4 v0000028a8044fc80_0, 0, 6;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0000028a8044ff00_0;
    %addi 1, 0, 6;
    %store/vec4 v0000028a8044fc80_0, 0, 6;
    %jmp T_12.5;
T_12.3 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000028a8044fc80_0, 0, 6;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000028a80337950;
T_13 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a8044e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000028a8044ff00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000028a8044fc80_0;
    %assign/vec4 v0000028a8044ff00_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000028a80352110;
T_14 ;
    %wait E_0000028a803e1dd0;
    %load/vec4 v0000028a8044f0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028a8044f1e0_0, 0, 16;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028a8044f1e0_0, 0, 16;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0000028a8044eec0_0;
    %store/vec4 v0000028a8044f1e0_0, 0, 16;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0000028a8044eec0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000028a8044eba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028a8044f1e0_0, 0, 16;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028a8044f1e0_0, 0, 16;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028a80352110;
T_15 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a8044fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028a8044eec0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028a8044f1e0_0;
    %assign/vec4 v0000028a8044eec0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000028a8036e7c0;
T_16 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a8044ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028a8044f820_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000028a8044fdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000028a8044eb00_0;
    %assign/vec4 v0000028a8044f820_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028a80337ae0;
T_17 ;
    %wait E_0000028a803e11d0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %load/vec4 v0000028a8044e240_0;
    %store/vec4 v0000028a8044f780_0, 0, 4;
    %load/vec4 v0000028a8044e240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
    %jmp T_17.9;
T_17.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %load/vec4 v0000028a8044ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
T_17.10 ;
    %jmp T_17.9;
T_17.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
    %jmp T_17.9;
T_17.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %load/vec4 v0000028a8044f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
T_17.12 ;
    %jmp T_17.9;
T_17.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
    %jmp T_17.9;
T_17.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %load/vec4 v0000028a8044f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0000028a8044f280_0;
    %cmpi/e 50, 0, 6;
    %jmp/0xz  T_17.16, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
    %jmp T_17.17;
T_17.16 ;
    %load/vec4 v0000028a8044f280_0;
    %cmpi/u 18, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.18, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
    %jmp T_17.19;
T_17.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
T_17.19 ;
T_17.17 ;
T_17.14 ;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
    %jmp T_17.9;
T_17.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %load/vec4 v0000028a8044f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
T_17.20 ;
    %jmp T_17.9;
T_17.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e100_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a8044e1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a8044f5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a8044ea60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028a8044f780_0, 0, 4;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000028a80337ae0;
T_18 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a8044f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028a8044e240_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000028a8044f780_0;
    %assign/vec4 v0000028a8044e240_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000028a8034f110;
T_19 ;
    %wait E_0000028a803e1f50;
    %load/vec4 v0000028a803ced80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.2 ;
    %load/vec4 v0000028a803cdf20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.3 ;
    %load/vec4 v0000028a803cdf20_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.4 ;
    %load/vec4 v0000028a803cdf20_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.5 ;
    %load/vec4 v0000028a803cdf20_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.6 ;
    %load/vec4 v0000028a803cdf20_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.7 ;
    %load/vec4 v0000028a803cdf20_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.8 ;
    %load/vec4 v0000028a803cdf20_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.9 ;
    %load/vec4 v0000028a803cdf20_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.10 ;
    %load/vec4 v0000028a803ce100_0;
    %store/vec4 v0000028a803ce2e0_0, 0, 1;
    %jmp T_19.12;
T_19.12 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000028a8032a3d0;
T_20 ;
    %wait E_0000028a803e1c90;
    %load/vec4 v0000028a803ed170_0;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803ed170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
    %jmp T_20.13;
T_20.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.14 ;
    %jmp T_20.13;
T_20.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.16 ;
    %jmp T_20.13;
T_20.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.18 ;
    %jmp T_20.13;
T_20.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.20 ;
    %jmp T_20.13;
T_20.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.22 ;
    %jmp T_20.13;
T_20.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.24 ;
    %jmp T_20.13;
T_20.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.26, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.26 ;
    %jmp T_20.13;
T_20.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.28, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.28 ;
    %jmp T_20.13;
T_20.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.30 ;
    %jmp T_20.13;
T_20.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.32, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.32 ;
    %jmp T_20.13;
T_20.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.34, 8;
    %load/vec4 v0000028a803ed210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.36, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
    %jmp T_20.37;
T_20.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.37 ;
T_20.34 ;
    %jmp T_20.13;
T_20.11 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028a803cd8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a803ed710_0, 0, 1;
    %load/vec4 v0000028a803cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028a803ed0d0_0, 0, 4;
T_20.38 ;
    %jmp T_20.13;
T_20.13 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000028a8032a3d0;
T_21 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a803ed490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028a803ed170_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028a803ed0d0_0;
    %assign/vec4 v0000028a803ed170_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000028a8033ac10;
T_22 ;
    %wait E_0000028a803e1450;
    %load/vec4 v0000028a803ed2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0000028a803ee2f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000028a803ee110_0;
    %assign/vec4 v0000028a803ee2f0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000028a803de6f0;
T_23 ;
    %delay 50, 0;
    %load/vec4 v0000028a80450a70_0;
    %inv;
    %store/vec4 v0000028a80450a70_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000028a803de6f0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80450a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80451290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80450f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80450b10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80451290_0, 0, 1;
    %delay 100, 0;
    %end;
    .thread T_24;
    .scope S_0000028a803de6f0;
T_25 ;
    %vpi_call 2 64 "$dumpfile", "adc_tx_tb.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028a803de6f0 {0 0 0};
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a80450f70_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a80450f70_0, 0, 1;
    %delay 100, 0;
    %delay 230000, 0;
    %vpi_call 2 81 "$display", "Test completed" {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "adc_tx_tb.v";
    "./adc_tx.v";
    "./fsm_adc_tx.v";
    "./mux_ch.v";
    "./rs232_tx.v";
    "./freq_div.v";
    "./fsm_tx.v";
    "./mux_tx.v";
    "./parity.v";
    "./spi_wr.v";
    "./spi_read.v";
    "./counter_r.v";
    "./fsm_spir.v";
    "./pipo_reg.v";
    "./sipo_reg.v";
    "./spi_write.v";
    "./clk_div.v";
    "./counter_w.v";
    "./fsm_spiw.v";
    "./piso_reg.v";
    "./single_tick.v";
    "./fsm_tick.v";
    "./timer.v";
