# riscv-cpu
A RISC-V CPU in SystemVerilog that evolves from a simple single-cycle core into an out-of-order design.
