<div align="center">

# **ğŸŒŸ Day 2: Advanced RTL Design & Synthesis Techniques** ğŸš€ğŸ’»

![Timing](https://img.shields.io/badge/Timing-Libraries-pink?style=for-the-badge)
![Synthesis](https://img.shields.io/badge/Yosys-Synthesis-blue?style=for-the-badge)
![Flip-Flop](https://img.shields.io/badge/Flip--Flop-Coding-orange?style=for-the-badge)
![Icarus-Verilog](https://img.shields.io/badge/Icarus--Verilog-Simulation-purple?style=for-the-badge)

</div>

## ğŸ•’ Topic: Timing Libraries, Synthesis Approaches & Flip-Flop Coding  



**ğŸ“– Overview:**

Focus on advanced RTL design concepts, emphasizing **timing-aware coding â±ï¸**, **synthesis strategies âš¡**, and **efficient flip-flop implementation ğŸ› ï¸**. Bridges conceptual understanding with practical hardware realization.

**ğŸ¯ Objectives:**

- ğŸ“š Understand the role of **`.lib` timing libraries** in guiding synthesis tools.
- ğŸ”€ Compare **Hierarchical vs Flat Synthesis** and their implications on design.
- âœ¨ Apply **efficient RTL coding styles** for flip-flops to optimize timing and area.
- ğŸ–¥ï¸ Simulate and synthesize designs using **Icarus Verilog** and **Yosys**, and analyze results.

**ğŸ› ï¸ Project Perspective:**

- â³ Incorporation of **timing constraints** into RTL design.
- ğŸ—ï¸ Selection of appropriate **synthesis methodologies** based on design requirements.
- ğŸ’¡ Writing RTL modules that are **synthesis-friendly** and **timing-accurate**.
- ğŸ“Š Analysis of simulation outputs and synthesis reports to guide iterative improvements.

---

## ğŸ“‚ Contents

| **Section** ğŸ”¹ | **Topics** ğŸ“Œ | **Link** ğŸ”— |
|----------------|---------------|-------------|
| â± **Timing Libraries** | ğŸ“˜ SKY130 PDK Overview<br>ğŸ” Decoding `tt_025C_1v80` in the SKY130 PDK<br>ğŸ“ Opening and Exploring the .lib File | [Timing Libraries](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/tree/main/Day_2#%EF%B8%8F-timing-libraries) |
| âš¡ **Synthesis Approaches** | ğŸ— Hierarchical Synthesis<br>ğŸ§© Flattened Synthesis<br>âš–ï¸ Key Differences Between Hierarchical & Flattened<br>ğŸ’» Multiple Module Netlist | [Synthesis Approaches](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/tree/main/Day_2#%EF%B8%8F-hierarchical-vs-flattened-synthesis) |
| ğŸ”¹ **Flip-Flop Coding Styles** | â± Asynchronous Reset D Flip-Flop<br>ğŸ”´ Asynchronous Set D Flip-Flop<br>â¹ Synchronous Reset D Flip-Flop | [Flip-Flop Coding](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/tree/main/Day_2#-flip-flop-coding-styles) |
| ğŸ–¥ **Simulation Workflow** | ğŸ’» Icarus Verilog Simulation<br>ğŸŒˆ Viewing Waveforms in GTKWave | [Simulation Workflow](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/tree/main/Day_2#-simulation-and-synthesis-workflow) |
| âš¡ **Synthesis Workflow** | ğŸ›  Synthesis with Yosys<br>ğŸ§® Mapping Flip-Flops & Technology Mapping<br>ğŸ”¹ Gate-Level Netlist Visualization | [Synthesis Workflow](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/tree/main/Day_2#-synthesis-with-yosys) |
| ğŸ§® **Example Design** | i) Asynchronous Set D Flip-Flop<br> ii) Synchronous Reset D Flip-Flop | [Example Design](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/tree/main/Day_2#-similar-examples) |
|âœ–ï¸ **Multiple by 8 and its Netlist Generation**  | ğŸ“ Viewing the Generated Netlist | [Mult by 8](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/tree/main/Day_2#%EF%B8%8F-multiple-by-8-and-its-netlist-generation) |
| ğŸ“Š **Summary & Best Practices** | ğŸ“ Key Takeaways<br>ğŸ’¡ RTL Coding Tips & Timing-Aware Practices | [Summary](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/tree/main/Day_2#-summary) |



---


## â±ï¸ Timing Libraries

### ğŸŒŒ SKY130 PDK Overview

The **SKY130 PDK** is an open-source Process Design Kit based on **SkyWater 130nm CMOS technology**, providing essential models for IC design, including **timing**, **power**, and **process variation data**. âš¡

---

### ğŸ” Decoding `tt_025C_1v80` in the SKY130 PDK

| Field | Meaning |
| --- | --- |
| **tt** | Typical process corner |
| **025C** | Temperature = 25Â°C |
| **1v80** | Core voltage = 1.8V |

> ğŸ’¡ Tip: Helps identify process, voltage, and temperature conditions modeled in the library.
> 

---

### ğŸ“ Opening and Exploring the .lib File

To open the `sky130_fd_sc_hd__tt_025C_1v80.lib` file:

1. **Install a text editor:**
    
    ```bash
    sudo apt install gedit
    ```
    
2. Open the file :

```bash

gedit sky130_fd_sc_hd__tt_025C_1v80.lib
```

<img src="Images/libfile.jpeg" alt="Library file" width="70%"/>

## **ğŸ—ï¸ Hierarchical vs. Flattened Synthesis**

ğŸŒŸ Hierarchical Synthesis

Definition: Retains module hierarchy as defined in RTL, synthesizing modules separately.

How it Works: Tools like Yosys process each module independently, using commands like hierarchy.

### âœ… Advantages:

Faster synthesis time for large designs.

Easier debugging and analysis due to maintained module boundaries.

Modular approach aids integration with other tools.

### âŒ Disadvantages:

Cross-module optimizations are limited.

Reports may require extra configuration.

### Example:

<img src="Images/hierarchical_netlist.jpeg" alt="Hierarchical Netlist" width="70%"/>

## âš¡ Flattened Synthesis

Definition: Merges all modules into a single flat netlist, removing hierarchy.

How it Works: The flatten command in Yosys collapses hierarchy for whole-design optimizations.

### âœ… Advantages:

Enables aggressive cross-module optimizations.

Unified netlist may simplify downstream processes.

### âŒ Disadvantages:

Longer runtime for large designs.

Loss of hierarchy complicates debugging.

Can increase memory usage and netlist complexity.

### Example:

<img src="Images/flattened.jpeg" alt="Flattened Netlist" width="70%"/>

âš ï¸ Important: Hierarchical synthesis preserves sub-modules; flattening produces a netlist from the ground up.

## ğŸ“‚ Multiple_Module_Netlist

### Open the Generated Netlist:

```bash

write_verilog -noattr multiple_modules_hier.v
```

<img src="Images/multiple_module_netlist.jpeg" alt="Multiple Module Netlist" width="70%"/>

### ğŸ”‘ Key Differences

| Aspect | Hierarchical Synthesis | Flattened Synthesis |
| --- | --- | --- |
| Hierarchy | Preserved | Collapsed |
| Optimization Scope | Module-level only | Whole-design |
| Runtime | Faster for large designs | Slower for large designs |
| Debugging | Easier (traces to RTL) | Harder |
| Output Complexity | Modular structure | Single, complex netlist |
| Use Case | Modularity, analysis, reporting | Maximum optimization |

## ğŸ”¹ Flip-Flop Coding Styles

Flip-flops are fundamental sequential elements used to store binary data. Below are efficient coding styles for different reset/set behaviors.

### â¹ Asynchronous Reset D Flip-Flop

```verilog
module dff_asyncres (input clk, input async_reset, input d, output reg q);
always @ (posedge clk, posedge async_reset)
if (async_reset)
q <= 1'b0;
else
q <= d;
endmodule
```

**Asynchronous reset:**  Overrides clock, setting q to 0 immediately.

Edge-triggered: Captures d on rising clock edge if reset is low. 

## ğŸ”´ Asynchronous Set D Flip-Flop

```verilog

module dff_async_set (input clk, input async_set, input d, output reg q);
always @ (posedge clk, posedge async_set)
if (async_set)
q <= 1'b1;
else
q <= d;
endmodule
```

Asynchronous set: Overrides clock, setting q to 1 immediately.

### â±ï¸ Synchronous Reset D Flip-Flop

```verilog

module dff_syncres (input clk, input async_reset, input sync_reset, input d, output reg q);
always @ (posedge clk)
if (sync_reset)
q <= 1'b0;
else
q <= d;
endmodule

```

Synchronous reset: Takes effect only on the clock edge.

## ğŸ–¥ Simulation and Synthesis Workflow

### ğŸ’» Icarus Verilog Simulation

### Compile:

```bash
iverilog dff_asyncres.v tb_dff_asyncres.v
```

### Run:

```bash
./a.out
```

### View Waveform:

```bash

gtkwave tb_dff_asyncres.vcd
```

<img src="Images/dff_asyncres.jpeg" alt="Asynch - Reset" width="70%"/>

## âš¡ Synthesis with Yosys

### Start Yosys:

```bash
yosys
```

### Read Liberty library:

```bash

read_liberty -lib /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```

### Read Verilog code:

```bash

read_verilog /path/to/dff_asyncres.v
```

### Synthesize:

```bash

synth -top dff_asyncres
```

### Map flip-flops:

```bash

dfflibmap -liberty /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```

### Technology mapping:

```bash

abc -liberty /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```

### Visualize gate-level netlist:

```bash

show
```

<img src="Images/gate_level_netlist.jpeg" alt="Gate Level Netlist" width="70%"/>

## ğŸ”¹ Similar Examples

### i) Asynchronous Set D Flip-Flop:

<img src="Images/dff_async_set.jpeg" alt="Asynch - Set" width="70%"/>

### ii) Synchronous Reset D Flip-Flop:

<img src="Images/dff_syncres.jpeg" alt="Synch - Reset" width="70%"/>

## âœ–ï¸ Multiple by 8 and its Netlist Generation

### ğŸ“ Viewing the Generated Netlist

Once the design (e.g., 8-bit multiplier) is synthesized using Yosys, export the netlist:

```bash

write_verilog -noattr mul_by_8_netlist.v
```

```verilog

module mul_by_8 (input [7:0] a, input [7:0] b, output [15:0] y);
wire *0*, *1*, *2*, *3*, *4*, *5*;
// Example internal connections (auto-generated)
assign *0* = a[0] & b[0];
assign *1* = a[1] & b[0];
assign *2* = a[0] & b[1];
assign *3* = *1* ^ *2*;
assign y[0] = *0*;
assign y[1] = *3*;
// ...
endmodule
```

<img src="Images/multiple8.jpeg" alt="Library file" width="70%"/>

## ğŸ Summary

This overview provides practical insights into timing libraries, synthesis strategies, and reliable flip-flop coding practices.
Continue experimenting with these concepts to deepen understanding of RTL design and synthesis. ğŸš€
