xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Vivado/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../minisys.srcs/sources_1/ip/clock"
xpm_VCOMP.vhd,vhdl,xpm,D:/Vivado/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../minisys.srcs/sources_1/ip/clock"
clock_sim_netlist.v,verilog,xil_defaultlib,../../../../minisys.srcs/sources_1/ip/clock/clock_sim_netlist.v,incdir="../../../../minisys.srcs/sources_1/ip/clock"
glbl.v,Verilog,xil_defaultlib,glbl.v
