

================================================================
== Vitis HLS Report for 'divby13'
================================================================
* Date:           Sat Jan 24 17:03:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        divby13
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.265 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %a" [divby13.cpp:1]   --->   Operation 37 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [36/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 38 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 39 [35/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 39 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 40 [34/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 40 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 41 [33/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 41 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.47>
ST_5 : Operation 42 [32/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 42 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 43 [31/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 43 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 44 [30/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 44 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 45 [29/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 45 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 46 [28/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 46 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 47 [27/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 47 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 48 [26/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 48 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 49 [25/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 49 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 50 [24/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 50 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 51 [23/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 51 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 52 [22/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 52 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.47>
ST_16 : Operation 53 [21/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 53 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 54 [20/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 54 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 55 [19/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 55 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 56 [18/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 56 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 57 [17/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 57 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 58 [16/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 58 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 59 [15/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 59 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 60 [14/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 60 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 61 [13/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 61 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 62 [12/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 62 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 63 [11/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 63 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 64 [10/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 64 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 65 [9/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 65 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 66 [8/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 66 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 67 [7/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 67 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 68 [6/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 68 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.47>
ST_32 : Operation 69 [5/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 69 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 70 [4/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 70 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 71 [3/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 71 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.47>
ST_35 : Operation 72 [2/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 72 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.26>
ST_36 : Operation 73 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [divby13.cpp:1]   --->   Operation 73 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln1 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [divby13.cpp:1]   --->   Operation 74 'specinterface' 'specinterface_ln1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 81 [1/36] (1.47ns)   --->   "%srem_ln7 = srem i32 %a_read, i32 13" [divby13.cpp:7]   --->   Operation 81 'srem' 'srem_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i5 %srem_ln7" [divby13.cpp:7]   --->   Operation 82 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 83 [1/1] (0.78ns)   --->   "%icmp_ln7 = icmp_eq  i5 %trunc_ln7, i5 0" [divby13.cpp:7]   --->   Operation 83 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i1 %icmp_ln7" [divby13.cpp:7]   --->   Operation 84 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 85 [1/1] (1.00ns)   --->   "%write_ln7 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %zext_ln7" [divby13.cpp:7]   --->   Operation 85 'write' 'write_ln7' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_36 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln8 = ret" [divby13.cpp:8]   --->   Operation 86 'ret' 'ret_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.476ns
The critical path consists of the following:
	s_axi read operation ('a', divby13.cpp:1) on port 'a' (divby13.cpp:1) [11]  (1.000 ns)
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 2>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 3>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 4>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 5>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 6>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 7>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 8>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 9>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 10>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 11>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 12>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 13>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 14>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 15>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 16>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 17>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 18>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 19>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 20>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 21>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 22>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 23>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 24>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 25>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 26>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 27>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 28>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 29>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 30>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 31>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 32>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 33>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 34>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 35>: 1.476ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)

 <State 36>: 3.265ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln7', divby13.cpp:7) [12]  (1.476 ns)
	'icmp' operation 1 bit ('icmp_ln7', divby13.cpp:7) [14]  (0.789 ns)
	s_axi write operation ('write_ln7', divby13.cpp:7) on port 'result' (divby13.cpp:7) [16]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
