<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_191/sim/qsys_top_altera_merlin_master_translator_191_g7h47bq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_slave_translator_191/sim/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_191/sim/qsys_top_altera_merlin_master_agent_191_mpbm6tq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_kmku6ja.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_imovcvy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_avalon_st_pipeline_stage_1920/sim/qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1920" />
 <file
   path="altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1920" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_32eczri.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1923"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/qsys_top_altera_merlin_burst_adapter_1923_unoruzq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_cxey4iy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_l5hkgrq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_byyoacq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_b7hvpda.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_translator_1921/sim/qsys_top_altera_merlin_axi_translator_1921_uetfduq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_translator_1921" />
 <file
   path="altera_merlin_axi_master_ni_1941/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1941" />
 <file
   path="altera_merlin_axi_master_ni_1941/sim/qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1941" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_qcliebq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_sgnkmui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hlxpvda.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1923"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/qsys_top_altera_merlin_burst_adapter_1923_goicj3i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_ewsbekq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_y2gzbry.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_sdvkkgq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_ba3f2mi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_width_adapter_1920/sim/qsys_top_altera_merlin_width_adapter_1920_v4zrbhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/qsys_top_altera_merlin_width_adapter_1920_b4iaudq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_e2lmida.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1921" />
 <file
   path="sim/qsys_top.v"
   type="VERILOG"
   library="qsys_top"
   hasInlineConfiguration="true" />
 <topLevel name="qsys_top.qsys_top" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24B2E2V" />
 <modelMap
   controllerPath="qsys_top.onchip_memory2_0"
   modelPath="qsys_top.onchip_memory2_0" />
</simPackage>
