library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity SignExtend is 
port ( x : in std_logic_vector(15 downto 0);
	y: out std_logic_vector(31 downto 0)
);
end SignExtend;

architecture arch_SignExtend of SignExtend is 

begin
process(x)
begin
if (x(15)= '1') then
	y(31 downto 16) <= "1111111111111111";
	y(15 downto 0) <= x ;
else 
	y(31 downto 16) <= "0000000000000000";
	y(15 downto 0) <= x ;
end if;
end process;
end arch_SignExtend;
