# RTL DESIGN AND SYSNTHESIS WORKSHOP USING SKY130

## Day 1: 
Introduction to Verilog RTL Design & Synthesis
## Day 2: 
Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding
## Day 3: 
Combinational and Sequential Optimization
## Day 4: 
Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch
## Day 5: 
Optimization in Synthesis

