<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Patent US6609191 - Method and apparatus for speculative microinstruction pairing - Google Patents</title>
<script>(function(){var a=function(e){this.t={};this.tick=function(e,i,d){d=void 0!=d?d:(new Date).getTime();this.t[e]=[d,i]};this.tick("start",null,e)},b=new a;window.jstiming={Timer:a,load:b};if(window.performance&&window.performance.timing){var c=window.performance.timing,f=window.jstiming.load,g=c.navigationStart,h=c.responseStart;0<g&&h>=g&&(f.tick("_wtsrt",void 0,g),f.tick("wtsrt_","_wtsrt",h),f.tick("tbsd_","wtsrt_"))}
try{var j=null;window.chrome&&window.chrome.csi&&(j=Math.floor(window.chrome.csi().pageT),f&&0<g&&(f.tick("_tbnd",void 0,window.chrome.csi().startE),f.tick("tbnd_","_tbnd",g)));null==j&&window.gtbExternal&&(j=window.gtbExternal.pageT());null==j&&window.external&&(j=window.external.pageT,f&&0<g&&(f.tick("_tbnd",void 0,window.external.startE),f.tick("tbnd_","_tbnd",g)));j&&(window.jstiming.pt=j)}catch(k){};})();
</script><link rel="stylesheet" href="/patents/css/_173f3eb08751494e5351928575aaa593/kl_patents_bundle.css" type="text/css">
<script type="text/javascript" src="/books/atb_173f3eb08751494e5351928575aaa593.js"></script><script type="text/javascript">_OC_addMsgs({21697:"View sample", 20198:"Web", 22224:"Sample eBook", 19688:"%1$s More", 18955:"Private bookshelf", 18138:"Back Cover", 21936:"eReader", 22144:"Added to {$count} shelves", 22084:"Good for:", 18871:"Less", 18802:"PDF", 18870:"More", 22087:"Read the first chapter - FREE!", 21825:"Tablet / iPad", 22233:"You have not made this book available for reading offline.", 21808:"Help with devices \x26 formats", 22192:"This book is not available offline.", 18764:"Purchased", 21713:"Delete forever", 26364:"Flowing text", 18464:"Add to my library", 21833:"This eBook, like all Google eBooks, is formatted to be readable on tablet devices like Android tablets and the iPad.", 19696:"Discuss this patent on Stack Exchange", 18295:"Download", 22103:"Cancelled - price change", 18278:"Limited preview", 19097:"Some pages are omitted from this book preview.", 22254:"Buy and read instantly wherever you go with books on Google Play", 18519:"Embed", 22105:"Cancelled - publisher cancellation", 18279:"Snippet view", 18497:"Write review", 22036:"Pre-ordered", 18898:"EPUB", 18277:"Full view", 19697:"Discuss this application on Stack Exchange", 18632:"Paste link in \x3cb\x3eemail\x3c/b\x3e or \x3cb\x3eIM\x3c/b\x3e", 21832:"This eBook, like all Google eBooks, is formatted to be readable on the web.", 21919:"Make available offline", 22011:"Pre-order eBook - %1$s", 22143:"Added to {$shelf}", 22001:"eBook - FREE", 18163:"Page %1$s", 22223:"Sample print book", 22170:"The format of this book is currently unknown. We will update this when we receive the information from the publisher.", 26365:"Pages %1$s to %2$s are not shown in this preview.", 22226:"Read the book for FREE", 21846:"This eBook does not include scanned pages, which retain the format of a printed book. Instead, the text can be  adjusted and it flows to fit any screen.", 22161:"Help with pre-orders", 22160:"Available on: %1$s", 18299:"%1$d pages", 22002:"eBook - %1$s", 19690:"Find prior art", 18242:"Loading...", 18140:"Contents", 22000:"preview it", 21841:"This eBook may be hard to read on smartphones like Android and iPhone / iPod touch.", 21843:"This eBook includes flowing text, so you can adjust the font size and style to read comfortably on any device.", 19144:"No preview", 21861:"Scroll right", 21837:"This eBook is good for smartphones like Android and iPhone / iPod touch.", 18768:"Selection text", 22249:"Learn more about books on Google Play", 22080:"Cancelled", 18516:"Share this clip", 18287:"more \x26raquo;", 22089:"read eReader instructions", 18523:"Image", 21663:"Scanned pages", 26380:"Page %1$s is not part of this book preview.", 18385:"Download PDF", 22104:"Cancelled - problem with eBook", 21840:"This Google eBook does not include flowing text, so you cannot adjust the font on an eReader.", 18137:"Front Cover", 21909:"This book is not available for reading offline.", 18244:"Learn more", 18631:"This is a preview. The total pages displayed will be limited.", 18042:"Buy this book", 18108:"You have either reached a page that is unavailable for viewing or reached your viewing limit for this book.", 18130:"Page", 18005:"Search in this patent", 22085:"Features:", 22234:"This book has not completely downloaded for reading offline.", 22221:"There was an error downloading this volume.", 19713:"View PDF", 18370:"%1$d reviews", 21844:"This book does not include flowing text, so you cannot adjust the font. Instead, you see images of pages, with a fixed layout. This is good for larger screens,  but not always ideal for eReaders and smartphones.", 19251:"Preview", 22102:"Cancelled - by customer request", 21918:"Remove from My eBooks", 21769:"Could not contact server. Please check your Internet connection.", 21809:"Web", 21827:"Smartphone", 18954:"Public bookshelf", 19694:"Discuss this patent", 21835:"This Google eBook includes flowing text, so you can adjust the font to read comfortably on an eReader.", 21862:"Scroll left", 19695:"Discuss this application", 19111:"\x3ca href\x3d\x22%1$s\x22 class\x3d\x22%2$s\x22\x3eView order\x3c/a\x3e", 21672:"Sample", 19154:"Read now", 21845:"This eBook includes scanned pages, so pages appear as they would in a printed book.", 21838:"This Google eBook includes flowing text  so you can adjust the font to read comfortably on the small screen of a smartphone.", 19689:"Less", 19113:"Credit card declined:", 18891:"Translate", 22206:"Gift Received", 22222:"Sorry, the publisher limits downloads of this book to {$number} devices or computers, and you have reached this limit. Please remove this book from other readers, wait a few minutes, and try again.", 21994:"Available on: \x3cb\x3e%1$s\x3c/b\x3e", 18849:"No preview available for this page."});</script><script type="text/javascript">function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: 'en',gaTrack: true,gaId: "UA-27188110-1"});}</script><script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><link rel="canonical" href="http://www.google.com/patents/US6609191">
<meta property="og:url" content="http://www.google.com/patents/US6609191">
<meta name="title" content="Patent US6609191 - Method and apparatus for speculative microinstruction pairing">
<meta name="description" content="An apparatus and method are provided for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor and subsequently splitting the paired micro instructions in the same clock cycle as the pairing if a resource conflict or operand dependency is detected. The apparatus includes multiplexing logic that feeds back a second of a pair of micro instructions stored in an instruction register back into the instruction register for sequential execution after the first micro instruction if a translator detects late in the clock cycle that a resource conflict or operand dependency exists. An instruction pair indicator is provided along with the pair of micro instructions down to the execution stages to inform the execution stages whether the second micro instruction is valid for parallel execution with the first micro instruction. The method may also be used in conjunction with a micro instruction queue. In one embodiment, an additional MMX adder is provided such that PADD instructions may be translated and paired for parallel execution within the single pipeline of the microprocessor.">
<meta property="og:title" content="Patent US6609191 - Method and apparatus for speculative microinstruction pairing">
<meta property="og:type" content="book">
<meta property="og:site_name" content="Google Books">
<meta property="og:image" content="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<link rel="image_src" href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<script>if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}@media all{.gb1{height:22;margin-right:.5em;vertical-align:top}#gbar{float:left}}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb4{color:#00c !important}.gbi .gb4{color:#dd8e27 !important}.gbf .gb4{color:#900 !important}
#gbar { padding:.3em .6em !important;}</style>
</head>
<body topmargin="3" marginheight="3">
<div id="gbar"><nobr><a class="gb1" href="http://www.google.com/search?hl=en&amp;sa=N&amp;tab=tw">Search</a> <a class="gb1" href="http://www.google.com/search?hl=en&amp;tbm=isch&amp;source=og&amp;sa=N&amp;tab=ti">Images</a> <a class="gb1" href="http://maps.google.com/maps?hl=en&amp;sa=N&amp;tab=tl">Maps</a> <a class="gb1" href="https://play.google.com/?hl=en&amp;tab=t8">Play</a> <a class="gb1" href="http://www.youtube.com/results?sa=N&amp;tab=t1">YouTube</a> <a class="gb1" href="http://news.google.com/nwshp?hl=en&amp;tab=tn">News</a> <a class="gb1" href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a class="gb1" href="https://drive.google.com/?tab=to">Drive</a> <a class="gb1" style="text-decoration:none" href="http://www.google.com/intl/en/options/"><u>More</u> &raquo;</a></nobr></div>
<div id="guser" width="100%"><nobr><span id="gbn" class="gbi"></span><span id="gbf" class="gbf"></span><span id="gbe"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1" class="gb4">Advanced Patent Search</a> | </span><a href="http://www.google.com/history/optout?hl=en" class="gb4">Web History</a> | <a target="_top" id="gb_70" href="https://www.google.com/accounts/Login?service=&amp;continue=http://www.google.com/patents%3Fhl%3Den&amp;hl=en" class="gb4">Sign in</a></nobr></div>
<div class="gbh" style="left:0"></div>
<div class="gbh" style="right:0"></div>
<div id="guser"><nobr></nobr></div>
<div style="clear:both;"></div>
<div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr>
<td class="logo"><a href="http://www.google.com/patents?ie=ISO-8859-1" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"></a></td>
<td><form action="http://www.google.com/search" name="f" id="vheadf" method="get">
<span id="hf"></span><input type="hidden" name="tbm" value="pts"><input type="hidden" name="tbo" value="1"><input type="hidden" name="hl" value="en"><table><tr>
<td><div class="inputs"><table><tr>
<td><div class="text-input">
<input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script>
</div></td>
<td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""></div></td>
</tr></table></div></td>
<td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1"><nobr>Advanced Patent Search</nobr></a></div></td>
</tr></table>
</form></td>
</tr></table></div>
<div class="kd-appbar">
<h2 class="kd-appname"><a href="/patents">Patents</a></h2>
<div class="kd-buttonbar left" id="left-toolbar-buttons">
<a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6609191"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6609191&amp;usg=AFQjCNEV1XZXK5ZnQpTD1XReKJj7-q3_Hw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/a/google.com/viewer?url=www.google.com/patents/US6609191.pdf"></a><a id="appbar-download-pdf-link" href="/patents/US6609191.pdf"></a>
</div>
<div class="kd-buttonbar right" id="right-toolbar-buttons"></div>
</div>
<div id="books-microdata" itemscope="" itemtype="http://schema.org/Book" itemid="http://www.google.com/patents/US6609191" style="display:none">
<span itemprop="description">An apparatus and method are provided for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor and subsequently splitting the paired micro instructions in the same clock cycle as the pairing if a resource conflict or operand dependency is detected....</span><span itemprop="url">http://www.google.com/patents/US6609191?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6609191 - Method and apparatus for speculative microinstruction pairing</span><img itemprop="image" src="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1" alt="Patent US6609191 - Method and apparatus for speculative microinstruction pairing" title="Patent US6609191 - Method and apparatus for speculative microinstruction pairing">
</div>
<table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr>
<td id="menu_td" class="menu_td"><div id="menu_container"><div class="menu" id="menu">
<div class="menu_content" style="margin-bottom:6px">
<div id="volume-info-sidebar">
<span class="gb-survey-link"></span><h1 class="gb-volume-title" dir="ltr">Method and apparatus for speculative microinstruction pairing</h1>&nbsp;<span class="addmd">Rodney E. Hooker et al</span>
</div>
<table style="margin-bottom:4px"><tr class="sidebarnav">
<td class="sidebarcover"><a href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;printsec=abstract&amp;zoom=4&amp;ie=ISO-8859-1"><img src="http://bks5.books.google.com/patents?id=HNUOAAAAEBAJ&amp;printsec=abstract&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1BgavFiX_Q4eDrGzr8rVxzj_FAcQ" alt="Abstract" title="Abstract" width="102" border="1" id="summary-frontcover"></a></td>
<td class="sidebarlinks">
<span class="nolink">&rsaquo;&nbsp;Overview</span><br><a href="/patents/US6609191?printsec=abstract&amp;ie=ISO-8859-1">Abstract</a><br><a href="/patents/US6609191?printsec=drawing&amp;ie=ISO-8859-1">Drawings</a><br><a href="/patents/US6609191?printsec=description&amp;ie=ISO-8859-1">Description</a><br><a href="/patents/US6609191?printsec=claims&amp;ie=ISO-8859-1">Claims</a><br><span id="gb-atb-patents-plusone-container"></span>
</td>
</tr></table>
</div>
<div style="clear:both"></div>
<div style="margin-left:10px"><form action="/patents" id="search_form" style="margin:0px;padding:0px;" method="get"> <input type="hidden" name="ie" value="ISO-8859-1"><input type="hidden" name="id" value="HNUOAAAAEBAJ"><table cellpadding="0" cellspacing="0" class="swv-table"><tr>
<td width="100%" class="swv-td-search"><span><input id="search_form_input" type="text" maxlength="1024" class="text_flat swv-input-search" name="q" value="" title="Go" accesskey="i"></span></td>
<td class="swv-td-space">&nbsp;&nbsp;</td>
<td><input type="submit" value="Go"></td>
</tr></table>
<script type="text/javascript">if (window['_OC_autoDir']) {_OC_autoDir('search_form_input');}</script>
</form></div>
<div id="menu_scroll"><div id="metadata_content" class="menu_content"><div id="metadata_v"><div class="patent_bibdata"><p><b>Patent number</b>: 6609191<br><b>Filing date</b>: Mar 7, 2000<br><b>Issue date</b>: Aug 19, 2003<br><b>Application number</b>:&nbsp;09/520,855<br></p></div></div></div></div>
</div></div></td>
<td id="viewport_td">
<div class="vertical_module_list_row"><div id="overview" class="about_content"><div id="overview_v"><table id="summarytable" cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td valign="top">
<p class="patent_abstract_text">An apparatus and method are provided for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor and subsequently splitting the paired micro instructions in the same clock cycle as the pairing if a resource conflict or operand dependency is detected. The apparatus includes multiplexing logic that feeds back a second of a pair of micro instructions stored in an instruction register back into the instruction register for sequential execution after the first micro instruction if a translator detects late in the clock cycle that a resource conflict or operand dependency exists. An instruction pair indicator is provided along with the pair of micro instructions down to the execution stages to inform the execution stages whether the second micro instruction is valid for parallel execution with the first micro instruction. The method may also be used in conjunction with a micro instruction queue. In one embodiment, an additional MMX...</p>
<div class="patent_bibdata">
<b>Inventors</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Rodney+E.+Hooker%22">Rodney E. Hooker</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Dinesh+K.+Jain%22">Dinesh K. Jain</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Terry+Parks%22">Terry Parks</a><br><b>Original Assignee</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=inassignee:%22IP-First,+LLC%22">IP-First, LLC</a><br><b>Primary Examiner</b>:&nbsp;Daniel H. Pan<br><b>Attorneys</b>:&nbsp;E. Alan Davis, James W. Huffman<br><b>Current U.S. Classification</b>:&nbsp;<a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&amp;usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S216000">712/216</a>; <a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&amp;usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S213000">712/213</a>; <a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&amp;usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S219000">712/219</a>; <a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&amp;usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S242000">712/242</a>; <a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&amp;usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S243000">712/243</a>; <a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&amp;usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S245000">712/245</a>; <a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&amp;usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09037">712/E09.037</a>; <a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&amp;usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09054">712/E09.054</a><br><b>International Classification</b>:&nbsp;G06F/930; G06F/938; G06F/940<br><br><a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6609191&amp;usg=AFQjCNG6tuLQ48BXWr_eAcc--vgXOZEmvg">View patent at USPTO</a><br><a href="http://www.google.com/url?id=HNUOAAAAEBAJ&amp;q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6609191&amp;usg=AFQjCNGKGZ24kwAK3l2TPXbkCnuWAxp1yA">Search USPTO Assignment Database</a><br>
</div>
</td></tr></table></div></div></div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_citations_anchor"></a>Citations</h3>
<div id="patent_citations" class="about_content"><div id="patent_citations_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Cited Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4325121?ie=ISO-8859-1">US4325121</a></td>
<td valign="top" nowrap>May 21, 1979</td>
<td valign="top" nowrap>Apr 13, 1982</td>
<td valign="top">Motorola, Inc.</td>
<td class="rel_patent_title" valign="top">Two-level control store for microprogrammed data processor</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5752064?ie=ISO-8859-1">US5752064</a></td>
<td valign="top" nowrap>Sep 20, 1996</td>
<td valign="top" nowrap>May 12, 1998</td>
<td valign="top">Tandem Computers Incorporated</td>
<td class="rel_patent_title" valign="top">Computer architecture capable of concurrent issuance and execution of general purpose multiple instructions                                     </td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_referenced_by_anchor"></a>Referenced by</h3>
<div id="patent_referenced_by" class="about_content"><div id="patent_referenced_by_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Citing Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7185177?ie=ISO-8859-1">US7185177</a></td>
<td valign="top" nowrap>Aug 26, 2003</td>
<td valign="top" nowrap>Feb 27, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Methods and apparatus for meta-architecture defined programmable instruction fetch functions supporting assembled variable length instruction processors</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7216220?ie=ISO-8859-1">US7216220</a></td>
<td valign="top" nowrap>Jul 14, 2004</td>
<td valign="top" nowrap>May 8, 2007</td>
<td valign="top">Stexar Corp.</td>
<td class="rel_patent_title" valign="top">Microprocessor with customer code store</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7509483?ie=ISO-8859-1">US7509483</a></td>
<td valign="top" nowrap>Feb 22, 2007</td>
<td valign="top" nowrap>Mar 24, 2009</td>
<td valign="top">Renesky Tap III, Limited Liability Company</td>
<td class="rel_patent_title" valign="top">Methods and apparatus for meta-architecture defined programmable instruction fetch functions supporting assembled variable length instruction processors</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7945767?ie=ISO-8859-1">US7945767</a></td>
<td valign="top" nowrap>Sep 30, 2008</td>
<td valign="top" nowrap>May 17, 2011</td>
<td valign="top">Faraday Technology Corp.</td>
<td class="rel_patent_title" valign="top">Recovery apparatus for solving branch mis-prediction and method and central processing unit thereof</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_claims_anchor"></a>Claims</h3>
<div id="patent_claims" class="about_content"><div id="patent_claims_v">
<p>1. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions;</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource; and</dd>
<dd style="margin-left:1em;">an instruction register, coupled to said translator and to said instruction pair split logic, for storing said pair of micro instructions, wherein said translator receives said macro instructions, generates said pair of micro instructions and stores said pair of micro instructions in said instruction register during a first clock cycle.</dd>
</dl>
<p>2. The microprocessor of claim 1, wherein if said pair of micro instructions utilize the non-conflicting resources, said instruction register provides said pair of micro instructions to the single pipeline during a second clock cycle.</p>
<p>3. The microprocessor of claim 2, wherein said second clock cycle is subsequent to said first clock cycle.</p>
<p>4. The microprocessor of claim 1, wherein if said pair of micro instructions utilize said conflicting resource, said instruction register provides one of said pair of micro instructions to the single pipeline during a second clock cycle and provides the other of said pair of micro instructions to the pipeline during a third clock cycle.</p>
<p>5. The microprocessor of claim 4, wherein said third clock cycle is subsequent to said second clock cycle.</p>
<p>6. The microprocessor of claim 1, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">an instruction buffer, coupled to said translator, for providing said macro instructions to said translator.</dd></dl>
<p>7. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions;</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource, wherein said instruction pair split logic comprises:</dd>
<dd style="margin-left:1em;">a pair indicator, for indicating whether said pair of micro instructions stored in said instruction register may be executed in parallel within the single pipeline; and</dd>
<dd style="margin-left:1em;">an instruction register, coupled to said translator and to said instruction pair split logic, for storing said pair of micro instructions.</dd>
</dl>
<p>8. The microprocessor of claim 7, wherein said pair indicator is provided to the single pipeline for use in determining whether said pair of micro instructions may be executed in parallel.</p>
<p>9. The microprocessor of claim 8, wherein the single pipeline comprises an MMX unit.</p>
<p>10. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions;</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource, wherein said instruction pair split logic comprises:</dd>
<dd style="margin-left:1em;">instruction redirection logic, coupled to said instruction register, for feeding back one of said pair of micro instructions to said instruction register while said instruction register provides the other of said pair of micro instructions to the single pipeline, thereby effecting a split of said pair of micro instructions; and</dd>
<dd style="margin-left:1em;">an instruction register, coupled to said translator and to said instruction pair split logic, for storing said pair of micro instructions.</dd>
</dl>
<p>11. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions;</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource;</dd>
<dd style="margin-left:1em;">an instruction register, coupled to said translator and to said instruction pair split logic, for storing said pair of micro instructions; and</dd>
<dd style="margin-left:1em;">an instruction queue, coupled between said translator and said instruction register, for selectively storing said pair of micro instructions until said instruction register becomes available.</dd>
</dl>
<p>12. The microprocessor of claim 11, wherein said instruction queue is further configured to store an indication of whether said pair of micro instructions may be executed in parallel within the single pipeline.</p>
<p>13. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions; and</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource, wherein said translator generates said pair of micro instructions when said pair of micro instructions have the same instruction type, wherein having the same instruction type comprises having an MMX instruction type.</dd>
</dl>
<p>14. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions; and</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource, wherein said translator generates a pair split signal to said instruction pair split logic when said pair of micro instructions utilize said conflicting resource.</dd>
</dl>
<p>15. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions; and</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource, wherein said translator generates said pair split signal to said instruction pair split logic when said pair of micro instructions have an operand dependency.</dd>
</dl>
<p>16. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions; and</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource, wherein said translator generates a speculatively paired signal to said instruction pair split logic to indicate a likelihood that said pair of micro instructions may be paired for parallel execution within the single pipeline.</dd>
</dl>
<p>17. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions;</dd>
<dd style="margin-left:1em;">instruction pair split logic, coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource; and</dd>
<dd style="margin-left:1em;">an execution unit within the single pipeline, configured to receive said pair of micro instructions, and to execute said pair of micro instructions in parallel, wherein said execution unit comprises an MMX execution unit.</dd>
</dl>
<p>18. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, the micro instructions paired within the single pipeline when they utilize non-conflicting resources, the microprocessor comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator, for receiving macro instructions, and for generating a pair of micro instructions; and</dd>
<dd style="margin-left:1em;">instruction pair split logic coupled to said translator, for splitting said pair of micro instructions when they utilize a conflicting resource, wherein said conflicting resource includes at least one of an arithmetic logic unit, a register file, an address generator, memory access logic and write-back logic.</dd>
</dl>
<p>19. An apparatus for selectively unpairing speculatively paired first and second micro instructions for parallel execution within a single pipeline of a microprocessor, the speculative pairing performed by a translator of the microprocessor, the unpairing performed when the micro instructions utilize a conflicting resource, the microprocessor also having an instruction register for storing the first and second micro instructions, the apparatus comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an unpairing signal generated by the translator for indicating whether the first and second micro instructions utilize the conflicting resource within the single pipeline;</dd>
<dd style="margin-left:1em;">instruction redirection logic, coupled to the instruction register, for redirecting the second micro instruction to the instruction register; and</dd>
<dd style="margin-left:1em;">control logic, coupled to said instruction redirection logic, configured to control said instruction redirection logic to selectively redirect the second micro instruction to the instruction register in response to said unpairing signal.</dd>
</dl>
<p>20. The apparatus of claim 19, wherein the first and second micro instructions are stored in the instruction register during a first clock cycle, wherein said control logic controls said instruction redirection logic to redirect the second micro instruction back to the instruction register during a second clock cycle, thereby unpairing the second micro instruction from the first micro instruction.</p>
<p>21. The apparatus of claim 20, wherein the translator generates said unpairing signal during said first clock cycle.</p>
<p>22. The apparatus of claim 20, wherein said control logic controls said instruction redirection logic to direct the first and second micro instructions to the instruction register during said first clock cycle.</p>
<p>23. The apparatus of claim 19, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">a paired instruction indicator, for indicating whether the first and second micro instructions are paired for parallel execution within the single pipeline.</dd></dl>
<p>24. The apparatus of claim 23, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">pair disable logic, coupled to said paired instruction indicator and said unpairing signal, for programming said paired instruction indicator in response to said unpairing signal.</dd></dl>
<p>25. The apparatus of claim 23, wherein said paired instruction indicator is operatively coupled to the conflicting resource.</p>
<p>26. The apparatus of claim 25, wherein the instruction register provides the first and second micro instructions to the conflicting resource.</p>
<p>27. The apparatus of claim 19, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">a speculatively paired signal generated by the translator for indicating whether the first and second micro instructions may be paired for parallel execution within the single pipeline.</dd></dl>
<p>28. The apparatus of claim 27, wherein the translator asserts said speculatively paired signal to indicate the first and second micro instructions may be paired when the first and second micro instructions have the same instruction type.</p>
<p>29. The apparatus of claim 28, wherein the translator asserts said speculatively paired signal to indicate the first and second micro instructions may be paired when the first and second micro instructions each comprise MMX instructions.</p>
<p>30. The apparatus of claim 19, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">an instruction queue, coupled between the translator and the instruction register, for storing the first and second micro instructions until the instruction register is empty.</dd></dl>
<p>31. The apparatus of claim 19, wherein the translator further generates said unpairing signal for indicating whether the first and second micro instructions have an operand dependency.</p>
<p>32. An apparatus for selectively unpairing speculatively paired micro instructions for parallel execution within a single pipeline of a microprocessor by a translator of the microprocessor, the unpairing performed when the paired micro instructions utilize a conflicting resource, the microprocessor having an instruction register for storing the paired micro instructions, the apparatus comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a pair indicator, for indicating whether the paired micro instructions are paired for parallel execution within the single pipeline; and</dd>
<dd style="margin-left:1em;">pair disable logic, coupled to the translator and said pair indicator, for clearing said pair indicator when the paired micro instructions utilize the conflicting resource.</dd>
</dl>
<p>33. The apparatus of claim 32, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">a pair disable signal generated by the translator, coupled to said pair disable logic, for indicating whether the paired micro instructions utilize the conflicting resource.</dd></dl>
<p>34. The apparatus of claim 33, further comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a speculatively paired signal generated by the translator, coupled to said pair disable logic, for indicating a likelihood that the paired micro instructions may be executed in parallel within the single pipeline;</dd>
<dd style="margin-left:1em;">wherein said pair disable logic sets the pair indicator if said speculatively paired signal indicates a likelihood that the paired micro instructions may be executed in parallel within the single pipeline and said pair disable signal does not indicate the paired micro instructions utilize the conflicting resource.</dd>
</dl>
<p>35. The apparatus of claim 33, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">instruction selection logic, coupled to the instruction register and the translator, configured to selectively provide first and second of the paired micro instructions to the instruction register during a first clock cycle, and to receive said second of the paired micro instructions and selectively provide said second instruction to the instruction register during a second clock cycle.</dd></dl>
<p>36. The apparatus of claim 35, wherein said instruction selection logic provides a third micro instruction to the instruction register rather than said second micro instruction during said second clock cycle if said pair disable signal does not indicate the paired micro instructions utilize the same microprocessor resources.</p>
<p>37. A microprocessor for speculatively pairing micro instructions for parallel execution within a single pipeline, comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a translator for translating macro instructions into paired micro instructions for parallel execution within the single pipeline;</dd>
<dd style="margin-left:1em;">an instruction register, coupled to said translator, for storing said paired micro instructions;</dd>
<dd style="margin-left:1em;">at least two resources within the single pipeline of the microprocessor, operatively coupled to said instruction register, for executing micro instructions; and</dd>
<dd style="margin-left:1em;">instruction reorder logic, coupled between said translator and said instruction register, for reordering said paired micro instructions for sequential execution within the single pipeline rather than parallel execution when said paired micro instructions utilize the same one of said at least two resources.</dd>
</dl>
<p>38. The microprocessor of claim 37, wherein said at least two resources comprise at least two of any combination of the following: an MMX adder, an MMX multiplier, an MMX shifter, a register file, an address generator, memory access logic, a floating point arithmetic logic unit and an integer arithmetic logic unit.</p>
<p>39. The microprocessor of claim 37, wherein said instruction reorder logic reorders said paired micro instructions for sequential execution within the single pipeline rather than for parallel execution when said paired micro instructions have an operand dependency.</p>
<p>40. The microprocessor of claim 37, further comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an instruction pair indicator, coupled to said translator, for indicating whether said paired micro instructions are to be executed in parallel within the single pipeline; and</dd>
<dd style="margin-left:1em;">pair disable logic, coupled to said translator and to said instruction pair indicator, for programming said instruction pair indicator to indicate whether said paired micro instructions are to be executed in parallel within the single pipeline.</dd>
</dl>
<p>41. A method for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor, the method comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">pairing first and second micro instructions for parallel execution within the single pipeline;</dd>
<dd style="margin-left:1em;">determining if said first and second micro instructions utilize a conflicting resource;</dd>
<dd style="margin-left:1em;">splitting said first and second micro instructions for sequential execution after said pairing if said first and second micro instructions utilize said conflicting resource; and</dd>
<dd style="margin-left:1em;">translating one or more macro instructions into said first and second micro instructions prior to said pairing.</dd>
</dl>
<p>42. The method of claim 41, further comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">receiving said one or more macro instructions from an instruction buffer prior to said translating; and</dd>
<dd style="margin-left:1em;">retiring said one or more macro instructions from said instruction buffer.</dd>
</dl>
<p>43. The method of claim 42, wherein said receiving, said translating and said retiring are performed within the same clock cycle.</p>
<p>44. A method for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor, the method comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">pairing first and second micro instructions for parallel execution within the single pipeline;</dd>
<dd style="margin-left:1em;">determining if said first and second micro instructions utilize a conflicting resource; and</dd>
<dd style="margin-left:1em;">splitting said first and second micro instructions for sequential execution after said pairing if said first and second micro instructions utilize said conflicting resource;</dd>
<dd style="margin-left:1em;">wherein said splitting said first and second micro instructions comprises:</dd>
<dd style="margin-left:1em;">programming a status indicator for indicating said first and second micro instructions may not be executed in parallel within the single pipeline.</dd>
</dl>
<p>45. The method of claim 44, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">providing said status indicator along with said first and second micro instructions to the single pipeline.</dd></dl>
<p>46. A method for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor, the method comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">pairing first and second micro instructions for parallel execution within the single pipeline;</dd>
<dd style="margin-left:1em;">determining if said first and second micro instructions utilize a conflicting resource; and</dd>
<dd style="margin-left:1em;">splitting said first and second micro instructions for sequential execution after said pairing if said first and second micro instructions utilize said conflicting resource;</dd>
<dd style="margin-left:1em;">wherein said splitting said first and second micro instructions comprises:</dd>
<dd style="margin-left:1em;">redirecting said second micro instruction for storage in an instruction register if said first and second micro instructions utilize said conflicting resource.</dd>
</dl>
<p>47. A method for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor, the method comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">pairing first and second micro instructions for parallel execution within the single pipeline;</dd>
<dd style="margin-left:1em;">determining if said first and second micro instructions utilize a conflicting resource; and</dd>
<dd style="margin-left:1em;">splitting said first and second micro instructions for sequential execution after said pairing if said first and second micro instructions utilize said conflicting resource;</dd>
<dd style="margin-left:1em;">wherein said pairing is performed during a first clock cycle, the method further comprising:</dd>
<dd style="margin-left:1em;">executing said first and second micro instructions during a second clock cycle if said first and second micro instructions utilize non-conflicting resources; and</dd>
<dd style="margin-left:1em;">executing said first micro instruction during said second clock cycle and executing said second micro instruction during a third clock cycle if said first and second micro instructions utilize said conflicting resource.</dd>
</dl>
<p>48. A method for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor, the method comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">pairing first and second micro instructions for parallel execution within the single pipeline;</dd>
<dd style="margin-left:1em;">determining if said first and second micro instructions utilize a conflicting resource; and</dd>
<dd style="margin-left:1em;">splitting said first and second micro instructions for sequential execution after said pairing if said first and second micro instructions utilize said conflicting resource;</dd>
<dd style="margin-left:1em;">wherein said pairing comprises:</dd>
<dd style="margin-left:1em;">storing said first and second micro instructions into an instruction register.</dd>
</dl>
<p>49. A method for speculatively pairing micro instructions for parallel execution within a single pipeline of a microprocessor, the method comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">pairing first and second micro instructions for parallel execution within the single pipeline;</dd>
<dd style="margin-left:1em;">determining if said first and second micro instructions utilize a conflicting resource; and</dd>
<dd style="margin-left:1em;">splitting said first and second micro instructions for sequential execution after said pairing if said first and second micro instructions utilize said conflicting resource;</dd>
<dd style="margin-left:1em;">wherein said splitting said first and second micro instructions comprises:</dd>
<dd style="margin-left:1em;">programming a status indicator to indicate said first and second micro instructions may not be executed in parallel within the single pipeline.</dd>
</dl>
</div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="selected_pages_anchor"></a>Drawings</h3>
<div id="selected_pages" class="about_content"><div id="selected_pages_v">
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA2&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3jI4SUnuQmmUtqOkIes4f67F6hng" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA3&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1R1sGHM8F3Zg1VC7KL_OvmPquoDQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA4&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3EuV-KcvEGvTNOz-N5DWs7zP69Qg" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA5&amp;img=1&amp;zoom=1&amp;sig=ACfU3U04SwQRgVmSe9ehw_eY4JwgO-WMvQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA6&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3V8jrO2PtZPXWFX_Vm80vU7F9qFA" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=HNUOAAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div style="clear:both;"></div>
</div></div>
</div>
</td>
</tr></table>
<script type="text/javascript">_OC_addFlags({LockSrc:"/books/javascript/lock_173f3eb08751494e5351928575aaa593.js", IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsGeoLayerEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:0, IsRatingsOnBookcardsEnabled:1, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_addMsgs();_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026ie=ISO-8859-1\u0026sig=ACfU3U0I448VwlF6muX8ASnAfdVVvh3Etg\u0026id=HNUOAAAAEBAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026ie=ISO-8859-1\u0026sig=ACfU3U1lnU2V4l-RvYVnVFQ-wcztt5Lj6w\u0026id=HNUOAAAAEBAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026ie=ISO-8859-1\u0026sig=ACfU3U2aw5wVDKYTL_0YF4TDy97NMSoNqg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/6609191_Method_and_apparatus_for_specula.pdf?id=HNUOAAAAEBAJ\u0026ie=ISO-8859-1\u0026output=pdf\u0026sig=ACfU3U0CLDI14cGpwv_bzei7kbJhlBoYyg"},"sample_url":"http://www.google.com/patents/reader?id=HNUOAAAAEBAJ\u0026ie=ISO-8859-1\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em">
<div style="margin-bottom:8px">
<a href="http://www.google.com/"><nobr>Google&nbsp;Home</nobr></a> - <a href="//www.google.com/patents/sitemap/"><nobr>Sitemap</nobr></a> - <a href="http://www.google.com/googlebooks/uspto.html"><nobr>USPTO Bulk Downloads</nobr></a> - <a href="/intl/en/privacy/"><nobr>Privacy Policy</nobr></a> - <a href="/intl/en/policies/terms/"><nobr>Terms of Service</nobr></a> - <a href="//support.google.com/contact/bin/answer.py?hl=en&amp;answer=2539193"><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a>
</div>
<span>&copy;2012 Google</span>
</div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script>
</body>
</html>
