$date
	Mon Dec 22 16:36:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_topmodule $end
$var wire 8 ! data_wire [7:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 8 % out [7:0] $end
$var wire 1 $ rst $end
$var wire 8 & dout [7:0] $end
$var reg 32 ' addr_connect [31:0] $end
$var reg 32 ( counter [31:0] $end
$scope module rom $end
$var wire 32 ) addr [31:0] $end
$var wire 8 * data [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b101 *
b0 )
b0 (
b0 '
b101 &
b101 %
1$
0#
b101 !
$end
#5000
0$
1#
#10000
0#
#15000
b1 (
1#
#20000
0#
#25000
b11001000 !
b11001000 %
b11001000 &
b11001000 *
b10 (
b1 '
b1 )
1#
#30000
0#
#35000
bx !
bx %
bx &
bx *
b11 (
b10 '
b10 )
1#
#40000
0#
#45000
b100 (
b11 '
b11 )
1#
#50000
0#
#55000
b101 (
b100 '
b100 )
1#
#60000
0#
#65000
b110 (
b101 '
b101 )
1#
#70000
0#
#75000
b111 (
b110 '
b110 )
1#
#80000
0#
#85000
b1000 (
b111 '
b111 )
1#
#90000
0#
#95000
b1001 (
b1000 '
b1000 )
1#
#100000
0#
#105000
b1010 (
b1001 '
b1001 )
1#
