

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_65_3'
================================================================
* Date:           Thu Jul 21 11:39:48 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tilenumc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenumc" [reuse_test/before.cpp:73]   --->   Operation 8 'read' 'tilenumc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tilen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilen" [reuse_test/before.cpp:73]   --->   Operation 9 'read' 'tilen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tilenuma_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenuma" [reuse_test/before.cpp:73]   --->   Operation 10 'read' 'tilenuma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tilenumc_c6 = alloca i64" [reuse_test/before.cpp:73]   --->   Operation 11 'alloca' 'tilenumc_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tilen_c5 = alloca i64" [reuse_test/before.cpp:73]   --->   Operation 12 'alloca' 'tilen_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tilen_c4 = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 13 'alloca' 'tilen_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tilenuma_c3 = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 14 'alloca' 'tilenuma_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tilenumc_c2 = alloca i64" [reuse_test/before.cpp:72]   --->   Operation 15 'alloca' 'tilenumc_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tilenumc_c = alloca i64" [reuse_test/before.cpp:72]   --->   Operation 16 'alloca' 'tilenumc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tilen_c = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 17 'alloca' 'tilen_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tilenuma_c1 = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 18 'alloca' 'tilenuma_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tilenuma_c = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 19 'alloca' 'tilenuma_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_buf = alloca i64" [reuse_test/before.cpp:60]   --->   Operation 20 'alloca' 'a_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_buf = alloca i64" [reuse_test/before.cpp:61]   --->   Operation 21 'alloca' 'b_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_buf = alloca i64" [reuse_test/before.cpp:62]   --->   Operation 22 'alloca' 'c_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.45ns)   --->   "%call_ln73 = call void @dataflow_in_loop_VITIS_LOOP_65_3.entry83, i32 %tilenuma_read, i32 %tilen_read, i32 %tilenumc_read, i32 %tilenuma_c, i32 %tilenuma_c1, i32 %tilen_c, i32 %tilenumc_c, i32 %tilenumc_c2" [reuse_test/before.cpp:73]   --->   Operation 23 'call' 'call_ln73' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln71 = call void @load_a, i32 %A, i32 %a_buf, i32 %tilenuma_c, i32 %tilen_c, i32 %tilenuma_c3, i32 %tilen_c4, void %call_ln73, void %call_ln73" [reuse_test/before.cpp:71]   --->   Operation 24 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln72 = call void @load_b, i32 %B, i32 %b_buf, i32 %tilenuma_c1, i32 %tilenumc_c, void %call_ln73" [reuse_test/before.cpp:72]   --->   Operation 25 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln71 = call void @load_a, i32 %A, i32 %a_buf, i32 %tilenuma_c, i32 %tilen_c, i32 %tilenuma_c3, i32 %tilen_c4, void %call_ln73, void %call_ln73" [reuse_test/before.cpp:71]   --->   Operation 26 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln72 = call void @load_b, i32 %B, i32 %b_buf, i32 %tilenuma_c1, i32 %tilenumc_c, void %call_ln73" [reuse_test/before.cpp:72]   --->   Operation 27 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln73 = call void @conv, i32 %a_buf, i32 %b_buf, i32 %c_buf, i32 %tilen_c4, i32 %tilenuma_c3, i32 %tilenumc_c2, i32 %tilen_c5, i32 %tilenumc_c6, void %call_ln72, void %call_ln71, void %call_ln71, void %call_ln71" [reuse_test/before.cpp:73]   --->   Operation 28 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln73 = call void @conv, i32 %a_buf, i32 %b_buf, i32 %c_buf, i32 %tilen_c4, i32 %tilenuma_c3, i32 %tilenumc_c2, i32 %tilen_c5, i32 %tilenumc_c6, void %call_ln72, void %call_ln71, void %call_ln71, void %call_ln71" [reuse_test/before.cpp:73]   --->   Operation 29 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln74 = call void @store_c, i32 %C, i32 %c_buf, i32 %tilenumc_c6, i32 %tilen_c5, void %call_ln73, void %call_ln73, void %call_ln73" [reuse_test/before.cpp:74]   --->   Operation 30 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %A, void"   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %B, void"   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %C, void"   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln65 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_8" [reuse_test/before.cpp:65]   --->   Operation 34 'specdataflowpipeline' 'specdataflowpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c, i32 %tilenuma_c" [reuse_test/before.cpp:71]   --->   Operation 35 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 36 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty_21 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c1_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c1, i32 %tilenuma_c1" [reuse_test/before.cpp:71]   --->   Operation 37 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 38 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c, i32 %tilen_c" [reuse_test/before.cpp:71]   --->   Operation 39 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 40 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%empty_23 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c, i32 %tilenumc_c" [reuse_test/before.cpp:72]   --->   Operation 41 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln72 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:72]   --->   Operation 42 'specinterface' 'specinterface_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c2_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c2, i32 %tilenumc_c2" [reuse_test/before.cpp:72]   --->   Operation 43 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln72 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:72]   --->   Operation 44 'specinterface' 'specinterface_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c3_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c3, i32 %tilenuma_c3" [reuse_test/before.cpp:71]   --->   Operation 45 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 46 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c4_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c4, i32 %tilen_c4" [reuse_test/before.cpp:71]   --->   Operation 47 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 48 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c5_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c5, i32 %tilen_c5" [reuse_test/before.cpp:73]   --->   Operation 49 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:73]   --->   Operation 50 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c6_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c6, i32 %tilenumc_c6" [reuse_test/before.cpp:73]   --->   Operation 51 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:73]   --->   Operation 52 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (2.03ns)   --->   "%call_ln74 = call void @store_c, i32 %C, i32 %c_buf, i32 %tilenumc_c6, i32 %tilen_c5, void %call_ln73, void %call_ln73, void %call_ln73" [reuse_test/before.cpp:74]   --->   Operation 53 'call' 'call_ln74' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [reuse_test/before.cpp:74]   --->   Operation 54 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	wire read on port 'tilenumc' (reuse_test/before.cpp:73) [7]  (0 ns)
	'call' operation ('call_ln73', reuse_test/before.cpp:73) to 'dataflow_in_loop_VITIS_LOOP_65_3.entry83' [36]  (1.46 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.04ns
The critical path consists of the following:
	'call' operation ('call_ln74', reuse_test/before.cpp:74) to 'store_c' [48]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
