// Seed: 2245262222
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  wand id_5,
    output tri  id_6
    , id_10,
    output tri0 id_7,
    output tri0 id_8
);
  wire id_11, id_12, id_13;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5
    , id_24,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    output supply1 id_9,
    output wor id_10,
    input wor id_11,
    output supply0 id_12,
    output tri id_13,
    input tri0 id_14,
    output tri0 id_15,
    output tri0 id_16,
    output wire id_17,
    input tri1 id_18,
    output wire id_19,
    output uwire id_20,
    output tri0 id_21,
    output supply1 id_22
);
  wire id_25;
  xor (id_16, id_24, id_7, id_6, id_11, id_18, id_5, id_2, id_0, id_8, id_25, id_14, id_1);
  module_0(
      id_0, id_1, id_18, id_19, id_2, id_18, id_3, id_17, id_16
  );
endmodule
