{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:04:52 2011 " "Info: Processing started: Wed Oct 19 22:04:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off systemA -c systemA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off systemA -c systemA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|WriteMem " "Warning: Node \"ctrlunit:inst\|WriteMem\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|S\[0\] " "Warning: Node \"ALU:inst4\|S\[0\]\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|S\[1\] " "Warning: Node \"ALU:inst4\|S\[1\]\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|S\[2\] " "Warning: Node \"ALU:inst4\|S\[2\]\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|S\[3\] " "Warning: Node \"ALU:inst4\|S\[3\]\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|S\[4\] " "Warning: Node \"ALU:inst4\|S\[4\]\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|S\[5\] " "Warning: Node \"ALU:inst4\|S\[5\]\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|S\[6\] " "Warning: Node \"ALU:inst4\|S\[6\]\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|S\[7\] " "Warning: Node \"ALU:inst4\|S\[7\]\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|ALUC\[2\] " "Warning: Node \"ctrlunit:inst\|ALUC\[2\]\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|ALUC\[0\] " "Warning: Node \"ctrlunit:inst\|ALUC\[0\]\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|MemToReg " "Warning: Node \"ctrlunit:inst\|MemToReg\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|ALUC\[1\] " "Warning: Node \"ctrlunit:inst\|ALUC\[1\]\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|jump " "Warning: Node \"ctrlunit:inst\|jump\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|WriteReg " "Warning: Node \"ctrlunit:inst\|WriteReg\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|ALUSRCB " "Warning: Node \"ctrlunit:inst\|ALUSRCB\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|RegDes " "Warning: Node \"ctrlunit:inst\|RegDes\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|branch " "Warning: Node \"ctrlunit:inst\|branch\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst4\|carry_out " "Warning: Node \"ALU:inst4\|carry_out\" is a latch" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrlunit:inst\|WrFlag " "Warning: Node \"ctrlunit:inst\|WrFlag\" is a latch" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock1 " "Info: Assuming node \"clock1\" is an undefined clock" {  } { { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 144 312 272 "clock1" "" } } } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ctrlunit:inst\|RegDes " "Info: Detected ripple clock \"ctrlunit:inst\|RegDes\" as buffer" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 11 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrlunit:inst\|RegDes" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctrlunit:inst\|WriteReg " "Info: Detected ripple clock \"ctrlunit:inst\|WriteReg\" as buffer" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrlunit:inst\|WriteReg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctrlunit:inst\|ALUC\[1\] " "Info: Detected ripple clock \"ctrlunit:inst\|ALUC\[1\]\" as buffer" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrlunit:inst\|ALUC\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctrlunit:inst\|ALUC\[0\] " "Info: Detected ripple clock \"ctrlunit:inst\|ALUC\[0\]\" as buffer" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrlunit:inst\|ALUC\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctrlunit:inst\|ALUC\[2\] " "Info: Detected ripple clock \"ctrlunit:inst\|ALUC\[2\]\" as buffer" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrlunit:inst\|ALUC\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg4_8:inst3\|inst5 " "Info: Detected gated clock \"reg4_8:inst3\|inst5\" as buffer" {  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 224 288 56 "inst5" "" } } } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg4_8:inst3\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[0\]~5 " "Info: Detected gated clock \"lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[0\]~5\" as buffer" {  } { { "db/mux_mmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_mmc.tdf" 29 13 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[1\]~4 " "Info: Detected gated clock \"lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[1\]~4\" as buffer" {  } { { "db/mux_mmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_mmc.tdf" 29 13 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[1\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg4_8:inst3\|inst6 " "Info: Detected gated clock \"reg4_8:inst3\|inst6\" as buffer" {  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 128 224 288 176 "inst6" "" } } } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg4_8:inst3\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg4_8:inst3\|inst8 " "Info: Detected gated clock \"reg4_8:inst3\|inst8\" as buffer" {  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 368 224 288 416 "inst8" "" } } } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg4_8:inst3\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg4_8:inst3\|inst7 " "Info: Detected gated clock \"reg4_8:inst3\|inst7\" as buffer" {  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 248 224 288 296 "inst7" "" } } } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg4_8:inst3\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst4\|S\[2\]~75 " "Info: Detected gated clock \"ALU:inst4\|S\[2\]~75\" as buffer" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst4\|S\[2\]~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst4\|S\[7\]~77 " "Info: Detected gated clock \"ALU:inst4\|S\[7\]~77\" as buffer" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst4\|S\[7\]~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrlunit:inst\|jump~21 " "Info: Detected gated clock \"ctrlunit:inst\|jump~21\" as buffer" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrlunit:inst\|jump~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[15\] " "Info: Detected ripple clock \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[14\] " "Info: Detected ripple clock \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[13\] " "Info: Detected ripple clock \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[12\] " "Info: Detected ripple clock \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[9\] " "Info: Detected ripple clock \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[8\] " "Info: Detected ripple clock \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[7\] " "Info: Detected ripple clock \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[6\] " "Info: Detected ripple clock \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg4_8:inst3\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] memory lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a0~porta_datain_reg4 88.62 MHz 11.284 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 88.62 MHz between source register \"reg4_8:inst3\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination memory \"lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a0~porta_datain_reg4\" (period= 11.284 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.148 ns + Longest register memory " "Info: + Longest register to memory delay is 4.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg4_8:inst3\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X24_Y6_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N7; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.650 ns) 1.112 ns reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~22 2 COMB LCCOMB_X24_Y6_N12 1 " "Info: 2: + IC(0.462 ns) + CELL(0.650 ns) = 1.112 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 1; COMB Node = 'reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~22'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 2.400 ns reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~23 3 COMB LCCOMB_X24_Y5_N10 3 " "Info: 3: + IC(1.082 ns) + CELL(0.206 ns) = 2.400 ns; Loc. = LCCOMB_X24_Y5_N10; Fanout = 3; COMB Node = 'reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~23'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.128 ns) 4.148 ns lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a0~porta_datain_reg4 4 MEM M4K_X23_Y6 1 " "Info: 4: + IC(1.620 ns) + CELL(0.128 ns) = 4.148 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.984 ns ( 23.72 % ) " "Info: Total cell delay = 0.984 ns ( 23.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.164 ns ( 76.28 % ) " "Info: Total interconnect delay = 3.164 ns ( 76.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.148 ns" { reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.148 ns" { reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 {} reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 {} lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.462ns 1.082ns 1.620ns } { 0.000ns 0.650ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.786 ns - Smallest " "Info: - Smallest clock skew is -6.786 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.871 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 21 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.871 ns lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.871 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 68.76 % ) " "Info: Total cell delay = 1.974 ns ( 68.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.24 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLK CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.140ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.657 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 21 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(1.184 ns) 4.490 ns lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[6\] 2 MEM M4K_X23_Y7 5 " "Info: 2: + IC(2.166 ns) + CELL(1.184 ns) = 4.490 ns; Loc. = M4K_X23_Y7; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[6\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.624 ns) 6.178 ns lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[0\]~5 3 COMB LCCOMB_X24_Y7_N16 5 " "Info: 3: + IC(1.064 ns) + CELL(0.624 ns) = 6.178 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 5; COMB Node = 'lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[0\]~5'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_mmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_mmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.206 ns) 7.079 ns reg4_8:inst3\|inst6 4 COMB LCCOMB_X24_Y7_N20 1 " "Info: 4: + IC(0.695 ns) + CELL(0.206 ns) = 7.079 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'reg4_8:inst3\|inst6'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 reg4_8:inst3|inst6 } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 128 224 288 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.000 ns) 8.159 ns reg4_8:inst3\|inst6~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(1.080 ns) + CELL(0.000 ns) = 8.159 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg4_8:inst3\|inst6~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { reg4_8:inst3|inst6 reg4_8:inst3|inst6~clkctrl } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 128 224 288 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 9.657 ns reg4_8:inst3\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] 6 REG LCFF_X24_Y6_N7 2 " "Info: 6: + IC(0.832 ns) + CELL(0.666 ns) = 9.657 ns; Loc. = LCFF_X24_Y6_N7; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { reg4_8:inst3|inst6~clkctrl reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.820 ns ( 39.56 % ) " "Info: Total cell delay = 3.820 ns ( 39.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.837 ns ( 60.44 % ) " "Info: Total interconnect delay = 5.837 ns ( 60.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 reg4_8:inst3|inst6 reg4_8:inst3|inst6~clkctrl reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { CLK {} CLK~combout {} lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] {} lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 {} reg4_8:inst3|inst6 {} reg4_8:inst3|inst6~clkctrl {} reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 2.166ns 1.064ns 0.695ns 1.080ns 0.832ns } { 0.000ns 1.140ns 1.184ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLK CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.140ns 0.000ns 0.834ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 reg4_8:inst3|inst6 reg4_8:inst3|inst6~clkctrl reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { CLK {} CLK~combout {} lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] {} lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 {} reg4_8:inst3|inst6 {} reg4_8:inst3|inst6~clkctrl {} reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 2.166ns 1.064ns 0.695ns 1.080ns 0.832ns } { 0.000ns 1.140ns 1.184ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.148 ns" { reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.148 ns" { reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 {} reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 {} lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.462ns 1.082ns 1.620ns } { 0.000ns 0.650ns 0.206ns 0.128ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLK CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.140ns 0.000ns 0.834ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 reg4_8:inst3|inst6 reg4_8:inst3|inst6~clkctrl reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { CLK {} CLK~combout {} lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] {} lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 {} reg4_8:inst3|inst6 {} reg4_8:inst3|inst6~clkctrl {} reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 2.166ns 1.064ns 0.695ns 1.080ns 0.832ns } { 0.000ns 1.140ns 1.184ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock1 register instrconunit:inst1\|PC\[0\] register instrconunit:inst1\|PC\[6\] 312.7 MHz 3.198 ns Internal " "Info: Clock \"clock1\" has Internal fmax of 312.7 MHz between source register \"instrconunit:inst1\|PC\[0\]\" and destination register \"instrconunit:inst1\|PC\[6\]\" (period= 3.198 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.934 ns + Longest register register " "Info: + Longest register to register delay is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instrconunit:inst1\|PC\[0\] 1 REG LCFF_X9_Y8_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N31; Fanout = 5; REG Node = 'instrconunit:inst1\|PC\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[0] } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.596 ns) 1.046 ns instrconunit:inst1\|Add0~12 2 COMB LCCOMB_X9_Y8_N4 2 " "Info: 2: + IC(0.450 ns) + CELL(0.596 ns) = 1.046 ns; Loc. = LCCOMB_X9_Y8_N4; Fanout = 2; COMB Node = 'instrconunit:inst1\|Add0~12'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { instrconunit:inst1|PC[0] instrconunit:inst1|Add0~12 } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.132 ns instrconunit:inst1\|Add0~14 3 COMB LCCOMB_X9_Y8_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.132 ns; Loc. = LCCOMB_X9_Y8_N6; Fanout = 2; COMB Node = 'instrconunit:inst1\|Add0~14'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { instrconunit:inst1|Add0~12 instrconunit:inst1|Add0~14 } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.218 ns instrconunit:inst1\|Add0~16 4 COMB LCCOMB_X9_Y8_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.218 ns; Loc. = LCCOMB_X9_Y8_N8; Fanout = 2; COMB Node = 'instrconunit:inst1\|Add0~16'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { instrconunit:inst1|Add0~14 instrconunit:inst1|Add0~16 } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.304 ns instrconunit:inst1\|Add0~18 5 COMB LCCOMB_X9_Y8_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.304 ns; Loc. = LCCOMB_X9_Y8_N10; Fanout = 2; COMB Node = 'instrconunit:inst1\|Add0~18'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { instrconunit:inst1|Add0~16 instrconunit:inst1|Add0~18 } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.390 ns instrconunit:inst1\|Add0~20 6 COMB LCCOMB_X9_Y8_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.390 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 2; COMB Node = 'instrconunit:inst1\|Add0~20'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { instrconunit:inst1|Add0~18 instrconunit:inst1|Add0~20 } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.580 ns instrconunit:inst1\|Add0~22 7 COMB LCCOMB_X9_Y8_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.580 ns; Loc. = LCCOMB_X9_Y8_N14; Fanout = 2; COMB Node = 'instrconunit:inst1\|Add0~22'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { instrconunit:inst1|Add0~20 instrconunit:inst1|Add0~22 } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.086 ns instrconunit:inst1\|Add0~23 8 COMB LCCOMB_X9_Y8_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 2.086 ns; Loc. = LCCOMB_X9_Y8_N16; Fanout = 1; COMB Node = 'instrconunit:inst1\|Add0~23'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { instrconunit:inst1|Add0~22 instrconunit:inst1|Add0~23 } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.366 ns) 2.826 ns instrconunit:inst1\|Add0~28 9 COMB LCCOMB_X9_Y8_N20 1 " "Info: 9: + IC(0.374 ns) + CELL(0.366 ns) = 2.826 ns; Loc. = LCCOMB_X9_Y8_N20; Fanout = 1; COMB Node = 'instrconunit:inst1\|Add0~28'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { instrconunit:inst1|Add0~23 instrconunit:inst1|Add0~28 } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.934 ns instrconunit:inst1\|PC\[6\] 10 REG LCFF_X9_Y8_N21 5 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.934 ns; Loc. = LCFF_X9_Y8_N21; Fanout = 5; REG Node = 'instrconunit:inst1\|PC\[6\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { instrconunit:inst1|Add0~28 instrconunit:inst1|PC[6] } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 71.92 % ) " "Info: Total cell delay = 2.110 ns ( 71.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.824 ns ( 28.08 % ) " "Info: Total interconnect delay = 0.824 ns ( 28.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { instrconunit:inst1|PC[0] instrconunit:inst1|Add0~12 instrconunit:inst1|Add0~14 instrconunit:inst1|Add0~16 instrconunit:inst1|Add0~18 instrconunit:inst1|Add0~20 instrconunit:inst1|Add0~22 instrconunit:inst1|Add0~23 instrconunit:inst1|Add0~28 instrconunit:inst1|PC[6] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { instrconunit:inst1|PC[0] {} instrconunit:inst1|Add0~12 {} instrconunit:inst1|Add0~14 {} instrconunit:inst1|Add0~16 {} instrconunit:inst1|Add0~18 {} instrconunit:inst1|Add0~20 {} instrconunit:inst1|Add0~22 {} instrconunit:inst1|Add0~23 {} instrconunit:inst1|Add0~28 {} instrconunit:inst1|PC[6] {} } { 0.000ns 0.450ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.374ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock1 destination 2.763 ns + Shortest register " "Info: + Shortest clock path from clock \"clock1\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock1 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clock1'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1 } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 144 312 272 "clock1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.273 ns clock1~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'clock1~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock1 clock1~clkctrl } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 144 312 272 "clock1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.763 ns instrconunit:inst1\|PC\[6\] 3 REG LCFF_X9_Y8_N21 5 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X9_Y8_N21; Fanout = 5; REG Node = 'instrconunit:inst1\|PC\[6\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clock1~clkctrl instrconunit:inst1|PC[6] } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.00 % ) " "Info: Total cell delay = 1.796 ns ( 65.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.00 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock1 clock1~clkctrl instrconunit:inst1|PC[6] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock1 {} clock1~combout {} clock1~clkctrl {} instrconunit:inst1|PC[6] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock1 source 2.763 ns - Longest register " "Info: - Longest clock path from clock \"clock1\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock1 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clock1'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1 } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 144 312 272 "clock1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.273 ns clock1~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'clock1~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock1 clock1~clkctrl } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 144 312 272 "clock1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.763 ns instrconunit:inst1\|PC\[0\] 3 REG LCFF_X9_Y8_N31 5 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X9_Y8_N31; Fanout = 5; REG Node = 'instrconunit:inst1\|PC\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clock1~clkctrl instrconunit:inst1|PC[0] } "NODE_NAME" } } { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.00 % ) " "Info: Total cell delay = 1.796 ns ( 65.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.00 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock1 clock1~clkctrl instrconunit:inst1|PC[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock1 {} clock1~combout {} clock1~clkctrl {} instrconunit:inst1|PC[0] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock1 clock1~clkctrl instrconunit:inst1|PC[6] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock1 {} clock1~combout {} clock1~clkctrl {} instrconunit:inst1|PC[6] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock1 clock1~clkctrl instrconunit:inst1|PC[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock1 {} clock1~combout {} clock1~clkctrl {} instrconunit:inst1|PC[0] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { instrconunit:inst1|PC[0] instrconunit:inst1|Add0~12 instrconunit:inst1|Add0~14 instrconunit:inst1|Add0~16 instrconunit:inst1|Add0~18 instrconunit:inst1|Add0~20 instrconunit:inst1|Add0~22 instrconunit:inst1|Add0~23 instrconunit:inst1|Add0~28 instrconunit:inst1|PC[6] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { instrconunit:inst1|PC[0] {} instrconunit:inst1|Add0~12 {} instrconunit:inst1|Add0~14 {} instrconunit:inst1|Add0~16 {} instrconunit:inst1|Add0~18 {} instrconunit:inst1|Add0~20 {} instrconunit:inst1|Add0~22 {} instrconunit:inst1|Add0~23 {} instrconunit:inst1|Add0~28 {} instrconunit:inst1|PC[6] {} } { 0.000ns 0.450ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.374ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.366ns 0.108ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock1 clock1~clkctrl instrconunit:inst1|PC[6] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock1 {} clock1~combout {} clock1~clkctrl {} instrconunit:inst1|PC[6] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock1 clock1~clkctrl instrconunit:inst1|PC[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock1 {} clock1~combout {} clock1~clkctrl {} instrconunit:inst1|PC[0] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|q_b\[2\] reg4_8:inst3\|lpm_ff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] CLK 5.815 ns " "Info: Found hold time violation between source  pin or register \"lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|q_b\[2\]\" and destination pin or register \"reg4_8:inst3\|lpm_ff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]\" for clock \"CLK\" (Hold time is 5.815 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.193 ns + Largest " "Info: + Largest clock skew is 7.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.051 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 21 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(1.184 ns) 4.490 ns lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[6\] 2 MEM M4K_X23_Y7 5 " "Info: 2: + IC(2.166 ns) + CELL(1.184 ns) = 4.490 ns; Loc. = M4K_X23_Y7; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[6\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.624 ns) 6.178 ns lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[0\]~5 3 COMB LCCOMB_X24_Y7_N16 5 " "Info: 3: + IC(1.064 ns) + CELL(0.624 ns) = 6.178 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 5; COMB Node = 'lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[0\]~5'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_mmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_mmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.614 ns) 7.816 ns reg4_8:inst3\|inst8 4 COMB LCCOMB_X27_Y7_N16 1 " "Info: 4: + IC(1.024 ns) + CELL(0.614 ns) = 7.816 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'reg4_8:inst3\|inst8'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 reg4_8:inst3|inst8 } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 368 224 288 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.000 ns) 8.554 ns reg4_8:inst3\|inst8~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(0.738 ns) + CELL(0.000 ns) = 8.554 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'reg4_8:inst3\|inst8~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { reg4_8:inst3|inst8 reg4_8:inst3|inst8~clkctrl } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 368 224 288 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 10.051 ns reg4_8:inst3\|lpm_ff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] 6 REG LCFF_X25_Y6_N3 2 " "Info: 6: + IC(0.831 ns) + CELL(0.666 ns) = 10.051 ns; Loc. = LCFF_X25_Y6_N3; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { reg4_8:inst3|inst8~clkctrl reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.228 ns ( 42.07 % ) " "Info: Total cell delay = 4.228 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.823 ns ( 57.93 % ) " "Info: Total interconnect delay = 5.823 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.051 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 reg4_8:inst3|inst8 reg4_8:inst3|inst8~clkctrl reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "10.051 ns" { CLK {} CLK~combout {} lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] {} lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 {} reg4_8:inst3|inst8 {} reg4_8:inst3|inst8~clkctrl {} reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 2.166ns 1.064ns 1.024ns 0.738ns 0.831ns } { 0.000ns 1.140ns 1.184ns 0.624ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.858 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to source memory is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 21 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.821 ns) 2.858 ns lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|q_b\[2\] 3 MEM M4K_X23_Y6 2 " "Info: 3: + IC(0.754 ns) + CELL(0.821 ns) = 2.858 ns; Loc. = M4K_X23_Y6; Fanout = 2; MEM Node = 'lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|q_b\[2\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 68.61 % ) " "Info: Total cell delay = 1.961 ns ( 68.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.39 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.140ns 0.000ns 0.821ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.051 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 reg4_8:inst3|inst8 reg4_8:inst3|inst8~clkctrl reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "10.051 ns" { CLK {} CLK~combout {} lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] {} lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 {} reg4_8:inst3|inst8 {} reg4_8:inst3|inst8~clkctrl {} reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 2.166ns 1.064ns 1.024ns 0.738ns 0.831ns } { 0.000ns 1.140ns 1.184ns 0.624ns 0.614ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.140ns 0.000ns 0.821ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.424 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|q_b\[2\] 1 MEM M4K_X23_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y6; Fanout = 2; MEM Node = 'lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|q_b\[2\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.206 ns) 1.316 ns lpm_mux1:inst11\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated\|result_node\[2\]~21 2 COMB LCCOMB_X25_Y6_N2 5 " "Info: 2: + IC(1.001 ns) + CELL(0.206 ns) = 1.316 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 5; COMB Node = 'lpm_mux1:inst11\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated\|result_node\[2\]~21'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[2]~21 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.424 ns reg4_8:inst3\|lpm_ff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X25_Y6_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.424 ns; Loc. = LCFF_X25_Y6_N3; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[2]~21 reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 29.71 % ) " "Info: Total cell delay = 0.423 ns ( 29.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 70.29 % ) " "Info: Total interconnect delay = 1.001 ns ( 70.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[2]~21 reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "1.424 ns" { lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] {} lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[2]~21 {} reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 1.001ns 0.000ns } { 0.109ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.051 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 reg4_8:inst3|inst8 reg4_8:inst3|inst8~clkctrl reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "10.051 ns" { CLK {} CLK~combout {} lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] {} lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5 {} reg4_8:inst3|inst8 {} reg4_8:inst3|inst8~clkctrl {} reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 2.166ns 1.064ns 1.024ns 0.738ns 0.831ns } { 0.000ns 1.140ns 1.184ns 0.624ns 0.614ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.140ns 0.000ns 0.821ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[2]~21 reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "1.424 ns" { lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] {} lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[2]~21 {} reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 1.001ns 0.000ns } { 0.109ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Flag:inst6\|Flagout\[0\] RST CLK 1.446 ns register " "Info: tsu for register \"Flag:inst6\|Flagout\[0\]\" (data pin = \"RST\", clock pin = \"CLK\") is 1.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.255 ns + Longest pin register " "Info: + Longest pin to register delay is 4.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns RST 1 PIN PIN_27 16 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_27; Fanout = 16; PIN Node = 'RST'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 272 -128 40 288 "RST" "" } { 304 624 664 320 "RST" "" } { 280 48 328 296 "RST" "" } { 616 192 312 632 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.370 ns) 3.086 ns Flag:inst6\|Flagout\[0\]~17 2 COMB LCCOMB_X20_Y6_N14 2 " "Info: 2: + IC(1.576 ns) + CELL(0.370 ns) = 3.086 ns; Loc. = LCCOMB_X20_Y6_N14; Fanout = 2; COMB Node = 'Flag:inst6\|Flagout\[0\]~17'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { RST Flag:inst6|Flagout[0]~17 } "NODE_NAME" } } { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.855 ns) 4.255 ns Flag:inst6\|Flagout\[0\] 3 REG LCFF_X20_Y6_N11 3 " "Info: 3: + IC(0.314 ns) + CELL(0.855 ns) = 4.255 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 3; REG Node = 'Flag:inst6\|Flagout\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Flag:inst6|Flagout[0]~17 Flag:inst6|Flagout[0] } "NODE_NAME" } } { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.365 ns ( 55.58 % ) " "Info: Total cell delay = 2.365 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 44.42 % ) " "Info: Total interconnect delay = 1.890 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.255 ns" { RST Flag:inst6|Flagout[0]~17 Flag:inst6|Flagout[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.255 ns" { RST {} RST~combout {} Flag:inst6|Flagout[0]~17 {} Flag:inst6|Flagout[0] {} } { 0.000ns 0.000ns 1.576ns 0.314ns } { 0.000ns 1.140ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.769 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 21 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.769 ns Flag:inst6\|Flagout\[0\] 3 REG LCFF_X20_Y6_N11 3 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 3; REG Node = 'Flag:inst6\|Flagout\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { CLK~clkctrl Flag:inst6|Flagout[0] } "NODE_NAME" } } { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.22 % ) " "Info: Total cell delay = 1.806 ns ( 65.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 34.78 % ) " "Info: Total interconnect delay = 0.963 ns ( 34.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { CLK CLK~clkctrl Flag:inst6|Flagout[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Flag:inst6|Flagout[0] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.255 ns" { RST Flag:inst6|Flagout[0]~17 Flag:inst6|Flagout[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.255 ns" { RST {} RST~combout {} Flag:inst6|Flagout[0]~17 {} Flag:inst6|Flagout[0] {} } { 0.000ns 0.000ns 1.576ns 0.314ns } { 0.000ns 1.140ns 0.370ns 0.855ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { CLK CLK~clkctrl Flag:inst6|Flagout[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Flag:inst6|Flagout[0] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q1\[5\] reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] 19.120 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q1\[5\]\" through register \"reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is 19.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.671 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 21 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(1.184 ns) 4.490 ns lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[7\] 2 MEM M4K_X23_Y7 5 " "Info: 2: + IC(2.166 ns) + CELL(1.184 ns) = 4.490 ns; Loc. = M4K_X23_Y7; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[7\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.650 ns) 6.190 ns lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[1\]~4 3 COMB LCCOMB_X24_Y7_N4 5 " "Info: 3: + IC(1.050 ns) + CELL(0.650 ns) = 6.190 ns; Loc. = LCCOMB_X24_Y7_N4; Fanout = 5; COMB Node = 'lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[1\]~4'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4 } "NODE_NAME" } } { "db/mux_mmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_mmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.544 ns) 7.128 ns reg4_8:inst3\|inst5 4 COMB LCCOMB_X24_Y7_N28 1 " "Info: 4: + IC(0.394 ns) + CELL(0.544 ns) = 7.128 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 1; COMB Node = 'reg4_8:inst3\|inst5'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4 reg4_8:inst3|inst5 } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 224 288 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.000 ns) 8.173 ns reg4_8:inst3\|inst5~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.045 ns) + CELL(0.000 ns) = 8.173 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'reg4_8:inst3\|inst5~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { reg4_8:inst3|inst5 reg4_8:inst3|inst5~clkctrl } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 224 288 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 9.671 ns reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X25_Y7_N27 2 " "Info: 6: + IC(0.832 ns) + CELL(0.666 ns) = 9.671 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { reg4_8:inst3|inst5~clkctrl reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.184 ns ( 43.26 % ) " "Info: Total cell delay = 4.184 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 56.74 % ) " "Info: Total interconnect delay = 5.487 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.671 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4 reg4_8:inst3|inst5 reg4_8:inst3|inst5~clkctrl reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "9.671 ns" { CLK {} CLK~combout {} lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] {} lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4 {} reg4_8:inst3|inst5 {} reg4_8:inst3|inst5~clkctrl {} reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 2.166ns 1.050ns 0.394ns 1.045ns 0.832ns } { 0.000ns 1.140ns 1.184ns 0.650ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.145 ns + Longest register pin " "Info: + Longest register to pin delay is 9.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X25_Y7_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(0.624 ns) 2.619 ns reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[5\]~20 2 COMB LCCOMB_X24_Y6_N18 1 " "Info: 2: + IC(1.995 ns) + CELL(0.624 ns) = 2.619 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 1; COMB Node = 'reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[5\]~20'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~20 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.624 ns) 4.305 ns reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[5\]~21 3 COMB LCCOMB_X21_Y6_N26 7 " "Info: 3: + IC(1.062 ns) + CELL(0.624 ns) = 4.305 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 7; COMB Node = 'reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[5\]~21'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~20 reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~21 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(3.106 ns) 9.145 ns Q1\[5\] 4 PIN PIN_114 0 " "Info: 4: + IC(1.734 ns) + CELL(3.106 ns) = 9.145 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'Q1\[5\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.840 ns" { reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~21 Q1[5] } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.354 ns ( 47.61 % ) " "Info: Total cell delay = 4.354 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.791 ns ( 52.39 % ) " "Info: Total interconnect delay = 4.791 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.145 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~20 reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~21 Q1[5] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "9.145 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] {} reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~20 {} reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~21 {} Q1[5] {} } { 0.000ns 1.995ns 1.062ns 1.734ns } { 0.000ns 0.624ns 0.624ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.671 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4 reg4_8:inst3|inst5 reg4_8:inst3|inst5~clkctrl reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "9.671 ns" { CLK {} CLK~combout {} lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] {} lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4 {} reg4_8:inst3|inst5 {} reg4_8:inst3|inst5~clkctrl {} reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 2.166ns 1.050ns 0.394ns 1.045ns 0.832ns } { 0.000ns 1.140ns 1.184ns 0.650ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.145 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~20 reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~21 Q1[5] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "9.145 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5] {} reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~20 {} reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~21 {} Q1[5] {} } { 0.000ns 1.995ns 1.062ns 1.734ns } { 0.000ns 0.624ns 0.624ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Flag:inst6\|Flagout\[0\] RST CLK -0.116 ns register " "Info: th for register \"Flag:inst6\|Flagout\[0\]\" (data pin = \"RST\", clock pin = \"CLK\") is -0.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.769 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 21 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.769 ns Flag:inst6\|Flagout\[0\] 3 REG LCFF_X20_Y6_N11 3 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 3; REG Node = 'Flag:inst6\|Flagout\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { CLK~clkctrl Flag:inst6|Flagout[0] } "NODE_NAME" } } { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.22 % ) " "Info: Total cell delay = 1.806 ns ( 65.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 34.78 % ) " "Info: Total interconnect delay = 0.963 ns ( 34.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { CLK CLK~clkctrl Flag:inst6|Flagout[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Flag:inst6|Flagout[0] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.191 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns RST 1 PIN PIN_27 16 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_27; Fanout = 16; PIN Node = 'RST'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 272 -128 40 288 "RST" "" } { 304 624 664 320 "RST" "" } { 280 48 328 296 "RST" "" } { 616 192 312 632 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.366 ns) 3.083 ns Flag:inst6\|Flagout~18 2 COMB LCCOMB_X20_Y6_N10 1 " "Info: 2: + IC(1.577 ns) + CELL(0.366 ns) = 3.083 ns; Loc. = LCCOMB_X20_Y6_N10; Fanout = 1; COMB Node = 'Flag:inst6\|Flagout~18'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { RST Flag:inst6|Flagout~18 } "NODE_NAME" } } { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.191 ns Flag:inst6\|Flagout\[0\] 3 REG LCFF_X20_Y6_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.191 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 3; REG Node = 'Flag:inst6\|Flagout\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Flag:inst6|Flagout~18 Flag:inst6|Flagout[0] } "NODE_NAME" } } { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 50.58 % ) " "Info: Total cell delay = 1.614 ns ( 50.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.577 ns ( 49.42 % ) " "Info: Total interconnect delay = 1.577 ns ( 49.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { RST Flag:inst6|Flagout~18 Flag:inst6|Flagout[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { RST {} RST~combout {} Flag:inst6|Flagout~18 {} Flag:inst6|Flagout[0] {} } { 0.000ns 0.000ns 1.577ns 0.000ns } { 0.000ns 1.140ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { CLK CLK~clkctrl Flag:inst6|Flagout[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Flag:inst6|Flagout[0] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { RST Flag:inst6|Flagout~18 Flag:inst6|Flagout[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { RST {} RST~combout {} Flag:inst6|Flagout~18 {} Flag:inst6|Flagout[0] {} } { 0.000ns 0.000ns 1.577ns 0.000ns } { 0.000ns 1.140ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:04:56 2011 " "Info: Processing ended: Wed Oct 19 22:04:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
