{"vcs1":{"timestamp_begin":1751067191.944040454, "rt":0.33, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1751067192.341442403, "rt":0.21, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1751067192.600811157, "rt":0.09, "ut":0.06, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751067191.634999070}
{"VCS_COMP_START_TIME": 1751067191.634999070}
{"VCS_COMP_END_TIME": 1751067192.939823848}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2876400}}
{"stitch_vcselab": {"peak_mem": 2876440}}
