// Seed: 3807456778
module module_0 (
    output tri id_0,
    input  tri id_1
);
  id_3(
      id_1, $display(1), id_0,
  );
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply1 id_4
    , id_13,
    input tri id_5,
    output tri id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    output tri0 id_11
);
  always_latch @(posedge id_9 or posedge 1);
  assign id_13 = 1 - {id_5, id_7};
  module_0(
      id_11, id_5
  );
  always @(posedge 1 or posedge 1);
  wor id_14 = id_5;
  assign id_14 = 1;
endmodule
