\hypertarget{classimem}{\section{imem \-Entity \-Reference}
\label{classimem}\index{imem@{imem}}
}


\-Instruction memory implementation for \-M\-I\-P\-S processor.  


\subsection*{\-Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classimem_1_1behavioral}{behavioral} architecture
\begin{DoxyCompactList}\small\item\em \-The architecture of the instruction memory is based on an array of 32-\/bit words. \end{DoxyCompactList}\end{DoxyCompactItemize}
\*
\*
\subsection*{\-Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classimem_ad1a221c09af97e0f0a04247472ab8016}{\hyperlink{classimem_ad1a221c09af97e0f0a04247472ab8016}{pc}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } }\label{classimem_ad1a221c09af97e0f0a04247472ab8016}

\begin{DoxyCompactList}\small\item\em \-Program counter input. \end{DoxyCompactList}\item 
\hypertarget{classimem_ac89b0bccd70cd43f4ea4ae5521cf8052}{\hyperlink{classimem_ac89b0bccd70cd43f4ea4ae5521cf8052}{\-Instruction}  {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } }\label{classimem_ac89b0bccd70cd43f4ea4ae5521cf8052}

\begin{DoxyCompactList}\small\item\em \-Instruction output. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Instruction memory implementation for \-M\-I\-P\-S processor. 

\-The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-I\-Mem.\-vhd\end{DoxyCompactItemize}
