// Seed: 3083147323
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input tri id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply1 id_8,
    output wor id_9,
    output wand id_10,
    input supply0 id_11,
    output wor id_12,
    output wand id_13,
    input supply1 id_14,
    output tri1 id_15,
    input uwire id_16,
    input wand id_17,
    output supply0 id_18
);
  wire id_20;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
