![image](https://github.com/Lalitgangwar9837/verilog_project/assets/81949971/48be7563-36e5-481c-a0c7-7b58aac2be69)
