
---------- Begin Simulation Statistics ----------
final_tick                               174743616000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701368                       # Number of bytes of host memory used
host_op_rate                                   174778                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   573.28                       # Real time elapsed on the host
host_tick_rate                              304814429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174744                       # Number of seconds simulated
sim_ticks                                174743616000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.707961                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093584                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099716                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725396                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              501                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475134                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65328                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.747436                       # CPI: cycles per instruction
system.cpu.discardedOps                        190591                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42607062                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399737                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999445                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        41412734                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.572267                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        174743616                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133330882                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       297425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        661179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          471                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       961820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3638                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1926702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3638                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       188508                       # Transaction distribution
system.membus.trans_dist::CleanEvict           108912                       # Transaction distribution
system.membus.trans_dist::ReadExReq            237123                       # Transaction distribution
system.membus.trans_dist::ReadExResp           237123                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126634                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1024936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1024936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17672480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17672480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            363759                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  363759    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              363759                       # Request fanout histogram
system.membus.respLayer1.occupancy         1233309500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1038195000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            590957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1017943                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          242281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           373920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          373919                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1126                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       589831                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            6                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2889221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2891584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     57381920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               57421504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          298516                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6032256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1263399                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003253                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056943                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1259289     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4110      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1263399                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2756248000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1927508997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2252000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               601077                       # number of demand (read+write) hits
system.l2.demand_hits::total                   601116                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  39                       # number of overall hits
system.l2.overall_hits::.cpu.data              601077                       # number of overall hits
system.l2.overall_hits::total                  601116                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             362674                       # number of demand (read+write) misses
system.l2.demand_misses::total                 363761                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1087                       # number of overall misses
system.l2.overall_misses::.cpu.data            362674                       # number of overall misses
system.l2.overall_misses::total                363761                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    106114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  36934958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37041072000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    106114000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  36934958000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37041072000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           963751                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               964877                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          963751                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              964877                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.965364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.376315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.377002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.965364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.376315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.377002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97620.975161                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101840.655796                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101828.046437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97620.975161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101840.655796                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101828.046437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              188508                       # number of writebacks
system.l2.writebacks::total                    188508                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        362671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            363758                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       362671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           363758                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29681311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29765685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29681311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29765685000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.965364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.376312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.376999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.965364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.376312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.376999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77620.975161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81840.872306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81828.262196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77620.975161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81840.872306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81828.262196                       # average overall mshr miss latency
system.l2.replacements                         298516                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       829435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           829435                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       829435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       829435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              107                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          107                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2542                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2542                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            136796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                136796                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          237124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              237124                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  24617998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24617998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        373920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.634157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.634157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103819.090434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103819.090434                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       237124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         237124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  19875538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19875538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.634157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.634157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83819.174778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83819.174778                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    106114000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106114000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.965364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97620.975161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97620.975161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.965364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77620.975161                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77620.975161                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        464281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            464281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       125550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          125550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  12316960000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12316960000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       589831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        589831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.212858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98104.022302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98104.022302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       125547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       125547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9805773000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9805773000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.212852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78104.399149                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78104.399149                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63808.947805                       # Cycle average of tags in use
system.l2.tags.total_refs                     1923683                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    364056                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.284030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.222574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       152.283671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63618.441559                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973647                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11837                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        52270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4216518                       # Number of tag accesses
system.l2.tags.data_accesses                  4216518                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11605440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11640224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6032256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6032256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          362670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              363757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       188508                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             188508                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            199057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          66414100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66613157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       199057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           199057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34520609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34520609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34520609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           199057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66414100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            101133766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    148828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    362604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026640017750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              951570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140289                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      363757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     188508                       # Number of write requests accepted
system.mem_ctrls.readBursts                    363757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   188508                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39680                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9186                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4252602750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1818455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11071809000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11692.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30442.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   244633                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79466                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                363757                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               188508                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  310871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       188389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.103414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.031088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.798843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       133686     70.96%     70.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24251     12.87%     83.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4111      2.18%     86.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1709      0.91%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11590      6.15%     93.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          638      0.34%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          608      0.32%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          897      0.48%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10899      5.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       188389                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.597049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.009796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.528107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          8612     98.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          124      1.42%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8743                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.020130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.986718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4441     50.79%     50.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              133      1.52%     52.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3758     42.98%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              379      4.33%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.31%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8743                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23276224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9523648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11640224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6032256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       133.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  174743436000                       # Total gap between requests
system.mem_ctrls.avgGap                     316412.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11603328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4761824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 199057.343531222345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66402013.793739967048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27250346.015501935035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       362670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       188508                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28602500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11043206500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4224406840250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26313.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30449.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22409695.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            674894220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            358695810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1302800100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          387496260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13793750880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45951688290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28405390080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90874715640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.045983                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  73368261500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5834920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95540434500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            670274640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            356240445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1293953640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          389276280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13793750880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46445144130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27989848320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90938488335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.410934                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  72288523500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5834920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  96620172500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    174743616000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13347357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13347357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13347357                       # number of overall hits
system.cpu.icache.overall_hits::total        13347357                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1126                       # number of overall misses
system.cpu.icache.overall_misses::total          1126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    112609000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112609000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112609000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112609000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13348483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13348483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13348483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13348483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100007.992895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100007.992895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100007.992895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100007.992895                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          111                       # number of writebacks
system.cpu.icache.writebacks::total               111                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1126                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1126                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110357000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110357000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98007.992895                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98007.992895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98007.992895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98007.992895                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13347357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13347357                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13348483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13348483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100007.992895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100007.992895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98007.992895                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98007.992895                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           795.769913                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13348483                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1126                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11854.780639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   795.769913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.194280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.194280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1015                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.247803                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13349609                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13349609                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51022037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51022037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51022422                       # number of overall hits
system.cpu.dcache.overall_hits::total        51022422                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1071158                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1071158                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1079187                       # number of overall misses
system.cpu.dcache.overall_misses::total       1079187                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  60395194999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60395194999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60395194999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60395194999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52093195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52093195                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52101609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52101609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020562                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56383.087275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56383.087275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55963.605009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55963.605009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3396                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                92                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.913043                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       829435                       # number of writebacks
system.cpu.dcache.writebacks::total            829435                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       115431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       115431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       115431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       115431                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       955727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       955727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       963756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       963756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  51810661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51810661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  52605549997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52605549997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018346                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018346                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54210.732772                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54210.732772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54583.888450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54583.888450                       # average overall mshr miss latency
system.cpu.dcache.replacements                 961708                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40556807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40556807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       586270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        586270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24716516999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24716516999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41143077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41143077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42158.931890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42158.931890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       581837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       581837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23134666000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23134666000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39761.421154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39761.421154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10465230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10465230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       484888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       484888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  35678678000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35678678000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73581.276501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73581.276501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       110998                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110998                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       373890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       373890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28675995000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28675995000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76696.341170                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76696.341170                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          385                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           385                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8029                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8029                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.954243                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.954243                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8029                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8029                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    794888997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    794888997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.954243                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.954243                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99002.241500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99002.241500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.816372                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51986253                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            963756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.941302                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.816372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53065441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53065441                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174743616000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
