ubuntu@maxwell:~$ sudo su
[sudo] password for ubuntu:

:: initializing oneAPI environment ...
   bash: BASH_VERSION = 5.1.16(1)-release
   args: Using "$@" for setvars.sh arguments:
:: advisor -- latest
:: ccl -- latest
:: compiler -- latest
:: dal -- latest
:: debugger -- latest
:: dev-utilities -- latest
:: dnnl -- latest
:: dpcpp-ct -- latest
:: dpl -- latest
:: ipp -- latest
:: ippcp -- latest
:: ipp -- latest
:: mkl -- latest
:: mpi -- latest
:: tbb -- latest
:: vpl -- latest
:: vtune -- latest
:: oneAPI environment initialized ::

root@maxwell:/home/ubuntu# cd /home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1/
root@maxwell:/home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1# source ../../../../../../phy/setupenv.sh
root@maxwell:/home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1# ./l1.sh -xran
Radio mode with XRAN - Sub6 100Mhz
## ERROR: Please make sure environment variable RTE_SDK is set to valid DPDK path.
       To fix, please do: export RTE_SDK=path_to_dpdk_folder    before running this script
kernel.sched_rt_runtime_us = -1
kernel.shmmax = 2147483648
kernel.shmall = 2147483648
using configuration file phycfg_xran.xml
using configuration file xrancfg_sub6.xml
>> Running... taskset -c 9,10 ./l1app --cfgfile=phycfg_xran.xml --xranfile=xrancfg_sub6.xml
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_compact version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_lte_dft_idft version #DIRTY#
FlexRAN SDK bblib_irc_rnn_calculation_5gnr_version #DIRTY#
FlexRAN SDK bblib_mmse_irc_mimo_5gnr_version #DIRTY#
FlexRAN SDK bblib_srs_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_srs_edge_rb_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_pre_5gnr version #DIRTY#
FlexRAN SDK bblib_zf_matrix_gen version #DIRTY#
FlexRAN SDK bblib_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_dl_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_pusch_focompensation_5gnr_version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_zc_sequence_gen version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
xran_lib_compander_for_isa: 1
FlexRAN SDK bblib_lte_ldpc_decoder version #DIRTY#
FlexRAN SDK bblib_lte_ldpc_encoder version #DIRTY#
FlexRAN SDK bblib_lte_LDPC_ratematch version #DIRTY#
FlexRAN SDK bblib_lte_rate_dematching_5gnr version #DIRTY#
Cannot open file
FlexRAN SDK bblib_lte_turbo version #DIRTY#
FlexRAN SDK bblib_lte_rate_matching version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_mldts_process_5gnr version #DIRTY#
 --version=23.07
 --successiveNoApi=30
 --wls_sema_wake_up=1
 --wls_num_instances=1
 --wls_ul_queue_depth=48
 --wls_memory_align=0
 --wls_dev_name0=wls0
 --wls_cell_mapping0=0xFFFFFF
 --wlsMacMemorySize=0xFFC00000
 --wlsPhyMemorySize=0x18000000
 --CoreDumpEnable=0
 --dlIqLog=0
 --ulIqLog=0
 --phyMlog=1
 --phyStats=1
 --PhystatsSubFrameNum=1024
 --maxNumPhyStatsFiles=20
 --TimePathEnable=0
 --L1LogPath=./
 --dpdkFilePrefix=gnb0
 --dpdkMemorySize=20480
 --dpdkIovaMode=0
 --dpdkVfioVfToken=00112233-4455-6677-8899-aabbccddeeff
 --dpdkBasebandFecMode=1
 --dpdkBasebandDevice=0000:f7:00.1
 --tbModeEnable=0
 --FlowNum=0
 --Flow0Egress=0
 --Flow0Ingress=1
 --Flow0GTPSpec=0x0, 0x0, 0x0, 0x07000000
 --Flow0GTPMask=0x0, 0x0, 0x0, 0xff000000
 --Flow0QueueIndex=1
 --Flow1Egress=0
 --Flow1Ingress=1
 --Flow1GTPSpec=0x0, 0x0, 0x0, 0x05000000
 --Flow1GTPMask=0x0, 0x0, 0x0, 0xff000000
 --Flow1QueueIndex=2
 --ciphAlgo=13
 --intAlgo=20
 --dpdkQatAddr0=0000:4d:01.0
 --dpdkQatAddr1=0000:4d:01.1
 --dpdkQatAddr2=0000:4d:01.2
 --dpdkQatAddr3=0000:4d:01.3
 --numSharedResource=0
 --mempoolName0=fast_pkt
 --numElement0=65535
 --enableDDP0=0
 --cryptoMode0=0
 --elementSize0=2048
 --privateDataSize0=64
 --ringName0=0
 --ringSize0=1024
 --portAddr0=0000:af:00.0
 --portSocketIdx0=1
 --txQueueNum0=1
 --txQueueDesc0=512
 --rxQueueNum0=1
 --rxQueueDesc0=128
 --maxPayloadSize0=9728
 --testMacEnable0=0
 --mempoolName1=header_pkt
 --numElement1=65535
 --enableDDP1=0
 --cryptoMode1=0
 --elementSize1=2048
 --privateDataSize1=64
 --ringName1=0
 --ringSize1=1024
 --portAddr1=0000:af:00.1
 --portSocketIdx1=1
 --txQueueNum1=2
 --txQueueDesc1=512
 --rxQueueNum1=1
 --rxQueueDesc1=128
 --maxPayloadSize1=9728
 --testMacEnable0=0
 --mempoolName2=clone_pkt
 --numElement2=65535
 --enableDDP2=0
 --cryptoMode2=0
 --elementSize2=2048
 --privateDataSize2=64
 --ringName2=0
 --ringSize2=1024
 --portAddr2=0
 --portSocketIdx2=0
 --txQueueNum2=1
 --txQueueDesc2=512
 --rxQueueNum2=1
 --rxQueueDesc2=128
 --maxPayloadSize2=9728
 --testMacEnable0=0
 --mempoolName3=pdu3
 --numElement3=65535
 --enableDDP3=0
 --cryptoMode3=0
 --elementSize3=2048
 --privateDataSize3=64
 --ringName3=sdu3
 --ringSize3=1024
 --portAddr3=0
 --portSocketIdx3=0
 --txQueueNum3=1
 --txQueueDesc3=512
 --rxQueueNum3=1
 --rxQueueDesc3=128
 --maxPayloadSize3=9728
 --testMacEnable0=0
 --radioEnable=4
 --PiplineSPR=0
 --PrecodingPowerBoost=0
 --agcTarget=8192
 --Rx0DbfsRadioPower=-3781794
 --UlPwrStepSize=256
 --PdschSymbolSplit=0
 --PdschProcType=1
 --FecEncSplit=1
 --FecEncBypass=0
 --PdschDlWeightSplit=0
 --PuschUlWeightSplit=0
 --DLDFTBfWeightAlgoType=0
 --DLBfWeightGenGranularity=1
 --DLBfWeightGenOutGranularity=0
 --DLBfIsOverSample=1
 --DLRxAntHorizontalOverSample=4
 --DLRxAntVerticalOverSample=4
 --DLBeamSelectType=2
 --DLDFTMaxRBUsed=16
 --DLDFTBeamWeightNormType=1
 --ULDFTBfWeightAlgoType=0
 --ULBfWeightGenGranularity=1
 --ULBfWeightGenOutGranularity=0
 --RxAntVertical=1
 --RxAntHorizontal=1
 --RxAntPolarization=1
 --BeamWeightFixPointQ=13
 --DFTBFOutRemapVaild=0
 --DFTBFOutRemapTable=28, 24, 12, 8, 29, 25, 13, 9, 30, 26, 14, 10, 31, 27, 15, 11, 20, 16, 4, 0, 21, 17, 5, 1, 22, 18, 6, 2, 23, 19, 7, 3
 --BeamWeightSrsBypass=0
 --BeamWeightBypass=0
 --MimoBeamWeightDebugMode=0
 --MimoBeamWeightDebugFileName=MimoBFWdbg32TR.bin
 --PuschDecompSplit=0
 --PuschChanEstSplit=0
 --PuschMmseSplit=0
 --PuschLlrRxSplit=0
 --FecDecEarlyTermDisable=0
 --FecDecNumIter=12
 --FecDecSplit=1
 --FecDecBypass=0
 --llrOutDecimalDigit=2
 --llrSaturatedBits=8
 --ULLdpcLlrComp=0
 --IrcEnableThreshold=-100
 --PuschNoiseScale=2
 --CEInterpMethod=2
 --CEFocEnable=0
 --CEFocGranularity=768
 --PuschLinearInterpEnable=1
 --PuschLinearInterpGranularityAll=4
 --DMRSPwrReportEna=0
 --EnableIrc=0
 --nEnableDelaySpreadEst=0
 --nPuschSprCvtScale=8192
 --PucchSplit=0
 --PucchagcTarget=8192
 --PucF0SprCvtScale=1024
 --PucF1SprCvtScale=128
 --PucF2SprCvtScale=1024
 --PucF3SprCvtScale=1024
 --PucF4SprCvtScale=1024
 --SrsCeSplit=0
 --srsFftEnabled=0
 --srsFftSNRestMethod=1
 --srsFftSNRestCentralPartRs=1
 --srsFftTaylorWinFilter=2
 --SrsAgcEnabled=1
 --SrsAgcTarget=8192
 --SrsDftFillFullBand=0
 --SrsAgcMethodChoose=2
 --SrsSprCvtScale=8192
 --prachDetectThreshold=0
 --prachDetectFoCheck=0
 --prachThresholdMethod=3
 --prachDTWindowShift=0
 --prachThrOffsetFactor=1259
 --prachMaxNcombine=-1
 --prachFFTSel=0
 --prachIfftEnabled=0
 --UrllcPuschFecSplit=0
 --UrllcBbdevIdEnd=0
 --phyStartStop=0
 --phyMemoryType=1
 --MlogSubframes=128
 --MlogCores=40
 --MlogSize=10000
 --systemThread=5, 0, 0
 --wlsNrtThread=5, 0, 0
 --timerThread=6, 96, 0
 --FpgaDriverCpuInfo=7, 96, 0
 --FrontHaulCpuInfo=7, 96, 0
 --radioDpdkMaster=6, 99, 0
 --phyStatsLogThread=8, 0, 2
 --BbuPoolSleepEnable=1
 --BbuPoolSleepPeriod=0
 --BbuPoolSuspendPeriod=0
 --BbuPoolThreadCorePriority=94
 --BbuPoolThreadCorePolicy=0
 --BbuPoolThreadDefault_0_63=0xF0
 --BbuPoolThreadDefault_64_127=0x0
 --BbuPoolThreadDefault_128_191=0x0
 --BbuPoolThreadDefault_192_255=0x0
 --BbuPoolThreadSrs_0_63=0x0
 --BbuPoolThreadSrs_64_127=0x0
 --BbuPoolThreadSrs_128_191=0x0
 --BbuPoolThreadSrs_192_255=0x0
 --BbuPoolThreadDlbeam_0_63=0x0
 --BbuPoolThreadDlbeam_64_127=0x0
 --BbuPoolThreadDlbeam_128_191=0x0
 --BbuPoolThreadDlbeam_192_255=0x0
 --BbuPoolThreadUrllc=0x100000
 --eBbuPoolNumQueue=1024, 1024, 1024, 1024
 --eBbuPoolNumContext=1
 --eBbuPoolMaxContextFetch=1
 --eBbuPoolPrintFlag=0
 --eBbuPoolFecOnlyList=0
 --eBbuPoolNumNumaNode=1
 --eBbuPoolNumaNodeAffinityMask0=0x0
 --eBbuPoolNumaNodeAffinityMask1=0x0
 --eBbuPoolNonStopMode=0
 --FrontHaulTimeAdvance=7450
 --nEthPorts=462607
 --nPhaseCompFlag=0
 --nFecFpgaVersionMu3=0x20010900
 --nFecFpgaVersionMu0_1=0x0423D420
 --nFhFpgaVersionMu3=0x8001000F
 --nFhFpgaVersionMu0_1=0x90010008
 --StreamStats=0
 --StreamIp=127.0.0.1
 --StreamPort=2000
 --nInfoTraceToolEn=0
 --nApisDlEn=1
 --nApisUlEn=0
 --nApisPdschPayloadEn=1
 --nApisPuschPayloadEn=0
 --nApisPrintEn=0
 --InfoTraceToolThread=1, 99, 0
 --nInfoTraceToolSocketIP=127.0.0.1
 --nInfoTraceToolSocketPort=10000
 --nTraceCellMapping=0xFFFFFFFF
 --phytracelevelmodumask=0xE1FF
 --phytracesubmodumask0=0x1
 --phytracesubmodumask1=0x1
 --phytracesubmodumask2=0x1
 --phytracesubmodumask3=0x1
 --phytracesubmodumask4=0x1
 --phytracesubmodumask5=0x1
 --phytracesubmodumask6=0x1
 --phytracesubmodumask7=0x1
 --phytracesubmodumask8=0x1
 --TracelogThread=0, 0, 0
 --dliq_fscale=1.0
 --rru_workaround=0
 --gStopSlotsBeforePhyStop=300
 --prachIncorrectPreamCrash=0
 --expectedPreamIdMax=0
 --expectedPreamIdMin=0
 --puschCrcFailCrashFlag=0
 --puschCrcFailCntForCrash=0
 --puschContCrcFailsCrashCondition=0
 --maxPuschTaForCrash=0
 --minPuschTaForCrash=0
 --maxPuschSnrForCrash=1.0
 --minPuschSnrForCrash=1.0

flow num: 0
 --version=23.07
 --oRuNum=1
 --oRuEthLinkSpeed=25
 --oRuLinesNumber=1
 --oRuCUon1Vf=1
 --PciBusAddoRu0Vf0=0000:70:11.0
 --PciBusAddoRu0Vf1=0000:70:11.1
 --PciBusAddoRu0Vf2=0000:51:01.2
 --PciBusAddoRu0Vf3=0000:51:01.3
 --PciBusAddoRu1Vf0=0000:51:01.4
 --PciBusAddoRu1Vf1=0000:51:01.5
 --PciBusAddoRu1Vf2=0000:51:01.6
 --PciBusAddoRu1Vf3=0000:51:01.7
 --PciBusAddoRu2Vf0=0000:51:02.0
 --PciBusAddoRu2Vf1=0000:51:02.1
 --PciBusAddoRu2Vf2=0000:51:02.2
 --PciBusAddoRu2Vf3=0000:51:02.3
 --PciBusAddoRu3Vf0=0000:00:00.0
 --PciBusAddoRu3Vf1=0000:00:00.0
 --PciBusAddoRu3Vf2=0000:00:00.0
 --PciBusAddoRu3Vf3=0000:00:00.0
 --oRuRem0Mac0=10:70:fd:14:1c:10
 --oRuRem0Mac1=00:11:22:33:00:11
 --oRuRem0Mac2=00:11:22:33:00:21
 --oRuRem0Mac3=00:11:22:33:00:31
 --oRuRem1Mac0=00:11:22:33:01:01
 --oRuRem1Mac1=00:11:22:33:01:11
 --oRuRem1Mac2=00:11:22:33:01:21
 --oRuRem1Mac3=00:11:22:33:01:31
 --oRuRem2Mac0=00:11:22:33:02:01
 --oRuRem2Mac1=00:11:22:33:02:11
 --oRuRem2Mac2=00:11:22:33:02:21
 --oRuRem2Mac3=00:11:22:33:02:31
 --oRuRem3Mac0=00:11:22:33:03:01
 --oRuRem3Mac1=00:11:22:33:03:11
 --oRuRem3Mac2=00:11:22:33:03:21
 --oRuRem3Mac3=00:11:22:33:03:31
 --oRu0NumCc=1
 --oRu0Cc0PhyId=0
 --oRu0Cc1PhyId=1
 --oRu0Cc2PhyId=2
 --oRu0Cc3PhyId=3
 --oRu0Cc4PhyId=4
 --oRu0Cc5PhyId=5
 --oRu0Cc6PhyId=6
 --oRu0Cc7PhyId=7
 --oRu0Cc8PhyId=8
 --oRu0Cc9PhyId=9
 --oRu0Cc10PhyId=10
 --oRu0Cc11PhyId=11
 --oRu1NumCc=1
 --oRu1Cc0PhyId=1
 --oRu1Cc1PhyId=1
 --oRu1Cc2PhyId=2
 --oRu1Cc3PhyId=3
 --oRu2NumCc=1
 --oRu2Cc0PhyId=2
 --oRu2Cc1PhyId=1
 --oRu2Cc2PhyId=2
 --oRu2Cc3PhyId=3
 --oRu3NumCc=1
 --oRu3Cc0PhyId=3
 --oRu3Cc1PhyId=1
 --oRu3Cc2PhyId=2
 --oRu3Cc3PhyId=3
 --xRANThread=19, 96, 0
 --xRANWorker=0x8000000000, 96, 0
 --xRANWorker_64_127=0x0000000000, 96, 0
 --oRU0Category=0
 --xRANOffload=1
 --xRANMLog=0
 --xranPmdSleep=0
 --Tadv_cp_dl=125
 --T2a_min_cp_dl=259
 --T2a_max_cp_dl=470
 --T2a_min_cp_ul=125
 --T2a_max_cp_ul=1200
 --T2a_min_up=70
 --T2a_max_up=345
 --Ta3_min=50
 --Ta3_max=171
 --MTU=9000
 --T1a_min_cp_dl=258
 --T1a_max_cp_dl=392
 --T1a_min_cp_ul=285
 --T1a_max_cp_ul=400
 --T1a_min_up=155
 --T1a_max_up=300
 --Ta4_min=0
 --Ta4_max=200
 --EnableCp=1
 --DynamicSectionEna=0
 --DynamicSectionEnaUL=0
 --DynamicMultiSectionEna=0
 --xRANSFNWrap=1
 --xRANNumDLPRBs=0
 --xRANNumULPRBs=0
 --Gps_Alpha=0
 --Gps_Beta=0
 --xranCompMethod=1
 --xranCompHdrType=1
 --xraniqWidth=9
 --xranModCompEna=0
 --xranPrachCompMethod=1
 --xranPrachiqWidth=9
 --EnableCsirsTrans=0
 --oRu0nAeCOffsetCsirs=8
 --oRu0MaxSectionsPerSlot=6
 --oRu0MaxSectionsPerSymbol=6
 --oRu0nPrbElemDl=1
 --oRu0PrbElemDl0=0,273,0,14,0,0,1,9,0,0,0
 --oRu0PrbElemDl1=50,25,0,14,1,1,0,16,1,0,0
 --oRu0PrbElemDl2=72,36,0,14,3,1,1,9,1,0,0
 --oRu0PrbElemDl3=144,48,0,14,4,1,1,9,1,0,0
 --oRu0PrbElemDl4=144,36,0,14,5,1,1,9,1,0,0
 --oRu0PrbElemDl5=180,36,0,14,6,1,1,9,1,0,0
 --oRu0PrbElemDl6=216,36,0,14,7,1,1,9,1,0,0
 --oRu0PrbElemDl7=252,21,0,14,8,1,1,9,1,0,0
 --oRu0nPrbElemUl=1
 --oRu0PrbElemUl0=0,273,0,14,0,0,1,9,0,0,0
 --oRu0PrbElemUl1=0,273,0,14,0,0,1,9,0,0,0
 --oRu0PrbElemUl2=72,36,0,14,3,1,1,9,1,0,0
 --oRu0PrbElemUl3=108,36,0,14,4,1,1,9,1,0,0
 --oRu0PrbElemUl4=144,36,0,14,5,1,1,9,1,0,0
 --oRu0PrbElemUl5=180,36,0,14,6,1,1,9,1,0,0
 --oRu0PrbElemUl6=216,36,0,14,7,1,1,9,1,0,0
 --oRu0PrbElemUl7=252,21,0,14,8,1,1,9,1,0,0
 --oRu1MaxSectionsPerSlot=6
 --oRu1MaxSectionsPerSymbol=6
 --oRu1nPrbElemDl=1
 --oRu1PrbElemDl0=0,273,0,14,0,0,1,9,0,0,0
 --oRu1PrbElemDl1=53,53,0,14,2,1,1,8,1,0,0
 --oRu1nPrbElemUl=1
 --oRu1PrbElemUl0=0,273,0,14,0,0,1,9,0,0,0
 --oRu1PrbElemUl1=53,53,0,14,2,1,1,8,1,0,0
 --oRu2MaxSectionsPerSlot=6
 --oRu2MaxSectionsPerSymbol=6
 --oRu2nPrbElemDl=1
 --oRu2PrbElemDl0=0,273,0,14,0,0,1,9,0,0,0
 --oRu2PrbElemDl1=53,53,0,14,2,1,1,8,1,0,0
 --oRu2nPrbElemUl=1
 --oRu2PrbElemUl0=0,273,0,14,0,0,1,9,0,0,0
 --oRu2PrbElemUl1=53,53,0,14,2,1,1,8,1,0,0
 --oRu3MaxSectionsPerSlot=6
 --oRu3MaxSectionsPerSymbol=6
 --oRu3nPrbElemDl=1
 --oRu3PrbElemDl0=0,273,0,14,0,0,1,9,0,0,0
 --oRu3PrbElemDl1=53,53,0,14,2,1,1,8,1,0,0
 --oRu3nPrbElemUl=1
 --oRu3PrbElemUl0=0,273,0,14,0,0,1,9,0,0,0
 --oRu3PrbElemUl1=53,53,0,14,2,1,1,8,1,0,0
 --oRu0eAxCbitwidth=4,4,4,4

=========================
5GNR PHY Application
=========================

L1 StartTime [2025_07_16_15_37_52]


--------------------------------------------------------
File[phycfg_xran.xml] Version: 23.07
--------------------------------------------------------
[WARNING] func[cline_set_int] line[160]: not found in XML: param "wls_ul_enqueue_size" set to default value 0
nNumWlsInstances[1]
sWlsDevName[0]: wls0 nWlsCellMapping[0x0000000000ffffff]
[WARNING] func[cline_set_int] line[160]: not found in XML: param "dbgPrintTime" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "dlUlIOShared" set to default value 0
[WARNING] func[cline_set_str] line[761]: not found in XML: param "L1NamedPipe" set to default value ""
dpdkFilePrefix: gnb0
dpdkVfioVfToken: 00112233-4455-6677-8899-aabbccddeeff
[WARNING] func[cline_set_int] line[160]: not found in XML: param "nL1DpdkProcessType" set to default value 0
Setting FecEncSplit to 1 to run on HW accelerator
[WARNING] func[cline_set_int] line[160]: not found in XML: param "taFiltEnable" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "decompInSDKFlag" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "ircEnable" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "mmseDisable" set to default value 0
Setting FecDecSplit to 1 to run on HW accelerator
[WARNING] func[cline_set_int] line[160]: not found in XML: param "PiplineSPRMode" set to default value 2
[WARNING] func[cline_set_int] line[160]: not found in XML: param "PuschRnnSplit" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "IrcDynamicFlag" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "CETocEnable" set to default value 1
[WARNING] func[cline_set_int] line[160]: not found in XML: param "FecDecNumHalfIter" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "PuschMldEnable" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "pucchFormat2DetectThreshold" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "PucchF234Decoder" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "SrsMMimoProcOffset" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "SrsTocBypass" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "prachThresholdSel" set to default value 1
[WARNING] func[cline_set_int] line[160]: not found in XML: param "TimerModeFreqDomain" set to default value 1
[WARNING] func[cline_set_int] line[160]: not found in XML: param "TimerModeFreqDomainInOut" set to default value 1
[WARNING] func[cline_set_int] line[160]: not found in XML: param "isUeEmulator" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "powerSavingsEnable" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "powerCollectStats" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "powerSavingsMode" set to default value 0
[WARNING] func[cline_set_uint64] line[330]: not found in XML: param "powerSavingsBaseCoreMask" set to default value 68719476752
[WARNING] func[cline_set_int] line[160]: not found in XML: param "powerServerEnable" set to default value 0
cline_set_thread_info: powerThread FAIL3
[WARNING] func[cline_set_str] line[761]: not found in XML: param "powerStreamSrcIp" set to default value "0.0.0.0"
[WARNING] func[cline_set_str] line[761]: not found in XML: param "powerStreamDstIp" set to default value "127.0.0.1"
[WARNING] func[cline_set_int] line[160]: not found in XML: param "powerStreamSrcPort" set to default value 2234
[WARNING] func[cline_set_int] line[160]: not found in XML: param "powerStreamDstPort" set to default value 1234
[WARNING] func[cline_set_str] line[761]: not found in XML: param "powerSavingsAiModelMMimo" set to default value "table/ai_ml/massive_mimo_model.txt"
[WARNING] func[cline_set_str] line[761]: not found in XML: param "powerSavingsAiModelFdd" set to default value "table/ai_ml/fdd_20mhz_model.txt"
[WARNING] func[cline_set_str] line[761]: not found in XML: param "powerSavingsAiModelOnline" set to default value "table/ai_ml/online_model.txt"



--------------------------------------------------------
File[xrancfg_sub6.xml] Version: 23.07
--------------------------------------------------------
[WARNING] func[cline_set_int] line[160]: not found in XML: param "EnableMplane" set to default value 0
[WARNING] func[cline_set_str] line[761]: not found in XML: param "DUControllerIPAddr" set to default value "127.0.0.0:5050"
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRuRxqNum" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "xranAdjustRbSize" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "lbmEnable" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "LBMPeriodicity" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "LBRTimeOut" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "numRetransmissions" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRU0adv_tx_time" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "DynamicPucchSecOpt" set to default value 2
[WARNING] func[cline_set_int] line[160]: not found in XML: param "SrsCpType" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "SrsDelaySym" set to default value 4
[WARNING] func[cline_set_int] line[160]: not found in XML: param "DropPacketsUp" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRu0nBfExtType" set to default value 1
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRu0nBfCompMethod" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRu0nBfiqWidth" set to default value 16
[WARNING] func[cline_set_uint16] line[260]: not found in XML: param "oRu0nPdschMiMoBeamIDStart" set to default value 46
[WARNING] func[cline_set_uint16] line[260]: not found in XML: param "oRu0nPdschMiMoBeamIDNum" set to default value 4050
[WARNING] func[cline_set_uint16] line[260]: not found in XML: param "oRu0nPuschMiMoBeamIDStart" set to default value 46
[WARNING] func[cline_set_uint16] line[260]: not found in XML: param "oRu0nPuschMiMoBeamIDNum" set to default value 4050
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRu0nAeCOffsetPrach" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRu0nAeCOffsetSrs" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRu0nPrbElemSrs" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRu0nPrbElemCsirs" set to default value 0
[WARNING] func[cline_set_int] line[160]: not found in XML: param "oRu0nPrbElemSsb" set to default value 0
[WARNING] func[cline_set_str] line[761]: not found in XML: param "oRu0ExtBfwDl0" set to default value "0,0,0,0,0,0"
[WARNING] func[cline_set_str] line[761]: not found in XML: param "oRu0ExtBfwUl0" set to default value "0,0,0,0,0,0"

Initial TraceLevelModuMask:0xe1ff
Initial SubModuMask[0]:0x1
Initial SubModuMask[1]:0x1
Initial SubModuMask[2]:0x1
Initial SubModuMask[3]:0x1
Initial SubModuMask[4]:0x1
Initial SubModuMask[5]:0x1
Initial SubModuMask[6]:0x1
Initial SubModuMask[7]:0x1
Initial SubModuMask[8]:0x1
phycfg_set_cfg_filename: Could not find string 'runcmdfrfile' in command line. Using regular stdin
[WARNING] func[main] line[331]: L1log path ./ already exist or cannot create L1log path!
PhyStats Log Streaming Thread created with Core 8 Priority 0 Policy 2
nr5g_gnb_bs_phy_stats_thread:   [PID:  54376] binding on [CPU  8] [PRIO:  0] [POLICY:  2]
timer_set_tsc_freq_from_clock: System clock (rdtsc) resolution 1399999735 [Hz]
                               Ticks per usec 1399
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1400000147 [Hz]
        Ticks per us 1400
    MLog Storage: 0x7eff230ee100 -> 0x7eff261c4830 [ 51210032 bytes ]
    localMLogFreqReg: 1400. Storing: 1400
    Mlog Open successful

'DPDK 22.11.1' (XRAN_N_FE_BUF_LEN=10)
PF Eth line speed 25G
PF Eth lines per O-xU port 1
RX HW queues per O-xU Eth line 1
BBDEV_FEC_ACCL_NR5G
hw-accelerated bbdev 0000:f7:00.1
node 0
total cores 64 c_mask 0x00000008000080040 core 19 [id] system_core 6 [id] pkt_proc_core 0x00000008000000000 [mask] pkt_aux_core 0 [id] timing_core 19 [id]
xran_ethdi_init_dpdk: Calling rte_eal_init:gnb0 -c 0x00000008000080040 --main-lcore=6 -n2 --iova-mode=pa --socket-mem=20480,0 --socket-limit=20480,0 --proc-type=auto --file-prefix gnb0 -a0000:00:00.0 -a0000:f7:00.1  --vfio-vf-token=00112233-4455-6677-8899-aabbccddeeff
RU[0] eAxC ID Config: bit_cuPortId[12], bit_bandSectorId[8], bit_ccId[4], bit_ruPortId[0]
RU[0] eAxC ID Config: mask_cuPortId[0xf000], mask_bandSectorId[0xf00], mask_ccId[0xf0], mask_ruPortId[0xf]
ORAN configuration is successful
EAL: Detected CPU lcores: 64
EAL: Detected NUMA nodes: 1
EAL: Auto-detected process type: PRIMARY
EAL: Detected static linkage of DPDK
EAL: Multi-process socket /var/run/dpdk/gnb0/mp_socket
EAL: Selected IOVA mode 'PA'
EAL: VFIO support initialized
EAL: Using IOMMU type 1 (Type 1)
EAL: Probe PCI driver: intel_vran_boost_vf (8086:57c1) device: 0000:f7:00.1 (socket 0)
RU0 MTU 9000
xran_init_mbuf_pool: socket 0
EAL: Probe PCI driver: net_iavf (8086:1889) device: 0000:70:11.0 (socket 0)
iavf_execute_vf_cmd(): Cmd 26 not supported
iavf_set_hena(): Failed to execute command of OP_SET_RSS_HENA
iavf_default_rss_disable(): fail to disable default RSS,lack PF support
initializing port 0 for TX, drv=net_iavf
set DEV_TX_OFFLOAD_MBUF_FAST_FREE
Port 0 MAC: 00 11 22 33 44 66
iavf_dev_init_vlan(): Failed to update vlan offload
iavf_dev_configure(): configure VLAN failed: -95
Port 0: nb_rxd 4096 nb_txd 4096
[0] mp_rx__p_0_q_0 num blocks 16383
[0] mempool_small__0
iavf_set_rx_function(): request RXDID[1] in Queue[0] is legacy, set rx_pkt_burst as legacy for all queues

Checking link status portid [0]   ... done
Port 0 Link Up - speed 10000 Mbps - full-duplex
[ 0] vf  0 local  SRC MAC: 00 11 22 33 44 66
[ 0] vf  0 remote DST MAC: 10 70 fd 14 1c 10
created dl_gen_ring_up_0_0
ORAN initialization successful!
    Handle[0] = 0x63ea3fc00
    Handle[1] = (nil)
    Handle[2] = (nil)
    Handle[3] = (nil)
    Handle[4] = (nil)
    Handle[5] = (nil)
    Handle[6] = (nil)
    Handle[7] = (nil)


bbdev_init: nSocketId[0]
from nQueueStart 64 setting FFT queue num == 32
from nQueueStart 96 setting IFFT queue num == 32
from nQueueStart 128 setting MLD queue num == 0
FEC is accelerated through BBDEV: 0000:f7:00.1
DIR_WIRELESS_TABLE_5G: /home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1/table
read_table: File /home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1/table/common/pss_table.bin of size 381 read_size: 381
read_table: File /home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1/table/common/sss_table.bin of size 128016 read_size: 128016
read_table: File /home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1/table/common/pucch_f0f1_zc_table_int16.bin of size 17280 read_size: 17280
read_table: File /home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1/table/common/pucch_f0_zc_table_int16.bin of size 17280 read_size: 17280
wls_lib: Open wls0 (DPDK memzone)
wls_layer_init: VERSION(101) Expected(101)
    nNumWlsInstances[1] nWlsMacMemSize[4290772992] nWlsPhyMemSize[402653184] nWlsHugePageAlign[0]
    nInstanceId[0] wls_device_name[wls0] nCellToWlsInstanceMap[0x0000000000ffffff] nCellMapping[0x0000010000ffffff]

TESTING --> inside this condition 1.
wls_lib: WLS_Open 0x4c0000000
wls_lib: link: 0 <-> 1
wls_lib: Mode 0
wls_lib: WLS shared management memzone: wls0
pWLs_us is 0x4c0000008
hugePageSize on the system is 1073741824 0x40000000
wls_lib: WLS_Alloc Size Requested [4693426176] bytes HugePageSize [0x40000000] nHugePagesMapped[5]
        wls_mem_base[0x4c01dda00] Phys[0x3b801dda00]
        wls_mem_size[4290772992  0x00000000ffc00000]
        wls_mem_size_range[0x4c01dda00 -> 0x5bfddda00] Phys[0x3b801dda00 -> 0x3affddda00]
        wls_srs_mem_cells[24] wls_srs_mem_size_per_cell[16777216]
        wls_srs_mem_base[0x5bfddda00] Phys[0x3affddda00]
        wls_srs_mem_size[402653184  0x0000000018000000]
        wls_srs_mem_range[0x5bfddda00 -> 0x5d7ddda00] Phys[0x3affddda00 -> 0x3a97ddda00]
    nCellToWlsInstanceMap
        nCellId[0] -> nCellToWlsInstanceMap[0]
        nCellId[1] -> nCellToWlsInstanceMap[0]
        nCellId[2] -> nCellToWlsInstanceMap[0]
        nCellId[3] -> nCellToWlsInstanceMap[0]
        nCellId[4] -> nCellToWlsInstanceMap[0]
        nCellId[5] -> nCellToWlsInstanceMap[0]
        nCellId[6] -> nCellToWlsInstanceMap[0]
        nCellId[7] -> nCellToWlsInstanceMap[0]
        nCellId[8] -> nCellToWlsInstanceMap[0]
        nCellId[9] -> nCellToWlsInstanceMap[0]
        nCellId[10] -> nCellToWlsInstanceMap[0]
        nCellId[11] -> nCellToWlsInstanceMap[0]
        nCellId[12] -> nCellToWlsInstanceMap[0]
        nCellId[13] -> nCellToWlsInstanceMap[0]
        nCellId[14] -> nCellToWlsInstanceMap[0]
        nCellId[15] -> nCellToWlsInstanceMap[0]
        nCellId[16] -> nCellToWlsInstanceMap[0]
        nCellId[17] -> nCellToWlsInstanceMap[0]
        nCellId[18] -> nCellToWlsInstanceMap[0]
        nCellId[19] -> nCellToWlsInstanceMap[0]
        nCellId[20] -> nCellToWlsInstanceMap[0]
        nCellId[21] -> nCellToWlsInstanceMap[0]
        nCellId[22] -> nCellToWlsInstanceMap[0]
        nCellId[23] -> nCellToWlsInstanceMap[0]
        nCellId[24] -> nCellToWlsInstanceMap[-1]
        nCellId[25] -> nCellToWlsInstanceMap[-1]
        nCellId[26] -> nCellToWlsInstanceMap[-1]
        nCellId[27] -> nCellToWlsInstanceMap[-1]
        nCellId[28] -> nCellToWlsInstanceMap[-1]
        nCellId[29] -> nCellToWlsInstanceMap[-1]
        nCellId[30] -> nCellToWlsInstanceMap[-1]
        nCellId[31] -> nCellToWlsInstanceMap[-1]
        nCellId[32] -> nCellToWlsInstanceMap[-1]
        nCellId[33] -> nCellToWlsInstanceMap[-1]
        nCellId[34] -> nCellToWlsInstanceMap[-1]
        nCellId[35] -> nCellToWlsInstanceMap[-1]
        nCellId[36] -> nCellToWlsInstanceMap[-1]
        nCellId[37] -> nCellToWlsInstanceMap[-1]
        nCellId[38] -> nCellToWlsInstanceMap[-1]
        nCellId[39] -> nCellToWlsInstanceMap[-1]
    nPatchCellIdToInstanceId
        nCellId[0] -> nPatchCellIdToInstanceId[0]
        nCellId[1] -> nPatchCellIdToInstanceId[1]
        nCellId[2] -> nPatchCellIdToInstanceId[2]
        nCellId[3] -> nPatchCellIdToInstanceId[3]
        nCellId[4] -> nPatchCellIdToInstanceId[4]
        nCellId[5] -> nPatchCellIdToInstanceId[5]
        nCellId[6] -> nPatchCellIdToInstanceId[6]
        nCellId[7] -> nPatchCellIdToInstanceId[7]
        nCellId[8] -> nPatchCellIdToInstanceId[8]
        nCellId[9] -> nPatchCellIdToInstanceId[9]
        nCellId[10] -> nPatchCellIdToInstanceId[10]
        nCellId[11] -> nPatchCellIdToInstanceId[11]
        nCellId[12] -> nPatchCellIdToInstanceId[12]
        nCellId[13] -> nPatchCellIdToInstanceId[13]
        nCellId[14] -> nPatchCellIdToInstanceId[14]
        nCellId[15] -> nPatchCellIdToInstanceId[15]
        nCellId[16] -> nPatchCellIdToInstanceId[16]
        nCellId[17] -> nPatchCellIdToInstanceId[17]
        nCellId[18] -> nPatchCellIdToInstanceId[18]
        nCellId[19] -> nPatchCellIdToInstanceId[19]
        nCellId[20] -> nPatchCellIdToInstanceId[20]
        nCellId[21] -> nPatchCellIdToInstanceId[21]
        nCellId[22] -> nPatchCellIdToInstanceId[22]
        nCellId[23] -> nPatchCellIdToInstanceId[23]
        nCellId[24] -> nPatchCellIdToInstanceId[0]
        nCellId[25] -> nPatchCellIdToInstanceId[0]
        nCellId[26] -> nPatchCellIdToInstanceId[0]
        nCellId[27] -> nPatchCellIdToInstanceId[0]
        nCellId[28] -> nPatchCellIdToInstanceId[0]
        nCellId[29] -> nPatchCellIdToInstanceId[0]
        nCellId[30] -> nPatchCellIdToInstanceId[0]
        nCellId[31] -> nPatchCellIdToInstanceId[0]
        nCellId[32] -> nPatchCellIdToInstanceId[0]
        nCellId[33] -> nPatchCellIdToInstanceId[0]
        nCellId[34] -> nPatchCellIdToInstanceId[0]
        nCellId[35] -> nPatchCellIdToInstanceId[0]
        nCellId[36] -> nPatchCellIdToInstanceId[0]
        nCellId[37] -> nPatchCellIdToInstanceId[0]
        nCellId[38] -> nPatchCellIdToInstanceId[0]
        nCellId[39] -> nPatchCellIdToInstanceId[0]
    nPatchInstanceIdToCellId
        nWlsInstance[0] nNumFirstCell[0] -> 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
WARNING: turbostat not found for kernel 5.15.0-1076

  You may need to install the following packages for this specific kernel:
    linux-tools-5.15.0-1076-realtime
    linux-cloud-tools-5.15.0-1076-realtime

  You may also want to install one of the following packages to keep up to date:
    linux-tools-realtime
    linux-cloud-tools-realtime


===========================================================================================================
PHY VERSION
===========================================================================================================
Version: #DIRTY#
IMG-date: Jul 25 2024
IMG-time: 19:03:21
Commit: 6ce8bda68
===========================================================================================================
DPDK VERSION
===========================================================================================================
DPDK version: DPDK 22.11.1
BBDEV Patch version: BBDEV_VERSION_STRING_DIRTY
===========================================================================================================
DEPENDENCIES VERSIONS
===========================================================================================================
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
===========================================================================================================

===========================================================================================================
Non BBU threads in application
===========================================================================================================
phy_print_thread:                      [PID:  54387] binding on [CPU  5] [PRIO:  0] [POLICY:  1]
wls_rx_handler (non-rt):               [PID:  54388] binding on [CPU  5]
wls_nrt_mac2phy_api_recv_thread:       [PID:  54377] binding on [CPU  5] [PRIO:  0] [POLICY:  1]
L1 start tick is 26481752190923
step  1 end tick[26484912329517], used time[2258.855225(ms)]
step  2 end tick[26489192806933], used time[3059.669189(ms)]
step  3 end tick[26493606922459], used time[3155.193115(ms)]
total elapsed time [8473.718000(ms)]

PHY>welcome to application console


Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[5]
nr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 11
    nDLAbsFrePointA: 3700560
    nULAbsFrePointA: 3700560
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 2
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 12
    nMIB[0]: 0
    nMIB[1]: 0
    nMIB[2]: 0
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 1
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 5
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL

    nPrachConfIdx: 159
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 6
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4
        0      DL   DL   DL   SP   UL

gSymbolDuration:35.714287, gSlotDuration:500.000000
                                  nWlsPhyMemLoc[0x5bfddda00] nWlsPhyMemSize[402653184] nMaxNumUsersPerCell[800]
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 8,366,592 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 8,366,592 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0_0 mz_len 50,249,088 bytes!
[intsId: 0] succeed to allocate total memory size 51,872,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 8,374,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 57,811,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 61,485,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 5] PhyInstance: 0

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 1, nQueueCtxMaxFetch 1, total queues 4
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

New ebbupool handler 0x7efef001c700 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 7 successfully! Pool core index is 3 Numa node index is 0
RU0 Opening: 5GNR Cat-A [CPU5]


nCell 0 nSlotTick 699500 nDlAliveTick 1399000 nUlAliveTick 2798000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x00000000000000f0     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---
TMNG_SYM2_WAKE_UP     0   0   0   1 0x00000000000000f0     NR5G1_UL_PKT_PROC_2 ---                 ---                 ---                 ---                 ---                 ---                 ---
TMNG_SYM6_WAKE_UP     0   0   0   1 0x00000000000000f0     NR5G1_UL_PKT_PROC_6 ---                 ---                 ---                 ---                 ---                 ---                 ---
TMNG_SYM11_WAKE_UP    0   0   0   1 0x00000000000000f0     NR5G1_UL_PKT_PROC_1 ---                 ---                 ---                 ---                 ---                 ---                 ---
TMNG_SYM13_WAKE_UP    0   0   0   2 0x00000000000000f0     NR5G1_UL_PKT_PROC_1 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---
TMNG_PRACH_WAKE_UP    0   0   0   1 0x00000000000000f0     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---
TMNG_SRS_WAKE_UP      0   0   0   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
OAM_NOTIFY_VF_STATU   2   0   0   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_CONFIG       0   0   1   5 0x00000000000000f0     NR5G1_DL_PDSCH_FEC_ NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   ---                 ---                 ---
NR5G1_DL_BUF_CLR      1   0   1   1 0x00000000000000f0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_ORAN         0   0   1   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_PDSCH_FEC_   0   0   1   1 0x00000000000000f0     NR5G1_DL_PDSCH_TB   ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_PDSCH_TB     0   0   1   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x00000000000000f0     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x00000000000000f0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_PDSCH_RS     1   0   1   1 0x00000000000000f0     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_CTRL         1   0   1   1 0x00000000000000f0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_CONFIG       0   0   1   7 0x00000000000000f0     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---
NR5G1_UL_PUSCH_DMRS   1   0   1   2 0x00000000000000f0     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PKT_PROC_2   2   0   1   1 0x00000000000000f0     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PKT_PROC_6   2   0   1   1 0x00000000000000f0     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PKT_PROC_1   2   0   1   1 0x00000000000000f0     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PKT_PROC_1   2   0   1   1 0x00000000000000f0     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_CE0    1   0   2   3 0x00000000000000f0     NR5G1_UL_PUSCH_RNN0 NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_CE7    1   0   3   1 0x00000000000000f0     NR5G1_UL_PUSCH_RNN7 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_RNN0   1   0   1   1 0x00000000000000f0     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_RNN7   1   0   1   1 0x00000000000000f0     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_EQL0   1   0   4   2 0x00000000000000f0     NR5G1_UL_PUSCH_LLR  NR5G1_UL_PUSCH_MLD_ ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_EQL7   1   0   3   2 0x00000000000000f0     NR5G1_UL_PUSCH_LLR  NR5G1_UL_PUSCH_MLD_ ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x00000000000000f0     NR5G1_UL_PUSCH_FEC_ ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_MLD_   1   0   2   1 0x00000000000000f0     NR5G1_UL_PUSCH_FEC_ ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_FEC_   1   0   2   1 0x00000000000000f0     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUSCH_TB     1   1   1   1 0x00000000000000f0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---
xran_init_vfs_mapping: p 0 vf 0
NR5G1_UL_PUCCH        2   0   2   1 0x00000000000000f0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PRACH        2   0   2   1 0x00000000000000f0     NR5G1_UL_PRACH_POST ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x00000000000000f0     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_SRS_CE       2   0   1   1 0x00000000000000f0     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_SRS_POST     1   1   2   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_POST         1   0   4   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_POST         1   0   3   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_BEAM_GEN     1   0   1   1 0x00000000000000f0     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_DL_BEAM_TX      1   0   1   1 0x00000000000000f0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_BEAM_GEN     1   0   1   1 0x00000000000000f0     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_BEAM_TX      1   0   1   1 0x00000000000000f0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PUCCH_BEAM   2   0   0   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
NR5G1_UL_PRACH_POST   2   1   2   0 0x00000000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---
xran_open: interval_us=500, interval_us_local=500
RU0 has higher numerology(1) than current(0). Updating..
Configuring RU0 CC0
bbu_offload 1
RU0 mu1, delay_cp_dl_max=108, sym_cp_dl_max=4, max_dl_offset_sym=10
         delay_cp_dl_min=242, sym_cp_dl_min=5, min_dl_offset_sym=9
         delay_cp_ul=100,     sym_cp_ul=3,     ul_offset_sym=11
RU0 mu1: Start C-plane DL from 108 us after TTI  [trigger on sym 4] to 242 us after TTI [trigger on sym 5]
RU0 mu1, Start C-plane UL 100 us after TTI  [trigger on sym 3]
RU0 mu1, Start U-plane DL 300 us before OTA [offset  in sym -8]
RU0 mu1, Start U-plane UL 200 us OTA        [offset  in sym 6]
RU0 mu1, C-plane to U-plane delay 192 us after TTI
Start Sym timer 35714 ns
RU0 mu1, adv_tx_factor=0
Start U-plane static SRS 200 us OTA        [offset  in sym 6]
XRAN Open RU0 [1:00000001]
RU0 Opened! [0]
MSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,151.17 milli-secs
      From API Arrival:                       1,151.20 milli-secs

Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[5]
MLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1400000081 [Hz]
        Ticks per us 1400
    MLog Storage: 0x7eff230ee100 -> 0x7eff261c4830 [ 51210032 bytes ]
    localMLogFreqReg: 1400. Storing: 1400
    Mlog Open successful

MLogSetup nCoreMask0(0x00000000000000f0) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(0)
  CoreId(6) Idx(2)
  CoreId(7) Idx(3)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         2 /         Size:    318,354,408
        DPDK Buffers Alloc:        59 /         Size:    334,177,952
        XRAN Buffers Alloc:       137 /         Size:    483,323,944
       TOTAL Buffers Alloc:       198 /         Size:  1,135,856,304
----------------------------------------------------------------------------


PHYDI-START[from 5] PhyInstance: 0, Mode: 4, Count: 4294967295, Period: 0, NumSlotPerSfn: 20
Start Timing Thread!
XRAN_UP_VF: 0x0000
xran_timingsource_thread [CPU 19] [PID:  54374]
Waiting for timing thread to be active ....0
Initial TTI interval : 500 [us]
O-DU: thread_run start time: 07/16/25 07:38:44.000000000 UTC [500]

*** Timer thread active ***
 Received all PHYSTART(1), Start workers!
Start Workers !!
ORAN operating mode: O-DU
  Num of configured cores: 2 (Xeon SP Gen3 or later)
  Num of configured RUs  : 1
    O-RU[0]: Cat-A CC[ 1] eAxC[ 4]
RU0 XRAN_JOB_TYPE_OTA_CB worker id 0
RU0 XRAN_JOB_TYPE_CP_UL  worker id 1
RU0 XRAN_JOB_TYPE_CP_DL  worker id 1
RU0 XRAN_JOB_TYPE_SYM_CB worker id 0
Worker0 [CPU39] Starting (fh_rx_bbdev-39)
RU0: Allocating resources... Configured with 1 CCs
RU0 CC0: Instance allocated.
    RU0 CC0 Instance Handle:0x632999080
RU0 CC0 is starting with PHY ID 0
Sucess to create instances.
RU0 Started[0] CC0 Ant:4 AntElm:0  [Cell: nNrOfDLPorts=4 nNrOfULPorts=4]

xran_5g_prach_req: [p 0 CC  0] Cb 0x14f4f20 cb 0x624e4cd30

xran_5g_fronthault_config: [p 0 CC  0] Cb 0x14f4d90 cb 0x624e4be30
RU0 CC0 Started successfully [CPU5]
    ORAN Mapping: phyId[ 0] nXranPort[ 0] nRuCcidx[ 0] nCellsOnSamePort[1]
O-DU: XRAN start time: 07/16/25 07:38:44.553874884 UTC [500]
XRAN Start! RU0 [1]
Enable RU0 CC0 [0000000000000001:1]
RU0 CC0 Activated [CPU5]
MSG_TYPE_PHY_START_REQ[0]
      Processed in:                           2,049.38 milli-secs
      From API Arrival:                       2,049.39 milli-secs
ebbu_pool_update_frame_slot_sym_num: nSlotIdx[0] frame,slot[0,1] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,926 |
    | Tx_Tput (kbps)      |    5,303,895 |
    | Rx_Packets_Per_Sec  |       27,096 |
    | Rx_Tput (kbps)      |    1,382,486 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |      135,480 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |      135,480 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,930 |
    | Num_Pusch[ANT  1]   |       27,930 |
    | Num_Pusch[ANT  2]   |       27,930 |
    | Num_Pusch[ANT  3]   |       27,930 |
    | Num_Prach[ANT  0]   |        5,940 |
    | Num_Prach[ANT  1]   |        5,940 |
    | Num_Prach[ANT  2]   |        5,940 |
    | Num_Prach[ANT  3]   |        5,940 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         249 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    237.94    395.00 |       25%       48%       79%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :   7.01  7.16  7.96  8.56    7.67
     Intr % :   0.43  0.45  0.43  0.48    0.45
    Spare % :   0.42  0.38  0.48  0.38    0.42
    Sleep % :  92.12 91.99 91.11 90.56   91.45
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  20239 20239 20239 20239
    TTI Min :      0     0     0     0
    TTI Avg :      8     8     9    10
    TTI Max :     63    58    86    41
  Xran Cores:  19  39     Master Core Util:  36 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,894 |
    | Tx_Tput (kbps)      |    5,302,667 |
    | Rx_Packets_Per_Sec  |       27,112 |
    | Rx_Tput (kbps)      |    1,382,560 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |      271,041 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |      271,041 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,934 |
    | Num_Pusch[ANT  1]   |       27,934 |
    | Num_Pusch[ANT  2]   |       27,934 |
    | Num_Pusch[ANT  3]   |       27,935 |
    | Num_Prach[ANT  0]   |        5,956 |
    | Num_Prach[ANT  1]   |        5,956 |
    | Num_Prach[ANT  2]   |        5,956 |
    | Num_Prach[ANT  3]   |        5,956 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    230.43    395.00 |       26%       46%       79%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.49 10.70 12.44 10.05   10.92
     Intr % :   0.55  0.57  0.55  0.60    0.57
    Spare % :   0.42  0.38  0.46  0.39    0.41
    Sleep % :  88.52 88.33 86.53 88.94   88.08
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      9    10    11     9
    TTI Max :     64    55    84    42
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,928 |
    | Tx_Tput (kbps)      |    5,303,404 |
    | Rx_Packets_Per_Sec  |       27,159 |
    | Rx_Tput (kbps)      |    1,386,250 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |      406,839 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |      406,839 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,973 |
    | Num_Pusch[ANT  1]   |       27,972 |
    | Num_Pusch[ANT  2]   |       27,973 |
    | Num_Pusch[ANT  3]   |       27,972 |
    | Num_Prach[ANT  0]   |        5,977 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,977 |
    | Num_Prach[ANT  3]   |        5,977 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    233.53    390.00 |       25%       47%       78%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.59 10.53 12.23 10.07   10.86
     Intr % :   0.55  0.58  0.55  0.61    0.57
    Spare % :   0.42  0.38  0.47  0.39    0.42
    Sleep % :  88.42 88.49 86.74 88.91   88.14
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10    10    11     9
    TTI Max :     63    56    83    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,918 |
    | Tx_Tput (kbps)      |    5,301,438 |
    | Rx_Packets_Per_Sec  |       27,189 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |      542,786 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |      542,786 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,992 |
    | Num_Pusch[ANT  1]   |       27,993 |
    | Num_Pusch[ANT  2]   |       27,993 |
    | Num_Pusch[ANT  3]   |       27,992 |
    | Num_Prach[ANT  0]   |        5,994 |
    | Num_Prach[ANT  1]   |        5,995 |
    | Num_Prach[ANT  2]   |        5,995 |
    | Num_Prach[ANT  3]   |        5,994 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    236.18    400.00 |       27%       47%       80%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.67 10.40 11.89 10.12   10.77
     Intr % :   0.55  0.57  0.55  0.60    0.57
    Spare % :   0.42  0.38  0.47  0.39    0.42
    Sleep % :  88.34 88.63 87.08 88.87   88.23
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    11     9
    TTI Max :     65    57    85    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,926 |
    | Tx_Tput (kbps)      |    5,302,912 |
    | Rx_Packets_Per_Sec  |       27,150 |
    | Rx_Tput (kbps)      |    1,379,055 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |      678,536 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |      678,536 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,961 |
    | Num_Pusch[ANT  1]   |       27,961 |
    | Num_Pusch[ANT  2]   |       27,960 |
    | Num_Pusch[ANT  3]   |       27,961 |
    | Num_Prach[ANT  0]   |        5,977 |
    | Num_Prach[ANT  1]   |        5,977 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,977 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    238.68    390.00 |       25%       48%       78%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.52 10.44 12.20 10.12   10.82
     Intr % :   0.55  0.57  0.56  0.60    0.57
    Spare % :   0.42  0.38  0.47  0.39    0.42
    Sleep % :  88.49 88.60 86.76 88.87   88.18
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    11     9
    TTI Max :     61    58    84    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,923 |
    | Tx_Tput (kbps)      |    5,302,422 |
    | Rx_Packets_Per_Sec  |       27,188 |
    | Rx_Tput (kbps)      |    1,386,250 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |      814,480 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |      814,480 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,986 |
    | Num_Pusch[ANT  1]   |       27,986 |
    | Num_Pusch[ANT  2]   |       27,986 |
    | Num_Pusch[ANT  3]   |       27,986 |
    | Num_Prach[ANT  0]   |        6,000 |
    | Num_Prach[ANT  1]   |        6,000 |
    | Num_Prach[ANT  2]   |        6,000 |
    | Num_Prach[ANT  3]   |        6,000 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    233.78    400.00 |       25%       47%       80%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.59 10.36 12.07 10.00   10.76
     Intr % :   0.55  0.57  0.55  0.60    0.57
    Spare % :   0.42  0.38  0.46  0.39    0.41
    Sleep % :  88.42 88.67 86.89 88.99   88.24
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    11     9
    TTI Max :     62    58    86    45
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,902 |
    | Tx_Tput (kbps)      |    5,302,176 |
    | Rx_Packets_Per_Sec  |       27,147 |
    | Rx_Tput (kbps)      |    1,382,621 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |      950,216 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |      950,216 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,958 |
    | Num_Pusch[ANT  1]   |       27,958 |
    | Num_Pusch[ANT  2]   |       27,958 |
    | Num_Pusch[ANT  3]   |       27,958 |
    | Num_Prach[ANT  0]   |        5,976 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,976 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    231.20    395.00 |       26%       46%       79%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.51 10.42 12.09 10.03   10.76
     Intr % :   0.56  0.57  0.55  0.60    0.57
    Spare % :   0.42  0.37  0.46  0.39    0.41
    Sleep % :  88.50 88.62 86.87 88.96   88.24
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    11     9
    TTI Max :     63    60    83    42
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,906 |
    | Tx_Tput (kbps)      |    5,302,419 |
    | Rx_Packets_Per_Sec  |       27,190 |
    | Rx_Tput (kbps)      |    1,386,250 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    1,086,168 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |    1,086,168 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       28,000 |
    | Num_Pusch[ANT  1]   |       28,000 |
    | Num_Pusch[ANT  2]   |       28,000 |
    | Num_Pusch[ANT  3]   |       28,000 |
    | Num_Prach[ANT  0]   |        5,988 |
    | Num_Prach[ANT  1]   |        5,988 |
    | Num_Prach[ANT  2]   |        5,988 |
    | Num_Prach[ANT  3]   |        5,988 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    227.97    400.00 |       25%       46%       80%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.46 10.37 11.94 10.07   10.71
     Intr % :   0.55  0.57  0.55  0.59    0.57
    Spare % :   0.42  0.37  0.46  0.39    0.41
    Sleep % :  88.55 88.67 87.03 88.92   88.29
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    11     9
    TTI Max :     61    60    85    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,914 |
    | Tx_Tput (kbps)      |    5,301,683 |
    | Rx_Packets_Per_Sec  |       27,136 |
    | Rx_Tput (kbps)      |    1,385,195 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    1,221,850 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |    1,221,850 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,972 |
    | Num_Pusch[ANT  1]   |       27,972 |
    | Num_Pusch[ANT  2]   |       27,972 |
    | Num_Pusch[ANT  3]   |       27,958 |
    | Num_Prach[ANT  0]   |        5,952 |
    | Num_Prach[ANT  1]   |        5,952 |
    | Num_Prach[ANT  2]   |        5,952 |
    | Num_Prach[ANT  3]   |        5,952 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    226.52    390.00 |       25%       45%       78%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.63 10.15 12.09 10.01   10.72
     Intr % :   0.55  0.56  0.56  0.60    0.57
    Spare % :   0.42  0.38  0.46  0.39    0.41
    Sleep % :  88.38 88.89 86.87 88.98   88.28
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    11     9
    TTI Max :     63    54    86    41
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,919 |
    | Tx_Tput (kbps)      |    5,304,139 |
    | Rx_Packets_Per_Sec  |       27,136 |
    | Rx_Tput (kbps)      |    1,382,695 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    1,357,530 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |    1,357,530 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,944 |
    | Num_Pusch[ANT  1]   |       27,944 |
    | Num_Pusch[ANT  2]   |       27,944 |
    | Num_Pusch[ANT  3]   |       27,944 |
    | Num_Prach[ANT  0]   |        5,976 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,976 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    228.45    395.00 |       25%       46%       79%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.66 10.21 11.95 10.07   10.72
     Intr % :   0.55  0.57  0.56  0.60    0.57
    Spare % :   0.42  0.37  0.46  0.39    0.41
    Sleep % :  88.35 88.83 87.01 88.92   88.28
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    11     9
    TTI Max :     63    55    85    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 55Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,912 |
    | Tx_Tput (kbps)      |    5,303,648 |
    | Rx_Packets_Per_Sec  |       27,200 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    1,493,530 |
    | Num_Rx_On_Time      |            0 |
    | Num_Rx_Early        |    1,493,530 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       28,000 |
    | Num_Pusch[ANT  1]   |       28,000 |
    | Num_Pusch[ANT  2]   |       28,000 |
    | Num_Pusch[ANT  3]   |       28,000 |
    | Num_Prach[ANT  0]   |        6,000 |
    | Num_Prach[ANT  1]   |        6,000 |
    | Num_Prach[ANT  2]   |        6,000 |
    | Num_Prach[ANT  3]   |        6,000 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    237.42    390.00 |       27%       47%       78%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.42 10.33 12.16 10.05   10.74
     Intr % :   0.55  0.57  0.55  0.60    0.57
    Spare % :   0.42  0.37  0.46  0.39    0.41
    Sleep % :  88.59 88.71 86.80 88.94   88.26
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    11     9
    TTI Max :     61    56    87    38
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min  0Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,904 |
    | Tx_Tput (kbps)      |    5,302,913 |
    | Rx_Packets_Per_Sec  |       27,200 |
    | Rx_Tput (kbps)      |    1,386,250 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    1,629,530 |
    | Num_Rx_On_Time      |            2 |
    | Num_Rx_Early        |    1,629,527 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       28,000 |
    | Num_Pusch[ANT  1]   |       28,000 |
    | Num_Pusch[ANT  2]   |       28,000 |
    | Num_Pusch[ANT  3]   |       28,000 |
    | Num_Prach[ANT  0]   |        6,000 |
    | Num_Prach[ANT  1]   |        6,000 |
    | Num_Prach[ANT  2]   |        6,000 |
    | Num_Prach[ANT  3]   |        6,000 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    239.26    395.00 |       24%       48%       79%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.55 10.30 11.99 10.08   10.73
     Intr % :   0.55  0.57  0.55  0.60    0.57
    Spare % :   0.42  0.37  0.46  0.39    0.41
    Sleep % :  88.46 88.74 86.98 88.91   88.27
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    11     9
    TTI Max :     62    58    86    42
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,906 |
    | Tx_Tput (kbps)      |    5,301,931 |
    | Rx_Packets_Per_Sec |       27,158 |
    | Rx_Tput (kbps)      |    1,379,190 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    1,765,322 |
    | Num_Rx_On_Time      |            2 |
    | Num_Rx_Early        |    1,765,319 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,972 |
    | Num_Pusch[ANT  1]   |       27,972 |
    | Num_Pusch[ANT  2]   |       27,972 |
    | Num_Pusch[ANT  3]   |       27,972 |
    | Num_Prach[ANT  0]   |        5,976 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,976 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    229.97    385.00 |       26%       46%       77%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.67 10.43 12.03  9.98   10.78
     Intr % :   0.55  0.57  0.56  0.60    0.57
    Spare % :   0.42  0.37  0.47  0.39    0.41
    Sleep % :  88.34 88.60 86.93 89.01   88.22
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    11     9
    TTI Max :     61    61    84    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,896 |
    | Tx_Tput (kbps)      |    5,302,668 |
    | Rx_Packets_Per_Sec  |       27,126 |
    | Rx_Tput (kbps)      |    1,382,621 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    1,900,956 |
    | Num_Rx_On_Time      |            4 |
    | Num_Rx_Early        |    1,900,951 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,950 |
    | Num_Pusch[ANT  1]   |       27,951 |
    | Num_Pusch[ANT  2]   |       27,950 |
    | Num_Pusch[ANT  3]   |       27,950 |
    | Num_Prach[ANT  0]   |        5,958 |
    | Num_Prach[ANT  1]   |        5,959 |
    | Num_Prach[ANT  2]   |        5,958 |
    | Num_Prach[ANT  3]   |        5,958 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    232.77    400.00 |       26%       47%       80%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.61 10.43 11.82 10.17   10.76
     Intr % :   0.55  0.57  0.56  0.60    0.57
    Spare % :   0.42  0.38  0.47  0.39    0.42
    Sleep % :  88.40 88.60 87.14 88.82   88.24
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    11     9
    TTI Max :     61    56    86    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,915 |
    | Tx_Tput (kbps)      |    5,303,158 |
    | Rx_Packets_Per_Sec  |       27,184 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    2,036,876 |
    | Num_Rx_On_Time      |            4 |
    | Num_Rx_Early        |    2,036,871 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,976 |
    | Num_Pusch[ANT  1]   |       27,975 |
    | Num_Pusch[ANT  2]   |       27,976 |
    | Num_Pusch[ANT  3]   |       27,977 |
    | Num_Prach[ANT  0]   |        6,004 |
    | Num_Prach[ANT  1]   |        6,003 |
    | Num_Prach[ANT  2]   |        6,004 |
    | Num_Prach[ANT  3]   |        6,005 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    224.40    395.00 |       25%       45%       79%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.68 10.39 11.90 10.15   10.78
     Intr % :   0.55  0.57  0.56  0.60    0.57
    Spare % :   0.42  0.39  0.46  0.39    0.42
    Sleep % :  88.33 88.63 87.07 88.85   88.22
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    11     9
    TTI Max :     60    56    83    42
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,920 |
    | Tx_Tput (kbps)      |    5,303,158 |
    | Rx_Packets_Per_Sec  |       27,151 |
    | Rx_Tput (kbps)      |    1,379,055 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    2,172,634 |
    | Num_Rx_On_Time      |            4 |
    | Num_Rx_Early        |    2,172,629 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,962 |
    | Num_Pusch[ANT  1]   |       27,962 |
    | Num_Pusch[ANT  2]   |       27,962 |
    | Num_Pusch[ANT  3]   |       27,961 |
    | Num_Prach[ANT  0]   |        5,978 |
    | Num_Prach[ANT  1]   |        5,978 |
    | Num_Prach[ANT  2]   |        5,978 |
    | Num_Prach[ANT  3]   |        5,977 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    234.42    385.00 |       26%       47%       77%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.44 10.30 11.98 10.13   10.71
     Intr % :   0.55  0.57  0.56  0.60    0.57
    Spare % :   0.42  0.38  0.46  0.39    0.41
    Sleep % :  88.56 88.73 86.98 88.85   88.28
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    11     9
    TTI Max :     62    58    86    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,896 |
    | Tx_Tput (kbps)      |    5,302,419 |
    | Rx_Packets_Per_Sec  |       27,142 |
    | Rx_Tput (kbps)      |    1,382,560 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    2,308,344 |
    | Num_Rx_On_Time      |            7 |
    | Num_Rx_Early        |    2,308,336 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,967 |
    | Num_Pusch[ANT  1]   |       27,967 |
    | Num_Pusch[ANT  2]   |       27,967 |
    | Num_Pusch[ANT  3]   |       27,966 |
    | Num_Prach[ANT  0]   |        5,961 |
    | Num_Prach[ANT  1]   |        5,961 |
    | Num_Prach[ANT  2]   |        5,961 |
    | Num_Prach[ANT  3]   |        5,960 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    235.07    395.00 |       26%       47%       79%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.43 10.45 12.06 10.17   10.78
     Intr % :   0.55  0.56  0.56  0.60    0.57
    Spare % :   0.42  0.38  0.46  0.39    0.41
    Sleep % :  88.58 88.59 86.91 88.81   88.22
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    11     9
    TTI Max :     59    59    84    42
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,917 |
    | Tx_Tput (kbps)      |    5,301,439 |
    | Rx_Packets_Per_Sec  |       27,142 |
    | Rx_Tput (kbps)      |    1,379,190 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    2,444,058 |
    | Num_Rx_On_Time      |           22 |
    | Num_Rx_Early        |    2,444,035 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,949 |
    | Num_Pusch[ANT  1]   |       27,949 |
    | Num_Pusch[ANT  2]   |       27,949 |
    | Num_Pusch[ANT  3]   |       27,950 |
    | Num_Prach[ANT  0]   |        5,979 |
    | Num_Prach[ANT  1]   |        5,979 |
    | Num_Prach[ANT  2]   |        5,979 |
    | Num_Prach[ANT  3]   |        5,980 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    229.06    390.00 |       25%       46%       78%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.23 10.49 11.68 10.14   10.63
     Intr % :   0.55  0.57  0.55  0.60    0.57
    Spare % :   0.42  0.38  0.45  0.39    0.41
    Sleep % :  88.78 88.55 87.29 88.85   88.37
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    11     9
    TTI Max :     63    57    85    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,896 |
    | Tx_Tput (kbps)      |    5,300,700 |
    | Rx_Packets_Per_Sec  |       27,155 |
    | Rx_Tput (kbps)      |    1,382,621 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    2,579,836 |
    | Num_Rx_On_Time      |           37 |
    | Num_Rx_Early        |    2,579,798 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,963 |
    | Num_Pusch[ANT  1]   |       27,963 |
    | Num_Pusch[ANT  2]   |       27,963 |
    | Num_Pusch[ANT  3]   |       27,964 |
    | Num_Prach[ANT  0]   |        5,981 |
    | Num_Prach[ANT  1]   |        5,981 |
    | Num_Prach[ANT  2]   |        5,981 |
    | Num_Prach[ANT  3]   |        5,982 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    219.84    320.00 |       27%       44%       64%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.48 10.03 11.09 10.04   10.41
     Intr % :   0.55  0.56  0.54  0.59    0.56
    Spare % :   0.42  0.38  0.42  0.39    0.40
    Sleep % :  88.54 89.01 87.93 88.96   88.61
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    10     9
    TTI Max :     62    55    72    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,915 |
    | Tx_Tput (kbps)      |    5,302,174 |
    | Rx_Packets_Per_Sec  |       27,179 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    2,715,735 |
    | Num_Rx_On_Time      |           49 |
    | Num_Rx_Early        |    2,715,685 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,999 |
    | Num_Pusch[ANT  1]   |       28,000 |
    | Num_Pusch[ANT  2]   |       27,999 |
    | Num_Pusch[ANT  3]   |       27,999 |
    | Num_Prach[ANT  0]   |        5,975 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,975 |
    | Num_Prach[ANT  3]   |        5,975 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    215.82    305.00 |       25%       43%       61%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.45 10.59 11.03  9.95   10.51
     Intr % :   0.55  0.56  0.55  0.59    0.56
    Spare % :   0.42  0.38  0.43  0.39    0.41
    Sleep % :  88.56 88.44 87.97 89.04   88.50
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      9    10    10     9
    TTI Max :     62    56    69    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,911 |
    | Tx_Tput (kbps)      |    5,301,686 |
    | Rx_Packets_Per_Sec  |       27,125 |
    | Rx_Tput (kbps)      |    1,383,479 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    2,851,362 |
    | Num_Rx_On_Time      |           58 |
    | Num_Rx_Early        |    2,851,303 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,971 |
    | Num_Pusch[ANT  1]   |       27,956 |
    | Num_Pusch[ANT  2]   |       27,957 |
    | Num_Pusch[ANT  3]   |       27,942 |
    | Num_Prach[ANT  0]   |        5,951 |
    | Num_Prach[ANT  1]   |        5,950 |
    | Num_Prach[ANT  2]   |        5,951 |
    | Num_Prach[ANT  3]   |        5,950 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    225.70    310.00 |       27%       45%       62%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.70 10.32 11.12  9.92   10.52
     Intr % :   0.55  0.57  0.54  0.60    0.57
    Spare % :   0.42  0.38  0.43  0.39    0.41
    Sleep % :  88.32 88.71 87.89 89.07   88.50
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    10     9
    TTI Max :     61    59    68    38
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,930 |
    | Tx_Tput (kbps)      |    5,304,632 |
    | Rx_Packets_Per_Sec  |       27,163 |
    | Rx_Tput (kbps)      |    1,386,127 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    2,987,178 |
    | Num_Rx_On_Time      |           75 |
    | Num_Rx_Early        |    2,987,102 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,969 |
    | Num_Pusch[ANT  1]   |       27,969 |
    | Num_Pusch[ANT  2]   |       27,969 |
    | Num_Pusch[ANT  3]   |       27,969 |
    | Num_Prach[ANT  0]   |        5,985 |
    | Num_Prach[ANT  1]   |        5,985 |
    | Num_Prach[ANT  2]   |        5,985 |
    | Num_Prach[ANT  3]   |        5,985 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    219.84    310.00 |       26%       44%       62%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.46 10.20 11.11 10.20   10.49
     Intr % :   0.55  0.56  0.54  0.60    0.56
    Spare % :   0.42  0.38  0.43  0.39    0.41
    Sleep % :  88.56 88.84 87.90 88.79   88.52
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    10     9
    TTI Max :     60    58    68    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  1Min 55Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,908 |
    | Tx_Tput (kbps)      |    5,302,908 |
    | Rx_Packets_Per_Sec  |       27,164 |
    | Rx_Tput (kbps)      |    1,386,127 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    3,123,000 |
    | Num_Rx_On_Time      |           90 |
    | Num_Rx_Early        |    3,122,909 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,969 |
    | Num_Pusch[ANT  1]   |       27,969 |
    | Num_Pusch[ANT  2]   |       27,968 |
    | Num_Pusch[ANT  3]   |       27,969 |
    | Num_Prach[ANT  0]   |        5,987 |
    | Num_Prach[ANT  1]   |        5,987 |
    | Num_Prach[ANT  2]   |        5,986 |
    | Num_Prach[ANT  3]   |        5,987 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    219.55    315.00 |       28%       44%       63%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.62 10.27 11.16 10.05   10.53
     Intr % :   0.55  0.56  0.54  0.59    0.56
    Spare % :   0.42  0.39  0.43  0.39    0.41
    Sleep % :  88.39 88.76 87.84 88.94   88.48
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    10     9
    TTI Max :     61    63    68    41
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min  0Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,938 |
    | Tx_Tput (kbps)      |    5,302,913 |
    | Rx_Packets_Per_Sec  |       27,171 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    3,258,858 |
    | Num_Rx_On_Time      |           94 |
    | Num_Rx_Early        |    3,258,763 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,975 |
    | Num_Pusch[ANT  1]   |       27,975 |
    | Num_Pusch[ANT  2]   |       27,976 |
    | Num_Pusch[ANT  3]   |       27,975 |
    | Num_Prach[ANT  0]   |        5,989 |
    | Num_Prach[ANT  1]   |        5,989 |
    | Num_Prach[ANT  2]   |        5,990 |
    | Num_Prach[ANT  3]   |        5,989 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    222.47    315.00 |       27%       44%       63%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.64 10.28 11.19  9.99   10.53
     Intr % :   0.55  0.56  0.55  0.60    0.57
    Spare % :   0.42  0.39  0.43  0.39    0.41
    Sleep % :  88.36 88.75 87.82 89.00   88.48
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002
    TTI Min :      0     0     0     0
    TTI Avg :     10     9    10     9
    TTI Max :     61    59    65    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,907 |
    | Tx_Tput (kbps)      |    5,303,897 |
    | Rx_Packets_Per_Sec  |       27,094 |
    | Rx_Tput (kbps)      |    1,382,560 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    3,394,330 |
    | Num_Rx_On_Time      |           98 |
    | Num_Rx_Early        |    3,394,231 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,916 |
    | Num_Pusch[ANT  1]   |       27,916 |
    | Num_Pusch[ANT  2]   |       27,916 |
    | Num_Pusch[ANT  3]   |       27,916 |
    | Num_Prach[ANT  0]   |        5,952 |
    | Num_Prach[ANT  1]   |        5,952 |
    | Num_Prach[ANT  2]   |        5,952 |
    | Num_Prach[ANT  3]   |        5,952 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    211.80    305.00 |       25%       42%       61%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.49  9.99 10.90 10.27   10.41
     Intr % :   0.55  0.56  0.54  0.59    0.56
    Spare % :   0.42  0.37  0.44  0.39    0.41
    Sleep % :  88.52 89.05 88.10 88.72   88.60
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    10     9
    TTI Max :     64    57    67    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,917 |
    | Tx_Tput (kbps)      |    5,304,138 |
    | Rx_Packets_Per_Sec  |       27,158 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    3,530,122 |
    | Num_Rx_On_Time      |           98 |
    | Num_Rx_Early        |    3,530,023 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,972 |
    | Num_Pusch[ANT  1]   |       27,972 |
    | Num_Pusch[ANT  2]   |       27,972 |
    | Num_Pusch[ANT  3]   |       27,972 |
    | Num_Prach[ANT  0]   |        5,976 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,976 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    214.05    300.00 |       26%       43%       60%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.52 10.42 10.94 10.18   10.52
     Intr % :   0.55  0.56  0.55  0.60    0.57
    Spare % :   0.42  0.38  0.44  0.39    0.41
    Sleep % :  88.49 88.61 88.06 88.81   88.49
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      9     9    10     9
    TTI Max :     61    55    66    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,896 |
    | Tx_Tput (kbps)      |    5,300,947 |
    | Rx_Packets_Per_Sec  |       27,147 |
    | Rx_Tput (kbps)      |    1,382,695 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    3,665,858 |
    | Num_Rx_On_Time      |           98 |
    | Num_Rx_Early        |    3,665,759 |
    | Num_Rx_Late         |            1 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,938 |
    | Num_Pusch[ANT  1]   |       27,938 |
    | Num_Pusch[ANT  2]   |       27,938 |
    | Num_Pusch[ANT  3]   |       27,938 |
    | Num_Prach[ANT  0]   |        5,996 |
    | Num_Prach[ANT  1]   |        5,996 |
    | Num_Prach[ANT  2]   |        5,996 |
    | Num_Prach[ANT  3]   |        5,996 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    204.99    290.00 |       27%       41%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.41 10.49  9.48  9.95   10.08
     Intr % :   0.54  0.55  0.53  0.59    0.55
    Spare % :   0.42  0.37  0.38  0.39    0.39
    Sleep % :  88.62 88.57 89.59 89.05   88.96
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     61    57    64    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,919 |
    | Tx_Tput (kbps)      |    5,303,157 |
    | Rx_Packets_Per_Sec  |       27,162 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    3,801,670 |
    | Num_Rx_On_Time      |           98 |
    | Num_Rx_Early        |    3,801,570 |
    | Num_Rx_Late         |            2 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,976 |
    | Num_Pusch[ANT  1]   |       27,976 |
    | Num_Pusch[ANT  2]   |       27,976 |
    | Num_Pusch[ANT  3]   |       27,976 |
    | Num_Prach[ANT  0]   |        5,980 |
    | Num_Prach[ANT  1]   |        5,980 |
    | Num_Prach[ANT  2]   |        5,980 |
    | Num_Prach[ANT  3]   |        5,968 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    198.84    285.00 |       27%       40%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.67 10.45  9.16 10.02   10.08
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.36 88.60 89.92 88.99   88.97
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10001 10001 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     63    56    53    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,919 |
    | Tx_Tput (kbps)      |    5,302,172 |
    | Rx_Packets_Per_Sec  |       27,137 |
    | Rx_Tput (kbps)      |    1,386,127 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    3,937,358 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    3,937,257 |
    | Num_Rx_Late         |            2 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,946 |
    | Num_Pusch[ANT  1]   |       27,946 |
    | Num_Pusch[ANT  2]   |       27,946 |
    | Num_Pusch[ANT  3]   |       27,946 |
    | Num_Prach[ANT  0]   |        5,976 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,976 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    199.67    290.00 |       27%       40%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.54 10.29  9.19 10.04   10.02
     Intr % :   0.54  0.55  0.54  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.49 88.75 89.88 88.96   89.02
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10001 10001 10002
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     60    55    48    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,887 |
    | Tx_Tput (kbps)      |    5,303,157 |
    | Rx_Packets_Per_Sec  |       27,150 |
    | Rx_Tput (kbps)      |    1,382,683 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    4,073,112 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    4,073,011 |
    | Num_Rx_Late         |            2 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,979 |
    | Num_Pusch[ANT  1]   |       27,980 |
    | Num_Pusch[ANT  2]   |       27,979 |
    | Num_Pusch[ANT  3]   |       27,979 |
    | Num_Prach[ANT  0]   |        5,959 |
    | Num_Prach[ANT  1]   |        5,960 |
    | Num_Prach[ANT  2]   |        5,959 |
    | Num_Prach[ANT  3]   |        5,959 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    197.94    285.00 |       26%       40%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.36 10.34  9.25 10.08   10.01
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.67 88.71 89.83 88.93   89.03
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     59    62    53    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,904 |
    | Tx_Tput (kbps)      |    5,301,193 |
    | Rx_Packets_Per_Sec  |       27,156 |
    | Rx_Tput (kbps)      |    1,382,695 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    4,208,894 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    4,208,793 |
    | Num_Rx_Late         |            2 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,976 |
    | Num_Pusch[ANT  1]   |       27,962 |
    | Num_Pusch[ANT  2]   |       27,962 |
    | Num_Pusch[ANT  3]   |       27,962 |
    | Num_Prach[ANT  0]   |        5,980 |
    | Num_Prach[ANT  1]   |        5,980 |
    | Num_Prach[ANT  2]   |        5,980 |
    | Num_Prach[ANT  3]   |        5,980 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    196.69    285.00 |       26%       39%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.54 10.40  9.12 10.02   10.02
     Intr % :   0.54  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.49 88.65 89.96 88.99   89.02
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     62    55    51    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,936 |
    | Tx_Tput (kbps)      |    5,302,421 |
    | Rx_Packets_Per_Sec  |       27,140 |
    | Rx_Tput (kbps)      |    1,382,560 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    4,344,596 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    4,344,495 |
    | Num_Rx_Late         |            2 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,961 |
    | Num_Pusch[ANT  1]   |       27,960 |
    | Num_Pusch[ANT  2]   |       27,961 |
    | Num_Pusch[ANT  3]   |       27,961 |
    | Num_Prach[ANT  0]   |        5,965 |
    | Num_Prach[ANT  1]   |        5,964 |
    | Num_Prach[ANT  2]   |        5,965 |
    | Num_Prach[ANT  3]   |        5,965 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    204.13    290.00 |       26%       41%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.49 10.42  9.17  9.95   10.01
     Intr % :   0.54  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.54 88.63 89.91 89.06   89.03
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     61    57    51    41
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,904 |
    | Tx_Tput (kbps)      |    5,303,156 |
    | Rx_Packets_Per_Sec  |       27,181 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    4,480,502 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    4,480,399 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,987 |
    | Num_Pusch[ANT  1]   |       27,987 |
    | Num_Pusch[ANT  2]   |       27,988 |
    | Num_Pusch[ANT  3]   |       27,987 |
    | Num_Prach[ANT  0]   |        5,989 |
    | Num_Prach[ANT  1]   |        5,989 |
    | Num_Prach[ANT  2]   |        5,990 |
    | Num_Prach[ANT  3]   |        5,989 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    202.89    290.00 |       26%       41%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.53 10.14  8.97 10.02    9.92
     Intr % :   0.53  0.55  0.52  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.50 88.92 90.12 88.99   89.13
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     62    55    54    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,946 |
    | Tx_Tput (kbps)      |    5,302,667 |
    | Rx_Packets_Per_Sec  |       27,175 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    4,616,380 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    4,616,277 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,971 |
    | Num_Pusch[ANT  1]   |       27,971 |
    | Num_Pusch[ANT  2]   |       27,970 |
    | Num_Pusch[ANT  3]   |       27,971 |
    | Num_Prach[ANT  0]   |        5,999 |
    | Num_Prach[ANT  1]   |        5,999 |
    | Num_Prach[ANT  2]   |        5,998 |
    | Num_Prach[ANT  3]   |        5,999 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    200.10    285.00 |       26%       40%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.49 10.29  9.18  9.99    9.99
     Intr % :   0.53  0.55  0.52  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.54 88.77 89.91 89.02   89.06
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     62    57    49    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  2Min 55Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,880 |
    | Tx_Tput (kbps)      |    5,302,912 |
    | Rx_Packets_Per_Sec  |       27,150 |
    | Rx_Tput (kbps)      |    1,386,053 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    4,752,134 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    4,752,031 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,966 |
    | Num_Pusch[ANT  1]   |       27,966 |
    | Num_Pusch[ANT  2]   |       27,966 |
    | Num_Pusch[ANT  3]   |       27,967 |
    | Num_Prach[ANT  0]   |        5,972 |
    | Num_Prach[ANT  1]   |        5,972 |
    | Num_Prach[ANT  2]   |        5,972 |
    | Num_Prach[ANT  3]   |        5,973 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    203.53    285.00 |       26%       41%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.48 10.19  9.29  9.91    9.97
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.55 88.86 89.79 89.10   89.08
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     62    56    52    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min  0Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,908 |
    | Tx_Tput (kbps)      |    5,302,912 |
    | Rx_Packets_Per_Sec  |       27,180 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    4,888,038 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    4,887,935 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,987 |
    | Num_Pusch[ANT  1]   |       27,987 |
    | Num_Pusch[ANT  2]   |       27,987 |
    | Num_Pusch[ANT  3]   |       27,987 |
    | Num_Prach[ANT  0]   |        5,989 |
    | Num_Prach[ANT  1]   |        5,989 |
    | Num_Prach[ANT  2]   |        5,989 |
    | Num_Prach[ANT  3]   |        5,989 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    199.89    280.00 |       26%       40%       56%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.38 10.26  9.28  9.73    9.91
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.65 88.80 89.80 89.28   89.13
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     61    58    51    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,923 |
    | Tx_Tput (kbps)      |    5,301,436 |
    | Rx_Packets_Per_Sec  |       27,185 |
    | Rx_Tput (kbps)      |    1,382,621 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    5,023,964 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    5,023,861 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,991 |
    | Num_Pusch[ANT  1]   |       27,991 |
    | Num_Pusch[ANT  2]   |       27,991 |
    | Num_Pusch[ANT  3]   |       27,990 |
    | Num_Prach[ANT  0]   |        5,991 |
    | Num_Prach[ANT  1]   |        5,991 |
    | Num_Prach[ANT  2]   |        5,991 |
    | Num_Prach[ANT  3]   |        5,990 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    193.49    280.00 |       25%       39%       56%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.34 10.29  9.03  9.91    9.89
     Intr % :   0.53  0.55  0.52  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.69 88.76 90.06 89.10   89.15
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     63    58    51    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,911 |
    | Tx_Tput (kbps)      |    5,301,927 |
    | Rx_Packets_Per_Sec  |       27,168 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    5,159,804 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    5,159,701 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,972 |
    | Num_Pusch[ANT  1]   |       27,972 |
    | Num_Pusch[ANT  2]   |       27,972 |
    | Num_Pusch[ANT  3]   |       27,972 |
    | Num_Prach[ANT  0]   |        5,988 |
    | Num_Prach[ANT  1]   |        5,988 |
    | Num_Prach[ANT  2]   |        5,988 |
    | Num_Prach[ANT  3]   |        5,988 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    190.41    280.00 |       25%       38%       56%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.50  9.88  9.21  9.88    9.87
     Intr % :   0.52  0.54  0.52  0.57    0.54
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.54 89.18 89.88 89.14   89.19
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     62    55    51    38
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,885 |
    | Tx_Tput (kbps)      |    5,302,175 |
    | Rx_Packets_Per_Sec  |       27,101 |
    | Rx_Tput (kbps)      |    1,382,683 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    5,295,312 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    5,295,209 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,934 |
    | Num_Pusch[ANT  1]   |       27,933 |
    | Num_Pusch[ANT  2]   |       27,933 |
    | Num_Pusch[ANT  3]   |       27,934 |
    | Num_Prach[ANT  0]   |        5,944 |
    | Num_Prach[ANT  1]   |        5,943 |
    | Num_Prach[ANT  2]   |        5,943 |
    | Num_Prach[ANT  3]   |        5,944 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    198.42    290.00 |       26%       40%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.51 10.21  9.01 10.11    9.96
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.52 88.84 90.07 88.90   89.08
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     63    55    52    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,909 |
    | Tx_Tput (kbps)      |    5,302,912 |
    | Rx_Packets_Per_Sec  |       27,152 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    5,431,072 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    5,430,969 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,974 |
    | Num_Pusch[ANT  1]   |       27,974 |
    | Num_Pusch[ANT  2]   |       27,975 |
    | Num_Pusch[ANT  3]   |       27,973 |
    | Num_Prach[ANT  0]   |        5,966 |
    | Num_Prach[ANT  1]   |        5,966 |
    | Num_Prach[ANT  2]   |        5,967 |
    | Num_Prach[ANT  3]   |        5,965 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    198.59    285.00 |       27%       40%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.37 10.24  8.92  9.97    9.88
     Intr % :   0.53  0.55  0.52  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.67 88.82 90.17 89.04   89.17
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     64    53    51    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,908 |
    | Tx_Tput (kbps)      |    5,299,965 |
    | Rx_Packets_Per_Sec  |       27,188 |
    | Rx_Tput (kbps)      |    1,386,127 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    5,567,012 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    5,566,909 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,985 |
    | Num_Pusch[ANT  1]   |       27,986 |
    | Num_Pusch[ANT  2]   |       27,985 |
    | Num_Pusch[ANT  3]   |       27,986 |
    | Num_Prach[ANT  0]   |        5,999 |
    | Num_Prach[ANT  1]   |        6,000 |
    | Num_Prach[ANT  2]   |        5,999 |
    | Num_Prach[ANT  3]   |        6,000 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    196.30    285.00 |       24%       39%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.34 10.00  8.96  9.87    9.79
     Intr % :   0.52  0.55  0.52  0.57    0.54
    Spare % :   0.42  0.36  0.37  0.39    0.39
    Sleep % :  88.70 89.07 90.13 89.15   89.26
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     60    57    52    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,911 |
    | Tx_Tput (kbps)      |    5,300,210 |
    | Rx_Packets_Per_Sec  |       27,093 |
    | Rx_Tput (kbps)      |    1,380,770 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    5,702,480 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    5,702,377 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,939 |
    | Num_Pusch[ANT  1]   |       27,939 |
    | Num_Pusch[ANT  2]   |       27,925 |
    | Num_Pusch[ANT  3]   |       27,925 |
    | Num_Prach[ANT  0]   |        5,935 |
    | Num_Prach[ANT  1]   |        5,935 |
    | Num_Prach[ANT  2]   |        5,935 |
    | Num_Prach[ANT  3]   |        5,935 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    188.05    280.00 |       25%       38%       56%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.43 10.05  9.14  9.90    9.88
     Intr % :   0.53  0.54  0.53  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.61 89.02 89.94 89.11   89.17
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     61    62    53    42
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,919 |
    | Tx_Tput (kbps)      |    5,303,158 |
    | Rx_Packets_Per_Sec  |       27,158 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    5,838,272 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    5,838,169 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,972 |
    | Num_Pusch[ANT  1]   |       27,972 |
    | Num_Pusch[ANT  2]   |       27,972 |
    | Num_Pusch[ANT  3]   |       27,972 |
    | Num_Prach[ANT  0]   |        5,976 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,976 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    201.20    295.00 |       25%       40%       59%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.56 10.08  9.09  9.85    9.89
     Intr % :   0.53  0.55  0.52  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.48 88.98 90.00 89.16   89.16
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     66    58    51    41
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,896 |
    | Tx_Tput (kbps)      |    5,302,174 |
    | Rx_Packets_Per_Sec  |       27,086 |
    | Rx_Tput (kbps)      |    1,382,425 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    5,973,702 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    5,973,599 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,946 |
    | Num_Pusch[ANT  1]   |       27,947 |
    | Num_Pusch[ANT  2]   |       27,932 |
    | Num_Pusch[ANT  3]   |       27,932 |
    | Num_Prach[ANT  0]   |        5,918 |
    | Num_Prach[ANT  1]   |        5,919 |
    | Num_Prach[ANT  2]   |        5,918 |
    | Num_Prach[ANT  3]   |        5,918 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    195.69    285.00 |       25%       39%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.32 10.19  9.14 10.01    9.92
     Intr % :   0.53  0.55  0.52  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.70 88.87 89.95 89.00   89.13
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     61    55    54    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,905 |
    | Tx_Tput (kbps)      |    5,301,683 |
    | Rx_Packets_Per_Sec  |       27,134 |
    | Rx_Tput (kbps)      |    1,386,250 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    6,109,372 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    6,109,269 |
    | Num_Rx_Late         |            4 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,962 |
    | Num_Pusch[ANT  1]   |       27,961 |
    | Num_Pusch[ANT  2]   |       27,962 |
    | Num_Pusch[ANT  3]   |       27,962 |
    | Num_Prach[ANT  0]   |        5,956 |
    | Num_Prach[ANT  1]   |        5,955 |
    | Num_Prach[ANT  2]   |        5,956 |
    | Num_Prach[ANT  3]   |        5,956 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    192.99    270.00 |       25%       39%       54%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.55 10.51  8.99 10.04   10.02
     Intr % :   0.54  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.48 88.54 90.09 88.97   89.02
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     62    54    49    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,922 |
    | Tx_Tput (kbps)      |    5,302,666 |
    | Rx_Packets_Per_Sec  |       27,100 |
    | Rx_Tput (kbps)      |    1,375,488 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    6,244,872 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    6,244,768 |
    | Num_Rx_Late         |            5 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,943 |
    | Num_Pusch[ANT  1]   |       27,943 |
    | Num_Pusch[ANT  2]   |       27,929 |
    | Num_Pusch[ANT  3]   |       27,929 |
    | Num_Prach[ANT  0]   |        5,939 |
    | Num_Prach[ANT  1]   |        5,939 |
    | Num_Prach[ANT  2]   |        5,939 |
    | Num_Prach[ANT  3]   |        5,939 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    200.50    285.00 |       27%       40%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.53 10.38  9.12 10.16   10.05
     Intr % :   0.54  0.55  0.53  0.59    0.55
    Spare % :   0.42  0.39  0.37  0.39    0.39
    Sleep % :  88.50 88.66 89.96 88.84   88.99
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     61    60    51    41
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  3Min 55Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,932 |
    | Tx_Tput (kbps)      |    5,303,402 |
    | Rx_Packets_Per_Sec  |       27,098 |
    | Rx_Tput (kbps)      |    1,376,481 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    6,380,366 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    6,380,262 |
    | Num_Rx_Late         |            5 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,925 |
    | Num_Pusch[ANT  1]   |       27,911 |
    | Num_Pusch[ANT  2]   |       27,911 |
    | Num_Pusch[ANT  3]   |       27,911 |
    | Num_Prach[ANT  0]   |        5,959 |
    | Num_Prach[ANT  1]   |        5,959 |
    | Num_Prach[ANT  2]   |        5,959 |
    | Num_Prach[ANT  3]   |        5,959 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    198.92    285.00 |       25%       40%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.49 10.55  9.20 10.13   10.09
     Intr % :   0.54  0.56  0.53  0.58    0.55
    Spare % :   0.42  0.39  0.37  0.39    0.39
    Sleep % :  88.53 88.49 89.88 88.88   88.95
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002
    TTI Min :      0     0     0     0
    TTI Avg :      9    10     8     9
    TTI Max :     63    60    50    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min  0Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,897 |
    | Tx_Tput (kbps)      |    5,302,416 |
    | Rx_Packets_Per_Sec  |       27,031 |
    | Rx_Tput (kbps)      |    1,382,621 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    6,515,524 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    6,515,420 |
    | Num_Rx_Late         |            5 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,882 |
    | Num_Pusch[ANT  1]   |       27,882 |
    | Num_Pusch[ANT  2]   |       27,881 |
    | Num_Pusch[ANT  3]   |       27,867 |
    | Num_Prach[ANT  0]   |        5,912 |
    | Num_Prach[ANT  1]   |        5,912 |
    | Num_Prach[ANT  2]   |        5,911 |
    | Num_Prach[ANT  3]   |        5,911 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    197.36    280.00 |       27%       39%       56%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.64 10.51  9.14 10.02   10.08
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.39  0.37  0.39    0.39
    Sleep % :  88.39 88.54 89.94 88.99   88.97
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     60    57    50    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,911 |
    | Tx_Tput (kbps)      |    5,303,891 |
    | Rx_Packets_Per_Sec  |       27,172 |
    | Rx_Tput (kbps)      |    1,386,250 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    6,651,384 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    6,651,280 |
    | Num_Rx_Late         |            5 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,981 |
    | Num_Pusch[ANT  1]   |       27,981 |
    | Num_Pusch[ANT  2]   |       27,982 |
    | Num_Pusch[ANT  3]   |       27,982 |
    | Num_Prach[ANT  0]   |        5,983 |
    | Num_Prach[ANT  1]   |        5,983 |
    | Num_Prach[ANT  2]   |        5,984 |
    | Num_Prach[ANT  3]   |        5,984 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    198.64    290.00 |       26%       40%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.36 10.45  9.12 10.18   10.03
     Intr % :   0.54  0.55  0.52  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.66 88.60 89.97 88.83   89.02
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     62    55    51    38
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,927 |
    | Tx_Tput (kbps)      |    5,302,667 |
    | Rx_Packets_Per_Sec  |       27,130 |
    | Rx_Tput (kbps)      |    1,382,621 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    6,787,034 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    6,786,930 |
    | Num_Rx_Late         |            5 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,955 |
    | Num_Pusch[ANT  1]   |       27,955 |
    | Num_Pusch[ANT  2]   |       27,955 |
    | Num_Pusch[ANT  3]   |       27,941 |
    | Num_Prach[ANT  0]   |        5,961 |
    | Num_Prach[ANT  1]   |        5,961 |
    | Num_Prach[ANT  2]   |        5,961 |
    | Num_Prach[ANT  3]   |        5,961 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.50    290.00 |       25%       40%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.60 10.27  9.11 10.03   10.00
     Intr % :   0.53  0.56  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.44 88.77 89.96 88.97   89.03
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10001 10002 10002
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     60    59    52    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,898 |
    | Tx_Tput (kbps)      |    5,303,648 |
    | Rx_Packets_Per_Sec  |       27,139 |
    | Rx_Tput (kbps)      |    1,382,560 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    6,922,732 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    6,922,628 |
    | Num_Rx_Late         |            5 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,952 |
    | Num_Pusch[ANT  1]   |       27,952 |
    | Num_Pusch[ANT  2]   |       27,952 |
    | Num_Pusch[ANT  3]   |       27,953 |
    | Num_Prach[ANT  0]   |        5,972 |
    | Num_Prach[ANT  1]   |        5,972 |
    | Num_Prach[ANT  2]   |        5,972 |
    | Num_Prach[ANT  3]   |        5,973 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    198.33    290.00 |       26%       40%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.35 10.62  9.18 10.11   10.06
     Intr % :   0.54  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.39  0.37  0.39    0.39
    Sleep % :  88.67 88.42 89.90 88.90   88.97
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9999  9998  9998
    TTI Min :      0     0     0     0
    TTI Avg :      9    10     8     9
    TTI Max :     64    57    51    40
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,926 |
    | Tx_Tput (kbps)      |    5,303,158 |
    | Rx_Packets_Per_Sec  |       27,175 |
    | Rx_Tput (kbps)      |    1,386,188 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    7,058,610 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    7,058,506 |
    | Num_Rx_Late         |            5 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,978 |
    | Num_Pusch[ANT  1]   |       27,978 |
    | Num_Pusch[ANT  2]   |       27,978 |
    | Num_Pusch[ANT  3]   |       27,977 |
    | Num_Prach[ANT  0]   |        5,992 |
    | Num_Prach[ANT  1]   |        5,992 |
    | Num_Prach[ANT  2]   |        5,992 |
    | Num_Prach[ANT  3]   |        5,991 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    200.34    290.00 |       27%       40%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.51 10.50  9.00 10.10   10.03
     Intr % :   0.54  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.51 88.55 90.08 88.91   89.01
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     61    60    53    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,920 |
    | Tx_Tput (kbps)      |    5,300,458 |
    | Rx_Packets_Per_Sec  |       27,173 |
    | Rx_Tput (kbps)      |    1,382,683 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    7,194,478 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    7,194,373 |
    | Num_Rx_Late         |            6 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,986 |
    | Num_Pusch[ANT  1]   |       27,986 |
    | Num_Pusch[ANT  2]   |       27,972 |
    | Num_Pusch[ANT  3]   |       27,972 |
    | Num_Prach[ANT  0]   |        5,988 |
    | Num_Prach[ANT  1]   |        5,988 |
    | Num_Prach[ANT  2]   |        5,988 |
    | Num_Prach[ANT  3]   |        5,988 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    198.98    285.00 |       26%       40%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.62 10.50  9.14  9.74   10.00
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.37  0.37  0.39    0.39
    Sleep % :  88.41 88.56 89.94 89.27   89.05
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     66    53    55    38
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,911 |
    | Tx_Tput (kbps)      |    5,302,666 |
    | Rx_Packets_Per_Sec  |       27,147 |
    | Rx_Tput (kbps)      |    1,379,251 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    7,330,214 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    7,330,109 |
    | Num_Rx_Late         |            6 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,958 |
    | Num_Pusch[ANT  1]   |       27,958 |
    | Num_Pusch[ANT  2]   |       27,958 |
    | Num_Pusch[ANT  3]   |       27,958 |
    | Num_Prach[ANT  0]   |        5,976 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,976 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    200.98    295.00 |       25%       40%       59%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.62 10.42  9.22  9.96   10.05
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.41 88.63 89.86 89.04   88.98
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     62    58    51    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,891 |
    | Tx_Tput (kbps)      |    5,300,456 |
    | Rx_Packets_Per_Sec  |       27,168 |
    | Rx_Tput (kbps)      |    1,382,621 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    7,466,054 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    7,465,949 |
    | Num_Rx_Late         |            6 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,972 |
    | Num_Pusch[ANT  1]   |       27,972 |
    | Num_Pusch[ANT  2]   |       27,972 |
    | Num_Pusch[ANT  3]   |       27,972 |
    | Num_Prach[ANT  0]   |        5,988 |
    | Num_Prach[ANT  1]   |        5,988 |
    | Num_Prach[ANT  2]   |        5,988 |
    | Num_Prach[ANT  3]   |        5,988 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    195.54    285.00 |       26%       39%       57%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.60 10.28  9.18 10.05   10.03
     Intr % :   0.53  0.55  0.53  0.58    0.55
    Spare % :   0.41  0.38  0.37  0.39    0.39
    Sleep % :  88.43 88.77 89.90 88.95   89.01
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :     10     9     8     9
    TTI Max :     61    59    50    39
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  4Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..500.00..505.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH stats
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ORAN STATS num_o_ru[1]:
    |                     |          VF0 |
    | ------------------- |--------------|
    | Tx_Packets_Per_Sec  |       97,902 |
    | Tx_Tput (kbps)      |    5,301,928 |
    | Rx_Packets_Per_Sec  |       27,161 |
    | Rx_Tput (kbps)      |    1,386,250 |
    | ------------------- |--------------|
    | Total_Rx_Packets    |    7,601,860 |
    | Num_Rx_On_Time      |           99 |
    | Num_Rx_Early        |    7,601,755 |
    | Num_Rx_Late         |            6 |
    | ------------------- |--------------|
    | Num_Pusch[ANT  0]   |       27,986 |
    | Num_Pusch[ANT  1]   |       27,972 |
    | Num_Pusch[ANT  2]   |       27,972 |
    | Num_Pusch[ANT  3]   |       27,972 |
    | Num_Prach[ANT  0]   |        5,976 |
    | Num_Prach[ANT  1]   |        5,976 |
    | Num_Prach[ANT  2]   |        5,976 |
    | Num_Prach[ANT  3]   |        5,976 |
    | Num_Srs [ALL_ANT]   |            0 |
    | ------------------- |--------------|
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PDSCH / PUSCH Stats
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 11) |   0  |  0, 0 |         51         250 |          0 /          0      0.00%           0 |      0   0.00      0  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing Latency Stats
 -----------------|--------------------------------|------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    198.40    290.00 |       26%       40%       58%
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization Stats [4 BBU core(s)]:
    Core Id :      4     5     6     7     Avg
  Numa Node :      0     0     0     0
  Core Type :    ALL   ALL   ALL   ALL
     Util % :  10.36 10.39  9.21 10.13   10.02
     Intr % :   0.54  0.55  0.53  0.59    0.55
    Spare % :   0.42  0.38  0.37  0.39    0.39
    Sleep % :  88.66 88.66 89.88 88.87   89.02
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      9     9     8     9
    TTI Max :     63    57    53    38
  Xran Cores:  19  39     Master Core Util:  37 %
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[DEBUG][Thread 139633516364800] OAM ErrorInfo: L1 DL meet timeout issue, try a basic vf enqueue/dequeue to confirm whether the acc is still operating before further debugging!!
Stopping because: PHYDI_STATE_FORCE_STOP. gStop[0] gPhyStopErrCode[32]
Disable RU0 CC0 [0000000000000000:0]
RU0 CC0 Deactivated [CPU19]
MLogPrint: ext_filename((null).bin)
[ERROR] func[ebbu_pool_task_tti_start] line[771]: Previous DL list is not completed CellId[0] nSlotIdx[6263] nPrevSlotIdx[6261] SfIdx[6265] Ctx[1] gMySfn[579703]
ebbu_pool_event_chain_print_state: nSlotIdx[6261] nCellIdx[0]
TASK_NAME               Cell        0
TMNG_TTI_START               00000002
TMNG_SYM2_WAKE_UP            00000000
TMNG_SYM6_WAKE_UP            00000002
TMNG_SYM11_WAKE_UP           00000000
TMNG_SYM13_WAKE_UP           00000002
TMNG_PRACH_WAKE_UP           00000002
TMNG_SRS_WAKE_UP             00000000
OAM_NOTIFY_VF_STATUS         00000000
NR5G1_DL_CONFIG              00000002
NR5G1_DL_BUF_CLR             00000002
NR5G1_DL_ORAN                00000002
NR5G1_DL_PDSCH_FEC_SETUP     00000002
NR5G1_DL_PDSCH_TB            00000002
NR5G1_DL_PDSCH_SCRM          00000002
NR5G1_DL_PDSCH_SYM           00000002
NR5G1_DL_PDSCH_RS            00000002
NR5G1_DL_CTRL                00000002
NR5G1_UL_CONFIG              00000002
NR5G1_UL_PUSCH_DMRS          00000002
NR5G1_UL_PKT_PROC_2          00000000
NR5G1_UL_PKT_PROC_6          00000000
NR5G1_UL_PKT_PROC_11         00000000
NR5G1_UL_PKT_PROC_13         00000000
NR5G1_UL_PUSCH_CE0           00000002
NR5G1_UL_PUSCH_CE7           00000002
NR5G1_UL_PUSCH_RNN0          00000002
NR5G1_UL_PUSCH_RNN7          00000002
NR5G1_UL_PUSCH_EQL0          00000002
NR5G1_UL_PUSCH_EQL7          00000002
NR5G1_UL_PUSCH_LLR           00000002
NR5G1_UL_PUSCH_MLD_POST      00000002
NR5G1_UL_PUSCH_FEC_SETUP     00000002
NR5G1_UL_PUSCH_DEC           00000002
NR5G1_UL_PUSCH_TB            00000002
NR5G1_UL_PUCCH               00000002
NR5G1_UL_PRACH               00000002
NR5G1_UL_SRS_DECOMP          00000002
NR5G1_UL_SRS_CE              00000002
NR5G1_UL_SRS_POST            00000002
NR5G1_DL_POST                00000001
NR5G1_UL_POST                00000002
NR5G1_DL_BEAM_GEN            00000002
NR5G1_DL_BEAM_TX             00000002
NR5G1_UL_BEAM_GEN            00000002
NR5G1_UL_BEAM_TX             00000002
NR5G1_UL_PUCCH_BEAM_GEN      00000000
NR5G1_UL_PRACH_POST          00000002
phydi_stop[from 19]: phyInstance: -1, sendStop: 0, phyIdStart: 0, phyIdStop: 40
    Opening MLog File: .//l1mlog_wls0-c0.bin

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!    MLog file .//l1mlog_wls0-c0.bin closed

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!    Mlog Print with Time successful

XRAN Stop! RU0 [1]
XRAN Close RU0 [0:00000000]
  Received total number of stops! Stopping......
Worker0 [CPU39] Finished (fh_rx_bbdev-39)
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[4] nPhyDiStateCount[0]
RU0 CC0 Stopped successfully [CPU19]
phydi_shutdown[from 19]: phyInstance: -1, sendStop: 1, testFileName: 0, phyIdStart: 0, phyIdStop: 40
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 61,485,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    318,528,816
        DPDK Buffers Alloc:        25 /         Size:    211,029,112
        XRAN Buffers Alloc:         9 /         Size:    481,602,800
       TOTAL Buffers Alloc:        41 /         Size:  1,011,160,728
----------------------------------------------------------------------------


No active cells!
Timeout from stopping ORAN Timing Source Thread.. [10000]
XRAN Close RU0 [0:00000000]
RU0 Closed

wls_print_stats
nWlsInst[0] nCellMapping[0x0000010000ffffff]
Stop Error Code: 32. gStop = 0 gMySfn = 579703
Exitting Application!!!
xran_timingsource_thread:521[err] xran_timingsource_poll_next_tick too long, delta:1373736153(ns), tUsed:1923277390(tick)
Closing timing source thread...
Cell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0         96          0          1         96         -1
   1         96          0          0         96          0
   2         96          0          0         96          0
   3         96          0          0         96          0
   4         96          0          0         96          0
   5         96          0          0         96          0
   6         96          0          0         96          0
   7         96          0          0         96          0
   8         96          0          0         96          0
   9         96          0          0         96          0
  10         96          0          0         96          0
  11         96          0          0         96          0
  12         96          0          0         96          0
  13         96          0          0         96          0
  14         96          0          0         96          0
  15         96          0          0         96          0
  16         96          0          0         96          0
  17         96          0          0         96          0
  18         96          0          0         96          0
  19         96          0          0         96          0
  20         96          0          0         96          0
  21         96          0          0         96          0
  22         96          0          0         96          0
  23         96          0          0         96          0
  40     569562     569467     569466         95          1
application termination...phy_print_thread:                      [PID:  54387]... Stopping
BBDEV Stats: Enqueued (14235) | Dequeued (14235) | Enqueue Errors (0) | Dequeue Errors (0)

BBDEV Queue's Stopped for device 0

wls_nrt_mac2phy_api_recv_thread:  [PID:  54377]... Stopping
WLS interface termination...Termination WLS Receiver thread...wls_lib: WLS_Close
wls_lib: un-link: 0 <-> 1
WLS_Close(0): nWlsClients[1]
WLS Free ....WLS Close ....Done
generate tracelog file [.//phy_tracelog_wls0.log] in L1APP directory successfully
All L1-generated logs saved in path [./]
Cleanup after [PID] 54349
root@maxwell:/home/ubuntu/intel_sw/FlexRAN/l1/bin/nr5g/gnb/l1#

