

================================================================
== Vitis HLS Report for 'shake_squeeze'
================================================================
* Date:           Thu Dec 29 13:28:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeccakF1600_StatePermute_fu_170  |KeccakF1600_StatePermute  |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_467_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     -|     1633|    16899|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      220|    -|
|Register             |        -|     -|       68|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|     1701|    17181|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |               Instance              |          Module          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_170  |KeccakF1600_StatePermute  |        2|   0|  1633|  16899|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |Total                                |                          |        2|   0|  1633|  16899|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_4_fu_192_p2         |         +|   0|  0|  10|           3|           1|
    |icmp_ln467_fu_186_p2  |      icmp|   0|  0|   8|           3|           3|
    |or_ln22_10_fu_337_p2  |        or|   0|  0|   6|           6|           3|
    |or_ln22_11_fu_347_p2  |        or|   0|  0|   6|           6|           3|
    |or_ln22_12_fu_357_p2  |        or|   0|  0|   6|           6|           3|
    |or_ln22_7_fu_307_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln22_8_fu_317_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln22_9_fu_327_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln22_fu_236_p2     |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  62|          49|          23|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  43|          8|    1|          8|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_80                  |   9|          2|    3|          6|
    |out_r_address0           |  26|          5|    6|         30|
    |out_r_address1           |  26|          5|    6|         30|
    |out_r_d0                 |  26|          5|    8|         40|
    |out_r_d1                 |  26|          5|    8|         40|
    |this_s_address0          |  14|          3|    5|         15|
    |this_s_ce0               |  14|          3|    1|          3|
    |this_s_ce1               |   9|          2|    1|          2|
    |this_s_we0               |   9|          2|    1|          2|
    |this_s_we1               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 220|         44|   42|        180|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |grp_KeccakF1600_StatePermute_fu_170_ap_start_reg  |  1|   0|    1|          0|
    |i_3_reg_374                                       |  3|   0|    3|          0|
    |i_fu_80                                           |  3|   0|    3|          0|
    |icmp_ln467_reg_379                                |  1|   0|    1|          0|
    |shl_ln_reg_388                                    |  3|   0|    6|          3|
    |trunc_ln22_1_reg_423                              |  8|   0|    8|          0|
    |trunc_ln22_5_reg_398                              |  8|   0|    8|          0|
    |trunc_ln22_6_reg_403                              |  8|   0|    8|          0|
    |trunc_ln22_7_reg_408                              |  8|   0|    8|          0|
    |trunc_ln22_8_reg_413                              |  8|   0|    8|          0|
    |trunc_ln22_9_reg_418                              |  8|   0|    8|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 68|   0|   71|          3|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  shake_squeeze|  return value|
|this_s_address0  |  out|    5|   ap_memory|         this_s|         array|
|this_s_ce0       |  out|    1|   ap_memory|         this_s|         array|
|this_s_we0       |  out|    1|   ap_memory|         this_s|         array|
|this_s_d0        |  out|   64|   ap_memory|         this_s|         array|
|this_s_q0        |   in|   64|   ap_memory|         this_s|         array|
|this_s_address1  |  out|    5|   ap_memory|         this_s|         array|
|this_s_ce1       |  out|    1|   ap_memory|         this_s|         array|
|this_s_we1       |  out|    1|   ap_memory|         this_s|         array|
|this_s_d1        |  out|   64|   ap_memory|         this_s|         array|
|this_s_q1        |   in|   64|   ap_memory|         this_s|         array|
|out_r_address0   |  out|    6|   ap_memory|          out_r|         array|
|out_r_ce0        |  out|    1|   ap_memory|          out_r|         array|
|out_r_we0        |  out|    1|   ap_memory|          out_r|         array|
|out_r_d0         |  out|    8|   ap_memory|          out_r|         array|
|out_r_address1   |  out|    6|   ap_memory|          out_r|         array|
|out_r_ce1        |  out|    1|   ap_memory|          out_r|         array|
|out_r_we1        |  out|    1|   ap_memory|          out_r|         array|
|out_r_d1         |  out|    8|   ap_memory|          out_r|         array|
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln465 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:465]   --->   Operation 10 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln467 = store i3 0, i3 %i" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 11 'store' 'store_ln467' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln465 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:465]   --->   Operation 12 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln467 = br void %for.inc81" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 13 'br' 'br_ln467' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 14 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.56ns)   --->   "%icmp_ln467 = icmp_eq  i3 %i_3, i3 6" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 17 'icmp' 'icmp_ln467' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.71ns)   --->   "%i_4 = add i3 %i_3, i3 1" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 18 'add' 'i_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln467 = br i1 %icmp_ln467, void %for.inc81.split, void %for.end83.loopexit" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 19 'br' 'br_ln467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln467 = zext i3 %i_3" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 20 'zext' 'zext_ln467' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln467" [HLS_Final_vitis_src/spu.cpp:468]   --->   Operation 21 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:468]   --->   Operation 22 'load' 'this_s_load' <Predicate = (!icmp_ln467)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln467 = store i3 %i_4, i3 %i" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 23 'store' 'store_ln467' <Predicate = (!icmp_ln467)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_3, i3 0" [HLS_Final_vitis_src/spu.cpp:468]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i6 %shl_ln" [HLS_Final_vitis_src/spu.cpp:468]   --->   Operation 25 'zext' 'zext_ln468' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:468]   --->   Operation 26 'load' 'this_s_load' <Predicate = (!icmp_ln467)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %this_s_load" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 27 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i64 0, i64 %zext_ln468" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 28 'getelementptr' 'out_addr' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.73ns)   --->   "%store_ln22 = store i8 %trunc_ln22, i6 %out_addr" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 29 'store' 'store_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 8, i32 15" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 30 'partselect' 'trunc_ln22_s' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln22 = or i6 %shl_ln, i6 1" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 31 'or' 'or_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i6 %or_ln22" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 32 'zext' 'zext_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr i8 %out_r, i64 0, i64 %zext_ln22" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 33 'getelementptr' 'out_addr_1' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.73ns)   --->   "%store_ln22 = store i8 %trunc_ln22_s, i6 %out_addr_1" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 34 'store' 'store_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 16, i32 23" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 35 'partselect' 'trunc_ln22_5' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 24, i32 31" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 36 'partselect' 'trunc_ln22_6' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 32, i32 39" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 37 'partselect' 'trunc_ln22_7' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 40, i32 47" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 38 'partselect' 'trunc_ln22_8' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 48, i32 55" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 39 'partselect' 'trunc_ln22_9' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 56, i32 63" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 40 'partselect' 'trunc_ln22_1' <Predicate = (!icmp_ln467)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln22_7 = or i6 %shl_ln, i6 2" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 41 'or' 'or_ln22_7' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i6 %or_ln22_7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 42 'zext' 'zext_ln22_7' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr i8 %out_r, i64 0, i64 %zext_ln22_7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 43 'getelementptr' 'out_addr_2' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.73ns)   --->   "%store_ln22 = store i8 %trunc_ln22_5, i6 %out_addr_2" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 44 'store' 'store_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln22_8 = or i6 %shl_ln, i6 3" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 45 'or' 'or_ln22_8' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i6 %or_ln22_8" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 46 'zext' 'zext_ln22_8' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr i8 %out_r, i64 0, i64 %zext_ln22_8" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 47 'getelementptr' 'out_addr_3' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.73ns)   --->   "%store_ln22 = store i8 %trunc_ln22_6, i6 %out_addr_3" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 48 'store' 'store_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln22_9 = or i6 %shl_ln, i6 4" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 49 'or' 'or_ln22_9' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i6 %or_ln22_9" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 50 'zext' 'zext_ln22_9' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr i8 %out_r, i64 0, i64 %zext_ln22_9" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 51 'getelementptr' 'out_addr_4' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.73ns)   --->   "%store_ln22 = store i8 %trunc_ln22_7, i6 %out_addr_4" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 52 'store' 'store_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln22_10 = or i6 %shl_ln, i6 5" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 53 'or' 'or_ln22_10' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln22_10 = zext i6 %or_ln22_10" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 54 'zext' 'zext_ln22_10' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr i8 %out_r, i64 0, i64 %zext_ln22_10" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 55 'getelementptr' 'out_addr_5' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.73ns)   --->   "%store_ln22 = store i8 %trunc_ln22_8, i6 %out_addr_5" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 56 'store' 'store_ln22' <Predicate = (!icmp_ln467)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>

State 7 <SV = 6> <Delay = 0.73>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln427 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [HLS_Final_vitis_src/spu.cpp:427]   --->   Operation 57 'specloopname' 'specloopname_ln427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln22_11 = or i6 %shl_ln, i6 6" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 58 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln22_11 = zext i6 %or_ln22_11" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 59 'zext' 'zext_ln22_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr i8 %out_r, i64 0, i64 %zext_ln22_11" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 60 'getelementptr' 'out_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.73ns)   --->   "%store_ln22 = store i8 %trunc_ln22_9, i6 %out_addr_6" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 61 'store' 'store_ln22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln22_12 = or i6 %shl_ln, i6 7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 62 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln22_12 = zext i6 %or_ln22_12" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 63 'zext' 'zext_ln22_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr i8 %out_r, i64 0, i64 %zext_ln22_12" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 64 'getelementptr' 'out_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.73ns)   --->   "%store_ln22 = store i8 %trunc_ln22_1, i6 %out_addr_7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 65 'store' 'store_ln22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln467 = br void %for.inc81" [HLS_Final_vitis_src/spu.cpp:467]   --->   Operation 66 'br' 'br_ln467' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111110]
store_ln467           (store            ) [ 000000000]
call_ln465            (call             ) [ 000000000]
br_ln467              (br               ) [ 000000000]
i_3                   (load             ) [ 000010000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
icmp_ln467            (icmp             ) [ 000111110]
i_4                   (add              ) [ 000000000]
br_ln467              (br               ) [ 000000000]
zext_ln467            (zext             ) [ 000000000]
this_s_addr           (getelementptr    ) [ 000010000]
store_ln467           (store            ) [ 000000000]
shl_ln                (bitconcatenate   ) [ 000101110]
zext_ln468            (zext             ) [ 000000000]
this_s_load           (load             ) [ 000000000]
trunc_ln22            (trunc            ) [ 000000000]
out_addr              (getelementptr    ) [ 000000000]
store_ln22            (store            ) [ 000000000]
trunc_ln22_s          (partselect       ) [ 000000000]
or_ln22               (or               ) [ 000000000]
zext_ln22             (zext             ) [ 000000000]
out_addr_1            (getelementptr    ) [ 000000000]
store_ln22            (store            ) [ 000000000]
trunc_ln22_5          (partselect       ) [ 000001000]
trunc_ln22_6          (partselect       ) [ 000001000]
trunc_ln22_7          (partselect       ) [ 000001100]
trunc_ln22_8          (partselect       ) [ 000001100]
trunc_ln22_9          (partselect       ) [ 000101110]
trunc_ln22_1          (partselect       ) [ 000101110]
or_ln22_7             (or               ) [ 000000000]
zext_ln22_7           (zext             ) [ 000000000]
out_addr_2            (getelementptr    ) [ 000000000]
store_ln22            (store            ) [ 000000000]
or_ln22_8             (or               ) [ 000000000]
zext_ln22_8           (zext             ) [ 000000000]
out_addr_3            (getelementptr    ) [ 000000000]
store_ln22            (store            ) [ 000000000]
or_ln22_9             (or               ) [ 000000000]
zext_ln22_9           (zext             ) [ 000000000]
out_addr_4            (getelementptr    ) [ 000000000]
store_ln22            (store            ) [ 000000000]
or_ln22_10            (or               ) [ 000000000]
zext_ln22_10          (zext             ) [ 000000000]
out_addr_5            (getelementptr    ) [ 000000000]
store_ln22            (store            ) [ 000000000]
specloopname_ln427    (specloopname     ) [ 000000000]
or_ln22_11            (or               ) [ 000000000]
zext_ln22_11          (zext             ) [ 000000000]
out_addr_6            (getelementptr    ) [ 000000000]
store_ln22            (store            ) [ 000000000]
or_ln22_12            (or               ) [ 000000000]
zext_ln22_12          (zext             ) [ 000000000]
out_addr_7            (getelementptr    ) [ 000000000]
store_ln22            (store            ) [ 000000000]
br_ln467              (br               ) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="this_s_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_s_load/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="out_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="6" slack="0"/>
<pin id="110" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="112" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/4 store_ln22/4 store_ln22/5 store_ln22/5 store_ln22/6 store_ln22/6 store_ln22/7 store_ln22/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="out_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_3/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_addr_4_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_4/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="out_addr_5_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_5/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="out_addr_6_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_6/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_addr_7_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_7/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_KeccakF1600_StatePermute_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln465/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln467_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln467/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_3_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="2"/>
<pin id="185" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln467_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln467/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln467_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln467/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln467_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="2"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln467/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="1"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln468_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln468/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln22_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln22_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="0" index="3" bw="5" slack="0"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_s/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln22_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln22_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln22_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="0" index="3" bw="6" slack="0"/>
<pin id="252" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_5/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln22_6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="0" index="3" bw="6" slack="0"/>
<pin id="262" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_6/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln22_7_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_7/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln22_8_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_8/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln22_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_9/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln22_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_1/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln22_7_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_7/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln22_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_7/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln22_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="1"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_8/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln22_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_8/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln22_9_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="2"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_9/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln22_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_9/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln22_10_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="2"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_10/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln22_10_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_10/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln22_11_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="3"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_11/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln22_11_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_11/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln22_12_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="3"/>
<pin id="359" dir="0" index="1" bw="6" slack="0"/>
<pin id="360" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_12/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln22_12_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_12/7 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_3_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln467_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln467 "/>
</bind>
</comp>

<comp id="383" class="1005" name="this_s_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="shl_ln_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="1"/>
<pin id="390" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="398" class="1005" name="trunc_ln22_5_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_5 "/>
</bind>
</comp>

<comp id="403" class="1005" name="trunc_ln22_6_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_6 "/>
</bind>
</comp>

<comp id="408" class="1005" name="trunc_ln22_7_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="2"/>
<pin id="410" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln22_7 "/>
</bind>
</comp>

<comp id="413" class="1005" name="trunc_ln22_8_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="2"/>
<pin id="415" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln22_8 "/>
</bind>
</comp>

<comp id="418" class="1005" name="trunc_ln22_9_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="3"/>
<pin id="420" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln22_9 "/>
</bind>
</comp>

<comp id="423" class="1005" name="trunc_ln22_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="3"/>
<pin id="425" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln22_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="183" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="207"><net_src comp="192" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="223"><net_src comp="91" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="91" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="235"><net_src comp="225" pin="4"/><net_sink comp="104" pin=1"/></net>

<net id="240"><net_src comp="208" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="91" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="91" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="91" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="91" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="91" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="91" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="351"><net_src comp="76" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="361"><net_src comp="78" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="370"><net_src comp="80" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="377"><net_src comp="183" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="382"><net_src comp="186" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="84" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="391"><net_src comp="208" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="401"><net_src comp="247" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="406"><net_src comp="257" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="411"><net_src comp="267" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="416"><net_src comp="277" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="421"><net_src comp="287" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="426"><net_src comp="297" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="104" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_s | {1 2 }
	Port: out_r | {4 5 6 7 }
	Port: KeccakF_RoundConstants | {}
 - Input state : 
	Port: shake_squeeze : this_s | {1 2 3 4 }
	Port: shake_squeeze : KeccakF_RoundConstants | {1 2 }
  - Chain level:
	State 1
		store_ln467 : 1
	State 2
	State 3
		icmp_ln467 : 1
		i_4 : 1
		br_ln467 : 2
		zext_ln467 : 1
		this_s_addr : 2
		this_s_load : 3
		store_ln467 : 2
	State 4
		zext_ln468 : 1
		trunc_ln22 : 1
		out_addr : 2
		store_ln22 : 3
		trunc_ln22_s : 1
		or_ln22 : 1
		zext_ln22 : 1
		out_addr_1 : 2
		store_ln22 : 3
		trunc_ln22_5 : 1
		trunc_ln22_6 : 1
		trunc_ln22_7 : 1
		trunc_ln22_8 : 1
		trunc_ln22_9 : 1
		trunc_ln22_1 : 1
	State 5
		out_addr_2 : 1
		store_ln22 : 2
		out_addr_3 : 1
		store_ln22 : 2
	State 6
		out_addr_4 : 1
		store_ln22 : 2
		out_addr_5 : 1
		store_ln22 : 2
	State 7
		out_addr_6 : 1
		store_ln22 : 2
		out_addr_7 : 1
		store_ln22 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePermute_fu_170 | 4.06339 |   1740  |  16615  |
|----------|-------------------------------------|---------|---------|---------|
|    add   |              i_4_fu_192             |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln467_fu_186          |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|          |          zext_ln467_fu_198          |    0    |    0    |    0    |
|          |          zext_ln468_fu_215          |    0    |    0    |    0    |
|          |           zext_ln22_fu_242          |    0    |    0    |    0    |
|          |          zext_ln22_7_fu_312         |    0    |    0    |    0    |
|   zext   |          zext_ln22_8_fu_322         |    0    |    0    |    0    |
|          |          zext_ln22_9_fu_332         |    0    |    0    |    0    |
|          |         zext_ln22_10_fu_342         |    0    |    0    |    0    |
|          |         zext_ln22_11_fu_352         |    0    |    0    |    0    |
|          |         zext_ln22_12_fu_362         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|            shl_ln_fu_208            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln22_fu_220          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         trunc_ln22_s_fu_225         |    0    |    0    |    0    |
|          |         trunc_ln22_5_fu_247         |    0    |    0    |    0    |
|          |         trunc_ln22_6_fu_257         |    0    |    0    |    0    |
|partselect|         trunc_ln22_7_fu_267         |    0    |    0    |    0    |
|          |         trunc_ln22_8_fu_277         |    0    |    0    |    0    |
|          |         trunc_ln22_9_fu_287         |    0    |    0    |    0    |
|          |         trunc_ln22_1_fu_297         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            or_ln22_fu_236           |    0    |    0    |    0    |
|          |           or_ln22_7_fu_307          |    0    |    0    |    0    |
|          |           or_ln22_8_fu_317          |    0    |    0    |    0    |
|    or    |           or_ln22_9_fu_327          |    0    |    0    |    0    |
|          |          or_ln22_10_fu_337          |    0    |    0    |    0    |
|          |          or_ln22_11_fu_347          |    0    |    0    |    0    |
|          |          or_ln22_12_fu_357          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     | 4.06339 |   1740  |  16633  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_3_reg_374    |    3   |
|      i_reg_367     |    3   |
| icmp_ln467_reg_379 |    1   |
|   shl_ln_reg_388   |    6   |
| this_s_addr_reg_383|    5   |
|trunc_ln22_1_reg_423|    8   |
|trunc_ln22_5_reg_398|    8   |
|trunc_ln22_6_reg_403|    8   |
|trunc_ln22_7_reg_408|    8   |
|trunc_ln22_8_reg_413|    8   |
|trunc_ln22_9_reg_418|    8   |
+--------------------+--------+
|        Total       |   66   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_104 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_104 |  p1  |   4  |   8  |   32   ||    20   |
| grp_access_fu_104 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_104 |  p4  |   4  |   6  |   24   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   || 2.63714 ||    89   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |  1740  |  16633 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   89   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  1806  |  16722 |
+-----------+--------+--------+--------+
