$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % s $end
  $var wire  1 & y $end
  $scope module mux2 $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % s $end
   $var wire  1 & y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#2
0#
1$
1%
1&
#3
1#
0$
0%
#4
0#
1$
1%
#5
#6
1#
0%
#7
0$
1%
0&
#8
0#
1$
1&
#9
0$
0&
#10
0%
#11
1#
1$
1%
1&
#12
0%
#13
0#
0$
1%
0&
#14
0%
#15
1#
1$
1&
#16
0#
0$
0&
#17
1%
#18
1$
1&
#19
1#
0$
0%
#20
0#
1%
0&
#21
1$
0%
#22
#23
0$
#24
1#
1$
1%
1&
#25
0$
0%
#26
1$
1%
#27
0$
0%
#28
1$
#29
0$
#30
0#
1%
0&
#31
#32
0%
#33
1#
1%
#34
1$
0%
1&
#35
0#
1%
#36
0%
0&
#37
1#
0$
1%
#38
1$
0%
1&
#39
0$
1%
0&
#40
0#
1$
1&
#41
0%
0&
#42
1#
1&
#43
0#
0$
1%
0&
#44
1#
#45
0#
1$
0%
#46
1#
1&
#47
#48
0#
0$
0&
#49
1%
#50
1#
#51
0%
1&
#52
0#
0&
#53
1$
1%
1&
#54
1#
0$
0%
#55
0#
0&
#56
1#
1$
1&
#57
0#
0&
#58
1%
1&
#59
0$
0&
#60
1#
1$
1&
#61
