# Single-Cycle-RISCV-Processor
This project presents a modular implementation of a 32-bit single-cycle RISC-V processor using SystemVerilog. Each component is designed and verified through simulation using ModelSim.
