// Seed: 1637521788
module module_0;
  logic id_1;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    output tri0 id_0,
    input  wor  id_1,
    input  wire id_2,
    input  tri0 _id_3
);
  assign id_0 = -1;
  always @(id_1) $signed(46);
  ;
  logic ["" : -1] id_5 = 1;
  module_0 modCall_1 ();
  logic [id_3 : 1 'b0] id_6;
endmodule
module module_2 #(
    parameter id_5 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  module_0 modCall_1 ();
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output reg id_1;
  wire id_20 = id_2;
  wire id_21;
  ;
  wire id_22;
  ;
  wand [-1 : (  id_5  ||  -1  )] id_23 = (1'b0);
  always @(posedge -1) begin : LABEL_0
    id_1 <= 1;
    assert (id_20);
  end
  final begin : LABEL_1
    $signed(96);
    ;
  end
endmodule
