Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 7dcb1959d8a2469ca32213dfd73d0e66 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'count' [/home/wenlong/Desktop/vivado_stitch_proj_qsclxew6/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/c5b2/StreamingFIFO_0.v:32]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'count' [/home/wenlong/Desktop/vivado_stitch_proj_qsclxew6/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/82df/StreamingFIFO_1.v:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/wenlong/Desktop/vivado_stitch_proj_qsclxew6/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/c5b2/StreamingFIFO_0.v" Line 2. Module StreamingFIFO_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/wenlong/Desktop/vivado_stitch_proj_qsclxew6/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/c5b2/Q_srl.v" Line 72. Module Q_srl(depth=32,width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/wenlong/Desktop/vivado_stitch_proj_qsclxew6/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/c5b2/Q_srl.v" Line 72. Module Q_srl(depth=32,width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/wenlong/Desktop/vivado_stitch_proj_qsclxew6/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/c5b2/StreamingFIFO_0.v" Line 2. Module StreamingFIFO_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/wenlong/Desktop/vivado_stitch_proj_qsclxew6/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/c5b2/Q_srl.v" Line 72. Module Q_srl(depth=32,width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/wenlong/Desktop/vivado_stitch_proj_qsclxew6/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/c5b2/Q_srl.v" Line 72. Module Q_srl(depth=32,width=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionInputGenerator_0_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_0_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_0_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_0_Conv...
Compiling module xil_defaultlib.ibuf(W=9)
Compiling module xil_defaultlib.obuf(W=9)
Compiling module xil_defaultlib.regslice_both(DataWidth=8)
Compiling module xil_defaultlib.ConvolutionInputGenerator_0_Conv...
Compiling module xil_defaultlib.finn_design_ConvolutionInputGene...
Compiling module xil_defaultlib.ConvolutionInputGenerator_1_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_1_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_1_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_1_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_1_Conv...
Compiling module xil_defaultlib.finn_design_ConvolutionInputGene...
Compiling module xil_defaultlib.ConvolutionInputGenerator_2_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_2_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_2_Conv...
Compiling module xil_defaultlib.ConvolutionInputGenerator_2_Conv...
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.ConvolutionInputGenerator_2_Conv...
Compiling module xil_defaultlib.finn_design_ConvolutionInputGene...
Compiling module xil_defaultlib.LabelSelect_Batch_0_LabelSelect_...
Compiling module xil_defaultlib.LabelSelect_Batch_0_LabelSelect_...
Compiling module xil_defaultlib.finn_design_LabelSelect_Batch_0_...
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.ibuf(W=73)
Compiling module xil_defaultlib.obuf(W=73)
Compiling module xil_defaultlib.regslice_both(DataWidth=72)
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.finn_design_StreamingDataWidthCo...
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.ibuf(W=129)
Compiling module xil_defaultlib.obuf(W=129)
Compiling module xil_defaultlib.regslice_both(DataWidth=128)
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.finn_design_StreamingDataWidthCo...
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.finn_design_StreamingDataWidthCo...
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.ibuf(W=41)
Compiling module xil_defaultlib.obuf(W=41)
Compiling module xil_defaultlib.regslice_both(DataWidth=40)
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.finn_design_StreamingDataWidthCo...
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.ibuf(W=65)
Compiling module xil_defaultlib.obuf(W=65)
Compiling module xil_defaultlib.regslice_both(DataWidth=64)
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.finn_design_StreamingDataWidthCo...
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.StreamingDataWidthConverter_Batc...
Compiling module xil_defaultlib.finn_design_StreamingDataWidthCo...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_0_Streami...
Compiling module xil_defaultlib.finn_design_StreamingFCLayer_Bat...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_1_Streami...
Compiling module xil_defaultlib.finn_design_StreamingFCLayer_Bat...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_2_Streami...
Compiling module xil_defaultlib.finn_design_StreamingFCLayer_Bat...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Streami...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Matrix_...
Compiling module xil_defaultlib.StreamingFCLayer_Batch_3_Streami...
Compiling module xil_defaultlib.finn_design_StreamingFCLayer_Bat...
Compiling module xil_defaultlib.Q_srl(depth=32,width=8)
Compiling module xil_defaultlib.StreamingFIFO_0
Compiling module xil_defaultlib.finn_design_StreamingFIFO_0_0
Compiling module xil_defaultlib.StreamingFIFO_1
Compiling module xil_defaultlib.finn_design_StreamingFIFO_1_0
Compiling module xil_defaultlib.StreamingMaxPool_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingMaxPool_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingMaxPool_Batch_0_Streami...
Compiling module xil_defaultlib.StreamingMaxPool_Batch_0_Streami...
Compiling module xil_defaultlib.finn_design_StreamingMaxPool_Bat...
Compiling module xil_defaultlib.finn_design
Compiling module xil_defaultlib.finn_design_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
