# RTL- GDSII Training And Internship By VLSI EXPERT
### 1. RTL - GDSII of four bit full adder design :
   - [RTL Description]
   - [RTL Code debugging and testbench simulation using Synopsys VCS  and VERDI].
   - [Code Coverage and functional Coverage ].
   - [System Verilog Methodology (SVM) ].
   - [Linting Using Synopsys Spyglass].
   - [Logical Synthesis of four bit full adder design using Synopsys Design Compiler].
   - [Physical Design of four bit full adder design using Synopsys Integrated Circuit Compiler (ICC2)].
   - [Viewing the FRAME view of the block using Synopsys Library Manager].
