Getting familiar with basic Verilog modeling styles.
