{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 11:04:24 2006 " "Info: Processing started: Thu Mar 16 11:04:24 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off ex8_2 -c ex8_2 " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off ex8_2 -c ex8_2" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDRC_HIGH_FANOUT" "Nodes with more than specified number of fan-outs 1 " "Info: Design Assistant information: Nodes with more than specified number of fan-outs. Found 1 node(s) with highest fan-out." { { "Info" "IDRC_HIGH_FANOUT_NODE" "50MHz 37 " "Info: Node \"50MHz\" has 37 fan-out(s)" {  } { { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 64 -8 160 80 "50MHz" "" } } } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { 50MHz } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0}  } {  } 0 0 "Design Assistant information: %1!s!. Found %2!d! node(s) with highest fan-out." 0 0}
{ "Info" "IDRC_TOP_FANOUT" "Top nodes with highest fan-out 50 " "Info: Design Assistant information: Top nodes with highest fan-out. Found 50 node(s) with highest fan-out." { { "Info" "IDRC_TOP_FANOUT_NODE" "50MHz 37 " "Info: Node \"50MHz\" has 37 fan-out(s)" {  } { { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 64 -8 160 80 "50MHz" "" } } } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { 50MHz } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "rtl~2 10 " "Info: Node \"rtl~2\" has 10 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { rtl~2 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|slow_enable 7 " "Info: Node \"pulse_generator:inst\|slow_enable\" has 7 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 33 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|slow_enable } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|add~468 5 " "Info: Node \"pulse_generator:inst\|add~468\" has 5 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|add~468 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|add~488 5 " "Info: Node \"pulse_generator:inst\|add~488\" has 5 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|add~488 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|add~518 5 " "Info: Node \"pulse_generator:inst\|add~518\" has 5 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|add~518 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|add~543 5 " "Info: Node \"pulse_generator:inst\|add~543\" has 5 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|add~543 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|add~458 4 " "Info: Node \"pulse_generator:inst\|add~458\" has 4 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|add~458 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pattern:inst1\|temp_out 4 " "Info: Node \"pattern:inst1\|temp_out\" has 4 fan-out(s)" {  } { { "pattern.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pattern.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pattern:inst1|temp_out } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "shift_reg:inst2\|TEMP_OUT\[0\] 3 " "Info: Node \"shift_reg:inst2\|TEMP_OUT\[0\]\" has 3 fan-out(s)" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { shift_reg:inst2|TEMP_OUT[0] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[0\] 3 " "Info: Node \"pulse_generator:inst\|counter\[0\]\" has 3 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[0] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "shift_reg:inst2\|TEMP_OUT\[3\] 3 " "Info: Node \"shift_reg:inst2\|TEMP_OUT\[3\]\" has 3 fan-out(s)" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { shift_reg:inst2|TEMP_OUT[3] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "shift_reg:inst2\|TEMP_OUT\[5\] 3 " "Info: Node \"shift_reg:inst2\|TEMP_OUT\[5\]\" has 3 fan-out(s)" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { shift_reg:inst2|TEMP_OUT[5] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "rtl~287 3 " "Info: Node \"rtl~287\" has 3 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { rtl~287 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "rtl~285 3 " "Info: Node \"rtl~285\" has 3 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { rtl~285 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "rtl~288 3 " "Info: Node \"rtl~288\" has 3 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { rtl~288 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "rtl~286 3 " "Info: Node \"rtl~286\" has 3 fan-out(s)" {  } { { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { rtl~286 } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "shift_reg:inst2\|TEMP_OUT\[4\] 3 " "Info: Node \"shift_reg:inst2\|TEMP_OUT\[4\]\" has 3 fan-out(s)" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { shift_reg:inst2|TEMP_OUT[4] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "shift_reg:inst2\|TEMP_OUT\[6\] 2 " "Info: Node \"shift_reg:inst2\|TEMP_OUT\[6\]\" has 2 fan-out(s)" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { shift_reg:inst2|TEMP_OUT[6] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[12\] 2 " "Info: Node \"pulse_generator:inst\|counter\[12\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[12] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[13\] 2 " "Info: Node \"pulse_generator:inst\|counter\[13\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[13] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[14\] 2 " "Info: Node \"pulse_generator:inst\|counter\[14\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[14] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[16\] 2 " "Info: Node \"pulse_generator:inst\|counter\[16\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[16] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[18\] 2 " "Info: Node \"pulse_generator:inst\|counter\[18\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[18] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[19\] 2 " "Info: Node \"pulse_generator:inst\|counter\[19\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[19] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[20\] 2 " "Info: Node \"pulse_generator:inst\|counter\[20\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[20] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[21\] 2 " "Info: Node \"pulse_generator:inst\|counter\[21\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[21] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[6\] 2 " "Info: Node \"pulse_generator:inst\|counter\[6\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[6] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[4\] 2 " "Info: Node \"pulse_generator:inst\|counter\[4\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[4] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_TOP_FANOUT_NODE" "pulse_generator:inst\|counter\[7\] 2 " "Info: Node \"pulse_generator:inst\|counter\[7\]\" has 2 fan-out(s)" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { pulse_generator:inst|counter[7] } {  } {  } } } { "c:/altera/quartus51/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/quartus51/bin/RTL_Viewer.qrui"  } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "" "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0}  } {  } 0 0 "Design Assistant information: %1!s!. Found %2!d! node(s) with highest fan-out." 0 0}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 11:04:25 2006 " "Info: Processing ended: Thu Mar 16 11:04:25 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
