// Seed: 260637193
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_0 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output wor id_2
);
  parameter id_4 = 1;
  bit id_5;
  module_0 modCall_1 (id_4);
  localparam id_6 = 1'h0;
  assign id_0 = id_6;
  always
    if (-1) id_5 <= id_4;
    else id_5 = -1'b0;
endmodule
module module_2 (
    input uwire id_0
    , id_2
);
  id_3 :
  assert property (@(posedge -1 or posedge 1) 1)
  else;
  module_0 modCall_1 (id_3);
  parameter id_4 = (-1);
  wire id_5;
endmodule
