#Simulator questa
shared/shared_lib.sim lib=shared_lib

# UserLogic/ult/ult_lib.sim
UserLogic/ult/top_ult_sim.vhd 
# topsim=ult_tb runtime=150us
shared/sim/waves/BA3_ull_ucm_tar_ta.do 

# Waveform 
# UserLogic/ult/sim/ult_tp_sim1.wcfg

#IV
shared/sim/vhdl_input_vect/BA3_20220915_120534/csm_A3_Barrel.csv
shared/sim/vhdl_input_vect/BA3_20220915_120534/slc_A3_Barrel.csv