// Seed: 2869779786
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wire id_4
);
  assign id_1 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire [1 : 1  +  -1] id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
    , id_6,
    output wire id_2,
    output tri0 id_3,
    input  tri  id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4
    , id_6
);
  assign id_6[-1] = -1;
endmodule
