Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Dec 18 11:58:02 2024
| Host         : ubu running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (301)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (708)
5. checking no_input_delay (4)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (301)
--------------------------
 There are 218 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debug_SSD/seg7_clk_gen_2/clkout_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: device_timer/usclk_gen/clkout_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart_debug/tx_module/mytxclk/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (708)
--------------------------------------------------
 There are 708 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.728        0.000                      0                 6014        0.058        0.000                      0                 6014        3.000        0.000                       0                  1899  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
mycpuclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mycpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         0.728        0.000                      0                 5918        0.058        0.000                      0                 5918        8.750        0.000                       0                  1840  
  clk_out2_clk_wiz_0        32.514        0.000                      0                   96        0.158        0.000                      0                   96       19.500        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mycpuclk/inst/clk_in1
  To Clock:  mycpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mycpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mycpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 uart_debug/cpuhalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.947ns  (logic 0.671ns (6.130%)  route 10.276ns (93.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 14.118 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.616     1.618    uart_debug/clk_out1
    SLICE_X54Y65         FDRE                                         r  uart_debug/cpuhalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  uart_debug/cpuhalt_reg/Q
                         net (fo=130, routed)         2.081     4.217    uart_debug/uart_halt
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.153     4.370 r  uart_debug/blk_instmem_i_2/O
                         net (fo=58, routed)          8.195    12.565    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y26         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.856    11.859    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    11.959 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.521    12.480    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.571 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.546    14.118    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    14.117    
                         clock uncertainty           -0.084    14.033    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.739    13.294    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 uart_debug/cpuhalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.875ns  (logic 0.671ns (6.170%)  route 10.204ns (93.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 14.122 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.616     1.618    uart_debug/clk_out1
    SLICE_X54Y65         FDRE                                         r  uart_debug/cpuhalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  uart_debug/cpuhalt_reg/Q
                         net (fo=130, routed)         2.081     4.217    uart_debug/uart_halt
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.153     4.370 r  uart_debug/blk_instmem_i_2/O
                         net (fo=58, routed)          8.124    12.494    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y27         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.856    11.859    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    11.959 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.521    12.480    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.571 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.550    14.122    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    14.121    
                         clock uncertainty           -0.084    14.037    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.739    13.298    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[57]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 3.466ns (38.735%)  route 5.482ns (61.265%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.288     2.290    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.152     2.442 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.920     3.362    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     3.660 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.684     5.344    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.798 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.044     9.842    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_3[7]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.966 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2_n_0
    SLICE_X22Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    10.183 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=3, routed)           1.692    11.875    data_mem/doutb[16]
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.174 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.514    12.688    data_mem/data0[0]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.812 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.570    13.382    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X58Y40         LUT5 (Prop_lut5_I0_O)        0.124    13.506 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.662    14.168    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  rv32ip_cpu/seg_ex_0/wb_reg[57]_i_1/O
                         net (fo=1, routed)           0.000    14.292    rv32ip_cpu/seg_mem_0/wb_reg_reg[57]_0
    SLICE_X55Y41         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.035    12.038    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.122    12.160 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.806    12.966    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.220 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.665    14.885    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X55Y41         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[57]/C  (IS_INVERTED)
                         clock pessimism              0.448    15.333    
                         clock uncertainty           -0.084    15.250    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.034    15.284    rv32ip_cpu/seg_mem_0/wb_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 3.466ns (38.752%)  route 5.478ns (61.248%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.288     2.290    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.152     2.442 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.920     3.362    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     3.660 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.684     5.344    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.798 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.044     9.842    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_3[7]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.966 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2_n_0
    SLICE_X22Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    10.183 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=3, routed)           1.692    11.875    data_mem/doutb[16]
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.174 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.514    12.688    data_mem/data0[0]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.812 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.570    13.382    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X58Y40         LUT5 (Prop_lut5_I0_O)        0.124    13.506 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.658    14.164    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.288 r  rv32ip_cpu/seg_ex_0/wb_reg[55]_i_1/O
                         net (fo=1, routed)           0.000    14.288    rv32ip_cpu/seg_mem_0/wb_reg_reg[55]_0
    SLICE_X55Y41         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.035    12.038    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.122    12.160 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.806    12.966    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.220 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.665    14.885    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X55Y41         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.448    15.333    
                         clock uncertainty           -0.084    15.250    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.032    15.282    rv32ip_cpu/seg_mem_0/wb_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[50]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 3.466ns (38.643%)  route 5.503ns (61.357%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.288     2.290    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.152     2.442 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.920     3.362    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     3.660 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.684     5.344    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.798 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.044     9.842    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_3[7]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.966 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2_n_0
    SLICE_X22Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    10.183 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=3, routed)           1.692    11.875    data_mem/doutb[16]
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.174 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.514    12.688    data_mem/data0[0]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.812 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.570    13.382    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X58Y40         LUT5 (Prop_lut5_I0_O)        0.124    13.506 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.683    14.190    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.314 r  rv32ip_cpu/seg_ex_0/wb_reg[50]_i_1/O
                         net (fo=1, routed)           0.000    14.314    rv32ip_cpu/seg_mem_0/wb_reg_reg[50]_0
    SLICE_X56Y42         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.035    12.038    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.122    12.160 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.806    12.966    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.220 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.666    14.886    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X56Y42         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[50]/C  (IS_INVERTED)
                         clock pessimism              0.448    15.334    
                         clock uncertainty           -0.084    15.251    
    SLICE_X56Y42         FDRE (Setup_fdre_C_D)        0.082    15.333    rv32ip_cpu/seg_mem_0/wb_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[58]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 3.466ns (38.885%)  route 5.447ns (61.115%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.288     2.290    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.152     2.442 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.920     3.362    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     3.660 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.684     5.344    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.798 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.044     9.842    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_3[7]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.966 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2_n_0
    SLICE_X22Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    10.183 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=3, routed)           1.692    11.875    data_mem/doutb[16]
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.174 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.514    12.688    data_mem/data0[0]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.812 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.570    13.382    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X58Y40         LUT5 (Prop_lut5_I0_O)        0.124    13.506 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.627    14.134    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.258 r  rv32ip_cpu/seg_ex_0/wb_reg[58]_i_1/O
                         net (fo=1, routed)           0.000    14.258    rv32ip_cpu/seg_mem_0/wb_reg_reg[58]_0
    SLICE_X57Y41         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.035    12.038    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.122    12.160 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.806    12.966    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.220 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.666    14.886    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X57Y41         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[58]/C  (IS_INVERTED)
                         clock pessimism              0.448    15.334    
                         clock uncertainty           -0.084    15.251    
    SLICE_X57Y41         FDRE (Setup_fdre_C_D)        0.034    15.285    rv32ip_cpu/seg_mem_0/wb_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[53]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 3.466ns (38.903%)  route 5.443ns (61.097%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.288     2.290    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.152     2.442 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.920     3.362    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     3.660 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.684     5.344    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.798 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.044     9.842    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_3[7]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.966 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2_n_0
    SLICE_X22Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    10.183 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=3, routed)           1.692    11.875    data_mem/doutb[16]
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.174 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.514    12.688    data_mem/data0[0]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.812 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.570    13.382    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X58Y40         LUT5 (Prop_lut5_I0_O)        0.124    13.506 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.623    14.130    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.254 r  rv32ip_cpu/seg_ex_0/wb_reg[53]_i_1/O
                         net (fo=1, routed)           0.000    14.254    rv32ip_cpu/seg_mem_0/wb_reg_reg[53]_0
    SLICE_X57Y41         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.035    12.038    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.122    12.160 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.806    12.966    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.220 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.666    14.886    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X57Y41         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[53]/C  (IS_INVERTED)
                         clock pessimism              0.448    15.334    
                         clock uncertainty           -0.084    15.251    
    SLICE_X57Y41         FDRE (Setup_fdre_C_D)        0.032    15.283    rv32ip_cpu/seg_mem_0/wb_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 uart_debug/cpuhalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 0.671ns (6.282%)  route 10.011ns (93.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.616     1.618    uart_debug/clk_out1
    SLICE_X54Y65         FDRE                                         r  uart_debug/cpuhalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  uart_debug/cpuhalt_reg/Q
                         net (fo=130, routed)         2.081     4.217    uart_debug/uart_halt
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.153     4.370 r  uart_debug/blk_instmem_i_2/O
                         net (fo=58, routed)          7.930    12.300    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/wea[0]
    RAMB36_X3Y23         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.856    11.859    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    11.959 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.521    12.480    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.571 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.622    14.194    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    14.193    
                         clock uncertainty           -0.084    14.109    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.739    13.370    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[49]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 3.466ns (39.287%)  route 5.356ns (60.713%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.288     2.290    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.152     2.442 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.920     3.362    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     3.660 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.684     5.344    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.798 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.044     9.842    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_3[7]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.966 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2_n_0
    SLICE_X22Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    10.183 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=3, routed)           1.692    11.875    data_mem/doutb[16]
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.174 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.514    12.688    data_mem/data0[0]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.812 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.570    13.382    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X58Y40         LUT5 (Prop_lut5_I0_O)        0.124    13.506 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.536    14.043    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  rv32ip_cpu/seg_ex_0/wb_reg[49]_i_1/O
                         net (fo=1, routed)           0.000    14.167    rv32ip_cpu/seg_mem_0/wb_reg_reg[49]_0
    SLICE_X55Y40         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.035    12.038    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.122    12.160 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.806    12.966    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.220 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.664    14.884    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X55Y40         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[49]/C  (IS_INVERTED)
                         clock pessimism              0.448    15.332    
                         clock uncertainty           -0.084    15.249    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.032    15.281    rv32ip_cpu/seg_mem_0/wb_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[51]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 3.466ns (39.300%)  route 5.353ns (60.700%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.288     2.290    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.152     2.442 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.920     3.362    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     3.660 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.684     5.344    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.798 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.044     9.842    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_3[7]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.966 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2_n_0
    SLICE_X22Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    10.183 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=3, routed)           1.692    11.875    data_mem/doutb[16]
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.174 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.514    12.688    data_mem/data0[0]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.812 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.570    13.382    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X58Y40         LUT5 (Prop_lut5_I0_O)        0.124    13.506 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.533    14.040    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  rv32ip_cpu/seg_ex_0/wb_reg[51]_i_1/O
                         net (fo=1, routed)           0.000    14.164    rv32ip_cpu/seg_mem_0/wb_reg_reg[51]_0
    SLICE_X55Y40         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.035    12.038    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.122    12.160 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.806    12.966    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.220 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.664    14.884    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X55Y40         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[51]/C  (IS_INVERTED)
                         clock pessimism              0.448    15.332    
                         clock uncertainty           -0.084    15.249    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.034    15.283    rv32ip_cpu/seg_mem_0/wb_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  1.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.868%)  route 0.263ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.263     0.961    uart_debug/tx_buf_reg_0_15_0_5/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.868%)  route 0.263ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.263     0.961    uart_debug/tx_buf_reg_0_15_0_5/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.868%)  route 0.263ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.263     0.961    uart_debug/tx_buf_reg_0_15_0_5/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.868%)  route 0.263ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.263     0.961    uart_debug/tx_buf_reg_0_15_0_5/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.868%)  route 0.263ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.263     0.961    uart_debug/tx_buf_reg_0_15_0_5/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.868%)  route 0.263ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.263     0.961    uart_debug/tx_buf_reg_0_15_0_5/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.868%)  route 0.263ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.263     0.961    uart_debug/tx_buf_reg_0_15_0_5/ADDRD0
    SLICE_X56Y67         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y67         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.868%)  route 0.263ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.263     0.961    uart_debug/tx_buf_reg_0_15_0_5/ADDRD0
    SLICE_X56Y67         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y67         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_if_0/id_reg_reg[33]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.156ns  (logic 0.725ns (62.703%)  route 0.431ns (37.297%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 12.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 11.605 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624    10.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     9.328 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     9.976    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.710    10.712    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    10.757 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.212    10.970    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.996 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.609    11.605    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585    12.190 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.431    12.621    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_1[1]
    SLICE_X8Y102         LUT6 (Prop_lut6_I3_O)        0.045    12.666 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.666    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X8Y102         MUXF7 (Prop_muxf7_I0_O)      0.073    12.739 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.739    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X8Y102         MUXF8 (Prop_muxf8_I0_O)      0.022    12.761 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    12.761    rv32ip_cpu/seg_if_0/inst[1]
    SLICE_X8Y102         FDRE                                         r  rv32ip_cpu/seg_if_0/id_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898    10.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.103    11.105    uart_debug/clk_out1
    SLICE_X51Y87         LUT2 (Prop_lut2_I0_O)        0.055    11.160 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.401    11.562    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107    11.669 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        0.843    12.511    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X8Y102         FDRE                                         r  rv32ip_cpu/seg_if_0/id_reg_reg[33]/C  (IS_INVERTED)
                         clock pessimism              0.003    12.514    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.138    12.652    rv32ip_cpu/seg_if_0/id_reg_reg[33]
  -------------------------------------------------------------------
                         required time                        -12.652    
                         arrival time                          12.761    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 uart_debug/rx_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/rx_buf_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.272%)  route 0.215ns (56.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X54Y68         FDRE                                         r  uart_debug/rx_tail_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  uart_debug/rx_tail_reg[2]/Q
                         net (fo=19, routed)          0.215     0.936    uart_debug/rx_buf_reg_0_15_0_5/ADDRD2
    SLICE_X54Y67         RAMD32                                       r  uart_debug/rx_buf_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.824     0.826    uart_debug/rx_buf_reg_0_15_0_5/WCLK
    SLICE_X54Y67         RAMD32                                       r  uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X54Y67         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.826    uart_debug/rx_buf_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y0      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y1      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y10     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y25     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y11     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y26     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y12     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y18     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y67     uart_debug/tx_buf_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y67     uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y67     uart_debug/tx_buf_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y67     uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y67     uart_debug/tx_buf_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y67     uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y67     uart_debug/tx_buf_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y67     uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y67     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.076ns (15.611%)  route 5.816ns (84.389%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 f  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.450     6.485    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.609 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.016     7.625    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.963     8.712    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.515    41.518    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                         clock pessimism              0.007    41.525    
                         clock uncertainty           -0.095    41.431    
    SLICE_X41Y56         FDCE (Setup_fdce_C_CE)      -0.205    41.226    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.076ns (15.611%)  route 5.816ns (84.389%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 f  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.450     6.485    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.609 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.016     7.625    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.963     8.712    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.515    41.518    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
                         clock pessimism              0.007    41.525    
                         clock uncertainty           -0.095    41.431    
    SLICE_X41Y56         FDCE (Setup_fdce_C_CE)      -0.205    41.226    device_VGA/vga_ctrl_0/ch_y_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.076ns (15.611%)  route 5.816ns (84.389%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 f  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.450     6.485    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.609 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.016     7.625    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.963     8.712    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.515    41.518    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
                         clock pessimism              0.007    41.525    
                         clock uncertainty           -0.095    41.431    
    SLICE_X41Y56         FDCE (Setup_fdce_C_CE)      -0.205    41.226    device_VGA/vga_ctrl_0/ch_y_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.076ns (15.611%)  route 5.816ns (84.389%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 f  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.450     6.485    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.609 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.016     7.625    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.963     8.712    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.515    41.518    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
                         clock pessimism              0.007    41.525    
                         clock uncertainty           -0.095    41.431    
    SLICE_X41Y56         FDCE (Setup_fdce_C_CE)      -0.205    41.226    device_VGA/vga_ctrl_0/ch_y_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.076ns (15.611%)  route 5.816ns (84.389%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 f  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.450     6.485    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.609 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.016     7.625    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.963     8.712    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.515    41.518    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
                         clock pessimism              0.007    41.525    
                         clock uncertainty           -0.095    41.431    
    SLICE_X41Y56         FDCE (Setup_fdce_C_CE)      -0.205    41.226    device_VGA/vga_ctrl_0/ch_y_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             33.158ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.952ns (15.169%)  route 5.324ns (84.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.894     6.929    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1/O
                         net (fo=6, routed)           1.042     8.095    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1_n_0
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.506    41.509    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
                         clock pessimism              0.007    41.516    
                         clock uncertainty           -0.095    41.422    
    SLICE_X50Y59         FDCE (Setup_fdce_C_CE)      -0.169    41.253    device_VGA/vga_ctrl_0/ch_x_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 33.158    

Slack (MET) :             33.158ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.952ns (15.169%)  route 5.324ns (84.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.894     6.929    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1/O
                         net (fo=6, routed)           1.042     8.095    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1_n_0
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.506    41.509    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
                         clock pessimism              0.007    41.516    
                         clock uncertainty           -0.095    41.422    
    SLICE_X50Y59         FDCE (Setup_fdce_C_CE)      -0.169    41.253    device_VGA/vga_ctrl_0/ch_x_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 33.158    

Slack (MET) :             33.158ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.952ns (15.169%)  route 5.324ns (84.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.894     6.929    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1/O
                         net (fo=6, routed)           1.042     8.095    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1_n_0
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.506    41.509    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
                         clock pessimism              0.007    41.516    
                         clock uncertainty           -0.095    41.422    
    SLICE_X50Y59         FDCE (Setup_fdce_C_CE)      -0.169    41.253    device_VGA/vga_ctrl_0/ch_x_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 33.158    

Slack (MET) :             33.158ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.952ns (15.169%)  route 5.324ns (84.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.894     6.929    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1/O
                         net (fo=6, routed)           1.042     8.095    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1_n_0
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.506    41.509    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
                         clock pessimism              0.007    41.516    
                         clock uncertainty           -0.095    41.422    
    SLICE_X50Y59         FDCE (Setup_fdce_C_CE)      -0.169    41.253    device_VGA/vga_ctrl_0/ch_x_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 33.158    

Slack (MET) :             33.158ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.952ns (15.169%)  route 5.324ns (84.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.817     1.819    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDPE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDPE (Prop_fdpe_C_Q)         0.456     2.275 r  device_VGA/vga_ctrl_0/x_cnt_reg[0]/Q
                         net (fo=8, routed)           1.083     3.358    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[0]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.482 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.653     4.135    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.259 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.652     4.911    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.035 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.894     6.929    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1/O
                         net (fo=6, routed)           1.042     8.095    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_1_n_0
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.506    41.509    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
                         clock pessimism              0.007    41.516    
                         clock uncertainty           -0.095    41.422    
    SLICE_X50Y59         FDCE (Setup_fdce_C_CE)      -0.169    41.253    device_VGA/vga_ctrl_0/ch_x_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 33.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.660%)  route 0.077ns (29.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.636     0.638    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y45         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__1/Q
                         net (fo=121, routed)         0.077     0.856    device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__1_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.045     0.901 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.901    device_VGA/vga_ctrl_0/dot_y_addr[3]_rep__0_i_1_n_0
    SLICE_X33Y45         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.910     0.912    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X33Y45         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0/C
                         clock pessimism             -0.260     0.651    
    SLICE_X33Y45         FDCE (Hold_fdce_C_D)         0.092     0.743    device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.636     0.638    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y45         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/Q
                         net (fo=121, routed)         0.098     0.877    device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0_0
    SLICE_X33Y45         LUT3 (Prop_lut3_I2_O)        0.048     0.925 r  device_VGA/vga_ctrl_0/dot_y_addr[1]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     0.925    device_VGA/vga_ctrl_0/dot_y_addr[1]_rep__2_i_1_n_0
    SLICE_X33Y45         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.910     0.912    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X33Y45         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__2/C
                         clock pessimism             -0.260     0.651    
    SLICE_X33Y45         FDCE (Hold_fdce_C_D)         0.105     0.756    device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/x_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.638     0.640    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.141     0.781 r  device_VGA/vga_ctrl_0/x_cnt_reg[1]/Q
                         net (fo=7, routed)           0.109     0.890    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[1]
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.048     0.938 r  device_VGA/vga_ctrl_0/x_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.938    device_VGA/vga_ctrl_0/x_cnt[3]
    SLICE_X19Y44         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.914     0.916    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X19Y44         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                         clock pessimism             -0.262     0.653    
    SLICE_X19Y44         FDCE (Hold_fdce_C_D)         0.105     0.758    device_VGA/vga_ctrl_0/x_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/x_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.638     0.640    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X19Y44         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDCE (Prop_fdce_C_Q)         0.141     0.781 r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           0.120     0.901    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.045     0.946 r  device_VGA/vga_ctrl_0/x_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.946    device_VGA/vga_ctrl_0/x_cnt[4]
    SLICE_X18Y44         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.914     0.916    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X18Y44         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[4]/C
                         clock pessimism             -0.262     0.653    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.092     0.745    device_VGA/vga_ctrl_0/x_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.635     0.637    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y40         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164     0.801 r  device_VGA/vga_ctrl_0/y_cnt_reg[8]/Q
                         net (fo=4, routed)           0.137     0.939    device_VGA/vga_ctrl_0/y_cnt_reg[8]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.984 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.984    device_VGA/vga_ctrl_0/p_0_in__0[9]
    SLICE_X30Y40         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.909     0.911    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y40         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[9]/C
                         clock pessimism             -0.273     0.637    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.121     0.758    device_VGA/vga_ctrl_0/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.638     0.640    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X19Y43         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDCE (Prop_fdce_C_Q)         0.128     0.768 r  device_VGA/vga_ctrl_0/x_cnt_reg[6]/Q
                         net (fo=7, routed)           0.099     0.867    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[6]
    SLICE_X19Y43         LUT6 (Prop_lut6_I4_O)        0.099     0.966 r  device_VGA/vga_ctrl_0/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.966    device_VGA/vga_ctrl_0/x_cnt[8]
    SLICE_X19Y43         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.914     0.916    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X19Y43         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[8]/C
                         clock pessimism             -0.275     0.640    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.092     0.732    device_VGA/vga_ctrl_0/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.032%)  route 0.146ns (43.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.566     0.568    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/Q
                         net (fo=9, routed)           0.146     0.855    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.900 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.900    device_VGA/vga_ctrl_0/p_0_in__1[4]
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.838     0.840    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y56         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
                         clock pessimism             -0.272     0.568    
    SLICE_X41Y56         FDCE (Hold_fdce_C_D)         0.092     0.660    device_VGA/vga_ctrl_0/ch_y_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.757%)  route 0.159ns (43.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.562     0.564    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/Q
                         net (fo=7, routed)           0.159     0.887    device_VGA/vga_ctrl_0/ch_x_addr_reg[5]_0[1]
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.932 r  device_VGA/vga_ctrl_0/ch_x_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.932    device_VGA/vga_ctrl_0/p_0_in[4]
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.832     0.834    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X50Y59         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X50Y59         FDCE (Hold_fdce_C_D)         0.121     0.685    device_VGA/vga_ctrl_0/ch_x_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.377%)  route 0.169ns (47.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.635     0.637    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y40         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.141     0.778 r  device_VGA/vga_ctrl_0/y_cnt_reg[4]/Q
                         net (fo=6, routed)           0.169     0.947    device_VGA/vga_ctrl_0/y_cnt_reg[4]
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.992 r  device_VGA/vga_ctrl_0/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.992    device_VGA/vga_ctrl_0/p_0_in__0[5]
    SLICE_X31Y40         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.909     0.911    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X31Y40         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[5]/C
                         clock pessimism             -0.257     0.653    
    SLICE_X31Y40         FDCE (Hold_fdce_C_D)         0.091     0.744    device_VGA/vga_ctrl_0/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.979%)  route 0.179ns (49.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.636     0.638    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y45         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/Q
                         net (fo=121, routed)         0.179     0.958    device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.003 r  device_VGA/vga_ctrl_0/dot_y_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.003    device_VGA/vga_ctrl_0/dot_y_addr[1]_i_1_n_0
    SLICE_X33Y44         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.910     0.912    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X33Y44         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]/C
                         clock pessimism             -0.257     0.654    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.091     0.745    device_VGA/vga_ctrl_0/dot_y_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    mycpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y56     device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mycpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBOUT



