#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jun 13 18:01:15 2024
# Process ID: 81207
# Current directory: /tmp/robert/ds/syn
# Command line: vivado -mode batch -source /homes/robert/Developer/ds/vhdl/lab04/lb.syn.tcl -notrace
# Log file: /tmp/robert/ds/syn/vivado.log
# Journal file: /tmp/robert/ds/syn/vivado.jou
# Running On: megantic.eurecom.fr, OS: Linux, CPU Frequency: 800.012 MHz, CPU Physical cores: 6, Host memory: 33586 MB
#-----------------------------------------------------------
source /homes/robert/Developer/ds/vhdl/lab04/lb.syn.tcl -notrace
get_board_parts: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1312.309 ; gain = 81.891 ; free physical = 25945 ; free virtual = 38243
*********************************************
Summary of build parameters
*********************************************
Board: digilentinc.com:zybo:part0:1.0
Part: xc7z010clg400-1
Root directory: /homes/robert/Developer/ds/vhdl
Design name: lb
Frequency: 125 MHz
Delay: 50000 Âµs
*********************************************
WARNING: [IP_Flow 19-5655] Packaging a component with a VHDL-2008 top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Coretcl 2-1500] The part has been set to 'xc7z010clg400-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/robert/ds/syn/lb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2023.2/data/ip'.
Wrote  : </tmp/robert/ds/syn/.srcs/sources_1/bd/lb_top/lb_top.bd> 
Wrote  : </tmp/robert/ds/syn/.srcs/sources_1/bd/lb_top/lb_top.bd> 
INFO: [BD 41-1662] The design 'lb_top.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/synth/lb_top.v
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/sim/lb_top.v
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/hdl/lb_top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lb .
Exporting to file /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/hw_handoff/lb_top.hwh
Generated Hardware Definition File /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/synth/lb_top.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.711 ; gain = 203.562 ; free physical = 25619 ; free virtual = 37986
Command: synth_design -top lb_top
Starting synth_design
Using part: xc7z010clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81339
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2180.141 ; gain = 396.582 ; free physical = 24774 ; free virtual = 37173
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lb_top' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/synth/lb_top.v:13]
INFO: [Synth 8-638] synthesizing module 'lb_top_lb_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ip/lb_top_lb_0/synth/lb_top_lb_0.vhd:67]
	Parameter f_mhz bound to: 125 - type: integer 
	Parameter delay_us bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'lb' declared at '/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/lb.vhd:5' bound to instance 'U0' of component 'lb' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ip/lb_top_lb_0/synth/lb_top_lb_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'lb' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/lb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'sr' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/sr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sr' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/sr.vhd:18]
INFO: [Synth 8-638] synthesizing module 'timer' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/timer.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/timer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/sr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/sr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'lb' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/lb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'lb_top_lb_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ip/lb_top_lb_0/synth/lb_top_lb_0.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'lb_top' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/synth/lb_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2257.109 ; gain = 473.551 ; free physical = 24672 ; free virtual = 37075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.922 ; gain = 491.363 ; free physical = 24669 ; free virtual = 37071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.922 ; gain = 491.363 ; free physical = 24669 ; free virtual = 37071
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.922 ; gain = 0.000 ; free physical = 24669 ; free virtual = 37071
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.652 ; gain = 0.000 ; free physical = 24647 ; free virtual = 37063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.688 ; gain = 0.000 ; free physical = 24647 ; free virtual = 37063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24645 ; free virtual = 37061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24645 ; free virtual = 37061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for lb. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24645 ; free virtual = 37061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24643 ; free virtual = 37061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24627 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     1|
|6     |LUT4   |     8|
|7     |LUT5   |     1|
|8     |LUT6   |     7|
|9     |FDRE   |    29|
|10    |IBUF   |     2|
|11    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2365.688 ; gain = 491.363 ; free physical = 24620 ; free virtual = 37050
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.688 ; gain = 582.129 ; free physical = 24620 ; free virtual = 37050
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.688 ; gain = 0.000 ; free physical = 24618 ; free virtual = 37050
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.688 ; gain = 0.000 ; free physical = 24903 ; free virtual = 37337
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 93741781
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2365.688 ; gain = 739.977 ; free physical = 24903 ; free virtual = 37337
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2028.623; main = 1750.078; forked = 436.987
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3342.473; main = 2365.656; forked = 992.824
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'clock' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'clock' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2477.707 ; gain = 0.000 ; free physical = 24901 ; free virtual = 37337

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2547.512 ; gain = 69.805 ; free physical = 24806 ; free virtual = 37255

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986
Phase 1 Initialization | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986
Retarget | Checksum: 1a26c6c3b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a26c6c3b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986
Constant propagation | Checksum: 1a26c6c3b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1be8fb21a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2794.449 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986
Sweep | Checksum: 1be8fb21a
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1be8fb21a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2826.465 ; gain = 32.016 ; free physical = 24536 ; free virtual = 36986
BUFG optimization | Checksum: 1be8fb21a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1be8fb21a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2826.465 ; gain = 32.016 ; free physical = 24536 ; free virtual = 36986
Shift Register Optimization | Checksum: 1be8fb21a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 12f4b101e

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2826.465 ; gain = 32.016 ; free physical = 24536 ; free virtual = 36986
Post Processing Netlist | Checksum: 12f4b101e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1790fec8d

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2826.465 ; gain = 32.016 ; free physical = 24536 ; free virtual = 36986

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.465 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1790fec8d

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2826.465 ; gain = 32.016 ; free physical = 24536 ; free virtual = 36986
Phase 9 Finalization | Checksum: 1790fec8d

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2826.465 ; gain = 32.016 ; free physical = 24536 ; free virtual = 36986
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1790fec8d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2826.465 ; gain = 32.016 ; free physical = 24536 ; free virtual = 36986
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.465 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1790fec8d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.465 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1790fec8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.465 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.465 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986
Ending Netlist Obfuscation Task | Checksum: 1790fec8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.465 ; gain = 0.000 ; free physical = 24536 ; free virtual = 36986
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2826.465 ; gain = 348.758 ; free physical = 24536 ; free virtual = 36986
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24535 ; free virtual = 36986
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1273a7457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24535 ; free virtual = 36986
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24535 ; free virtual = 36986

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a7c8d6f5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24532 ; free virtual = 36985

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2626692b7

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24531 ; free virtual = 36987

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2626692b7

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24531 ; free virtual = 36987
Phase 1 Placer Initialization | Checksum: 2626692b7

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24531 ; free virtual = 36986

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2370b7124

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24531 ; free virtual = 36986

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2569899b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24530 ; free virtual = 36986

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2569899b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24530 ; free virtual = 36986

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22480a05c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24527 ; free virtual = 36984

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24526 ; free virtual = 36985

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 238baa556

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24526 ; free virtual = 36984
Phase 2.4 Global Placement Core | Checksum: 256636fe6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36984
Phase 2 Global Placement | Checksum: 256636fe6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36984

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21829cccd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36984

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ad946d7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36984

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 212b33da3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36984

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1be05212f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36984

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19ca2b503

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 203f85502

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a83e3676

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985
Phase 3 Detail Placement | Checksum: 1a83e3676

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 270f837ee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.916 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22dc6becf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22dc6becf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985
Phase 4.1.1.1 BUFG Insertion | Checksum: 270f837ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.916. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2770de07c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985
Phase 4.1 Post Commit Optimization | Checksum: 2770de07c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2770de07c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2770de07c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985
Phase 4.3 Placer Reporting | Checksum: 2770de07c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2671fd9af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985
Ending Placer Task | Checksum: 1cc033fcc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.473 ; gain = 0.000 ; free physical = 24525 ; free virtual = 36985
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e1d6a1b6 ConstDB: 0 ShapeSum: ea2c9e16 RouteDB: 0
Post Restoration Checksum: NetGraph: b1dcccad | NumContArr: 8b14b3d1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c24375b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36982

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c24375b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36982

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c24375b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36982
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27512fc41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.014  | TNS=0.000  | WHS=-0.118 | THS=-0.917 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 47
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 283f5c131

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36982

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 283f5c131

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36982

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 28933a625

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983
Phase 3 Initial Routing | Checksum: 28933a625

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.663  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1895008c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983
Phase 4 Rip-up And Reroute | Checksum: 1895008c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1895008c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1895008c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983
Phase 5 Delay and Skew Optimization | Checksum: 1895008c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 195964232

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.663  | TNS=0.000  | WHS=0.144  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 195964232

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983
Phase 6 Post Hold Fix | Checksum: 195964232

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0361768 %
  Global Horizontal Routing Utilization  = 0.011489 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 195964232

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 195964232

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25efa3469

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.663  | TNS=0.000  | WHS=0.144  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25efa3469

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1fe854f0e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983
Ending Routing Task | Checksum: 1fe854f0e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.477 ; gain = 0.000 ; free physical = 24521 ; free virtual = 36983

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2843.477 ; gain = 1.004 ; free physical = 24521 ; free virtual = 36983
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force lb
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lb.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.070 ; gain = 195.594 ; free physical = 24265 ; free virtual = 36734

*********************************************
[VIVADO]: done
*********************************************
Summary of build parameters
*********************************************
Board: digilentinc.com:zybo:part0:1.0
Part: xc7z010clg400-1
Root directory: /homes/robert/Developer/ds/vhdl
Design name: lb
Frequency: 125 MHz
Delay: 50000 Âµs
*********************************************
  bitstream in lb.bit
  flat resource utilization report in lb.utilization.rpt
  hierarchical resource utilization report in lb.utilization.hierarchical.rpt
  timing report in lb.timing.rpt
*********************************************
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 18:03:05 2024...
