{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1457558349104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1457558349104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 16:19:08 2016 " "Processing started: Wed Mar 09 16:19:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1457558349104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1457558349104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1457558349104 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1457558353153 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1457558353207 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1457558353207 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1457558353207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1457558353207 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1457558353315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1457558353315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1457558353315 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1457558353315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1457558353411 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 146 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 146 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 7032 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " WideOr76~0 " "Node  \"WideOr76~0\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4459 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " state\[4\] " "Node  \"state\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 342 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 534 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " Decoder5~1 " "Node  \"Decoder5~1\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3945 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " state\[0\]~DUPLICATE " "Node  \"state\[0\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 342 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 9107 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC~1 " "Node  \"PC~1\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4426 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC~0 " "Node  \"PC~0\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4425 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " WideOr80~0 " "Node  \"WideOr80~0\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3012 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " MAR\[3\] " "Node  \"MAR\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 576 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4148 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " thebus\[3\]~220 " "Node  \"thebus\[3\]~220\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4902 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " DrPC~0 " "Node  \"DrPC~0\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3032 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 9158 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\] " "Node  \"PC\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC~2 " "Node  \"PC~2\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4467 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " Selector47~3 " "Node  \"Selector47~3\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 2984 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_ffk1:auto_generated\|decode_5la:decode2\|eq_node\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_ffk1:auto_generated\|decode_5la:decode2\|eq_node\[0\]\"" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 2792 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " thebus\[19\]~83 " "Node  \"thebus\[19\]~83\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3679 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " Selector42~3 " "Node  \"Selector42~3\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3010 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_ffk1:auto_generated\|decode_5la:decode2\|eq_node\[1\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_ffk1:auto_generated\|decode_5la:decode2\|eq_node\[1\]\"" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 2791 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " thebus\[15\]~73 " "Node  \"thebus\[15\]~73\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3553 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " MAR\[4\] " "Node  \"MAR\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 577 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " thebus\[4\]~49 " "Node  \"thebus\[4\]~49\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3384 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " MAR\[9\] " "Node  \"MAR\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 582 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " thebus\[9\]~62 " "Node  \"thebus\[9\]~62\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3484 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " Selector46~2 " "Node  \"Selector46~2\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4907 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358416 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1457558358416 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1457558358416 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 7032 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " Selector42~3 " "Node  \"Selector42~3\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3010 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " Selector43~4 " "Node  \"Selector43~4\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3006 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " Selector44~2 " "Node  \"Selector44~2\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 2976 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " Selector45~2 " "Node  \"Selector45~2\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4911 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " Selector47~3 " "Node  \"Selector47~3\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 2984 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " Selector46~2 " "Node  \"Selector46~2\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4907 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[9\]~62 " "Node  \"thebus\[9\]~62\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3484 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[13\]~77 " "Node  \"thebus\[13\]~77\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3615 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[8\]~68 " "Node  \"thebus\[8\]~68\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3519 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[10\]~56 " "Node  \"thebus\[10\]~56\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3449 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[11\]~52 " "Node  \"thebus\[11\]~52\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3416 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[12\]~79 " "Node  \"thebus\[12\]~79\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3646 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[14\]~75 " "Node  \"thebus\[14\]~75\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3584 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[7\]~32 " "Node  \"thebus\[7\]~32\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3280 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[4\]~49 " "Node  \"thebus\[4\]~49\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3384 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[6\]~38 " "Node  \"thebus\[6\]~38\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3315 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[2\]~12 " "Node  \"thebus\[2\]~12\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3103 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[5\]~43 " "Node  \"thebus\[5\]~43\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3349 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[3\]~220 " "Node  \"thebus\[3\]~220\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4902 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 4148 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[15\]~73 " "Node  \"thebus\[15\]~73\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3553 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[17\]~91 " "Node  \"thebus\[17\]~91\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3745 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[22\]~103 " "Node  \"thebus\[22\]~103\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3844 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[19\]~83 " "Node  \"thebus\[19\]~83\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3679 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[16\]~95 " "Node  \"thebus\[16\]~95\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3778 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[21\]~107 " "Node  \"thebus\[21\]~107\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3877 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_NODES_INFO" " thebus\[20\]~111 " "Node  \"thebus\[20\]~111\"" {  } { { "Project.v" "" { Text "C:/Users/Yuna/Downloads/Project2_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuna/Downloads/Project2_restored/" { { 0 { 0 ""} 0 3910 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1457558358423 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1457558358423 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1457558358423 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "196 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 196 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1457558358426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1457558358649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 16:19:18 2016 " "Processing ended: Wed Mar 09 16:19:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1457558358649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1457558358649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1457558358649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1457558358649 ""}
