$date
	Sat Oct 22 21:21:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#369314
b10100 &
b10100 %
1$
b10100 !
1"
#369315
0"
#369318
b1010 &
b1010 %
#369322
b101 &
b101 %
#369326
b10000 &
b10000 %
#369330
b1000 &
b1000 %
#369334
b100 &
b100 %
#369338
b10 &
b10 %
#369342
b1 &
1#
b1 %
#369346
b0 &
b0 %
0#
0$
#1370405
b10000 !
1"
#1370406
b10000 &
b10000 %
1$
#1370407
0"
#1370410
b1000 &
b1000 %
#1370414
b100 &
b100 %
#1370418
b10 &
b10 %
#1370422
b1 &
1#
b1 %
#1370426
b0 &
b0 %
0#
0$
#2421835
b10101 !
1"
#2421838
b10101 &
b10101 %
1$
#2421839
0"
#2421842
b1000000 &
b1000000 %
#2421846
b100000 &
b100000 %
#2421850
b10000 &
b10000 %
#2421854
b1000 &
b1000 %
#2421858
b100 &
b100 %
#2421862
b10 &
b10 %
#2421866
b1 &
b1 %
1#
#2421870
b0 &
0#
b0 %
0$
#4500012
