
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/cpu.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/logical_unit.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/logical_unit.v' to AST representation.
Generating RTLIL representation for module `\logical_unit'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/shift_right.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/shift_right.v' to AST representation.
Generating RTLIL representation for module `\shift_right'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/ALU_LL.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/ALU_LL.v' to AST representation.
Generating RTLIL representation for module `\ALU_LL'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/instr_dec.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/instr_dec.v' to AST representation.
Generating RTLIL representation for module `\instr_dec'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/Datapath.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/Datapath.v' to AST representation.
Generating RTLIL representation for module `\Datapath'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/shifter.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/shifter.v' to AST representation.
Generating RTLIL representation for module `\shifter'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/control_unit.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control_unit'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/FunctionUnit.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/FunctionUnit.v' to AST representation.
Generating RTLIL representation for module `\FunctionUnit'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/mux_2to1.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/mux_2to1.v' to AST representation.
Generating RTLIL representation for module `\mux_2to1'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/instr_mem.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/instr_mem.v' to AST representation.
Generating RTLIL representation for module `\instr_mem'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/pc_updater.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/pc_updater.v' to AST representation.
Generating RTLIL representation for module `\pc_updater'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/immed_gen.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/immed_gen.v' to AST representation.
Generating RTLIL representation for module `\immed_gen'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/pipeline_reg.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/pipeline_reg.v' to AST representation.
Generating RTLIL representation for module `\pipeline_reg'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/Memblock.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/Memblock.v' to AST representation.
Generating RTLIL representation for module `\Memblock'.
Warning: Replacing memory \mem with list of registers. See /openlane/designs/RV32_pipelined/src/Memblock.v:26, /openlane/designs/RV32_pipelined/src/Memblock.v:18
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/data_mem.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/regfile.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/regfile.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Warning: Replacing memory \mem with list of registers. See /openlane/designs/RV32_pipelined/src/regfile.v:34, /openlane/designs/RV32_pipelined/src/regfile.v:24
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/full_adder_LL_nodelay.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/full_adder_LL_nodelay.v' to AST representation.
Generating RTLIL representation for module `\full_adder_LL_nodelay'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/src/ripple_carry_adder_subtractor.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/src/ripple_carry_adder_subtractor.v' to AST representation.
Generating RTLIL representation for module `\ripple_carry_adder_subtractor'.
Successfully finished Verilog frontend.

20. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/hierarchy.dot'.
Dumping module cpu to page 1.

21. Executing HIERARCHY pass (managing design hierarchy).

21.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \data_mem
Used module:     \instr_mem
Used module:     \Datapath
Used module:         \pipeline_reg
Used module:         \regfile
Used module:         \FunctionUnit
Used module:             \shifter
Used module:                 \shift_right
Used module:                     \mux_2to1
Used module:             \ALU_LL
Used module:                 \logical_unit
Used module:                 \ripple_carry_adder_subtractor
Used module:                     \full_adder_LL_nodelay
Used module:     \control_unit
Used module:         \pc_updater
Used module:         \instr_dec
Used module:         \immed_gen
Parameter \DEPTH = 128

21.2. Executing AST frontend in derive mode using pre-parsed AST for module `\data_mem'.
Parameter \DEPTH = 128
Generating RTLIL representation for module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Parameter \DMEM_DEPTH = 128

21.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Datapath'.
Parameter \DMEM_DEPTH = 128
Generating RTLIL representation for module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Parameter \WIDTH = 32

21.4. Executing AST frontend in derive mode using pre-parsed AST for module `\pipeline_reg'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \N = 32

21.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder_subtractor'.
Parameter \N = 32
Generating RTLIL representation for module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Parameter \data_length = 32

21.6. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_right'.
Parameter \data_length = 32
Generating RTLIL representation for module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.

21.7. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     \instr_mem
Used module:     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         \pipeline_reg
Used module:         \regfile
Used module:         \FunctionUnit
Used module:             \shifter
Used module:                 $paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:             \ALU_LL
Used module:                 \logical_unit
Used module:                 $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:                     \full_adder_LL_nodelay
Used module:     \control_unit
Used module:         $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:         \instr_dec
Used module:         \immed_gen
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.

21.8. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     \instr_mem
Used module:     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \regfile
Used module:         \FunctionUnit
Used module:             \shifter
Used module:                 $paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:             \ALU_LL
Used module:                 \logical_unit
Used module:                 $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:                     \full_adder_LL_nodelay
Used module:     \control_unit
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:         \instr_dec
Used module:         \immed_gen

21.9. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     \instr_mem
Used module:     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \regfile
Used module:         \FunctionUnit
Used module:             \shifter
Used module:                 $paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:             \ALU_LL
Used module:                 \logical_unit
Used module:                 $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:                     \full_adder_LL_nodelay
Used module:     \control_unit
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:         \instr_dec
Used module:         \immed_gen
Removing unused module `\data_mem'.
Removing unused module `\Memblock'.
Removing unused module `\pipeline_reg'.
Removing unused module `\Datapath'.
Removing unused module `\shift_right'.
Removed 5 unused modules.

22. Executing TRIBUF pass.

23. Executing HIERARCHY pass (managing design hierarchy).

23.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     \instr_mem
Used module:     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \regfile
Used module:         \FunctionUnit
Used module:             \shifter
Used module:                 $paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:             \ALU_LL
Used module:                 \logical_unit
Used module:                 $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:                     \full_adder_LL_nodelay
Used module:     \control_unit
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:         \instr_dec
Used module:         \immed_gen

23.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     \instr_mem
Used module:     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \regfile
Used module:         \FunctionUnit
Used module:             \shifter
Used module:                 $paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:             \ALU_LL
Used module:                 \logical_unit
Used module:                 $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:                     \full_adder_LL_nodelay
Used module:     \control_unit
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:         \instr_dec
Used module:         \immed_gen
Removed 0 unused modules.

24. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1078 in module regfile.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1078 in module regfile.
Removed 1 dead cases from process $proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1075 in module regfile.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1075 in module regfile.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063 in module regfile.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/pipeline_reg.v:16$1630 in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/immed_gen.v:11$570 in module immed_gen.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:43$506 in module pc_updater.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/mux_2to1.v:4$116 in module mux_2to1.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:26$111 in module FunctionUnit.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108 in module shifter.
Marked 21 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580 in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/instr_dec.v:15$54 in module instr_dec.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/ALU_LL.v:30$28 in module ALU_LL.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256 in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Removed 1 dead cases from process $proc$/openlane/designs/RV32_pipelined/src/logical_unit.v:18$5 in module logical_unit.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/RV32_pipelined/src/logical_unit.v:18$5 in module logical_unit.
Removed a total of 3 dead cases.

26. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 443 assignments to connections.

27. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1081'.
  Set init value: \mem[0] = 0
  Set init value: \mem[1] = 0
  Set init value: \mem[2] = 0
  Set init value: \mem[3] = 0
  Set init value: \mem[4] = 0
  Set init value: \mem[5] = 0
  Set init value: \mem[6] = 0
  Set init value: \mem[7] = 0
  Set init value: \mem[8] = 0
  Set init value: \mem[9] = 0
  Set init value: \mem[10] = 0
  Set init value: \mem[11] = 0
  Set init value: \mem[12] = 0
  Set init value: \mem[13] = 0
  Set init value: \mem[14] = 0
  Set init value: \mem[15] = 0
  Set init value: \mem[16] = 0
  Set init value: \mem[17] = 0
  Set init value: \mem[18] = 0
  Set init value: \mem[19] = 0
  Set init value: \mem[20] = 0
  Set init value: \mem[21] = 0
  Set init value: \mem[22] = 0
  Set init value: \mem[23] = 0
  Set init value: \mem[24] = 0
  Set init value: \mem[25] = 0
  Set init value: \mem[26] = 0
  Set init value: \mem[27] = 0
  Set init value: \mem[28] = 0
  Set init value: \mem[29] = 0
  Set init value: \mem[30] = 0
  Set init value: \mem[31] = 0
Found init rule in `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/pipeline_reg.v:0$1632'.
  Set init value: \Q = 0
Found init rule in `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:0$569'.
  Set init value: \A = 0
  Set init value: \B = 0
  Set init value: \pc_output = 0
Found init rule in `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:0$1629'.
  Set init value: \datamem_we0 = 1'0
  Set init value: \datamem_rd_addr0 = 7'0000000
  Set init value: \datamem_wr_addr0 = 7'0000000
  Set init value: \datamem_wr_din0 = 0
  Set init value: \datamem_wr_strb = 3'000
  Set init value: \funit_A = 0
  Set init value: \funit_B = 0
  Set init value: \funit_FS = 4'0000
  Set init value: \datamem_out = 0
  Set init value: \regfile_we0 = 1'0
  Set init value: \regfile_rd_addr0 = 5'00000
  Set init value: \regfile_rd_addr1 = 5'00000
  Set init value: \regfile_wr_addr0 = 5'00000

28. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
Found async reset \rst in `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/pipeline_reg.v:16$1630'.

29. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~39 debug messages>

30. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1081'.
Creating decoders for process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1078'.
     1/1: $1$mem2reg_rd$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:48$1062_DATA[31:0]$1080
Creating decoders for process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1075'.
     1/1: $1$mem2reg_rd$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:47$1061_DATA[31:0]$1077
Creating decoders for process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
     1/37: $2$mem2reg_wr$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:39$1060_ADDR[4:0]$1073
     2/37: $2$mem2reg_wr$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:39$1060_DATA[31:0]$1074
     3/37: $1$mem2reg_wr$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:39$1060_DATA[31:0]$1070
     4/37: $1$mem2reg_wr$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:39$1060_ADDR[4:0]$1069
     5/37: $1$fordecl_block$1058.i[31:0]$1068
     6/37: $0\mem[31][31:0]
     7/37: $0\mem[30][31:0]
     8/37: $0\mem[29][31:0]
     9/37: $0\mem[28][31:0]
    10/37: $0\mem[27][31:0]
    11/37: $0\mem[26][31:0]
    12/37: $0\mem[25][31:0]
    13/37: $0\mem[24][31:0]
    14/37: $0\mem[23][31:0]
    15/37: $0\mem[22][31:0]
    16/37: $0\mem[21][31:0]
    17/37: $0\mem[20][31:0]
    18/37: $0\mem[19][31:0]
    19/37: $0\mem[18][31:0]
    20/37: $0\mem[17][31:0]
    21/37: $0\mem[16][31:0]
    22/37: $0\mem[15][31:0]
    23/37: $0\mem[14][31:0]
    24/37: $0\mem[13][31:0]
    25/37: $0\mem[12][31:0]
    26/37: $0\mem[11][31:0]
    27/37: $0\mem[10][31:0]
    28/37: $0\mem[9][31:0]
    29/37: $0\mem[8][31:0]
    30/37: $0\mem[7][31:0]
    31/37: $0\mem[6][31:0]
    32/37: $0\mem[5][31:0]
    33/37: $0\mem[4][31:0]
    34/37: $0\mem[3][31:0]
    35/37: $0\mem[2][31:0]
    36/37: $0\mem[1][31:0]
    37/37: $0\mem[0][31:0]
Creating decoders for process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1678'.
Creating decoders for process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1670'.
Creating decoders for process `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/pipeline_reg.v:0$1632'.
Creating decoders for process `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/pipeline_reg.v:16$1630'.
     1/1: $0\Q[31:0]
Creating decoders for process `\immed_gen.$proc$/openlane/designs/RV32_pipelined/src/immed_gen.v:11$570'.
     1/1: $1\imm[31:0]
Creating decoders for process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:0$569'.
Creating decoders for process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568'.
Creating decoders for process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:43$506'.
     1/2: $0\B[31:0]
     2/2: $0\A[31:0]
Creating decoders for process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
Creating decoders for process `\mux_2to1.$proc$/openlane/designs/RV32_pipelined/src/mux_2to1.v:4$116'.
     1/1: $1\o_mux[0:0]
Creating decoders for process `\FunctionUnit.$proc$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:26$111'.
     1/1: $1\S[31:0]
Creating decoders for process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108'.
     1/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [31]
     2/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_idx[31:0]
     3/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [29]
     4/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [30]
     5/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [31]
     6/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [0]
     7/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [1]
     8/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [2]
     9/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [3]
    10/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [4]
    11/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [5]
    12/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [6]
    13/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [7]
    14/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [8]
    15/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [9]
    16/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [10]
    17/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [11]
    18/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [12]
    19/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [13]
    20/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [14]
    21/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [15]
    22/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [16]
    23/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [17]
    24/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [18]
    25/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [19]
    26/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [20]
    27/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [21]
    28/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [22]
    29/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [23]
    30/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [24]
    31/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [25]
    32/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [26]
    33/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [27]
    34/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [28]
    35/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_inp[31:0]
    36/71: $1\reg_B[31:0]
    37/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_idx[31:0]
    38/71: $1\H[31:0]
    39/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [29]
    40/71: $1\sv2v_autoblock_2._sv2v_strm_4B9FA_out[31:0] [30]
    41/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [0]
    42/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [1]
    43/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [2]
    44/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [3]
    45/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [4]
    46/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [5]
    47/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [6]
    48/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [7]
    49/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [8]
    50/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [9]
    51/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [10]
    52/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [11]
    53/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [12]
    54/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [13]
    55/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [14]
    56/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [15]
    57/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [16]
    58/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [17]
    59/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [18]
    60/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [19]
    61/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [20]
    62/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [21]
    63/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [22]
    64/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [23]
    65/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [24]
    66/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [25]
    67/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [26]
    68/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [27]
    69/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_out[31:0] [28]
    70/71: $1\sv2v_autoblock_1._sv2v_strm_26DCB_inp[31:0]
    71/71: $1\reg_IR[0:0]
Creating decoders for process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:0$1629'.
Creating decoders for process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
     1/21: $1\regfile_we0[0:0]
     2/21: $1\regfile_wr_din0[31:0]
     3/21: $9\datamem_out[31:0]
     4/21: $8\datamem_out[31:0]
     5/21: $7\datamem_out[31:0]
     6/21: $6\datamem_out[31:0]
     7/21: $5\datamem_out[31:0]
     8/21: $4\datamem_out[31:0]
     9/21: $3\datamem_out[31:0]
    10/21: $2\datamem_out[31:0]
    11/21: $1\datamem_out[31:0]
    12/21: $1\datamem_wr_strb[2:0]
    13/21: $1\datamem_we0[0:0]
    14/21: $1\funit_FS[3:0]
    15/21: $1\datamem_wr_din0[31:0]
    16/21: $3\funit_B[31:0]
    17/21: $2\funit_B[31:0]
    18/21: $1\funit_B[31:0]
    19/21: $3\funit_A[31:0]
    20/21: $2\funit_A[31:0]
    21/21: $1\funit_A[31:0]
Creating decoders for process `\instr_dec.$proc$/openlane/designs/RV32_pipelined/src/instr_dec.v:15$54'.
     1/3: $3\cword[3:0]
     2/3: $2\cword[3:0]
     3/3: $1\cword[3:0]
Creating decoders for process `\ALU_LL.$proc$/openlane/designs/RV32_pipelined/src/ALU_LL.v:30$28'.
     1/1: $1\G[31:0]
Creating decoders for process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
Creating decoders for process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
     1/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1302
     2/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_DATA[31:0]$1301
     3/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_ADDR[6:0]$1300
     4/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1320
     5/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_DATA[31:0]$1319
     6/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_ADDR[6:0]$1318
     7/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1317
     8/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_DATA[31:0]$1316
     9/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_ADDR[6:0]$1315
    10/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1314
    11/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_DATA[31:0]$1313
    12/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_ADDR[6:0]$1312
    13/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1311
    14/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_DATA[31:0]$1310
    15/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_ADDR[6:0]$1309
    16/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1308
    17/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_DATA[31:0]$1307
    18/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_ADDR[6:0]$1306
    19/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1305
    20/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_DATA[31:0]$1304
    21/42: $2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_ADDR[6:0]$1303
    22/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1299
    23/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_DATA[31:0]$1298
    24/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_ADDR[6:0]$1297
    25/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1296
    26/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_DATA[31:0]$1295
    27/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_ADDR[6:0]$1294
    28/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1293
    29/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_DATA[31:0]$1292
    30/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_ADDR[6:0]$1291
    31/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1290
    32/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_DATA[31:0]$1289
    33/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_ADDR[6:0]$1288
    34/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1287
    35/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_DATA[31:0]$1286
    36/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_ADDR[6:0]$1285
    37/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1284
    38/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_DATA[31:0]$1283
    39/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_ADDR[6:0]$1282
    40/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1281
    41/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_DATA[31:0]$1280
    42/42: $1$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_ADDR[6:0]$1279
Creating decoders for process `\logical_unit.$proc$/openlane/designs/RV32_pipelined/src/logical_unit.v:18$5'.
     1/1: $1\G[31:0]

31. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\regfile.$fordecl_block$1056.i' from process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1081'.
No latch inferred for signal `\regfile.$mem2reg_rd$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:48$1062_DATA' from process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1078'.
No latch inferred for signal `\regfile.$mem2reg_rd$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:47$1061_DATA' from process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1075'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_AC36D$func$/openlane/designs/RV32_pipelined/src/shift_right.v:63$1667.$result' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1678'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_AC36D$func$/openlane/designs/RV32_pipelined/src/shift_right.v:63$1669.$result' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1678'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_AC36D$func$/openlane/designs/RV32_pipelined/src/shift_right.v:63$1669.inp' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1678'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_AC36D$func$/openlane/designs/RV32_pipelined/src/shift_right.v:63$1669._sv2v_strm_55E18_inp' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1678'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_AC36D$func$/openlane/designs/RV32_pipelined/src/shift_right.v:63$1669._sv2v_strm_55E18_out' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1678'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_AC36D$func$/openlane/designs/RV32_pipelined/src/shift_right.v:63$1669._sv2v_strm_55E18_idx' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1678'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_10D6C$func$/openlane/designs/RV32_pipelined/src/shift_right.v:50$1666.$result' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1670'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_10D6C$func$/openlane/designs/RV32_pipelined/src/shift_right.v:50$1668.$result' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1670'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_10D6C$func$/openlane/designs/RV32_pipelined/src/shift_right.v:50$1668.inp' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1670'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_10D6C$func$/openlane/designs/RV32_pipelined/src/shift_right.v:50$1668._sv2v_strm_55E18_inp' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1670'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_10D6C$func$/openlane/designs/RV32_pipelined/src/shift_right.v:50$1668._sv2v_strm_55E18_out' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1670'.
No latch inferred for signal `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.\_sv2v_strm_10D6C$func$/openlane/designs/RV32_pipelined/src/shift_right.v:50$1668._sv2v_strm_55E18_idx' from process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1670'.
No latch inferred for signal `\immed_gen.\imm' from process `\immed_gen.$proc$/openlane/designs/RV32_pipelined/src/immed_gen.v:11$570'.
No latch inferred for signal `\pc_updater.\pc_output' from process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568'.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [0]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [1]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [2]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [3]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [4]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [5]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [6]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [7]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [8]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [9]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [10]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [11]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [12]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [13]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [14]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [15]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [16]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [17]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [18]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [19]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [20]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [21]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [22]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [23]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [24]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [25]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [26]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [27]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [28]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [29]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [30]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
Removing init bit 1'0 for non-memory siginal `\pc_updater.\pc_output [31]` in process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568`.
No latch inferred for signal `\instr_mem.$fordecl_block$117.i' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$119_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$120_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$121_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$122_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$123_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$124_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$125_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$126_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$127_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$128_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$129_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$130_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$131_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$132_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$133_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$134_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$135_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$136_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$137_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$138_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$139_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$140_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$141_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$142_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$143_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$144_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$145_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$146_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$147_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$148_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$149_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$150_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$151_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$152_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$153_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$154_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$155_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$156_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$157_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$158_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$159_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$160_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$161_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$162_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$163_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$164_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$165_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$166_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$167_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$168_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$169_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$170_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$171_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$172_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$173_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$174_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$175_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$176_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$177_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$178_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$179_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$180_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$181_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$182_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$183_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$184_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$185_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$186_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$187_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$188_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$189_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$190_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$191_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$192_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$193_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$194_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$195_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$196_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$197_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$198_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$199_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$200_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$201_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$202_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$203_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$204_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$205_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$206_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$207_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$208_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$209_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$210_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$211_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$212_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$213_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$214_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$215_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$216_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$217_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$218_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$219_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$220_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$221_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$222_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$223_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$224_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$225_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$226_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$227_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$228_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$229_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$230_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$231_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$232_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$233_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$234_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$235_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$236_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$237_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$238_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$239_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$240_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$241_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$242_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$243_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$244_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$245_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\instr_mem.$memwr$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$246_EN' from process `\instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
No latch inferred for signal `\mux_2to1.\o_mux' from process `\mux_2to1.$proc$/openlane/designs/RV32_pipelined/src/mux_2to1.v:4$116'.
No latch inferred for signal `\FunctionUnit.\S' from process `\FunctionUnit.$proc$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:26$111'.
No latch inferred for signal `\shifter.\H' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108'.
Latch inferred for signal `\shifter.\reg_IR' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3239
Latch inferred for signal `\shifter.\reg_B' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3262
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_inp' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3273
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [0]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3284
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [1]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3295
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [2]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3306
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [3]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3317
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [4]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3328
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [5]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3339
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [6]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3350
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [7]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3361
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [8]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3372
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [9]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3383
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [10]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3394
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [11]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3405
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [12]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3416
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [13]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3427
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [14]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3438
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [15]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3449
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [16]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3460
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [17]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3471
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [18]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3482
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [19]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3493
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [20]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3504
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [21]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3515
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [22]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3526
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [23]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3537
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [24]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3548
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [25]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3559
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [26]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3570
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [27]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3581
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [28]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3592
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [29]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3603
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [30]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3614
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_out [31]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3625
Latch inferred for signal `\shifter.\sv2v_autoblock_1._sv2v_strm_26DCB_idx' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3636
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_inp' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3647
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [0]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3658
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [1]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3669
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [2]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3680
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [3]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3691
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [4]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3702
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [5]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3713
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [6]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3724
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [7]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3735
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [8]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3746
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [9]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3757
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [10]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3768
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [11]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3779
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [12]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3790
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [13]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3801
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [14]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3812
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [15]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3823
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [16]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3834
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [17]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3845
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [18]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3856
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [19]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3867
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [20]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3878
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [21]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3889
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [22]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3900
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [23]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3911
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [24]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3922
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [25]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3933
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [26]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3944
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [27]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3955
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [28]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3966
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [29]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3977
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [30]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3988
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_out [31]' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$3999
Latch inferred for signal `\shifter.\sv2v_autoblock_2._sv2v_strm_4B9FA_idx' from process `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108': $auto$proc_dlatch.cc:427:proc_dlatch$4010
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_we0' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_we0` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_rd_addr0' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_rd_addr0 [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_rd_addr0 [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_rd_addr0 [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_rd_addr0 [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_rd_addr0 [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_rd_addr0 [5]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_rd_addr0 [6]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [5]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [6]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [5]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [6]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [7]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [8]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [9]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [10]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [11]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [12]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [13]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [14]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [15]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [16]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [17]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [18]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [19]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [20]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [21]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [22]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [23]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [24]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [25]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [26]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [27]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [28]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [29]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [30]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [31]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_strb' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_strb [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_strb [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_strb [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [5]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [6]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [7]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [8]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [9]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [10]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [11]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [12]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [13]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [14]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [15]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [16]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [17]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [18]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [19]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [20]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [21]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [22]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [23]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [24]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [25]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [26]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [27]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [28]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [29]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [30]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A [31]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [5]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [6]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [7]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [8]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [9]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [10]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [11]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [12]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [13]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [14]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [15]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [16]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [17]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [18]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [19]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [20]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [21]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [22]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [23]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [24]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [25]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [26]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [27]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [28]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [29]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [30]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B [31]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [5]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [6]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [7]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [8]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [9]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [10]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [11]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [12]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [13]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [14]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [15]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [16]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [17]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [18]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [19]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [20]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [21]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [22]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [23]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [24]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [25]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [26]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [27]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [28]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [29]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [30]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_out [31]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_we0' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_we0` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr0' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr0 [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr0 [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr0 [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr0 [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr0 [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr1' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr1 [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr1 [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr1 [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr1 [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_rd_addr1 [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_addr0' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_addr0 [0]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_addr0 [1]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_addr0 [2]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_addr0 [3]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
Removing init bit 1'0 for non-memory siginal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_addr0 [4]` in process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580`.
No latch inferred for signal `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0' from process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
No latch inferred for signal `\instr_dec.\cword' from process `\instr_dec.$proc$/openlane/designs/RV32_pipelined/src/instr_dec.v:15$54'.
No latch inferred for signal `\ALU_LL.\G' from process `\ALU_LL.$proc$/openlane/designs/RV32_pipelined/src/ALU_LL.v:30$28'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$fordecl_block$595.i' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1121_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1122_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1123_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1124_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1125_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1126_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1127_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1128_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1129_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1130_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1131_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1132_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1133_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1134_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1135_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1136_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1137_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1138_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1139_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1140_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1141_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1142_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1143_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1144_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1145_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1146_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1147_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1148_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1149_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1150_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1151_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1152_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1153_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1154_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1155_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1156_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1157_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1158_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1159_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1160_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1161_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1162_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1163_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1164_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1165_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1166_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1167_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1168_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1169_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1170_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1171_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1172_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1173_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1174_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1175_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1176_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1177_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1178_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1179_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1180_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1181_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1182_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1183_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1184_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1185_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1186_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1187_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1188_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1189_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1190_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1191_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1192_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1193_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1194_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1195_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1196_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1197_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1198_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1199_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1200_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1201_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1202_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1203_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1204_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1205_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1206_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1207_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1208_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1209_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1210_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1211_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1212_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1213_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1214_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1215_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1216_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1217_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1218_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1219_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1220_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1221_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1222_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1223_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1224_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1225_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1226_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1227_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1228_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1229_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1230_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1231_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1232_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1233_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1234_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1235_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1236_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1237_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1238_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1239_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1240_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1241_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1242_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1243_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1244_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1245_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1246_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1247_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1248_EN' from process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
No latch inferred for signal `\logical_unit.\G' from process `\logical_unit.$proc$/openlane/designs/RV32_pipelined/src/logical_unit.v:18$5'.

32. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regfile.\mem[0]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $dff cell `$procdff$4013' with negative edge clock.
Creating register for signal `\regfile.$fordecl_block$1058.i' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4014' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[1]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4015' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[2]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4016' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[3]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4017' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[4]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4018' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[5]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4019' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[6]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4020' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[7]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4021' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[8]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4022' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[9]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4023' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[10]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4024' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[11]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4025' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[12]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4026' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[13]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4027' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[14]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4028' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[15]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4029' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[16]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4030' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[17]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4031' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[18]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4032' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[19]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4033' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[20]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4034' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[21]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4035' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[22]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4036' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[23]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4037' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[24]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4038' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[25]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4039' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[26]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4040' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[27]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4041' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[28]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4042' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[29]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4043' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[30]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4044' with negative edge clock and negative level reset.
Creating register for signal `\regfile.\mem[31]' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4045' with negative edge clock and negative level reset.
Creating register for signal `\regfile.$mem2reg_wr$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:39$1060_ADDR' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4046' with negative edge clock and negative level reset.
Creating register for signal `\regfile.$mem2reg_wr$\mem$/openlane/designs/RV32_pipelined/src/regfile.v:39$1060_DATA' using process `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
  created $adff cell `$procdff$4047' with negative edge clock and negative level reset.
Creating register for signal `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q' using process `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/pipeline_reg.v:16$1630'.
  created $adff cell `$procdff$4048' with positive edge clock and negative level reset.
Creating register for signal `\pc_updater.\A' using process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:43$506'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `\pc_updater.\B' using process `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:43$506'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_ADDR' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_DATA' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_ADDR' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_DATA' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_ADDR' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_DATA' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_ADDR' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_DATA' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_ADDR' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_DATA' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_ADDR' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_DATA' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_ADDR' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_DATA' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN' using process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
  created $dff cell `$procdff$4071' with positive edge clock.

33. Executing PROC_MEMWR pass (convert process memory writes to cells).

34. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1081'.
Found and cleaned up 1 empty switch in `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1078'.
Removing empty process `regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1078'.
Found and cleaned up 1 empty switch in `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1075'.
Removing empty process `regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:0$1075'.
Found and cleaned up 2 empty switches in `\regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
Removing empty process `regfile.$proc$/openlane/designs/RV32_pipelined/src/regfile.v:31$1063'.
Removing empty process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1678'.
Removing empty process `$paramod\shift_right\data_length=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/shift_right.v:0$1670'.
Removing empty process `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/pipeline_reg.v:0$1632'.
Removing empty process `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/RV32_pipelined/src/pipeline_reg.v:16$1630'.
Found and cleaned up 1 empty switch in `\immed_gen.$proc$/openlane/designs/RV32_pipelined/src/immed_gen.v:11$570'.
Removing empty process `immed_gen.$proc$/openlane/designs/RV32_pipelined/src/immed_gen.v:11$570'.
Removing empty process `pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:0$569'.
Removing empty process `pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:77$568'.
Found and cleaned up 3 empty switches in `\pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:43$506'.
Removing empty process `pc_updater.$proc$/openlane/designs/RV32_pipelined/src/pc_updater.v:43$506'.
Removing empty process `instr_mem.$proc$/openlane/designs/RV32_pipelined/src/instr_mem.v:0$376'.
Found and cleaned up 1 empty switch in `\mux_2to1.$proc$/openlane/designs/RV32_pipelined/src/mux_2to1.v:4$116'.
Removing empty process `mux_2to1.$proc$/openlane/designs/RV32_pipelined/src/mux_2to1.v:4$116'.
Found and cleaned up 1 empty switch in `\FunctionUnit.$proc$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:26$111'.
Removing empty process `FunctionUnit.$proc$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:26$111'.
Found and cleaned up 1 empty switch in `\shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108'.
Removing empty process `shifter.$proc$/openlane/designs/RV32_pipelined/src/shifter.v:23$108'.
Removing empty process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:0$1629'.
Found and cleaned up 21 empty switches in `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Removing empty process `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/Datapath.v:114$1580'.
Found and cleaned up 3 empty switches in `\instr_dec.$proc$/openlane/designs/RV32_pipelined/src/instr_dec.v:15$54'.
Removing empty process `instr_dec.$proc$/openlane/designs/RV32_pipelined/src/instr_dec.v:15$54'.
Found and cleaned up 1 empty switch in `\ALU_LL.$proc$/openlane/designs/RV32_pipelined/src/ALU_LL.v:30$28'.
Removing empty process `ALU_LL.$proc$/openlane/designs/RV32_pipelined/src/ALU_LL.v:30$28'.
Removing empty process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:0$1450'.
Found and cleaned up 2 empty switches in `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
Removing empty process `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$proc$/openlane/designs/RV32_pipelined/src/data_mem.v:41$1256'.
Found and cleaned up 1 empty switch in `\logical_unit.$proc$/openlane/designs/RV32_pipelined/src/logical_unit.v:18$5'.
Removing empty process `logical_unit.$proc$/openlane/designs/RV32_pipelined/src/logical_unit.v:18$5'.
Cleaned up 39 empty switches.

35. Executing OPT_EXPR pass (perform const folding).
Optimizing module ripple_carry_adder_subtractor.
Optimizing module full_adder_LL_nodelay.
Optimizing module regfile.
<suppressed ~3 debug messages>
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
<suppressed ~2 debug messages>
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module immed_gen.
<suppressed ~1 debug messages>
Optimizing module pc_updater.
<suppressed ~14 debug messages>
Optimizing module instr_mem.
Optimizing module mux_2to1.
Optimizing module FunctionUnit.
<suppressed ~1 debug messages>
Optimizing module control_unit.
Optimizing module shifter.
<suppressed ~425 debug messages>
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
<suppressed ~19 debug messages>
Optimizing module instr_dec.
<suppressed ~2 debug messages>
Optimizing module ALU_LL.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
<suppressed ~3 debug messages>
Optimizing module logical_unit.
<suppressed ~1 debug messages>
Optimizing module cpu.

36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ripple_carry_adder_subtractor.
Optimizing module full_adder_LL_nodelay.
Optimizing module regfile.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module immed_gen.
Optimizing module pc_updater.
Optimizing module instr_mem.
Optimizing module mux_2to1.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module shifter.
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module instr_dec.
Optimizing module ALU_LL.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module logical_unit.
Optimizing module cpu.

37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \cpu..
Removed 236 unused cells and 1508 unused wires.
<suppressed ~260 debug messages>

38. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000...
Checking module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000...
Checking module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000...
Checking module $paramod\shift_right\data_length=s32'00000000000000000000000000100000...
Checking module ALU_LL...
Checking module FunctionUnit...
Checking module control_unit...
Checking module cpu...
Checking module full_adder_LL_nodelay...
Checking module immed_gen...
Checking module instr_dec...
Checking module instr_mem...
Checking module logical_unit...
Checking module mux_2to1...
Checking module pc_updater...
Checking module regfile...
Checking module ripple_carry_adder_subtractor...
Checking module shifter...
Found and reported 0 problems.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
<suppressed ~120 debug messages>
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
<suppressed ~42 debug messages>
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
<suppressed ~60 debug messages>
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
<suppressed ~33 debug messages>
Removed a total of 89 cells.

39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2807.
    dead port 1/2 on $mux $procmux$2810.
    dead port 2/2 on $mux $procmux$2812.
    dead port 1/2 on $mux $procmux$2819.
    dead port 2/2 on $mux $procmux$2821.
    dead port 2/2 on $mux $procmux$2827.
    dead port 1/2 on $mux $procmux$2835.
    dead port 1/2 on $mux $procmux$2838.
    dead port 2/2 on $mux $procmux$2840.
    dead port 1/2 on $mux $procmux$2848.
    dead port 2/2 on $mux $procmux$2850.
    dead port 2/2 on $mux $procmux$2857.
    dead port 2/2 on $mux $procmux$2865.
    dead port 2/2 on $mux $procmux$2874.
    dead port 1/2 on $mux $procmux$2903.
    dead port 1/2 on $mux $procmux$2906.
    dead port 1/2 on $mux $procmux$2912.
    dead port 1/2 on $mux $procmux$2922.
    dead port 1/2 on $mux $procmux$2925.
    dead port 1/2 on $mux $procmux$2931.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2970.
    dead port 2/2 on $mux $procmux$2982.
    dead port 2/2 on $mux $procmux$2994.
    dead port 2/2 on $mux $procmux$3000.
    dead port 2/2 on $mux $procmux$3006.
    dead port 2/2 on $mux $procmux$3012.
    dead port 2/2 on $mux $procmux$3019.
    dead port 2/2 on $mux $procmux$3026.
    dead port 2/2 on $mux $procmux$3033.
    dead port 2/2 on $mux $procmux$3041.
    dead port 2/2 on $mux $procmux$3049.
    dead port 2/2 on $mux $procmux$3057.
    dead port 2/2 on $mux $procmux$3066.
    dead port 2/2 on $mux $procmux$3075.
    dead port 2/2 on $mux $procmux$3084.
    dead port 2/2 on $mux $procmux$3094.
    dead port 2/2 on $mux $procmux$3104.
    dead port 2/2 on $mux $procmux$3114.
    dead port 2/2 on $mux $procmux$3125.
    dead port 2/2 on $mux $procmux$3136.
    dead port 2/2 on $mux $procmux$3147.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2944.
    dead port 2/2 on $mux $procmux$2952.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 43 multiplexer ports.
<suppressed ~74 debug messages>

39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
    Consolidated identical input bits for $mux cell $procmux$2968:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2968_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2968_Y [0]
      New connections: $procmux$2968_Y [31:1] = { $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] $procmux$2968_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2998:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$procmux$2998_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2998_Y [24]
      New connections: { $procmux$2998_Y [31:25] $procmux$2998_Y [23:0] } = { $procmux$2998_Y [24] $procmux$2998_Y [24] $procmux$2998_Y [24] $procmux$2998_Y [24] $procmux$2998_Y [24] $procmux$2998_Y [24] $procmux$2998_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3017:
      Old ports: A=0, B=16711680, Y=$procmux$3017_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3017_Y [16]
      New connections: { $procmux$3017_Y [31:17] $procmux$3017_Y [15:0] } = { 8'00000000 $procmux$3017_Y [16] $procmux$3017_Y [16] $procmux$3017_Y [16] $procmux$3017_Y [16] $procmux$3017_Y [16] $procmux$3017_Y [16] $procmux$3017_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3039:
      Old ports: A=0, B=65280, Y=$procmux$3039_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3039_Y [8]
      New connections: { $procmux$3039_Y [31:9] $procmux$3039_Y [7:0] } = { 16'0000000000000000 $procmux$3039_Y [8] $procmux$3039_Y [8] $procmux$3039_Y [8] $procmux$3039_Y [8] $procmux$3039_Y [8] $procmux$3039_Y [8] $procmux$3039_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3064:
      Old ports: A=0, B=255, Y=$procmux$3064_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3064_Y [0]
      New connections: $procmux$3064_Y [31:1] = { 24'000000000000000000000000 $procmux$3064_Y [0] $procmux$3064_Y [0] $procmux$3064_Y [0] $procmux$3064_Y [0] $procmux$3064_Y [0] $procmux$3064_Y [0] $procmux$3064_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3092:
      Old ports: A=0, B=32'11111111111111110000000000000000, Y=$procmux$3092_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3092_Y [16]
      New connections: { $procmux$3092_Y [31:17] $procmux$3092_Y [15:0] } = { $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] $procmux$3092_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3123:
      Old ports: A=0, B=65535, Y=$procmux$3123_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3123_Y [0]
      New connections: $procmux$3123_Y [31:1] = { 16'0000000000000000 $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] $procmux$3123_Y [0] }
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
    Consolidated identical input bits for $mux cell $procmux$3150:
      Old ports: A=0, B=$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1320, Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277
      New ports: A=1'0, B=$procmux$2998_Y [24], Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [24]
      New connections: { $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [31:25] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [23:0] } = { $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [24] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [24] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [24] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [24] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [24] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [24] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:51$1255_EN[31:0]$1277 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3159:
      Old ports: A=0, B=$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1317, Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274
      New ports: A=1'0, B=$procmux$3017_Y [16], Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [16]
      New connections: { $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [31:17] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [15:0] } = { 8'00000000 $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3168:
      Old ports: A=0, B=$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1314, Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271
      New ports: A=1'0, B=$procmux$3039_Y [8], Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [8]
      New connections: { $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [31:9] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [7:0] } = { 16'0000000000000000 $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [8] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [8] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [8] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [8] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [8] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [8] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3177:
      Old ports: A=0, B=$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1311, Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268
      New ports: A=1'0, B=$procmux$3064_Y [0], Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [0]
      New connections: $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268 [0] }
    Consolidated identical input bits for $mux cell $procmux$3186:
      Old ports: A=0, B=$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1308, Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265
      New ports: A=1'0, B=$procmux$3092_Y [16], Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16]
      New connections: { $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [31:17] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [15:0] } = { $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:47$1251_EN[31:0]$1265 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3195:
      Old ports: A=0, B=$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1305, Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262
      New ports: A=1'0, B=$procmux$3123_Y [0], Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0]
      New connections: $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [31:1] = { 16'0000000000000000 $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262 [0] }
    Consolidated identical input bits for $mux cell $procmux$3204:
      Old ports: A=0, B=$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1302, Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259
      New ports: A=1'0, B=$procmux$2968_Y [0], Y=$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0]
      New connections: $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [31:1] = { $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] $0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:44$1249_EN[31:0]$1259 [0] }
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
    New ctrl vector for $pmux cell $procmux$2615: $auto$opt_reduce.cc:134:opt_pmux$4080
    New ctrl vector for $pmux cell $procmux$2625: { $procmux$2618_CMP $auto$opt_reduce.cc:134:opt_pmux$4082 }
    New ctrl vector for $pmux cell $procmux$2790: $procmux$2616_CMP
  Optimizing cells in module \shifter.
Performed a total of 17 changes.

39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

39.6. Executing OPT_DFF pass (perform DFF optimizations).

39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 0 unused cells and 124 unused wires.
<suppressed ~6 debug messages>

39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

39.9. Rerunning OPT passes. (Maybe there is more to do..)

39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 0 changes.

39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

39.13. Executing OPT_DFF pass (perform DFF optimizations).

39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..

39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

39.16. Finished OPT passes. (There is nothing left to do.)

40. Executing FSM pass (extract and optimize FSM).

40.1. Executing FSM_DETECT pass (finding FSMs in design).

40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..

40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

41.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

41.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 0 changes.

41.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

41.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4050 ($dff) from module pc_updater (D = \imm, Q = \B, rval = 4).
Adding EN signal on $procdff$4045 ($adff) from module regfile (D = \wr_din0, Q = \mem[31]).
Adding EN signal on $procdff$4044 ($adff) from module regfile (D = \wr_din0, Q = \mem[30]).
Adding EN signal on $procdff$4043 ($adff) from module regfile (D = \wr_din0, Q = \mem[29]).
Adding EN signal on $procdff$4042 ($adff) from module regfile (D = \wr_din0, Q = \mem[28]).
Adding EN signal on $procdff$4041 ($adff) from module regfile (D = \wr_din0, Q = \mem[27]).
Adding EN signal on $procdff$4040 ($adff) from module regfile (D = \wr_din0, Q = \mem[26]).
Adding EN signal on $procdff$4039 ($adff) from module regfile (D = \wr_din0, Q = \mem[25]).
Adding EN signal on $procdff$4038 ($adff) from module regfile (D = \wr_din0, Q = \mem[24]).
Adding EN signal on $procdff$4037 ($adff) from module regfile (D = \wr_din0, Q = \mem[23]).
Adding EN signal on $procdff$4036 ($adff) from module regfile (D = \wr_din0, Q = \mem[22]).
Adding EN signal on $procdff$4035 ($adff) from module regfile (D = \wr_din0, Q = \mem[21]).
Adding EN signal on $procdff$4034 ($adff) from module regfile (D = \wr_din0, Q = \mem[20]).
Adding EN signal on $procdff$4033 ($adff) from module regfile (D = \wr_din0, Q = \mem[19]).
Adding EN signal on $procdff$4032 ($adff) from module regfile (D = \wr_din0, Q = \mem[18]).
Adding EN signal on $procdff$4031 ($adff) from module regfile (D = \wr_din0, Q = \mem[17]).
Adding EN signal on $procdff$4030 ($adff) from module regfile (D = \wr_din0, Q = \mem[16]).
Adding EN signal on $procdff$4029 ($adff) from module regfile (D = \wr_din0, Q = \mem[15]).
Adding EN signal on $procdff$4028 ($adff) from module regfile (D = \wr_din0, Q = \mem[14]).
Adding EN signal on $procdff$4027 ($adff) from module regfile (D = \wr_din0, Q = \mem[13]).
Adding EN signal on $procdff$4026 ($adff) from module regfile (D = \wr_din0, Q = \mem[12]).
Adding EN signal on $procdff$4025 ($adff) from module regfile (D = \wr_din0, Q = \mem[11]).
Adding EN signal on $procdff$4024 ($adff) from module regfile (D = \wr_din0, Q = \mem[10]).
Adding EN signal on $procdff$4023 ($adff) from module regfile (D = \wr_din0, Q = \mem[9]).
Adding EN signal on $procdff$4022 ($adff) from module regfile (D = \wr_din0, Q = \mem[8]).
Adding EN signal on $procdff$4021 ($adff) from module regfile (D = \wr_din0, Q = \mem[7]).
Adding EN signal on $procdff$4020 ($adff) from module regfile (D = \wr_din0, Q = \mem[6]).
Adding EN signal on $procdff$4019 ($adff) from module regfile (D = \wr_din0, Q = \mem[5]).
Adding EN signal on $procdff$4018 ($adff) from module regfile (D = \wr_din0, Q = \mem[4]).
Adding EN signal on $procdff$4017 ($adff) from module regfile (D = \wr_din0, Q = \mem[3]).
Adding EN signal on $procdff$4016 ($adff) from module regfile (D = \wr_din0, Q = \mem[2]).
Adding EN signal on $procdff$4015 ($adff) from module regfile (D = \wr_din0, Q = \mem[1]).
Adding EN signal on $procdff$4013 ($dff) from module regfile (D = \wr_din0, Q = \mem[0]).

41.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 66 unused cells and 66 unused wires.
<suppressed ~68 debug messages>

41.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

41.9. Rerunning OPT passes. (Maybe there is more to do..)

41.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

41.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 0 changes.

41.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

41.13. Executing OPT_DFF pass (perform DFF optimizations).

41.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..

41.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

41.16. Finished OPT passes. (There is nothing left to do.)

42. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$ne$/openlane/designs/RV32_pipelined/src/Datapath.v:117$1581 ($ne).
Removed top 2 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$ne$/openlane/designs/RV32_pipelined/src/Datapath.v:117$1582 ($ne).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$ne$/openlane/designs/RV32_pipelined/src/Datapath.v:123$1588 ($ne).
Removed top 2 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$ne$/openlane/designs/RV32_pipelined/src/Datapath.v:123$1589 ($ne).
Removed top 2 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$eq$/openlane/designs/RV32_pipelined/src/Datapath.v:189$1620 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$eq$/openlane/designs/RV32_pipelined/src/Datapath.v:227$1624 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2796_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2796_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2799_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2801_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2801_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2801_CMP2 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2801_CMP3 ($eq).
Removed top 24 bits (of 32) from mux cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2832 ($mux).
Removed top 24 bits (of 32) from mux cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2845 ($mux).
Removed top 24 bits (of 32) from mux cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2855 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2866_CMP0 ($eq).
Removed top 16 bits (of 32) from mux cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2872 ($mux).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2891_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2892_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2893_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2899_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2900_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2900_CMP2 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$procmux$2900_CMP3 ($eq).
Removed top 16 bits (of 32) from wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$2\datamem_out[31:0].
Removed top 24 bits (of 32) from wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$4\datamem_out[31:0].
Removed top 24 bits (of 32) from wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$5\datamem_out[31:0].
Removed top 24 bits (of 32) from wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.$6\datamem_out[31:0].
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1322 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1323 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1324 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1325 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1326 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1327 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1328 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1329 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1330 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1331 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1332 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1333 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1334 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1335 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1336 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1337 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1338 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1339 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1340 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1341 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1342 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1343 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1344 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1345 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1346 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1347 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1348 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1349 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1350 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1351 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1352 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1353 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1354 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1355 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1356 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1357 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1358 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1359 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1360 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1361 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1362 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1363 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1364 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1365 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1366 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1367 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1368 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1369 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1370 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1371 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1372 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1373 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1374 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1375 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1376 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1377 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1378 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1379 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1380 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1381 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1382 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1383 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1384 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1385 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1386 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1387 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1388 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1389 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1390 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1391 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1392 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1393 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1394 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1395 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1396 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1397 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1398 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1399 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1400 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1401 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1402 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1403 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1404 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1405 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1406 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1407 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1408 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1409 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1410 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1411 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1412 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1413 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1414 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1415 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1416 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1417 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1418 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1419 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1420 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1421 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1422 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1423 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1424 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1425 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1426 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1427 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1428 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1429 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1430 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1431 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1432 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1433 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1434 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1435 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1436 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1437 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1438 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1439 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1440 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1441 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1442 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1443 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1444 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1445 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1446 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1447 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1448 (mem).
Removed top 25 address bits (of 32) from memory init port $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$meminit$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:32$1449 (mem).
Removed top 1 bits (of 3) from port B of cell $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$procmux$3093_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$procmux$3124_CMP0 ($eq).
Removed top 16 bits (of 32) from wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1262.
Removed top 24 bits (of 32) from wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1268.
Removed top 16 bits (of 32) from wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1271.
Removed top 8 bits (of 32) from wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$0$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1274.
Removed top 16 bits (of 32) from wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:45$1250_EN[31:0]$1305.
Removed top 24 bits (of 32) from wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:48$1252_EN[31:0]$1311.
Removed top 16 bits (of 32) from wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:49$1253_EN[31:0]$1314.
Removed top 8 bits (of 32) from wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.$2$memwr$\mem$/openlane/designs/RV32_pipelined/src/data_mem.v:50$1254_EN[31:0]$1317.
Removed top 31 bits (of 32) from mux cell FunctionUnit.$ternary$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:34$113 ($mux).
Removed top 31 bits (of 32) from mux cell FunctionUnit.$ternary$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:36$115 ($mux).
Removed top 3 bits (of 4) from port B of cell FunctionUnit.$procmux$2438_CMP1 ($eq).
Removed top 2 bits (of 4) from port B of cell FunctionUnit.$procmux$2437_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell FunctionUnit.$procmux$2436_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell FunctionUnit.$procmux$2435_CMP0 ($eq).
Removed top 31 bits (of 32) from wire FunctionUnit.$ternary$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:34$113_Y.
Removed top 31 bits (of 32) from wire FunctionUnit.$ternary$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:36$115_Y.
Removed top 1 bits (of 4) from port B of cell immed_gen.$procmux$2420_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell immed_gen.$procmux$2420_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell immed_gen.$procmux$2418_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell immed_gen.$procmux$2417_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell immed_gen.$procmux$2416_CMP2 ($eq).
Removed top 3 bits (of 4) from port B of cell immed_gen.$procmux$2416_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell instr_dec.$procmux$2939_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell instr_dec.$procmux$2938 ($pmux).
Removed top 1 bits (of 3) from port B of cell instr_dec.$procmux$2940_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell instr_dec.$procmux$2950_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell instr_dec.$procmux$2951_CMP0 ($eq).
Removed top 1 bits (of 4) from wire instr_dec.$3\cword[3:0].
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$248 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$249 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$250 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$251 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$252 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$253 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$254 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$255 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$256 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$257 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$258 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$259 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$260 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$261 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$262 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$263 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$264 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$265 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$266 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$267 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$268 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$269 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$270 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$271 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$272 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$273 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$274 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$275 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$276 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$277 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$278 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$279 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$280 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$281 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$282 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$283 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$284 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$285 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$286 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$287 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$288 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$289 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$290 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$291 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$292 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$293 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$294 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$295 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$296 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$297 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$298 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$299 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$300 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$301 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$302 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$303 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$304 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$305 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$306 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$307 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$308 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$309 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$310 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$311 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$312 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$313 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$314 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$315 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$316 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$317 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$318 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$319 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$320 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$321 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$322 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$323 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$324 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$325 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$326 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$327 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$328 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$329 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$330 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$331 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$332 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$333 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$334 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$335 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$336 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$337 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$338 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$339 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$340 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$341 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$342 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$343 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$344 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$345 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$346 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$347 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$348 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$349 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$350 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$351 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$352 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$353 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$354 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$355 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$356 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$357 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$358 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$359 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$360 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$361 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$362 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$363 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$364 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$365 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$366 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$367 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$368 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$369 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$370 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$371 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$372 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$373 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$374 (mem).
Removed top 25 address bits (of 32) from memory init port instr_mem.$meminit$\mem$/openlane/designs/RV32_pipelined/src/instr_mem.v:18$375 (mem).
Removed top 1 bits (of 2) from port B of cell logical_unit.$procmux$3215_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell pc_updater.$eq$/openlane/designs/RV32_pipelined/src/pc_updater.v:44$507 ($eq).
Removed top 1 bits (of 4) from port B of cell pc_updater.$eq$/openlane/designs/RV32_pipelined/src/pc_updater.v:48$508 ($eq).
Removed top 2 bits (of 3) from port B of cell pc_updater.$eq$/openlane/designs/RV32_pipelined/src/pc_updater.v:49$513 ($eq).
Removed top 1 bits (of 4) from port B of cell pc_updater.$eq$/openlane/designs/RV32_pipelined/src/pc_updater.v:62$538 ($eq).
Removed top 3 bits (of 5) from port B of cell regfile.$procmux$1749_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell regfile.$procmux$1750_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell regfile.$procmux$1748_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$1747_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$1746_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$1745_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$1744_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1743_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1742_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1741_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell regfile.$procmux$1717_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1740_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell regfile.$procmux$1716_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1739_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell regfile.$procmux$1715_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1738_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$1714_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1737_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$1713_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1736_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$1712_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$1711_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1710_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1709_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1708_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1707_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1706_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1705_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1704_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1703_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell regfile.$procmux$2375_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell regfile.$procmux$2340_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell regfile.$procmux$2306_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$2273_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$2241_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$2210_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell regfile.$procmux$2180_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$2151_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$2123_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$2096_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$2070_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$2045_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$2021_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1998_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell regfile.$procmux$1976_CMP0 ($eq).

43. Executing PEEPOPT pass (run peephole optimizers).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 0 unused cells and 15 unused wires.
<suppressed ~4 debug messages>

45. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ALU_LL:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module FunctionUnit:
  creating $alu model for $lt$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:34$112 ($lt): new $alu
  creating $alu model for $lt$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:36$114 ($lt): new $alu
  creating $alu cell for $lt$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:36$114: $auto$alumacc.cc:485:replace_alu$4197
  creating $alu cell for $lt$/openlane/designs/RV32_pipelined/src/FunctionUnit.v:34$112: $auto$alumacc.cc:485:replace_alu$4202
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module full_adder_LL_nodelay:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module immed_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instr_dec:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instr_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module logical_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mux_2to1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pc_updater:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module regfile:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ripple_carry_adder_subtractor:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module shifter:
  created 0 $alu and 0 $macc cells.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
<suppressed ~1 debug messages>
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

47.9. Rerunning OPT passes. (Maybe there is more to do..)

47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 0 changes.

47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

47.13. Executing OPT_DFF pass (perform DFF optimizations).

47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..

47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

47.16. Finished OPT passes. (There is nothing left to do.)

48. Executing MEMORY pass.

48.1. Executing OPT_MEM pass (optimize memories).
instr_mem.mem: removing const-0 lane 0
instr_mem.mem: removing const-0 lane 1
instr_mem.mem: removing const-0 lane 2
instr_mem.mem: removing const-0 lane 3
instr_mem.mem: removing const-0 lane 4
instr_mem.mem: removing const-0 lane 5
instr_mem.mem: removing const-0 lane 6
instr_mem.mem: removing const-0 lane 7
instr_mem.mem: removing const-0 lane 8
instr_mem.mem: removing const-0 lane 9
instr_mem.mem: removing const-0 lane 10
instr_mem.mem: removing const-0 lane 11
instr_mem.mem: removing const-0 lane 12
instr_mem.mem: removing const-0 lane 13
instr_mem.mem: removing const-0 lane 14
instr_mem.mem: removing const-0 lane 15
instr_mem.mem: removing const-0 lane 16
instr_mem.mem: removing const-0 lane 17
instr_mem.mem: removing const-0 lane 18
instr_mem.mem: removing const-0 lane 19
instr_mem.mem: removing const-0 lane 20
instr_mem.mem: removing const-0 lane 21
instr_mem.mem: removing const-0 lane 22
instr_mem.mem: removing const-0 lane 23
instr_mem.mem: removing const-0 lane 24
instr_mem.mem: removing const-0 lane 25
instr_mem.mem: removing const-0 lane 26
instr_mem.mem: removing const-0 lane 27
instr_mem.mem: removing const-0 lane 28
instr_mem.mem: removing const-0 lane 29
instr_mem.mem: removing const-0 lane 30
instr_mem.mem: removing const-0 lane 31
Performed a total of 129 transformations.

48.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

48.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.mem write port 0.
  Analyzing $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.mem write port 1.
  Analyzing $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.mem write port 2.
  Analyzing $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.mem write port 3.
  Analyzing $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.mem write port 4.
  Analyzing $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.mem write port 5.
  Analyzing $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.mem write port 6.

48.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

48.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000': no output FF found.
Checking read port address `\mem'[0] in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000': no address FF found.

48.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..

48.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.mem by address:
  Merging ports 0, 1 (address \wr_addr0).
  Merging ports 0, 2 (address \wr_addr0).
  Merging ports 0, 3 (address \wr_addr0).
  Merging ports 0, 4 (address \wr_addr0).
  Merging ports 0, 5 (address \wr_addr0).
  Merging ports 0, 6 (address \wr_addr0).

48.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

48.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 14 unused cells and 14 unused wires.
<suppressed ~15 debug messages>

48.10. Executing MEMORY_COLLECT pass (generating $mem cells).

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..

50. Executing OPT pass (performing simple optimizations).

50.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
<suppressed ~2 debug messages>
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
<suppressed ~30 debug messages>
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
<suppressed ~2 debug messages>
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
<suppressed ~1 debug messages>
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
<suppressed ~2 debug messages>
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.
<suppressed ~1 debug messages>

50.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

50.3. Executing OPT_DFF pass (perform DFF optimizations).

50.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 3 unused cells and 28 unused wires.
<suppressed ~8 debug messages>

50.5. Finished fast OPT passes.

51. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000:
  created 128 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 512 write mux blocks.

52. Executing OPT pass (performing simple optimizations).

52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
<suppressed ~14 debug messages>
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~534 debug messages>

52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
    Consolidated identical input bits for $mux cell $procmux$2804:
      Old ports: A={ \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31:24] }, B={ \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23] \datamem_rd_dout0 [23:16] }, Y=$9\datamem_out[31:0]
      New ports: A=\datamem_rd_dout0 [31:24], B=\datamem_rd_dout0 [23:16], Y=$9\datamem_out[31:0] [7:0]
      New connections: $9\datamem_out[31:0] [31:8] = { $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] $9\datamem_out[31:0] [7] }
    Consolidated identical input bits for $mux cell $procmux$2863:
      Old ports: A={ \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15:0] }, B={ \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31] \datamem_rd_dout0 [31:16] }, Y=$3\datamem_out[31:0]
      New ports: A=\datamem_rd_dout0 [15:0], B=\datamem_rd_dout0 [31:16], Y=$3\datamem_out[31:0] [15:0]
      New connections: $3\datamem_out[31:0] [31:16] = { $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] $3\datamem_out[31:0] [15] }
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
    Consolidated identical input bits for $mux cell $procmux$2816:
      Old ports: A=$9\datamem_out[31:0], B={ \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15] \datamem_rd_dout0 [15:8] }, Y=$8\datamem_out[31:0]
      New ports: A=$9\datamem_out[31:0] [7:0], B=\datamem_rd_dout0 [15:8], Y=$8\datamem_out[31:0] [7:0]
      New connections: $8\datamem_out[31:0] [31:8] = { $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] $8\datamem_out[31:0] [7] }
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
    Consolidated identical input bits for $mux cell $procmux$2825:
      Old ports: A=$8\datamem_out[31:0], B={ \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7] \datamem_rd_dout0 [7:0] }, Y=$7\datamem_out[31:0]
      New ports: A=$8\datamem_out[31:0] [7:0], B=\datamem_rd_dout0 [7:0], Y=$7\datamem_out[31:0] [7:0]
      New connections: $7\datamem_out[31:0] [31:8] = { $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] $7\datamem_out[31:0] [7] }
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 4 changes.

52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 4 cells.

52.6. Executing OPT_SHARE pass.

52.7. Executing OPT_DFF pass (perform DFF optimizations).

52.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 0 unused cells and 267 unused wires.
<suppressed ~2 debug messages>

52.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

52.10. Rerunning OPT passes. (Maybe there is more to do..)

52.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~534 debug messages>

52.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 0 changes.

52.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

52.14. Executing OPT_SHARE pass.

52.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\mem[9]$4253 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[9] [31:24]).
Adding EN signal on $memory\mem[9]$4253 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[9] [23:16]).
Adding EN signal on $memory\mem[9]$4253 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[9] [15:8]).
Adding EN signal on $memory\mem[9]$4253 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[9] [7:0]).
Adding EN signal on $memory\mem[99]$4433 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[99] [31:24]).
Adding EN signal on $memory\mem[99]$4433 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[99] [23:16]).
Adding EN signal on $memory\mem[99]$4433 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[99] [15:8]).
Adding EN signal on $memory\mem[99]$4433 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[99] [7:0]).
Adding EN signal on $memory\mem[98]$4431 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[98] [31:24]).
Adding EN signal on $memory\mem[98]$4431 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[98] [23:16]).
Adding EN signal on $memory\mem[98]$4431 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[98] [15:8]).
Adding EN signal on $memory\mem[98]$4431 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[98] [7:0]).
Adding EN signal on $memory\mem[97]$4429 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[97] [31:24]).
Adding EN signal on $memory\mem[97]$4429 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[97] [23:16]).
Adding EN signal on $memory\mem[97]$4429 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[97] [15:8]).
Adding EN signal on $memory\mem[97]$4429 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[97] [7:0]).
Adding EN signal on $memory\mem[96]$4427 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[96] [31:24]).
Adding EN signal on $memory\mem[96]$4427 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[96] [23:16]).
Adding EN signal on $memory\mem[96]$4427 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[96] [15:8]).
Adding EN signal on $memory\mem[96]$4427 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[96] [7:0]).
Adding EN signal on $memory\mem[95]$4425 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[95] [31:24]).
Adding EN signal on $memory\mem[95]$4425 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[95] [23:16]).
Adding EN signal on $memory\mem[95]$4425 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[95] [15:8]).
Adding EN signal on $memory\mem[95]$4425 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[95] [7:0]).
Adding EN signal on $memory\mem[94]$4423 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[94] [31:24]).
Adding EN signal on $memory\mem[94]$4423 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[94] [23:16]).
Adding EN signal on $memory\mem[94]$4423 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[94] [15:8]).
Adding EN signal on $memory\mem[94]$4423 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[94] [7:0]).
Adding EN signal on $memory\mem[93]$4421 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[93] [31:24]).
Adding EN signal on $memory\mem[93]$4421 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[93] [23:16]).
Adding EN signal on $memory\mem[93]$4421 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[93] [15:8]).
Adding EN signal on $memory\mem[93]$4421 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[93] [7:0]).
Adding EN signal on $memory\mem[92]$4419 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[92] [31:24]).
Adding EN signal on $memory\mem[92]$4419 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[92] [23:16]).
Adding EN signal on $memory\mem[92]$4419 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[92] [15:8]).
Adding EN signal on $memory\mem[92]$4419 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[92] [7:0]).
Adding EN signal on $memory\mem[91]$4417 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[91] [31:24]).
Adding EN signal on $memory\mem[91]$4417 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[91] [23:16]).
Adding EN signal on $memory\mem[91]$4417 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[91] [15:8]).
Adding EN signal on $memory\mem[91]$4417 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[91] [7:0]).
Adding EN signal on $memory\mem[90]$4415 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[90] [31:24]).
Adding EN signal on $memory\mem[90]$4415 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[90] [23:16]).
Adding EN signal on $memory\mem[90]$4415 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[90] [15:8]).
Adding EN signal on $memory\mem[90]$4415 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[90] [7:0]).
Adding EN signal on $memory\mem[8]$4251 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[8] [31:24]).
Adding EN signal on $memory\mem[8]$4251 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[8] [23:16]).
Adding EN signal on $memory\mem[8]$4251 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[8] [15:8]).
Adding EN signal on $memory\mem[8]$4251 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[8] [7:0]).
Adding EN signal on $memory\mem[89]$4413 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[89] [31:24]).
Adding EN signal on $memory\mem[89]$4413 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[89] [23:16]).
Adding EN signal on $memory\mem[89]$4413 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[89] [15:8]).
Adding EN signal on $memory\mem[89]$4413 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[89] [7:0]).
Adding EN signal on $memory\mem[88]$4411 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[88] [31:24]).
Adding EN signal on $memory\mem[88]$4411 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[88] [23:16]).
Adding EN signal on $memory\mem[88]$4411 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[88] [15:8]).
Adding EN signal on $memory\mem[88]$4411 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[88] [7:0]).
Adding EN signal on $memory\mem[87]$4409 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[87] [31:24]).
Adding EN signal on $memory\mem[87]$4409 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[87] [23:16]).
Adding EN signal on $memory\mem[87]$4409 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[87] [15:8]).
Adding EN signal on $memory\mem[87]$4409 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[87] [7:0]).
Adding EN signal on $memory\mem[86]$4407 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[86] [23:16]).
Adding EN signal on $memory\mem[86]$4407 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[86] [15:8]).
Adding EN signal on $memory\mem[86]$4407 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[86] [7:0]).
Adding EN signal on $memory\mem[86]$4407 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[86] [31:24]).
Adding EN signal on $memory\mem[85]$4405 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[85] [31:24]).
Adding EN signal on $memory\mem[85]$4405 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[85] [23:16]).
Adding EN signal on $memory\mem[85]$4405 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[85] [15:8]).
Adding EN signal on $memory\mem[85]$4405 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[85] [7:0]).
Adding EN signal on $memory\mem[84]$4403 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[84] [15:8]).
Adding EN signal on $memory\mem[84]$4403 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[84] [23:16]).
Adding EN signal on $memory\mem[84]$4403 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[84] [31:24]).
Adding EN signal on $memory\mem[84]$4403 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[84] [7:0]).
Adding EN signal on $memory\mem[83]$4401 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[83] [31:24]).
Adding EN signal on $memory\mem[83]$4401 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[83] [23:16]).
Adding EN signal on $memory\mem[83]$4401 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[83] [15:8]).
Adding EN signal on $memory\mem[83]$4401 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[83] [7:0]).
Adding EN signal on $memory\mem[82]$4399 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[82] [31:24]).
Adding EN signal on $memory\mem[82]$4399 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[82] [23:16]).
Adding EN signal on $memory\mem[82]$4399 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[82] [15:8]).
Adding EN signal on $memory\mem[82]$4399 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[82] [7:0]).
Adding EN signal on $memory\mem[81]$4397 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[81] [31:24]).
Adding EN signal on $memory\mem[81]$4397 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[81] [23:16]).
Adding EN signal on $memory\mem[81]$4397 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[81] [15:8]).
Adding EN signal on $memory\mem[81]$4397 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[81] [7:0]).
Adding EN signal on $memory\mem[80]$4395 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[80] [23:16]).
Adding EN signal on $memory\mem[80]$4395 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[80] [31:24]).
Adding EN signal on $memory\mem[80]$4395 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[80] [7:0]).
Adding EN signal on $memory\mem[80]$4395 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[80] [15:8]).
Adding EN signal on $memory\mem[7]$4249 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[7] [31:24]).
Adding EN signal on $memory\mem[7]$4249 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[7] [23:16]).
Adding EN signal on $memory\mem[7]$4249 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[7] [15:8]).
Adding EN signal on $memory\mem[7]$4249 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[7] [7:0]).
Adding EN signal on $memory\mem[79]$4393 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[79] [7:0]).
Adding EN signal on $memory\mem[79]$4393 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[79] [15:8]).
Adding EN signal on $memory\mem[79]$4393 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[79] [23:16]).
Adding EN signal on $memory\mem[79]$4393 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[79] [31:24]).
Adding EN signal on $memory\mem[78]$4391 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[78] [7:0]).
Adding EN signal on $memory\mem[78]$4391 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[78] [15:8]).
Adding EN signal on $memory\mem[78]$4391 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[78] [23:16]).
Adding EN signal on $memory\mem[78]$4391 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[78] [31:24]).
Adding EN signal on $memory\mem[77]$4389 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[77] [15:8]).
Adding EN signal on $memory\mem[77]$4389 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[77] [23:16]).
Adding EN signal on $memory\mem[77]$4389 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[77] [31:24]).
Adding EN signal on $memory\mem[77]$4389 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[77] [7:0]).
Adding EN signal on $memory\mem[76]$4387 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[76] [7:0]).
Adding EN signal on $memory\mem[76]$4387 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[76] [31:24]).
Adding EN signal on $memory\mem[76]$4387 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[76] [23:16]).
Adding EN signal on $memory\mem[76]$4387 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[76] [15:8]).
Adding EN signal on $memory\mem[75]$4385 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[75] [31:24]).
Adding EN signal on $memory\mem[75]$4385 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[75] [23:16]).
Adding EN signal on $memory\mem[75]$4385 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[75] [15:8]).
Adding EN signal on $memory\mem[75]$4385 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[75] [7:0]).
Adding EN signal on $memory\mem[74]$4383 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[74] [7:0]).
Adding EN signal on $memory\mem[74]$4383 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[74] [15:8]).
Adding EN signal on $memory\mem[74]$4383 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[74] [31:24]).
Adding EN signal on $memory\mem[74]$4383 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[74] [23:16]).
Adding EN signal on $memory\mem[73]$4381 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[73] [7:0]).
Adding EN signal on $memory\mem[73]$4381 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[73] [31:24]).
Adding EN signal on $memory\mem[73]$4381 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[73] [23:16]).
Adding EN signal on $memory\mem[73]$4381 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[73] [15:8]).
Adding EN signal on $memory\mem[72]$4379 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[72] [31:24]).
Adding EN signal on $memory\mem[72]$4379 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[72] [23:16]).
Adding EN signal on $memory\mem[72]$4379 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[72] [15:8]).
Adding EN signal on $memory\mem[72]$4379 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[72] [7:0]).
Adding EN signal on $memory\mem[71]$4377 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[71] [31:24]).
Adding EN signal on $memory\mem[71]$4377 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[71] [23:16]).
Adding EN signal on $memory\mem[71]$4377 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[71] [15:8]).
Adding EN signal on $memory\mem[71]$4377 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[71] [7:0]).
Adding EN signal on $memory\mem[70]$4375 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[70] [31:24]).
Adding EN signal on $memory\mem[70]$4375 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[70] [23:16]).
Adding EN signal on $memory\mem[70]$4375 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[70] [15:8]).
Adding EN signal on $memory\mem[70]$4375 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[70] [7:0]).
Adding EN signal on $memory\mem[6]$4247 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[6] [31:24]).
Adding EN signal on $memory\mem[6]$4247 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[6] [23:16]).
Adding EN signal on $memory\mem[6]$4247 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[6] [15:8]).
Adding EN signal on $memory\mem[6]$4247 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[6] [7:0]).
Adding EN signal on $memory\mem[69]$4373 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[69] [31:24]).
Adding EN signal on $memory\mem[69]$4373 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[69] [23:16]).
Adding EN signal on $memory\mem[69]$4373 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[69] [15:8]).
Adding EN signal on $memory\mem[69]$4373 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[69] [7:0]).
Adding EN signal on $memory\mem[68]$4371 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[68] [31:24]).
Adding EN signal on $memory\mem[68]$4371 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[68] [23:16]).
Adding EN signal on $memory\mem[68]$4371 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[68] [15:8]).
Adding EN signal on $memory\mem[68]$4371 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[68] [7:0]).
Adding EN signal on $memory\mem[67]$4369 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[67] [31:24]).
Adding EN signal on $memory\mem[67]$4369 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[67] [23:16]).
Adding EN signal on $memory\mem[67]$4369 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[67] [15:8]).
Adding EN signal on $memory\mem[67]$4369 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[67] [7:0]).
Adding EN signal on $memory\mem[66]$4367 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[66] [31:24]).
Adding EN signal on $memory\mem[66]$4367 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[66] [23:16]).
Adding EN signal on $memory\mem[66]$4367 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[66] [15:8]).
Adding EN signal on $memory\mem[66]$4367 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[66] [7:0]).
Adding EN signal on $memory\mem[65]$4365 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[65] [31:24]).
Adding EN signal on $memory\mem[65]$4365 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[65] [23:16]).
Adding EN signal on $memory\mem[65]$4365 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[65] [15:8]).
Adding EN signal on $memory\mem[65]$4365 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[65] [7:0]).
Adding EN signal on $memory\mem[64]$4363 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[64] [31:24]).
Adding EN signal on $memory\mem[64]$4363 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[64] [23:16]).
Adding EN signal on $memory\mem[64]$4363 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[64] [15:8]).
Adding EN signal on $memory\mem[64]$4363 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[64] [7:0]).
Adding EN signal on $memory\mem[63]$4361 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[63] [31:24]).
Adding EN signal on $memory\mem[63]$4361 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[63] [23:16]).
Adding EN signal on $memory\mem[63]$4361 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[63] [15:8]).
Adding EN signal on $memory\mem[63]$4361 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[63] [7:0]).
Adding EN signal on $memory\mem[62]$4359 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[62] [31:24]).
Adding EN signal on $memory\mem[62]$4359 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[62] [23:16]).
Adding EN signal on $memory\mem[62]$4359 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[62] [15:8]).
Adding EN signal on $memory\mem[62]$4359 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[62] [7:0]).
Adding EN signal on $memory\mem[61]$4357 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[61] [31:24]).
Adding EN signal on $memory\mem[61]$4357 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[61] [23:16]).
Adding EN signal on $memory\mem[61]$4357 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[61] [15:8]).
Adding EN signal on $memory\mem[61]$4357 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[61] [7:0]).
Adding EN signal on $memory\mem[60]$4355 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[60] [31:24]).
Adding EN signal on $memory\mem[60]$4355 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[60] [23:16]).
Adding EN signal on $memory\mem[60]$4355 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[60] [15:8]).
Adding EN signal on $memory\mem[60]$4355 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[60] [7:0]).
Adding EN signal on $memory\mem[5]$4245 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[5] [31:24]).
Adding EN signal on $memory\mem[5]$4245 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[5] [23:16]).
Adding EN signal on $memory\mem[5]$4245 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[5] [15:8]).
Adding EN signal on $memory\mem[5]$4245 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[5] [7:0]).
Adding EN signal on $memory\mem[59]$4353 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[59] [31:24]).
Adding EN signal on $memory\mem[59]$4353 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[59] [23:16]).
Adding EN signal on $memory\mem[59]$4353 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[59] [15:8]).
Adding EN signal on $memory\mem[59]$4353 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[59] [7:0]).
Adding EN signal on $memory\mem[58]$4351 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[58] [31:24]).
Adding EN signal on $memory\mem[58]$4351 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[58] [23:16]).
Adding EN signal on $memory\mem[58]$4351 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[58] [15:8]).
Adding EN signal on $memory\mem[58]$4351 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[58] [7:0]).
Adding EN signal on $memory\mem[57]$4349 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[57] [31:24]).
Adding EN signal on $memory\mem[57]$4349 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[57] [23:16]).
Adding EN signal on $memory\mem[57]$4349 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[57] [15:8]).
Adding EN signal on $memory\mem[57]$4349 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[57] [7:0]).
Adding EN signal on $memory\mem[56]$4347 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[56] [31:24]).
Adding EN signal on $memory\mem[56]$4347 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[56] [23:16]).
Adding EN signal on $memory\mem[56]$4347 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[56] [15:8]).
Adding EN signal on $memory\mem[56]$4347 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[56] [7:0]).
Adding EN signal on $memory\mem[55]$4345 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[55] [31:24]).
Adding EN signal on $memory\mem[55]$4345 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[55] [23:16]).
Adding EN signal on $memory\mem[55]$4345 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[55] [15:8]).
Adding EN signal on $memory\mem[55]$4345 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[55] [7:0]).
Adding EN signal on $memory\mem[54]$4343 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[54] [31:24]).
Adding EN signal on $memory\mem[54]$4343 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[54] [23:16]).
Adding EN signal on $memory\mem[54]$4343 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[54] [15:8]).
Adding EN signal on $memory\mem[54]$4343 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[54] [7:0]).
Adding EN signal on $memory\mem[53]$4341 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[53] [31:24]).
Adding EN signal on $memory\mem[53]$4341 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[53] [23:16]).
Adding EN signal on $memory\mem[53]$4341 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[53] [15:8]).
Adding EN signal on $memory\mem[53]$4341 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[53] [7:0]).
Adding EN signal on $memory\mem[52]$4339 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[52] [31:24]).
Adding EN signal on $memory\mem[52]$4339 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[52] [23:16]).
Adding EN signal on $memory\mem[52]$4339 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[52] [15:8]).
Adding EN signal on $memory\mem[52]$4339 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[52] [7:0]).
Adding EN signal on $memory\mem[51]$4337 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[51] [31:24]).
Adding EN signal on $memory\mem[51]$4337 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[51] [23:16]).
Adding EN signal on $memory\mem[51]$4337 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[51] [15:8]).
Adding EN signal on $memory\mem[51]$4337 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[51] [7:0]).
Adding EN signal on $memory\mem[50]$4335 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[50] [31:24]).
Adding EN signal on $memory\mem[50]$4335 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[50] [23:16]).
Adding EN signal on $memory\mem[50]$4335 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[50] [15:8]).
Adding EN signal on $memory\mem[50]$4335 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[50] [7:0]).
Adding EN signal on $memory\mem[4]$4243 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[4] [31:24]).
Adding EN signal on $memory\mem[4]$4243 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[4] [23:16]).
Adding EN signal on $memory\mem[4]$4243 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[4] [15:8]).
Adding EN signal on $memory\mem[4]$4243 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[4] [7:0]).
Adding EN signal on $memory\mem[49]$4333 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[49] [31:24]).
Adding EN signal on $memory\mem[49]$4333 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[49] [23:16]).
Adding EN signal on $memory\mem[49]$4333 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[49] [15:8]).
Adding EN signal on $memory\mem[49]$4333 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[49] [7:0]).
Adding EN signal on $memory\mem[48]$4331 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[48] [31:24]).
Adding EN signal on $memory\mem[48]$4331 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[48] [23:16]).
Adding EN signal on $memory\mem[48]$4331 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[48] [15:8]).
Adding EN signal on $memory\mem[48]$4331 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[48] [7:0]).
Adding EN signal on $memory\mem[47]$4329 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[47] [23:16]).
Adding EN signal on $memory\mem[47]$4329 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[47] [15:8]).
Adding EN signal on $memory\mem[47]$4329 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[47] [7:0]).
Adding EN signal on $memory\mem[47]$4329 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[47] [31:24]).
Adding EN signal on $memory\mem[46]$4327 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[46] [31:24]).
Adding EN signal on $memory\mem[46]$4327 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[46] [23:16]).
Adding EN signal on $memory\mem[46]$4327 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[46] [7:0]).
Adding EN signal on $memory\mem[46]$4327 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[46] [15:8]).
Adding EN signal on $memory\mem[45]$4325 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[45] [7:0]).
Adding EN signal on $memory\mem[45]$4325 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[45] [15:8]).
Adding EN signal on $memory\mem[45]$4325 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[45] [23:16]).
Adding EN signal on $memory\mem[45]$4325 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[45] [31:24]).
Adding EN signal on $memory\mem[44]$4323 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[44] [7:0]).
Adding EN signal on $memory\mem[44]$4323 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[44] [15:8]).
Adding EN signal on $memory\mem[44]$4323 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[44] [23:16]).
Adding EN signal on $memory\mem[44]$4323 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[44] [31:24]).
Adding EN signal on $memory\mem[43]$4321 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[43] [31:24]).
Adding EN signal on $memory\mem[43]$4321 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[43] [7:0]).
Adding EN signal on $memory\mem[43]$4321 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[43] [15:8]).
Adding EN signal on $memory\mem[43]$4321 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[43] [23:16]).
Adding EN signal on $memory\mem[42]$4319 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[42] [7:0]).
Adding EN signal on $memory\mem[42]$4319 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[42] [15:8]).
Adding EN signal on $memory\mem[42]$4319 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[42] [23:16]).
Adding EN signal on $memory\mem[42]$4319 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[42] [31:24]).
Adding EN signal on $memory\mem[41]$4317 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[41] [7:0]).
Adding EN signal on $memory\mem[41]$4317 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[41] [15:8]).
Adding EN signal on $memory\mem[41]$4317 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[41] [23:16]).
Adding EN signal on $memory\mem[41]$4317 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[41] [31:24]).
Adding EN signal on $memory\mem[40]$4315 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[40] [23:16]).
Adding EN signal on $memory\mem[40]$4315 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[40] [31:24]).
Adding EN signal on $memory\mem[40]$4315 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[40] [15:8]).
Adding EN signal on $memory\mem[40]$4315 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[40] [7:0]).
Adding EN signal on $memory\mem[3]$4241 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[3] [31:24]).
Adding EN signal on $memory\mem[3]$4241 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[3] [23:16]).
Adding EN signal on $memory\mem[3]$4241 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[3] [15:8]).
Adding EN signal on $memory\mem[3]$4241 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[3] [7:0]).
Adding EN signal on $memory\mem[39]$4313 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[39] [31:24]).
Adding EN signal on $memory\mem[39]$4313 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[39] [23:16]).
Adding EN signal on $memory\mem[39]$4313 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[39] [15:8]).
Adding EN signal on $memory\mem[39]$4313 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[39] [7:0]).
Adding EN signal on $memory\mem[38]$4311 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[38] [31:24]).
Adding EN signal on $memory\mem[38]$4311 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[38] [23:16]).
Adding EN signal on $memory\mem[38]$4311 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[38] [15:8]).
Adding EN signal on $memory\mem[38]$4311 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[38] [7:0]).
Adding EN signal on $memory\mem[37]$4309 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[37] [31:24]).
Adding EN signal on $memory\mem[37]$4309 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[37] [23:16]).
Adding EN signal on $memory\mem[37]$4309 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[37] [15:8]).
Adding EN signal on $memory\mem[37]$4309 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[37] [7:0]).
Adding EN signal on $memory\mem[36]$4307 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[36] [31:24]).
Adding EN signal on $memory\mem[36]$4307 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[36] [23:16]).
Adding EN signal on $memory\mem[36]$4307 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[36] [15:8]).
Adding EN signal on $memory\mem[36]$4307 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[36] [7:0]).
Adding EN signal on $memory\mem[35]$4305 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[35] [31:24]).
Adding EN signal on $memory\mem[35]$4305 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[35] [23:16]).
Adding EN signal on $memory\mem[35]$4305 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[35] [15:8]).
Adding EN signal on $memory\mem[35]$4305 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[35] [7:0]).
Adding EN signal on $memory\mem[34]$4303 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[34] [31:24]).
Adding EN signal on $memory\mem[34]$4303 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[34] [23:16]).
Adding EN signal on $memory\mem[34]$4303 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[34] [15:8]).
Adding EN signal on $memory\mem[34]$4303 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[34] [7:0]).
Adding EN signal on $memory\mem[33]$4301 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[33] [31:24]).
Adding EN signal on $memory\mem[33]$4301 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[33] [23:16]).
Adding EN signal on $memory\mem[33]$4301 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[33] [15:8]).
Adding EN signal on $memory\mem[33]$4301 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[33] [7:0]).
Adding EN signal on $memory\mem[32]$4299 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[32] [31:24]).
Adding EN signal on $memory\mem[32]$4299 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[32] [23:16]).
Adding EN signal on $memory\mem[32]$4299 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[32] [15:8]).
Adding EN signal on $memory\mem[32]$4299 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[32] [7:0]).
Adding EN signal on $memory\mem[31]$4297 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[31] [31:24]).
Adding EN signal on $memory\mem[31]$4297 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[31] [23:16]).
Adding EN signal on $memory\mem[31]$4297 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[31] [15:8]).
Adding EN signal on $memory\mem[31]$4297 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[31] [7:0]).
Adding EN signal on $memory\mem[30]$4295 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[30] [31:24]).
Adding EN signal on $memory\mem[30]$4295 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[30] [23:16]).
Adding EN signal on $memory\mem[30]$4295 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[30] [15:8]).
Adding EN signal on $memory\mem[30]$4295 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[30] [7:0]).
Adding EN signal on $memory\mem[2]$4239 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[2] [31:24]).
Adding EN signal on $memory\mem[2]$4239 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[2] [23:16]).
Adding EN signal on $memory\mem[2]$4239 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[2] [15:8]).
Adding EN signal on $memory\mem[2]$4239 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[2] [7:0]).
Adding EN signal on $memory\mem[29]$4293 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[29] [31:24]).
Adding EN signal on $memory\mem[29]$4293 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[29] [23:16]).
Adding EN signal on $memory\mem[29]$4293 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[29] [15:8]).
Adding EN signal on $memory\mem[29]$4293 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[29] [7:0]).
Adding EN signal on $memory\mem[28]$4291 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[28] [31:24]).
Adding EN signal on $memory\mem[28]$4291 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[28] [23:16]).
Adding EN signal on $memory\mem[28]$4291 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[28] [15:8]).
Adding EN signal on $memory\mem[28]$4291 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[28] [7:0]).
Adding EN signal on $memory\mem[27]$4289 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[27] [31:24]).
Adding EN signal on $memory\mem[27]$4289 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[27] [23:16]).
Adding EN signal on $memory\mem[27]$4289 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[27] [15:8]).
Adding EN signal on $memory\mem[27]$4289 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[27] [7:0]).
Adding EN signal on $memory\mem[26]$4287 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[26] [31:24]).
Adding EN signal on $memory\mem[26]$4287 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[26] [23:16]).
Adding EN signal on $memory\mem[26]$4287 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[26] [15:8]).
Adding EN signal on $memory\mem[26]$4287 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[26] [7:0]).
Adding EN signal on $memory\mem[25]$4285 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[25] [31:24]).
Adding EN signal on $memory\mem[25]$4285 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[25] [23:16]).
Adding EN signal on $memory\mem[25]$4285 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[25] [15:8]).
Adding EN signal on $memory\mem[25]$4285 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[25] [7:0]).
Adding EN signal on $memory\mem[24]$4283 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[24] [31:24]).
Adding EN signal on $memory\mem[24]$4283 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[24] [23:16]).
Adding EN signal on $memory\mem[24]$4283 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[24] [15:8]).
Adding EN signal on $memory\mem[24]$4283 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[24] [7:0]).
Adding EN signal on $memory\mem[23]$4281 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[23] [31:24]).
Adding EN signal on $memory\mem[23]$4281 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[23] [23:16]).
Adding EN signal on $memory\mem[23]$4281 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[23] [15:8]).
Adding EN signal on $memory\mem[23]$4281 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[23] [7:0]).
Adding EN signal on $memory\mem[22]$4279 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[22] [31:24]).
Adding EN signal on $memory\mem[22]$4279 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[22] [23:16]).
Adding EN signal on $memory\mem[22]$4279 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[22] [15:8]).
Adding EN signal on $memory\mem[22]$4279 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[22] [7:0]).
Adding EN signal on $memory\mem[21]$4277 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[21] [31:24]).
Adding EN signal on $memory\mem[21]$4277 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[21] [23:16]).
Adding EN signal on $memory\mem[21]$4277 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[21] [15:8]).
Adding EN signal on $memory\mem[21]$4277 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[21] [7:0]).
Adding EN signal on $memory\mem[20]$4275 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[20] [31:24]).
Adding EN signal on $memory\mem[20]$4275 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[20] [23:16]).
Adding EN signal on $memory\mem[20]$4275 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[20] [15:8]).
Adding EN signal on $memory\mem[20]$4275 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[20] [7:0]).
Adding EN signal on $memory\mem[1]$4237 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[1] [31:24]).
Adding EN signal on $memory\mem[1]$4237 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[1] [23:16]).
Adding EN signal on $memory\mem[1]$4237 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[1] [15:8]).
Adding EN signal on $memory\mem[1]$4237 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[1] [7:0]).
Adding EN signal on $memory\mem[19]$4273 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[19] [23:16]).
Adding EN signal on $memory\mem[19]$4273 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[19] [15:8]).
Adding EN signal on $memory\mem[19]$4273 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[19] [7:0]).
Adding EN signal on $memory\mem[19]$4273 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[19] [31:24]).
Adding EN signal on $memory\mem[18]$4271 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[18] [31:24]).
Adding EN signal on $memory\mem[18]$4271 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[18] [23:16]).
Adding EN signal on $memory\mem[18]$4271 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[18] [15:8]).
Adding EN signal on $memory\mem[18]$4271 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[18] [7:0]).
Adding EN signal on $memory\mem[17]$4269 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[17] [31:24]).
Adding EN signal on $memory\mem[17]$4269 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[17] [23:16]).
Adding EN signal on $memory\mem[17]$4269 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[17] [15:8]).
Adding EN signal on $memory\mem[17]$4269 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[17] [7:0]).
Adding EN signal on $memory\mem[16]$4267 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[16] [31:24]).
Adding EN signal on $memory\mem[16]$4267 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[16] [23:16]).
Adding EN signal on $memory\mem[16]$4267 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[16] [15:8]).
Adding EN signal on $memory\mem[16]$4267 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[16] [7:0]).
Adding EN signal on $memory\mem[15]$4265 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[15] [7:0]).
Adding EN signal on $memory\mem[15]$4265 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[15] [31:24]).
Adding EN signal on $memory\mem[15]$4265 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[15] [23:16]).
Adding EN signal on $memory\mem[15]$4265 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[15] [15:8]).
Adding EN signal on $memory\mem[14]$4263 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[14] [31:24]).
Adding EN signal on $memory\mem[14]$4263 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[14] [23:16]).
Adding EN signal on $memory\mem[14]$4263 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[14] [15:8]).
Adding EN signal on $memory\mem[14]$4263 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[14] [7:0]).
Adding EN signal on $memory\mem[13]$4261 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[13] [7:0]).
Adding EN signal on $memory\mem[13]$4261 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[13] [31:24]).
Adding EN signal on $memory\mem[13]$4261 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[13] [23:16]).
Adding EN signal on $memory\mem[13]$4261 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[13] [15:8]).
Adding EN signal on $memory\mem[12]$4259 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[12] [31:24]).
Adding EN signal on $memory\mem[12]$4259 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[12] [23:16]).
Adding EN signal on $memory\mem[12]$4259 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[12] [15:8]).
Adding EN signal on $memory\mem[12]$4259 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[12] [7:0]).
Adding EN signal on $memory\mem[127]$4489 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[127] [7:0]).
Adding EN signal on $memory\mem[127]$4489 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[127] [15:8]).
Adding EN signal on $memory\mem[127]$4489 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[127] [23:16]).
Adding EN signal on $memory\mem[127]$4489 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[127] [31:24]).
Adding EN signal on $memory\mem[126]$4487 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[126] [7:0]).
Adding EN signal on $memory\mem[126]$4487 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[126] [15:8]).
Adding EN signal on $memory\mem[126]$4487 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[126] [23:16]).
Adding EN signal on $memory\mem[126]$4487 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[126] [31:24]).
Adding EN signal on $memory\mem[125]$4485 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[125] [7:0]).
Adding EN signal on $memory\mem[125]$4485 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[125] [15:8]).
Adding EN signal on $memory\mem[125]$4485 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[125] [23:16]).
Adding EN signal on $memory\mem[125]$4485 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[125] [31:24]).
Adding EN signal on $memory\mem[124]$4483 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[124] [7:0]).
Adding EN signal on $memory\mem[124]$4483 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[124] [15:8]).
Adding EN signal on $memory\mem[124]$4483 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[124] [23:16]).
Adding EN signal on $memory\mem[124]$4483 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[124] [31:24]).
Adding EN signal on $memory\mem[123]$4481 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[123] [7:0]).
Adding EN signal on $memory\mem[123]$4481 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[123] [15:8]).
Adding EN signal on $memory\mem[123]$4481 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[123] [23:16]).
Adding EN signal on $memory\mem[123]$4481 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[123] [31:24]).
Adding EN signal on $memory\mem[122]$4479 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[122] [7:0]).
Adding EN signal on $memory\mem[122]$4479 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[122] [15:8]).
Adding EN signal on $memory\mem[122]$4479 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[122] [23:16]).
Adding EN signal on $memory\mem[122]$4479 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[122] [31:24]).
Adding EN signal on $memory\mem[121]$4477 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[121] [7:0]).
Adding EN signal on $memory\mem[121]$4477 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[121] [15:8]).
Adding EN signal on $memory\mem[121]$4477 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[121] [23:16]).
Adding EN signal on $memory\mem[121]$4477 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[121] [31:24]).
Adding EN signal on $memory\mem[120]$4475 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[120] [7:0]).
Adding EN signal on $memory\mem[120]$4475 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[120] [15:8]).
Adding EN signal on $memory\mem[120]$4475 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[120] [23:16]).
Adding EN signal on $memory\mem[120]$4475 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[120] [31:24]).
Adding EN signal on $memory\mem[11]$4257 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[11] [31:24]).
Adding EN signal on $memory\mem[11]$4257 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[11] [23:16]).
Adding EN signal on $memory\mem[11]$4257 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[11] [15:8]).
Adding EN signal on $memory\mem[11]$4257 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[11] [7:0]).
Adding EN signal on $memory\mem[119]$4473 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[119] [7:0]).
Adding EN signal on $memory\mem[119]$4473 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[119] [15:8]).
Adding EN signal on $memory\mem[119]$4473 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[119] [23:16]).
Adding EN signal on $memory\mem[119]$4473 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[119] [31:24]).
Adding EN signal on $memory\mem[118]$4471 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[118] [7:0]).
Adding EN signal on $memory\mem[118]$4471 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[118] [15:8]).
Adding EN signal on $memory\mem[118]$4471 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[118] [23:16]).
Adding EN signal on $memory\mem[118]$4471 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[118] [31:24]).
Adding EN signal on $memory\mem[117]$4469 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[117] [7:0]).
Adding EN signal on $memory\mem[117]$4469 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[117] [15:8]).
Adding EN signal on $memory\mem[117]$4469 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[117] [23:16]).
Adding EN signal on $memory\mem[117]$4469 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[117] [31:24]).
Adding EN signal on $memory\mem[116]$4467 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[116] [7:0]).
Adding EN signal on $memory\mem[116]$4467 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[116] [15:8]).
Adding EN signal on $memory\mem[116]$4467 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[116] [23:16]).
Adding EN signal on $memory\mem[116]$4467 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[116] [31:24]).
Adding EN signal on $memory\mem[115]$4465 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[115] [7:0]).
Adding EN signal on $memory\mem[115]$4465 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[115] [15:8]).
Adding EN signal on $memory\mem[115]$4465 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[115] [23:16]).
Adding EN signal on $memory\mem[115]$4465 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[115] [31:24]).
Adding EN signal on $memory\mem[114]$4463 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[114] [7:0]).
Adding EN signal on $memory\mem[114]$4463 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[114] [15:8]).
Adding EN signal on $memory\mem[114]$4463 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[114] [23:16]).
Adding EN signal on $memory\mem[114]$4463 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[114] [31:24]).
Adding EN signal on $memory\mem[113]$4461 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[113] [7:0]).
Adding EN signal on $memory\mem[113]$4461 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[113] [15:8]).
Adding EN signal on $memory\mem[113]$4461 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[113] [23:16]).
Adding EN signal on $memory\mem[113]$4461 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[113] [31:24]).
Adding EN signal on $memory\mem[112]$4459 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[112] [7:0]).
Adding EN signal on $memory\mem[112]$4459 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[112] [15:8]).
Adding EN signal on $memory\mem[112]$4459 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[112] [23:16]).
Adding EN signal on $memory\mem[112]$4459 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[112] [31:24]).
Adding EN signal on $memory\mem[111]$4457 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[111] [7:0]).
Adding EN signal on $memory\mem[111]$4457 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[111] [15:8]).
Adding EN signal on $memory\mem[111]$4457 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[111] [23:16]).
Adding EN signal on $memory\mem[111]$4457 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[111] [31:24]).
Adding EN signal on $memory\mem[110]$4455 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[110] [7:0]).
Adding EN signal on $memory\mem[110]$4455 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[110] [15:8]).
Adding EN signal on $memory\mem[110]$4455 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[110] [23:16]).
Adding EN signal on $memory\mem[110]$4455 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[110] [31:24]).
Adding EN signal on $memory\mem[10]$4255 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[10] [31:24]).
Adding EN signal on $memory\mem[10]$4255 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[10] [23:16]).
Adding EN signal on $memory\mem[10]$4255 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[10] [15:8]).
Adding EN signal on $memory\mem[10]$4255 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[10] [7:0]).
Adding EN signal on $memory\mem[109]$4453 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[109] [7:0]).
Adding EN signal on $memory\mem[109]$4453 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[109] [15:8]).
Adding EN signal on $memory\mem[109]$4453 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[109] [23:16]).
Adding EN signal on $memory\mem[109]$4453 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[109] [31:24]).
Adding EN signal on $memory\mem[108]$4451 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[108] [7:0]).
Adding EN signal on $memory\mem[108]$4451 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[108] [15:8]).
Adding EN signal on $memory\mem[108]$4451 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[108] [23:16]).
Adding EN signal on $memory\mem[108]$4451 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[108] [31:24]).
Adding EN signal on $memory\mem[107]$4449 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[107] [15:8]).
Adding EN signal on $memory\mem[107]$4449 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[107] [7:0]).
Adding EN signal on $memory\mem[107]$4449 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[107] [23:16]).
Adding EN signal on $memory\mem[107]$4449 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[107] [31:24]).
Adding EN signal on $memory\mem[106]$4447 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[106] [15:8]).
Adding EN signal on $memory\mem[106]$4447 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[106] [23:16]).
Adding EN signal on $memory\mem[106]$4447 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[106] [31:24]).
Adding EN signal on $memory\mem[106]$4447 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[106] [7:0]).
Adding EN signal on $memory\mem[105]$4445 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[105] [31:24]).
Adding EN signal on $memory\mem[105]$4445 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[105] [23:16]).
Adding EN signal on $memory\mem[105]$4445 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[105] [15:8]).
Adding EN signal on $memory\mem[105]$4445 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[105] [7:0]).
Adding EN signal on $memory\mem[104]$4443 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[104] [31:24]).
Adding EN signal on $memory\mem[104]$4443 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[104] [23:16]).
Adding EN signal on $memory\mem[104]$4443 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[104] [15:8]).
Adding EN signal on $memory\mem[104]$4443 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[104] [7:0]).
Adding EN signal on $memory\mem[103]$4441 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[103] [31:24]).
Adding EN signal on $memory\mem[103]$4441 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[103] [23:16]).
Adding EN signal on $memory\mem[103]$4441 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[103] [15:8]).
Adding EN signal on $memory\mem[103]$4441 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[103] [7:0]).
Adding EN signal on $memory\mem[102]$4439 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[102] [31:24]).
Adding EN signal on $memory\mem[102]$4439 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[102] [23:16]).
Adding EN signal on $memory\mem[102]$4439 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[102] [15:8]).
Adding EN signal on $memory\mem[102]$4439 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[102] [7:0]).
Adding EN signal on $memory\mem[101]$4437 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[101] [31:24]).
Adding EN signal on $memory\mem[101]$4437 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[101] [23:16]).
Adding EN signal on $memory\mem[101]$4437 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[101] [15:8]).
Adding EN signal on $memory\mem[101]$4437 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[101] [7:0]).
Adding EN signal on $memory\mem[100]$4435 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[100] [31:24]).
Adding EN signal on $memory\mem[100]$4435 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[100] [23:16]).
Adding EN signal on $memory\mem[100]$4435 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[100] [15:8]).
Adding EN signal on $memory\mem[100]$4435 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[100] [7:0]).
Adding EN signal on $memory\mem[0]$4235 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4232, Q = \mem[0] [31:24]).
Adding EN signal on $memory\mem[0]$4235 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4228, Q = \mem[0] [23:16]).
Adding EN signal on $memory\mem[0]$4235 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = $auto$rtlil.cc:2496:Mux$4224, Q = \mem[0] [15:8]).
Adding EN signal on $memory\mem[0]$4235 ($dff) from module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 (D = \wr_din0 [7:0], Q = \mem[0] [7:0]).

52.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 512 unused cells and 512 unused wires.
<suppressed ~513 debug messages>

52.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

52.18. Rerunning OPT passes. (Maybe there is more to do..)

52.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

52.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 0 changes.

52.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

52.22. Executing OPT_SHARE pass.

52.23. Executing OPT_DFF pass (perform DFF optimizations).

52.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..

52.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

52.26. Finished OPT passes. (There is nothing left to do.)

53. Executing TECHMAP pass (map to technology primitives).

53.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

53.2. Continuing TECHMAP pass.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
No more expansions possible.
<suppressed ~2891 debug messages>

54. Executing OPT pass (performing simple optimizations).

54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
<suppressed ~277 debug messages>
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
<suppressed ~18 debug messages>
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
<suppressed ~230 debug messages>
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
<suppressed ~56 debug messages>
Optimizing module instr_dec.
<suppressed ~60 debug messages>
Optimizing module instr_mem.
Optimizing module logical_unit.
<suppressed ~6 debug messages>
Optimizing module mux_2to1.
Optimizing module pc_updater.
<suppressed ~63 debug messages>
Optimizing module regfile.
<suppressed ~465 debug messages>
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.
<suppressed ~7 debug messages>

54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
<suppressed ~402 debug messages>
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
<suppressed ~33 debug messages>
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
<suppressed ~879 debug messages>
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
<suppressed ~384 debug messages>
Finding identical cells in module `\instr_dec'.
<suppressed ~24 debug messages>
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
<suppressed ~6 debug messages>
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
<suppressed ~42 debug messages>
Finding identical cells in module `\regfile'.
<suppressed ~1317 debug messages>
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
<suppressed ~3 debug messages>
Removed a total of 1030 cells.

54.3. Executing OPT_DFF pass (perform DFF optimizations).

54.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 78 unused cells and 2424 unused wires.
<suppressed ~88 debug messages>

54.5. Finished fast OPT passes.

55. Executing ABC pass (technology mapping using ABC).

55.1. Extracting gate netlist of module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000' to `<abc-temp-dir>/input.blif'..
Extracted 973 gates and 1307 wires to a netlist network with 332 inputs and 137 outputs.

55.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       23
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               NOT cells:       34
ABC RESULTS:               AND cells:       39
ABC RESULTS:               MUX cells:      232
ABC RESULTS:                OR cells:      282
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:            ANDNOT cells:      316
ABC RESULTS:        internal signals:      838
ABC RESULTS:           input signals:      332
ABC RESULTS:          output signals:      137
Removing temp directory.

55.2. Extracting gate netlist of module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000' to `<abc-temp-dir>/input.blif'..
Extracted 4822 gates and 8969 wires to a netlist network with 4147 inputs and 568 outputs.

55.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.2.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:     4104
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               NOT cells:       10
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        5
ABC RESULTS:                OR cells:      166
ABC RESULTS:            ANDNOT cells:      515
ABC RESULTS:        internal signals:     4254
ABC RESULTS:           input signals:     4147
ABC RESULTS:          output signals:      568
Removing temp directory.

55.3. Extracting gate netlist of module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

55.4. Extracting gate netlist of module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

55.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.4.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:       33
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       33
Removing temp directory.

55.5. Extracting gate netlist of module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

55.6. Extracting gate netlist of module `\ALU_LL' to `<abc-temp-dir>/input.blif'..
Extracted 83 gates and 151 wires to a netlist network with 68 inputs and 34 outputs.

55.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.6.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:       33
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:                OR cells:       31
ABC RESULTS:        internal signals:       49
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       34
Removing temp directory.

55.7. Extracting gate netlist of module `\FunctionUnit' to `<abc-temp-dir>/input.blif'..
Extracted 370 gates and 503 wires to a netlist network with 132 inputs and 32 outputs.

55.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.7.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:       21
ABC RESULTS:              XNOR cells:       11
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:       14
ABC RESULTS:               AND cells:        4
ABC RESULTS:             ORNOT cells:       69
ABC RESULTS:            ANDNOT cells:      187
ABC RESULTS:        internal signals:      339
ABC RESULTS:           input signals:      132
ABC RESULTS:          output signals:       32
Removing temp directory.

55.8. Extracting gate netlist of module `\control_unit' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

55.9. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

55.10. Extracting gate netlist of module `\full_adder_LL_nodelay' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

55.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.10.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

55.11. Extracting gate netlist of module `\immed_gen' to `<abc-temp-dir>/input.blif'..
Extracted 214 gates and 245 wires to a netlist network with 29 inputs and 32 outputs.

55.11.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.11.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:                OR cells:       28
ABC RESULTS:            ANDNOT cells:      155
ABC RESULTS:        internal signals:      184
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       32
Removing temp directory.

55.12. Extracting gate netlist of module `\instr_dec' to `<abc-temp-dir>/input.blif'..
Extracted 44 gates and 51 wires to a netlist network with 5 inputs and 4 outputs.

55.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.12.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:                OR cells:        7
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

55.13. Extracting gate netlist of module `\instr_mem' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

55.14. Extracting gate netlist of module `\logical_unit' to `<abc-temp-dir>/input.blif'..
Extracted 330 gates and 396 wires to a netlist network with 66 inputs and 32 outputs.

55.14.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.14.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:       32
ABC RESULTS:              NAND cells:       32
ABC RESULTS:            ANDNOT cells:       65
ABC RESULTS:               NOR cells:       65
ABC RESULTS:                OR cells:       64
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:      298
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       32
Removing temp directory.

55.15. Extracting gate netlist of module `\mux_2to1' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 4 wires to a netlist network with 3 inputs and 1 outputs.

55.15.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.15.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        1
Removing temp directory.

55.16. Extracting gate netlist of module `\pc_updater' to `<abc-temp-dir>/input.blif'..
Extracted 126 gates and 233 wires to a netlist network with 107 inputs and 33 outputs.

55.16.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.16.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:       13
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:       17
ABC RESULTS:               MUX cells:       65
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:      107
ABC RESULTS:          output signals:       33
Removing temp directory.

55.17. Extracting gate netlist of module `\regfile' to `<abc-temp-dir>/input.blif'..
Extracted 4337 gates and 5378 wires to a netlist network with 1041 inputs and 96 outputs.

55.17.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.17.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:       35
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:            ANDNOT cells:     2026
ABC RESULTS:                OR cells:     2086
ABC RESULTS:               MUX cells:       64
ABC RESULTS:        internal signals:     4241
ABC RESULTS:           input signals:     1041
ABC RESULTS:          output signals:       96
Removing temp directory.

55.18. Extracting gate netlist of module `\ripple_carry_adder_subtractor' to `<abc-temp-dir>/input.blif'..
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

55.18.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.18.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:       33
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       33
Removing temp directory.

55.19. Extracting gate netlist of module `\shifter' to `<abc-temp-dir>/input.blif'..
Extracted 173 gates and 240 wires to a netlist network with 66 inputs and 66 outputs.

55.19.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.19.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:       33
ABC RESULTS:            ANDNOT cells:       98
ABC RESULTS:        internal signals:      108
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       66
Removing temp directory.

56. Executing OPT pass (performing simple optimizations).

56.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
<suppressed ~2016 debug messages>
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
<suppressed ~1 debug messages>
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
<suppressed ~2 debug messages>
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

56.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

56.3. Executing OPT_DFF pass (perform DFF optimizations).

56.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 7 unused cells and 8516 unused wires.
<suppressed ~29 debug messages>

56.5. Finished fast OPT passes.

57. Executing HIERARCHY pass (managing design hierarchy).

57.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \control_unit
Used module:         \immed_gen
Used module:         $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \instr_dec
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:                 \full_adder_LL_nodelay
Used module:     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         \FunctionUnit
Used module:             \ALU_LL
Used module:                 \logical_unit
Used module:                 $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:             \shifter
Used module:                 $paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:         \regfile
Used module:     \instr_mem

57.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \control_unit
Used module:         \immed_gen
Used module:         $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \instr_dec
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:                 \full_adder_LL_nodelay
Used module:     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         \FunctionUnit
Used module:             \ALU_LL
Used module:                 \logical_unit
Used module:                 $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:             \shifter
Used module:                 $paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:         \regfile
Used module:     \instr_mem
Removed 0 unused modules.

58. Printing statistics.

=== $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000 ===

   Number of wires:                852
   Number of wire bits:           1530
   Number of public wires:          34
   Number of public wire bits:     712
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                962
     $_ANDNOT_                     316
     $_AND_                         39
     $_MUX_                        232
     $_NAND_                         1
     $_NOR_                          9
     $_NOT_                         34
     $_ORNOT_                       17
     $_OR_                         282
     $_XNOR_                         2
     $_XOR_                         23
     $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      5
     FunctionUnit                    1
     regfile                         1

=== $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 ===

   Number of wires:               4915
   Number of wire bits:           8959
   Number of public wires:         136
   Number of public wire bits:    4180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8907
     $_ANDNOT_                     515
     $_AND_                          5
     $_DFFE_PP_                   4096
     $_MUX_                       4104
     $_NAND_                         4
     $_NOR_                          5
     $_NOT_                          4
     $_ORNOT_                        8
     $_OR_                         166

=== $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000 ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_DFF_PN0_                     32

=== $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000 ===

   Number of wires:                  7
   Number of wire bits:            163
   Number of public wires:           7
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_XOR_                         33
     full_adder_LL_nodelay          32

=== $paramod\shift_right\data_length=s32'00000000000000000000000000100000 ===

   Number of wires:                 13
   Number of wire bits:            518
   Number of public wires:          13
   Number of public wire bits:     518
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     mux_2to1                      160

=== ALU_LL ===

   Number of wires:                 53
   Number of wire bits:            276
   Number of public wires:           9
   Number of public wire bits:     232
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     $_ANDNOT_                       8
     $_MUX_                         33
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          2
     $_ORNOT_                        2
     $_OR_                          31
     $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000      1
     logical_unit                    1

=== FunctionUnit ===

   Number of wires:                288
   Number of wire bits:            511
   Number of public wires:           9
   Number of public wire bits:     232
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                313
     $_ANDNOT_                     187
     $_AND_                          4
     $_NAND_                         3
     $_NOR_                          2
     $_ORNOT_                       69
     $_OR_                          14
     $_XNOR_                        11
     $_XOR_                         21
     ALU_LL                          1
     shifter                         1

=== control_unit ===

   Number of wires:                 18
   Number of wire bits:            450
   Number of public wires:          18
   Number of public wire bits:     450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      6
     immed_gen                       2
     instr_dec                       4
     pc_updater                      1

=== cpu ===

   Number of wires:                 19
   Number of wire bits:            372
   Number of public wires:          19
   Number of public wire bits:     372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000      1
     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000      1
     control_unit                    1
     instr_mem                       1

=== full_adder_LL_nodelay ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_ANDNOT_                       1
     $_AND_                          1
     $_OR_                           1
     $_XNOR_                         2

=== immed_gen ===

   Number of wires:                173
   Number of wire bits:            257
   Number of public wires:           3
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                     155
     $_AND_                          2
     $_NAND_                         2
     $_ORNOT_                       15
     $_OR_                          28

=== instr_dec ===

   Number of wires:                 25
   Number of wire bits:             78
   Number of public wires:           2
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $_ANDNOT_                      12
     $_MUX_                          4
     $_NAND_                         1
     $_ORNOT_                        3
     $_OR_                           7

=== instr_mem ===

   Number of wires:                  2
   Number of wire bits:             39
   Number of public wires:           2
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== logical_unit ===

   Number of wires:                264
   Number of wire bits:            358
   Number of public wires:           4
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                292
     $_ANDNOT_                      65
     $_AND_                          1
     $_MUX_                         32
     $_NAND_                        32
     $_NOR_                         65
     $_ORNOT_                        1
     $_OR_                          64
     $_XOR_                         32

=== mux_2to1 ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $_MUX_                          1

=== pc_updater ===

   Number of wires:                 90
   Number of wire bits:            394
   Number of public wires:          13
   Number of public wire bits:     286
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     $_ANDNOT_                      17
     $_DFF_P_                       32
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          3
     $_NOT_                          2
     $_ORNOT_                        5
     $_OR_                          13
     $_SDFF_PN0_                    31
     $_SDFF_PN1_                     1
     $_XNOR_                         1
     ripple_carry_adder_subtractor      1

=== regfile ===

   Number of wires:               4208
   Number of wire bits:           5305
   Number of public wires:          41
   Number of public wire bits:    1138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5255
     $_ANDNOT_                    2026
     $_AND_                          3
     $_DFFE_NN0P_                  992
     $_DFFE_NP_                     32
     $_MUX_                         64
     $_NAND_                        35
     $_NOT_                          3
     $_ORNOT_                       14
     $_OR_                        2086

=== ripple_carry_adder_subtractor ===

   Number of wires:                  7
   Number of wire bits:            163
   Number of public wires:           7
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_XOR_                         33
     full_adder_LL_nodelay          32

=== shifter ===

   Number of wires:                112
   Number of wire bits:            272
   Number of public wires:           7
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                      98
     $_AND_                          1
     $_DLATCH_N_                    33
     $_MUX_                         32
     $_NAND_                        33
     $_NOT_                          1
     $_ORNOT_                        1
     $_OR_                           2
     $paramod\shift_right\data_length=s32'00000000000000000000000000100000      1

=== design hierarchy ===

   cpu                               1
     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000      1
       $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      5
       FunctionUnit                  1
         ALU_LL                      1
           $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000      1
             full_adder_LL_nodelay     32
           logical_unit              1
         shifter                     1
           $paramod\shift_right\data_length=s32'00000000000000000000000000100000      1
             mux_2to1              160
       regfile                       1
     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000      1
     control_unit                    1
       $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      6
       immed_gen                     2
       instr_dec                     4
       pc_updater                    1
         ripple_carry_adder_subtractor      1
           full_adder_LL_nodelay     32
     instr_mem                       1

   Number of wires:              12490
   Number of wire bits:          22014
   Number of public wires:        1337
   Number of public wire bits:   10799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17581
     $_ANDNOT_                    3654
     $_AND_                        121
     $_DFFE_NN0P_                  992
     $_DFFE_NP_                     32
     $_DFFE_PP_                   4096
     $_DFF_PN0_                    352
     $_DFF_P_                       32
     $_DLATCH_N_                    33
     $_MUX_                       4738
     $_NAND_                       119
     $_NOR_                         85
     $_NOT_                         46
     $_ORNOT_                      159
     $_OR_                        2806
     $_SDFF_PN0_                    31
     $_SDFF_PN1_                     1
     $_XNOR_                       142
     $_XOR_                        142

59. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000...
Checking module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000...
Checking module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000...
Checking module $paramod\shift_right\data_length=s32'00000000000000000000000000100000...
Checking module ALU_LL...
Checking module FunctionUnit...
Checking module control_unit...
Checking module cpu...
Checking module full_adder_LL_nodelay...
Checking module immed_gen...
Checking module instr_dec...
Checking module instr_mem...
Checking module logical_unit...
Checking module mux_2to1...
Checking module pc_updater...
Checking module regfile...
Checking module ripple_carry_adder_subtractor...
Checking module shifter...
Found and reported 0 problems.

60. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/post_techmap.dot'.
Dumping module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000 to page 1.
Dumping module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 to page 2.
Dumping module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000 to page 3.
Dumping module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000 to page 4.
Dumping module $paramod\shift_right\data_length=s32'00000000000000000000000000100000 to page 5.
Dumping module ALU_LL to page 6.
Dumping module FunctionUnit to page 7.
Dumping module control_unit to page 8.
Dumping module cpu to page 9.
Dumping module full_adder_LL_nodelay to page 10.
Dumping module immed_gen to page 11.
Dumping module instr_dec to page 12.
Dumping module instr_mem to page 13.
Dumping module logical_unit to page 14.
Dumping module mux_2to1 to page 15.
Dumping module pc_updater to page 16.
Dumping module regfile to page 17.
Dumping module ripple_carry_adder_subtractor to page 18.
Dumping module shifter to page 19.

61. Executing SHARE pass (SAT-based resource sharing).

62. Executing OPT pass (performing simple optimizations).

62.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

62.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

62.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU_LL..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FunctionUnit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder_LL_nodelay..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immed_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \instr_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logical_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux_2to1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_updater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ripple_carry_adder_subtractor..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

62.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
  Optimizing cells in module \ALU_LL.
  Optimizing cells in module \FunctionUnit.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \full_adder_LL_nodelay.
  Optimizing cells in module \immed_gen.
  Optimizing cells in module \instr_dec.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \logical_unit.
  Optimizing cells in module \mux_2to1.
  Optimizing cells in module \pc_updater.
  Optimizing cells in module \regfile.
  Optimizing cells in module \ripple_carry_adder_subtractor.
  Optimizing cells in module \shifter.
Performed a total of 0 changes.

62.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ALU_LL'.
Finding identical cells in module `\FunctionUnit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\full_adder_LL_nodelay'.
Finding identical cells in module `\immed_gen'.
Finding identical cells in module `\instr_dec'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\logical_unit'.
Finding identical cells in module `\mux_2to1'.
Finding identical cells in module `\pc_updater'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\ripple_carry_adder_subtractor'.
Finding identical cells in module `\shifter'.
Removed a total of 0 cells.

62.6. Executing OPT_DFF pass (perform DFF optimizations).

62.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..

62.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module ALU_LL.
Optimizing module FunctionUnit.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module full_adder_LL_nodelay.
Optimizing module immed_gen.
Optimizing module instr_dec.
Optimizing module instr_mem.
Optimizing module logical_unit.
Optimizing module mux_2to1.
Optimizing module pc_updater.
Optimizing module regfile.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module shifter.

62.9. Finished OPT passes. (There is nothing left to do.)

63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 0 unused cells and 17 unused wires.
<suppressed ~17 debug messages>

64. Printing statistics.

=== $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000 ===

   Number of wires:                847
   Number of wire bits:           1451
   Number of public wires:          29
   Number of public wire bits:     633
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                962
     $_ANDNOT_                     316
     $_AND_                         39
     $_MUX_                        232
     $_NAND_                         1
     $_NOR_                          9
     $_NOT_                         34
     $_ORNOT_                       17
     $_OR_                         282
     $_XNOR_                         2
     $_XOR_                         23
     $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      5
     FunctionUnit                    1
     regfile                         1

=== $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 ===

   Number of wires:               4915
   Number of wire bits:           8959
   Number of public wires:         136
   Number of public wire bits:    4180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8907
     $_ANDNOT_                     515
     $_AND_                          5
     $_DFFE_PP_                   4096
     $_MUX_                       4104
     $_NAND_                         4
     $_NOR_                          5
     $_NOT_                          4
     $_ORNOT_                        8
     $_OR_                         166

=== $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000 ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_DFF_PN0_                     32

=== $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000 ===

   Number of wires:                  7
   Number of wire bits:            163
   Number of public wires:           7
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_XOR_                         33
     full_adder_LL_nodelay          32

=== $paramod\shift_right\data_length=s32'00000000000000000000000000100000 ===

   Number of wires:                  5
   Number of wire bits:            262
   Number of public wires:           5
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     mux_2to1                      160

=== ALU_LL ===

   Number of wires:                 51
   Number of wire bits:            212
   Number of public wires:           7
   Number of public wire bits:     168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     $_ANDNOT_                       8
     $_MUX_                         33
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          2
     $_ORNOT_                        2
     $_OR_                          31
     $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000      1
     logical_unit                    1

=== FunctionUnit ===

   Number of wires:                286
   Number of wire bits:            447
   Number of public wires:           7
   Number of public wire bits:     168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                313
     $_ANDNOT_                     187
     $_AND_                          4
     $_NAND_                         3
     $_NOR_                          2
     $_ORNOT_                       69
     $_OR_                          14
     $_XNOR_                        11
     $_XOR_                         21
     ALU_LL                          1
     shifter                         1

=== control_unit ===

   Number of wires:                 18
   Number of wire bits:            450
   Number of public wires:          18
   Number of public wire bits:     450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      6
     immed_gen                       2
     instr_dec                       4
     pc_updater                      1

=== cpu ===

   Number of wires:                 19
   Number of wire bits:            372
   Number of public wires:          19
   Number of public wire bits:     372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000      1
     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000      1
     control_unit                    1
     instr_mem                       1

=== full_adder_LL_nodelay ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_ANDNOT_                       1
     $_AND_                          1
     $_OR_                           1
     $_XNOR_                         2

=== immed_gen ===

   Number of wires:                173
   Number of wire bits:            257
   Number of public wires:           3
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                     155
     $_AND_                          2
     $_NAND_                         2
     $_ORNOT_                       15
     $_OR_                          28

=== instr_dec ===

   Number of wires:                 25
   Number of wire bits:             78
   Number of public wires:           2
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $_ANDNOT_                      12
     $_MUX_                          4
     $_NAND_                         1
     $_ORNOT_                        3
     $_OR_                           7

=== instr_mem ===

   Number of wires:                  2
   Number of wire bits:             39
   Number of public wires:           2
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== logical_unit ===

   Number of wires:                264
   Number of wire bits:            358
   Number of public wires:           4
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                292
     $_ANDNOT_                      65
     $_AND_                          1
     $_MUX_                         32
     $_NAND_                        32
     $_NOR_                         65
     $_ORNOT_                        1
     $_OR_                          64
     $_XOR_                         32

=== mux_2to1 ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $_MUX_                          1

=== pc_updater ===

   Number of wires:                 90
   Number of wire bits:            394
   Number of public wires:          13
   Number of public wire bits:     286
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     $_ANDNOT_                      17
     $_DFF_P_                       32
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          3
     $_NOT_                          2
     $_ORNOT_                        5
     $_OR_                          13
     $_SDFF_PN0_                    31
     $_SDFF_PN1_                     1
     $_XNOR_                         1
     ripple_carry_adder_subtractor      1

=== regfile ===

   Number of wires:               4208
   Number of wire bits:           5305
   Number of public wires:          41
   Number of public wire bits:    1138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5255
     $_ANDNOT_                    2026
     $_AND_                          3
     $_DFFE_NN0P_                  992
     $_DFFE_NP_                     32
     $_MUX_                         64
     $_NAND_                        35
     $_NOT_                          3
     $_ORNOT_                       14
     $_OR_                        2086

=== ripple_carry_adder_subtractor ===

   Number of wires:                  7
   Number of wire bits:            163
   Number of public wires:           7
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_XOR_                         33
     full_adder_LL_nodelay          32

=== shifter ===

   Number of wires:                112
   Number of wire bits:            272
   Number of public wires:           7
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                      98
     $_AND_                          1
     $_DLATCH_N_                    33
     $_MUX_                         32
     $_NAND_                        33
     $_NOT_                          1
     $_ORNOT_                        1
     $_OR_                           2
     $paramod\shift_right\data_length=s32'00000000000000000000000000100000      1

=== design hierarchy ===

   cpu                               1
     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000      1
       $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      5
       FunctionUnit                  1
         ALU_LL                      1
           $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000      1
             full_adder_LL_nodelay     32
           logical_unit              1
         shifter                     1
           $paramod\shift_right\data_length=s32'00000000000000000000000000100000      1
             mux_2to1              160
       regfile                       1
     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000      1
     control_unit                    1
       $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      6
       immed_gen                     2
       instr_dec                     4
       pc_updater                    1
         ripple_carry_adder_subtractor      1
           full_adder_LL_nodelay     32
     instr_mem                       1

   Number of wires:              12473
   Number of wire bits:          21551
   Number of public wires:        1320
   Number of public wire bits:   10336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17581
     $_ANDNOT_                    3654
     $_AND_                        121
     $_DFFE_NN0P_                  992
     $_DFFE_NP_                     32
     $_DFFE_PP_                   4096
     $_DFF_PN0_                    352
     $_DFF_P_                       32
     $_DLATCH_N_                    33
     $_MUX_                       4738
     $_NAND_                       119
     $_NOR_                         85
     $_NOT_                         46
     $_ORNOT_                      159
     $_OR_                        2806
     $_SDFF_PN0_                    31
     $_SDFF_PN1_                     1
     $_XNOR_                       142
     $_XOR_                        142

mapping tbuf

65. Executing TECHMAP pass (map to technology primitives).

65.1. Executing Verilog-2005 frontend: /home/eymen/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/eymen/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

65.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

66. Executing SIMPLEMAP pass (map simple cells to gate primitives).

67. Executing TECHMAP pass (map to technology primitives).

67.1. Executing Verilog-2005 frontend: /home/eymen/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/eymen/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

67.2. Continuing TECHMAP pass.
Using template \$_DLATCH_N_ for cells of type $_DLATCH_N_.
No more expansions possible.
<suppressed ~37 debug messages>

68. Executing SIMPLEMAP pass (map simple cells to gate primitives).

69. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

69.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000':
Mapping DFF cells in module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000':
  mapped 4096 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000':
  mapped 32 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
Mapping DFF cells in module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000':
Mapping DFF cells in module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000':
Mapping DFF cells in module `\ALU_LL':
Mapping DFF cells in module `\FunctionUnit':
Mapping DFF cells in module `\control_unit':
Mapping DFF cells in module `\cpu':
Mapping DFF cells in module `\full_adder_LL_nodelay':
Mapping DFF cells in module `\immed_gen':
Mapping DFF cells in module `\instr_dec':
Mapping DFF cells in module `\instr_mem':
Mapping DFF cells in module `\logical_unit':
Mapping DFF cells in module `\mux_2to1':
Mapping DFF cells in module `\pc_updater':
  mapped 64 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\regfile':
  mapped 992 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 32 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\ripple_carry_adder_subtractor':
Mapping DFF cells in module `\shifter':

70. Printing statistics.

=== $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000 ===

   Number of wires:                847
   Number of wire bits:           1451
   Number of public wires:          29
   Number of public wire bits:     633
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                962
     $_ANDNOT_                     316
     $_AND_                         39
     $_MUX_                        232
     $_NAND_                         1
     $_NOR_                          9
     $_NOT_                         34
     $_ORNOT_                       17
     $_OR_                         282
     $_XNOR_                         2
     $_XOR_                         23
     $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      5
     FunctionUnit                    1
     regfile                         1

=== $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 ===

   Number of wires:               9011
   Number of wire bits:          13055
   Number of public wires:         136
   Number of public wire bits:    4180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13003
     $_ANDNOT_                     515
     $_AND_                          5
     $_MUX_                       8200
     $_NAND_                         4
     $_NOR_                          5
     $_NOT_                          4
     $_ORNOT_                        8
     $_OR_                         166
     sky130_fd_sc_hd__dfxtp_2     4096

=== $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000 ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     sky130_fd_sc_hd__dfrtp_2       32

=== $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000 ===

   Number of wires:                  7
   Number of wire bits:            163
   Number of public wires:           7
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_XOR_                         33
     full_adder_LL_nodelay          32

=== $paramod\shift_right\data_length=s32'00000000000000000000000000100000 ===

   Number of wires:                  5
   Number of wire bits:            262
   Number of public wires:           5
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     mux_2to1                      160

=== ALU_LL ===

   Number of wires:                 51
   Number of wire bits:            212
   Number of public wires:           7
   Number of public wire bits:     168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     $_ANDNOT_                       8
     $_MUX_                         33
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          2
     $_ORNOT_                        2
     $_OR_                          31
     $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000      1
     logical_unit                    1

=== FunctionUnit ===

   Number of wires:                286
   Number of wire bits:            447
   Number of public wires:           7
   Number of public wire bits:     168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                313
     $_ANDNOT_                     187
     $_AND_                          4
     $_NAND_                         3
     $_NOR_                          2
     $_ORNOT_                       69
     $_OR_                          14
     $_XNOR_                        11
     $_XOR_                         21
     ALU_LL                          1
     shifter                         1

=== control_unit ===

   Number of wires:                 18
   Number of wire bits:            450
   Number of public wires:          18
   Number of public wire bits:     450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      6
     immed_gen                       2
     instr_dec                       4
     pc_updater                      1

=== cpu ===

   Number of wires:                 19
   Number of wire bits:            372
   Number of public wires:          19
   Number of public wire bits:     372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000      1
     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000      1
     control_unit                    1
     instr_mem                       1

=== full_adder_LL_nodelay ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_ANDNOT_                       1
     $_AND_                          1
     $_OR_                           1
     $_XNOR_                         2

=== immed_gen ===

   Number of wires:                173
   Number of wire bits:            257
   Number of public wires:           3
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                     155
     $_AND_                          2
     $_NAND_                         2
     $_ORNOT_                       15
     $_OR_                          28

=== instr_dec ===

   Number of wires:                 25
   Number of wire bits:             78
   Number of public wires:           2
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $_ANDNOT_                      12
     $_MUX_                          4
     $_NAND_                         1
     $_ORNOT_                        3
     $_OR_                           7

=== instr_mem ===

   Number of wires:                  2
   Number of wire bits:             39
   Number of public wires:           2
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== logical_unit ===

   Number of wires:                264
   Number of wire bits:            358
   Number of public wires:           4
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                292
     $_ANDNOT_                      65
     $_AND_                          1
     $_MUX_                         32
     $_NAND_                        32
     $_NOR_                         65
     $_ORNOT_                        1
     $_OR_                          64
     $_XOR_                         32

=== mux_2to1 ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $_MUX_                          1

=== pc_updater ===

   Number of wires:                122
   Number of wire bits:            426
   Number of public wires:          13
   Number of public wire bits:     286
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                205
     $_ANDNOT_                      17
     $_MUX_                         97
     $_NAND_                         2
     $_NOR_                          3
     $_NOT_                          2
     $_ORNOT_                        5
     $_OR_                          13
     $_XNOR_                         1
     ripple_carry_adder_subtractor      1
     sky130_fd_sc_hd__dfxtp_2       64

=== regfile ===

   Number of wires:               6256
   Number of wire bits:           7353
   Number of public wires:          41
   Number of public wire bits:    1138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7303
     $_ANDNOT_                    2026
     $_AND_                          3
     $_MUX_                       1088
     $_NAND_                        35
     $_NOT_                       1027
     $_ORNOT_                       14
     $_OR_                        2086
     sky130_fd_sc_hd__dfrtp_2      992
     sky130_fd_sc_hd__dfxtp_2       32

=== ripple_carry_adder_subtractor ===

   Number of wires:                  7
   Number of wire bits:            163
   Number of public wires:           7
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_XOR_                         33
     full_adder_LL_nodelay          32

=== shifter ===

   Number of wires:                211
   Number of wire bits:            371
   Number of public wires:           7
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                      98
     $_AND_                          1
     $_MUX_                         32
     $_NAND_                        33
     $_NOT_                          1
     $_ORNOT_                        1
     $_OR_                           2
     $paramod\shift_right\data_length=s32'00000000000000000000000000100000      1
     sky130_fd_sc_hd__dlxtn_1       33

=== design hierarchy ===

   cpu                               1
     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000      1
       $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      5
       FunctionUnit                  1
         ALU_LL                      1
           $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000      1
             full_adder_LL_nodelay     32
           logical_unit              1
         shifter                     1
           $paramod\shift_right\data_length=s32'00000000000000000000000000100000      1
             mux_2to1              160
       regfile                       1
     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000      1
     control_unit                    1
       $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      6
       immed_gen                     2
       instr_dec                     4
       pc_updater                    1
         ripple_carry_adder_subtractor      1
           full_adder_LL_nodelay     32
     instr_mem                       1

   Number of wires:              18748
   Number of wire bits:          27826
   Number of public wires:        1320
   Number of public wire bits:   10336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23757
     $_ANDNOT_                    3654
     $_AND_                        121
     $_MUX_                       9890
     $_NAND_                       119
     $_NOR_                         85
     $_NOT_                       1070
     $_ORNOT_                      159
     $_OR_                        2806
     $_XNOR_                       142
     $_XOR_                        142
     sky130_fd_sc_hd__dfrtp_2     1344
     sky130_fd_sc_hd__dfxtp_2     4192
     sky130_fd_sc_hd__dlxtn_1       33

[INFO]: USING STRATEGY AREA 0

71. Executing ABC pass (technology mapping using ABC).

71.1. Extracting gate netlist of module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000' to `/tmp/yosys-abc-4t3S8h/input.blif'..
Extracted 955 gates and 1287 wires to a netlist network with 332 inputs and 137 outputs.

71.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-4t3S8h/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-4t3S8h/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-4t3S8h/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (2078.80 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    698 ( 19.8 %)   Cap =  8.7 ff (  4.9 %)   Area =     5783.05 ( 79.8 %)   Delay =  2373.00 ps  ( 20.5 %)               
ABC: Path  0 --      11 : 0    4 pi                        A =   0.00  Df =  93.3  -50.8 ps  S = 137.5 ps  Cin =  0.0 ff  Cout =  28.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     480 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df = 674.1 -444.9 ps  S =  95.7 ps  Cin =  1.5 ff  Cout =   2.6 ff  Cmax = 310.4 ff  G =  160  
ABC: Path  2 --     481 : 3    3 sky130_fd_sc_hd__o21a_2   A =   8.76  Df = 890.0 -171.2 ps  S =  50.4 ps  Cin =  2.4 ff  Cout =   5.4 ff  Cmax = 294.8 ff  G =  223  
ABC: Path  3 --     486 : 5    1 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df =1030.2 -133.3 ps  S =  37.0 ps  Cin =  2.4 ff  Cout =   1.6 ff  Cmax = 299.4 ff  G =   62  
ABC: Path  4 --     487 : 3    1 sky130_fd_sc_hd__or3b_2   A =   8.76  Df =1318.6 -113.6 ps  S =  72.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 269.2 ff  G =  139  
ABC: Path  5 --     488 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1460.3  -96.9 ps  S = 165.3 ps  Cin =  2.1 ff  Cout =  13.3 ff  Cmax = 130.0 ff  G =  605  
ABC: Path  6 --     489 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1715.5  -33.2 ps  S = 397.9 ps  Cin =  2.1 ff  Cout =  33.5 ff  Cmax = 130.0 ff  G = 1528  
ABC: Path  7 --     490 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =2052.1  -22.7 ps  S =  45.7 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  8 --     491 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2373.0 -124.6 ps  S = 396.5 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi10 (\cwordWB [11]).  End-point = po2 (\datamem_wr_din0 [0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  332/  137  lat =    0  nd =   698  edge =   2068  area =5783.14  delay = 9.00  lev = 9
ABC: + write_blif /tmp/yosys-abc-4t3S8h/output.blif 

71.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      123
ABC RESULTS:        internal signals:      818
ABC RESULTS:           input signals:      332
ABC RESULTS:          output signals:      137
Removing temp directory.

71.2. Extracting gate netlist of module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000' to `/tmp/yosys-abc-Cl8kx0/input.blif'..
Extracted 8907 gates and 13054 wires to a netlist network with 4147 inputs and 4128 outputs.

71.2.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-Cl8kx0/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Cl8kx0/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Cl8kx0/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (2350.44 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  12923 ( 40.6 %)   Cap = 12.2 ff ( 13.4 %)   Area =   108272.59 ( 52.9 %)   Delay =  2704.36 ps  (  4.8 %)               
ABC: Path  0 --      40 : 0    2 pi                       A =   0.00  Df =  15.8   -9.3 ps  S =  27.6 ps  Cin =  0.0 ff  Cout =   4.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    8292 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 241.3  -85.8 ps  S = 264.2 ps  Cin =  2.1 ff  Cout =  21.9 ff  Cmax = 130.0 ff  G =  999  
ABC: Path  2 --    8385 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 685.1 -254.4 ps  S = 508.9 ps  Cin =  2.1 ff  Cout =  43.4 ff  Cmax = 130.0 ff  G = 1956  
ABC: Path  3 --    8386 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1259.0 -465.7 ps  S = 670.8 ps  Cin =  2.1 ff  Cout =  57.7 ff  Cmax = 130.0 ff  G = 2593  
ABC: Path  4 --    8389 : 6    1 sky130_fd_sc_hd__mux4_2  A =  22.52  Df =1805.6 -478.4 ps  S =  77.6 ps  Cin =  2.6 ff  Cout =   2.5 ff  Cmax = 301.2 ff  G =   88  
ABC: Path  5 --    8396 : 4    1 sky130_fd_sc_hd__o211a_2 A =  10.01  Df =1961.8 -394.7 ps  S =  42.5 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 268.3 ff  G =   98  
ABC: Path  6 --    8397 : 4    1 sky130_fd_sc_hd__a31o_2  A =   8.76  Df =2044.4 -278.5 ps  S =  35.1 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 271.9 ff  G =   73  
ABC: Path  7 --    8434 : 6    1 sky130_fd_sc_hd__mux4_2  A =  22.52  Df =2251.7  -51.5 ps  S =  75.4 ps  Cin =  2.6 ff  Cout =   2.0 ff  Cmax = 301.2 ff  G =   71  
ABC: Path  8 --    8543 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =2460.5  -77.1 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  9 --    8544 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2704.4  -24.9 ps  S = 396.5 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi39 (\rd_addr0 [0]).  End-point = po0 (\rd_dout0 [0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 4147/ 4128  lat =    0  nd = 12923  edge =  30185  area =108253.84  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-Cl8kx0/output.blif 

71.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      192
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      192
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      832
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      265
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      259
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      196
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      514
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      327
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     4720
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     5244
ABC RESULTS:        internal signals:     4779
ABC RESULTS:           input signals:     4147
ABC RESULTS:          output signals:     4128
Removing temp directory.

71.3. Extracting gate netlist of module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000' to `/tmp/yosys-abc-iR9zcr/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

71.4. Extracting gate netlist of module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000' to `/tmp/yosys-abc-69EVRR/input.blif'..
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

71.4.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-69EVRR/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-69EVRR/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-69EVRR/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (750.37 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     37 ( 10.8 %)   Cap = 23.6 ff (  2.7 %)   Area =      551.78 ( 89.2 %)   Delay =  1923.02 ps  ( 91.9 %)               
ABC: Path  0 --       2 : 0    1 pi                      A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      68 : 1    6 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 330.8 -132.0 ps  S = 409.8 ps  Cin =  2.1 ff  Cout =  34.7 ff  Cmax = 130.0 ff  G = 1581  
ABC: Path  2 --      80 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1182.0 -489.2 ps  S =1082.4 ps  Cin =  2.1 ff  Cout =  93.8 ff  Cmax = 130.0 ff  G = 4270  
ABC: Path  3 --      81 : 2    1 sky130_fd_sc_hd__xor2_2 A =  16.27  Df =1923.0 -850.6 ps  S = 501.4 ps  Cin =  8.6 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G =  390  
ABC: Start-point = pi1 (\Cin).  End-point = po10 (\B_xor [9]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   34/   33  lat =    0  nd =    37  edge =     70  area =551.91  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-69EVRR/output.blif 

71.4.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       33
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       33
Removing temp directory.

71.5. Extracting gate netlist of module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000' to `/tmp/yosys-abc-MLgx0i/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

71.6. Extracting gate netlist of module `\ALU_LL' to `/tmp/yosys-abc-kvPd9J/input.blif'..
Extracted 78 gates and 146 wires to a netlist network with 68 inputs and 34 outputs.

71.6.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-kvPd9J/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-kvPd9J/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-kvPd9J/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (1657.27 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     82 ( 42.7 %)   Cap = 10.3 ff ( 10.7 %)   Area =      625.60 ( 57.3 %)   Delay =  1657.27 ps  ( 13.4 %)               
ABC: Path  0 --      17 : 0    2 pi                      A =   0.00  Df =  12.6   -7.7 ps  S =  23.5 ps  Cin =  0.0 ff  Cout =   3.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     103 : 4    1 sky130_fd_sc_hd__or4_2  A =   8.76  Df = 634.3 -531.0 ps  S =  90.6 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   95  
ABC: Path  2 --     107 : 4    1 sky130_fd_sc_hd__or4_2  A =   8.76  Df =1312.1-1077.6 ps  S = 107.0 ps  Cin =  1.5 ff  Cout =   4.6 ff  Cmax = 310.4 ff  G =  293  
ABC: Path  3 --     113 : 2    1 sky130_fd_sc_hd__nor2_2 A =   6.26  Df =1657.3-1339.6 ps  S = 373.8 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756  
ABC: Start-point = pi16 (\Arithmetic_result [17]).  End-point = po0 (\ZCNVFlags [3]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   68/   34  lat =    0  nd =    82  edge =    183  area =625.48  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-kvPd9J/output.blif 

71.6.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       34
Removing temp directory.

71.7. Extracting gate netlist of module `\FunctionUnit' to `/tmp/yosys-abc-4QXROb/input.blif'..
Extracted 311 gates and 443 wires to a netlist network with 132 inputs and 32 outputs.

71.7.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-4QXROb/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-4QXROb/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-4QXROb/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (2142.68 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    142 ( 26.8 %)   Cap =  7.9 ff (  3.9 %)   Area =     1177.38 ( 73.2 %)   Delay =  2158.63 ps  (  5.6 %)               
ABC: Path  0 --      18 : 0    2 pi                        A =   0.00  Df =  14.9   -9.0 ps  S =  26.4 ps  Cin =  0.0 ff  Cout =   4.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     218 : 2    2 sky130_fd_sc_hd__and2b_2  A =   8.76  Df = 217.4  -17.0 ps  S =  45.6 ps  Cin =  1.6 ff  Cout =   4.9 ff  Cmax = 310.4 ff  G =  290  
ABC: Path  2 --     219 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df = 496.7 -208.2 ps  S =  47.2 ps  Cin =  2.3 ff  Cout =   1.6 ff  Cmax = 299.4 ff  G =   64  
ABC: Path  3 --     221 : 4    2 sky130_fd_sc_hd__or4b_2   A =  10.01  Df =1125.4 -644.4 ps  S = 117.4 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 265.5 ff  G =  458  
ABC: Path  4 --     256 : 4    1 sky130_fd_sc_hd__o22a_2   A =  10.01  Df =1374.0 -759.8 ps  S =  32.3 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 304.9 ff  G =   72  
ABC: Path  5 --     260 : 4    1 sky130_fd_sc_hd__a2bb2o_2 A =  11.26  Df =1582.8 -578.1 ps  S =  41.3 ps  Cin =  1.7 ff  Cout =   2.5 ff  Cmax = 300.3 ff  G =  135  
ABC: Path  6 --     261 : 4    1 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =1686.9 -213.7 ps  S =  64.2 ps  Cin =  2.4 ff  Cout =   9.0 ff  Cmax = 325.0 ff  G =  368  
ABC: Path  7 --     263 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1813.3 -201.9 ps  S =  96.9 ps  Cin =  8.5 ff  Cout =   2.5 ff  Cmax = 121.8 ff  G =   27  
ABC: Path  8 --     269 : 5    1 sky130_fd_sc_hd__a41o_2   A =  11.26  Df =2158.6 -235.4 ps  S = 173.6 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 325.0 ff  G = 1436  
ABC: Start-point = pi17 (\A [23]).  End-point = po0 (\S [0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  132/   32  lat =    0  nd =   142  edge =    408  area =1177.32  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-4QXROb/output.blif 

71.7.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       40
ABC RESULTS:        internal signals:      279
ABC RESULTS:           input signals:      132
ABC RESULTS:          output signals:       32
Removing temp directory.

71.8. Extracting gate netlist of module `\control_unit' to `/tmp/yosys-abc-scUFyE/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

71.9. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-AZoxi7/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

71.10. Extracting gate netlist of module `\full_adder_LL_nodelay' to `/tmp/yosys-abc-qgwr2z/input.blif'..
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

71.10.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-qgwr2z/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-qgwr2z/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-qgwr2z/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (590.33 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      5 ( 20.0 %)   Cap = 16.0 ff (  2.5 %)   Area =       51.30 ( 80.0 %)   Delay =   590.33 ps  ( 40.0 %)               
ABC: Path  0 --       1 : 0    2 pi                       A =   0.00  Df =  45.5  -25.1 ps  S =  68.8 ps  Cin =  0.0 ff  Cout =  13.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       6 : 2    2 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df = 235.4  -22.9 ps  S = 219.9 ps  Cin =  8.5 ff  Cout =  13.2 ff  Cmax = 121.8 ff  G =  149  
ABC: Path  2 --       7 : 2    1 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df = 590.3  -67.4 ps  S = 453.2 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff  G =  394  
ABC: Start-point = pi0 (\A).  End-point = po0 (\S).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    3/    2  lat =    0  nd =     5  edge =     10  area =51.31  delay = 2.00  lev = 2
ABC: + write_blif /tmp/yosys-abc-qgwr2z/output.blif 

71.10.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

71.11. Extracting gate netlist of module `\immed_gen' to `/tmp/yosys-abc-wW4Qc3/input.blif'..
Extracted 202 gates and 231 wires to a netlist network with 29 inputs and 32 outputs.

71.11.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-wW4Qc3/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-wW4Qc3/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-wW4Qc3/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (1662.79 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     60 ( 21.7 %)   Cap = 16.0 ff (  5.0 %)   Area =      471.70 ( 78.3 %)   Delay =  1880.83 ps  ( 28.3 %)               
ABC: Path  0 --       1 : 0    6 pi                      A =   0.00  Df =  50.7  -28.2 ps  S =  76.2 ps  Cin =  0.0 ff  Cout =  15.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      68 : 4    2 sky130_fd_sc_hd__or4b_2 A =  10.01  Df = 699.4 -469.7 ps  S = 114.2 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 265.5 ff  G =  406  
ABC: Path  2 --      69 : 3    1 sky130_fd_sc_hd__or3b_2 A =   8.76  Df = 909.9 -162.8 ps  S =  72.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 269.2 ff  G =  139  
ABC: Path  3 --      70 : 1    6 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1074.7 -184.9 ps  S = 174.6 ps  Cin =  2.1 ff  Cout =  14.1 ff  Cmax = 130.0 ff  G =  630  
ABC: Path  4 --      71 : 2    1 sky130_fd_sc_hd__or2_2  A =   6.26  Df =1207.7  -44.2 ps  S =  51.6 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 299.4 ff  G =  144  
ABC: Path  5 --      72 : 1    8 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1393.7  -86.9 ps  S = 202.6 ps  Cin =  2.1 ff  Cout =  16.5 ff  Cmax = 130.0 ff  G =  744  
ABC: Path  6 --      80 : 2    1 sky130_fd_sc_hd__and2_2 A =   7.51  Df =1560.9  -54.3 ps  S =  36.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path  7 --      81 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1880.8 -160.1 ps  S = 396.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi0 (\cword [1]).  End-point = po5 (\imm [5]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   29/   32  lat =    0  nd =    60  edge =    156  area =471.72  delay = 7.00  lev = 7
ABC: + write_blif /tmp/yosys-abc-wW4Qc3/output.blif 

71.11.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:        internal signals:      170
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       32
Removing temp directory.

71.12. Extracting gate netlist of module `\instr_dec' to `/tmp/yosys-abc-YZuKYw/input.blif'..
Extracted 27 gates and 32 wires to a netlist network with 5 inputs and 4 outputs.

71.12.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-YZuKYw/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-YZuKYw/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-YZuKYw/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (1153.08 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     12 (  8.3 %)   Cap = 13.0 ff (  2.1 %)   Area =      108.85 ( 91.7 %)   Delay =  1153.05 ps  ( 25.0 %)               
ABC: Path  0 --       3 : 0    4 pi                        A =   0.00  Df =  32.2  -18.4 ps  S =  50.2 ps  Cin =  0.0 ff  Cout =   9.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      12 : 3    2 sky130_fd_sc_hd__or3b_2   A =   8.76  Df = 481.8 -287.9 ps  S =  89.2 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 269.2 ff  G =  396  
ABC: Path  2 --      13 : 3    1 sky130_fd_sc_hd__or3b_2   A =   8.76  Df = 963.1 -657.9 ps  S =  83.3 ps  Cin =  1.5 ff  Cout =   4.5 ff  Cmax = 269.2 ff  G =  290  
ABC: Path  3 --      16 : 4    1 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =1153.1 -358.2 ps  S = 431.2 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 133.7 ff  G =  765  
ABC: Start-point = pi2 (\inst [6]).  End-point = po0 (\cword [0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    5/    4  lat =    0  nd =    12  edge =     34  area =108.86  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-YZuKYw/output.blif 

71.12.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

71.13. Extracting gate netlist of module `\instr_mem' to `/tmp/yosys-abc-QAWBd1/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

71.14. Extracting gate netlist of module `\logical_unit' to `/tmp/yosys-abc-ISwwsv/input.blif'..
Extracted 292 gates and 358 wires to a netlist network with 66 inputs and 32 outputs.

71.14.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-ISwwsv/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ISwwsv/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ISwwsv/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (796.44 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    139 (  7.2 %)   Cap = 10.7 ff (  1.7 %)   Area =     1043.50 ( 92.8 %)   Delay =  1117.99 ps  ( 66.9 %)               
ABC: Path  0 --       3 : 0    6 pi                      A =   0.00  Df =  56.9  -31.3 ps  S =  85.1 ps  Cin =  0.0 ff  Cout =  17.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     106 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 492.3 -216.2 ps  S = 543.2 ps  Cin =  2.1 ff  Cout =  46.1 ff  Cmax = 130.0 ff  G = 2092  
ABC: Path  2 --     107 : 2    2 sky130_fd_sc_hd__nor2_2 A =   6.26  Df = 590.4 -115.1 ps  S = 118.9 ps  Cin =  4.4 ff  Cout =   7.3 ff  Cmax = 141.9 ff  G =  154  
ABC: Path  3 --     108 : 3    1 sky130_fd_sc_hd__a21o_2 A =   8.76  Df = 787.1 -209.8 ps  S =  33.3 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 309.5 ff  G =  100  
ABC: Path  4 --     111 : 4    1 sky130_fd_sc_hd__a22o_2 A =  10.01  Df =1118.0 -201.6 ps  S = 179.6 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 301.2 ff  G = 1424  
ABC: Start-point = pi2 (\L_sel [0]).  End-point = po1 (\G [1]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   66/   32  lat =    0  nd =   139  edge =    364  area =1043.79  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-ISwwsv/output.blif 

71.14.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       31
ABC RESULTS:        internal signals:      260
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       32
Removing temp directory.

71.15. Extracting gate netlist of module `\mux_2to1' to `/tmp/yosys-abc-0m4Gs0/input.blif'..
Extracted 1 gates and 4 wires to a netlist network with 3 inputs and 1 outputs.

71.15.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-0m4Gs0/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-0m4Gs0/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-0m4Gs0/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (460.64 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      2 ( 50.0 %)   Cap =  8.5 ff ( 12.5 %)   Area =       15.01 ( 50.0 %)   Delay =   532.21 ps  (100.0 %)               
ABC: Path  0 --       3 : 0    1 pi                      A =   0.00  Df =  12.2   -7.3 ps  S =  22.9 ps  Cin =  0.0 ff  Cout =   3.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       5 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df = 306.0  -93.8 ps  S =  45.7 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  2 --       6 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 532.2   -7.3 ps  S = 396.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi2 (\s).  End-point = po0 (\o_mux).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    3/    1  lat =    0  nd =     2  edge =      4  area =15.01  delay = 2.00  lev = 2
ABC: + write_blif /tmp/yosys-abc-0m4Gs0/output.blif 

71.15.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        1
Removing temp directory.

71.16. Extracting gate netlist of module `\pc_updater' to `/tmp/yosys-abc-CJlXSv/input.blif'..
Extracted 140 gates and 281 wires to a netlist network with 139 inputs and 64 outputs.

71.16.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-CJlXSv/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-CJlXSv/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-CJlXSv/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (1817.74 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    187 ( 39.0 %)   Cap =  9.0 ff (  9.8 %)   Area =     1405.10 ( 61.0 %)   Delay =  1961.96 ps  ( 51.3 %)               
ABC: Path  0 --       6 : 0    5 pi                       A =   0.00  Df =  47.3  -26.5 ps  S =  71.3 ps  Cin =  0.0 ff  Cout =  14.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     204 : 2    1 sky130_fd_sc_hd__or2_2   A =   6.26  Df = 298.9 -148.0 ps  S =  52.4 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 299.4 ff  G =  161  
ABC: Path  2 --     208 : 5    2 sky130_fd_sc_hd__a32o_2  A =  11.26  Df = 565.6 -236.4 ps  S =  56.5 ps  Cin =  2.3 ff  Cout =   4.9 ff  Cmax = 264.6 ff  G =  200  
ABC: Path  3 --     215 : 4    5 sky130_fd_sc_hd__a211o_2 A =  10.01  Df = 927.6  -99.4 ps  S =  76.3 ps  Cin =  2.4 ff  Cout =  13.3 ff  Cmax = 325.0 ff  G =  541  
ABC: Path  4 --     216 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1161.9  -13.5 ps  S = 398.3 ps  Cin =  2.1 ff  Cout =  33.5 ff  Cmax = 130.0 ff  G = 1528  
ABC: Path  5 --     217 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =1497.3   -3.2 ps  S =  44.9 ps  Cin =  2.3 ff  Cout =   2.0 ff  Cmax = 297.6 ff  G =   82  
ABC: Path  6 --     221 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =1743.0 -119.3 ps  S =  45.7 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  7 --     222 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1962.0  -17.4 ps  S = 396.5 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi5 (\cword [4]).  End-point = po0 ($0\A[31:0] [0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  139/   64  lat =    0  nd =   187  edge =    383  area =1404.90  delay = 7.00  lev = 7
ABC: + write_blif /tmp/yosys-abc-CJlXSv/output.blif 

71.16.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       73
ABC RESULTS:        internal signals:       78
ABC RESULTS:           input signals:      139
ABC RESULTS:          output signals:       64
Removing temp directory.

71.17. Extracting gate netlist of module `\regfile' to `/tmp/yosys-abc-WW6781/input.blif'..
Extracted 6279 gates and 7353 wires to a netlist network with 1074 inputs and 2112 outputs.

71.17.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-WW6781/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-WW6781/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-WW6781/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (2243.44 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   5825 ( 47.0 %)   Cap = 14.5 ff (  9.7 %)   Area =    41738.78 ( 52.7 %)   Delay =  2458.29 ps  ( 13.3 %)               
ABC: Path  0 --    1066 : 0    7 pi                        A =   0.00  Df =  38.8  -21.5 ps  S =  59.4 ps  Cin =  0.0 ff  Cout =  11.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    5484 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 326.1 -131.6 ps  S = 337.4 ps  Cin =  2.1 ff  Cout =  28.2 ff  Cmax = 130.0 ff  G = 1276  
ABC: Path  2 --    5542 : 4   10 sky130_fd_sc_hd__and4bb_2 A =  12.51  Df = 681.4  -38.4 ps  S = 141.6 ps  Cin =  1.5 ff  Cout =  19.5 ff  Cmax = 270.1 ff  G = 1244  
ABC: Path  3 --    5543 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 889.4  -92.1 ps  S = 194.0 ps  Cin =  2.1 ff  Cout =  15.7 ff  Cmax = 130.0 ff  G =  721  
ABC: Path  4 --    5630 : 3    1 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1086.6  -71.0 ps  S =  42.3 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 309.5 ff  G =  157  
ABC: Path  5 --    5635 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =1430.8 -211.6 ps  S =  54.7 ps  Cin =  2.4 ff  Cout =   1.6 ff  Cmax = 324.1 ff  G =   62  
ABC: Path  6 --    5641 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2025.3 -536.3 ps  S =  95.1 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  153  
ABC: Path  7 --    5642 : 5    1 sky130_fd_sc_hd__o32a_2   A =  11.26  Df =2458.3 -582.5 ps  S = 180.9 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 300.3 ff  G = 1451  
ABC: Start-point = pi1065 (\rd_addr1 [1]).  End-point = po1025 (\rd_dout1 [1]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1074/ 2112  lat =    0  nd =  5825  edge =  13359  area =41729.60  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-WW6781/output.blif 

71.17.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      992
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:      512
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      649
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:      384
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      131
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1715
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     1025
ABC RESULTS:        internal signals:     4167
ABC RESULTS:           input signals:     1074
ABC RESULTS:          output signals:     2112
Removing temp directory.

71.18. Extracting gate netlist of module `\ripple_carry_adder_subtractor' to `/tmp/yosys-abc-Ea7OYS/input.blif'..
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

71.18.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-Ea7OYS/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Ea7OYS/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Ea7OYS/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (750.37 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     37 ( 10.8 %)   Cap = 23.6 ff (  2.7 %)   Area =      551.78 ( 89.2 %)   Delay =  1923.02 ps  ( 91.9 %)               
ABC: Path  0 --       2 : 0    1 pi                      A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      68 : 1    6 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 330.8 -132.0 ps  S = 409.8 ps  Cin =  2.1 ff  Cout =  34.7 ff  Cmax = 130.0 ff  G = 1581  
ABC: Path  2 --      80 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1182.0 -489.2 ps  S =1082.4 ps  Cin =  2.1 ff  Cout =  93.8 ff  Cmax = 130.0 ff  G = 4270  
ABC: Path  3 --      81 : 2    1 sky130_fd_sc_hd__xor2_2 A =  16.27  Df =1923.0 -850.6 ps  S = 501.4 ps  Cin =  8.6 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G =  390  
ABC: Start-point = pi1 (\Cin).  End-point = po10 (\B_xor [9]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   34/   33  lat =    0  nd =    37  edge =     70  area =551.91  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-Ea7OYS/output.blif 

71.18.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       33
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       33
Removing temp directory.

71.19. Extracting gate netlist of module `\shifter' to `/tmp/yosys-abc-cNdHiK/input.blif'..
Extracted 168 gates and 234 wires to a netlist network with 66 inputs and 66 outputs.

71.19.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-cNdHiK/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-cNdHiK/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-cNdHiK/input.blif 
ABC: + read_lib -w /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 20000.0 
ABC: Current delay (839.98 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    111 ( 39.6 %)   Cap = 16.0 ff (  9.9 %)   Area =      868.33 ( 60.4 %)   Delay =  1027.85 ps  ( 85.6 %)               
ABC: Path  0 --       2 : 0    4 pi                      A =   0.00  Df =  30.0  -16.9 ps  S =  47.2 ps  Cin =  0.0 ff  Cout =   8.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     182 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 366.0 -151.6 ps  S = 413.8 ps  Cin =  2.1 ff  Cout =  34.9 ff  Cmax = 130.0 ff  G = 1586  
ABC: Path  2 --     183 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df = 706.9 -144.3 ps  S =  45.6 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  3 --     184 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1027.8 -246.4 ps  S = 396.5 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1 (\S [1]).  End-point = po23 ($0\reg_B[31:0] [23]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   66/   66  lat =    0  nd =   111  edge =    275  area =868.17  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-cNdHiK/output.blif 

71.19.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       44
ABC RESULTS:        internal signals:      102
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       66
Removing temp directory.

72. Executing SETUNDEF pass (replace undef values with defined constants).

73. Executing HILOMAP pass (mapping to constant drivers).

74. Executing SPLITNETS pass (splitting up multi-bit signals).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\shift_right\data_length=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ALU_LL..
Finding unused cells or wires in module \FunctionUnit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \full_adder_LL_nodelay..
Finding unused cells or wires in module \immed_gen..
Finding unused cells or wires in module \instr_dec..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \logical_unit..
Finding unused cells or wires in module \mux_2to1..
Finding unused cells or wires in module \pc_updater..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \ripple_carry_adder_subtractor..
Finding unused cells or wires in module \shifter..
Removed 0 unused cells and 23768 unused wires.
<suppressed ~87 debug messages>

76. Executing INSBUF pass (insert buffer cells for connected wires).
Add $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000/$auto$insbuf.cc:97:execute$73857: \datamem_rd_addr0 [0] -> \datamem_wr_addr0 [0]
Add $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000/$auto$insbuf.cc:97:execute$73858: \datamem_rd_addr0 [1] -> \datamem_wr_addr0 [1]
Add $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000/$auto$insbuf.cc:97:execute$73859: \datamem_rd_addr0 [2] -> \datamem_wr_addr0 [2]
Add $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000/$auto$insbuf.cc:97:execute$73860: \datamem_rd_addr0 [3] -> \datamem_wr_addr0 [3]
Add $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000/$auto$insbuf.cc:97:execute$73861: \datamem_rd_addr0 [4] -> \datamem_wr_addr0 [4]
Add $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000/$auto$insbuf.cc:97:execute$73862: \datamem_rd_addr0 [5] -> \datamem_wr_addr0 [5]
Add $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000/$auto$insbuf.cc:97:execute$73863: \datamem_rd_addr0 [6] -> \datamem_wr_addr0 [6]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73864: \muxconnector[191] -> \H [0]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73865: \muxconnector[190] -> \H [1]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73866: \muxconnector[189] -> \H [2]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73867: \muxconnector[188] -> \H [3]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73868: \muxconnector[187] -> \H [4]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73869: \muxconnector[186] -> \H [5]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73870: \muxconnector[185] -> \H [6]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73871: \muxconnector[184] -> \H [7]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73872: \muxconnector[183] -> \H [8]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73873: \muxconnector[182] -> \H [9]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73874: \muxconnector[181] -> \H [10]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73875: \muxconnector[180] -> \H [11]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73876: \muxconnector[179] -> \H [12]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73877: \muxconnector[178] -> \H [13]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73878: \muxconnector[177] -> \H [14]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73879: \muxconnector[176] -> \H [15]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73880: \muxconnector[175] -> \H [16]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73881: \muxconnector[174] -> \H [17]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73882: \muxconnector[173] -> \H [18]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73883: \muxconnector[172] -> \H [19]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73884: \muxconnector[171] -> \H [20]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73885: \muxconnector[170] -> \H [21]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73886: \muxconnector[169] -> \H [22]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73887: \muxconnector[168] -> \H [23]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73888: \muxconnector[167] -> \H [24]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73889: \muxconnector[166] -> \H [25]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73890: \muxconnector[165] -> \H [26]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73891: \muxconnector[164] -> \H [27]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73892: \muxconnector[163] -> \H [28]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73893: \muxconnector[162] -> \H [29]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73894: \muxconnector[161] -> \H [30]
Add $paramod\shift_right\data_length=s32'00000000000000000000000000100000/$auto$insbuf.cc:97:execute$73895: \muxconnector[160] -> \H [31]
Add instr_dec/$auto$insbuf.cc:97:execute$73896: \inst [12] -> \cword [4]
Add instr_dec/$auto$insbuf.cc:97:execute$73897: \inst [13] -> \cword [5]
Add instr_dec/$auto$insbuf.cc:97:execute$73898: \inst [14] -> \cword [6]
Add instr_dec/$auto$insbuf.cc:97:execute$73899: \inst [30] -> \cword [7]
Add instr_dec/$auto$insbuf.cc:97:execute$73900: \inst [7] -> \cword [8]
Add instr_dec/$auto$insbuf.cc:97:execute$73901: \inst [8] -> \cword [9]
Add instr_dec/$auto$insbuf.cc:97:execute$73902: \inst [9] -> \cword [10]
Add instr_dec/$auto$insbuf.cc:97:execute$73903: \inst [10] -> \cword [11]
Add instr_dec/$auto$insbuf.cc:97:execute$73904: \inst [11] -> \cword [12]
Add instr_dec/$auto$insbuf.cc:97:execute$73905: \inst [15] -> \cword [13]
Add instr_dec/$auto$insbuf.cc:97:execute$73906: \inst [16] -> \cword [14]
Add instr_dec/$auto$insbuf.cc:97:execute$73907: \inst [17] -> \cword [15]
Add instr_dec/$auto$insbuf.cc:97:execute$73908: \inst [18] -> \cword [16]
Add instr_dec/$auto$insbuf.cc:97:execute$73909: \inst [19] -> \cword [17]
Add instr_dec/$auto$insbuf.cc:97:execute$73910: \inst [20] -> \cword [18]
Add instr_dec/$auto$insbuf.cc:97:execute$73911: \inst [21] -> \cword [19]
Add instr_dec/$auto$insbuf.cc:97:execute$73912: \inst [22] -> \cword [20]
Add instr_dec/$auto$insbuf.cc:97:execute$73913: \inst [23] -> \cword [21]
Add instr_dec/$auto$insbuf.cc:97:execute$73914: \inst [24] -> \cword [22]

77. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000...
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_strb [2] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_strb [1] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_strb [0] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [31] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [30] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [29] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [28] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [27] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [26] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [25] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [24] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [23] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [22] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [21] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [20] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [19] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [18] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [17] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [16] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [15] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [14] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [13] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [12] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [11] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [10] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [9] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [8] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [7] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [6] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [5] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [4] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [3] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [2] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [1] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_din0 [0] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [6] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [5] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [4] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [3] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [2] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [1] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_wr_addr0 [0] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\datamem_we0 is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[31] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[30] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[29] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[28] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[27] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[26] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[25] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[24] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[23] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[22] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[21] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[20] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[19] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[18] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[17] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[16] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[15] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[14] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[13] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[12] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[11] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[10] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[9] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[8] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[7] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[6] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[5] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[4] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[3] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[2] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[1] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_wr_din0[0] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\regfile_we0 is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS[3] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS[2] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS[1] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_FS[0] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[31] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[30] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[29] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[28] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[27] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[26] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[25] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[24] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[23] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[22] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[21] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[20] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[19] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[18] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[17] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[16] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[15] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[14] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[13] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[12] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[11] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[10] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[9] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[8] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[7] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[6] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[5] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[4] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[3] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[2] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[1] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_B[0] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[31] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[30] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[29] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[28] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[27] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[26] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[25] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[24] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[23] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[22] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[21] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[20] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[19] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[18] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[17] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[16] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[15] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[14] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[13] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[12] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[11] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[10] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[9] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[8] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[7] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[6] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[5] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[4] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[3] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[2] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[1] is used but has no driver.
Warning: Wire $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.\funit_A[0] is used but has no driver.
Checking module $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000...
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [31] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [30] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [29] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [28] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [27] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [26] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [25] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [24] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [23] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [22] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [21] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [20] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [19] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [18] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [17] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [16] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [15] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [14] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [13] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [12] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [11] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [10] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [9] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [8] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [7] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [6] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [5] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [4] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [3] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [2] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [1] is used but has no driver.
Warning: Wire $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.\rd_dout0 [0] is used but has no driver.
Checking module $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000...
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [31] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [30] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [29] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [28] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [27] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [26] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [25] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [24] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [23] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [22] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [21] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [20] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [19] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [18] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [17] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [16] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [15] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [14] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [13] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [12] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [11] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [10] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [9] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [8] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [7] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [6] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [5] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [4] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [3] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [2] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [1] is used but has no driver.
Warning: Wire $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.\Q [0] is used but has no driver.
Checking module $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000...
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\Cout is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[9] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[8] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[7] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[6] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[5] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[4] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[3] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[31] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[30] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[2] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[29] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[28] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[27] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[26] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[25] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[24] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[23] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[22] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[21] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[20] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[1] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[19] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[18] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[17] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[16] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[15] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[14] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[13] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[12] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[11] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[10] is used but has no driver.
Warning: Wire $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.\B_xor[0] is used but has no driver.
Checking module $paramod\shift_right\data_length=s32'00000000000000000000000000100000...
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [31] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [30] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [29] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [28] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [27] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [26] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [25] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [24] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [23] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [22] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [21] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [20] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [19] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [18] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [17] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [16] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [15] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [14] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [13] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [12] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [11] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [10] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [9] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [8] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [7] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [6] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [5] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [4] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [3] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [2] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [1] is used but has no driver.
Warning: Wire $paramod\shift_right\data_length=s32'00000000000000000000000000100000.\H [0] is used but has no driver.
Checking module ALU_LL...
Warning: Wire ALU_LL.\ZCNVFlags [3] is used but has no driver.
Warning: Wire ALU_LL.\ZCNVFlags [0] is used but has no driver.
Warning: Wire ALU_LL.\G [31] is used but has no driver.
Warning: Wire ALU_LL.\G [30] is used but has no driver.
Warning: Wire ALU_LL.\G [29] is used but has no driver.
Warning: Wire ALU_LL.\G [28] is used but has no driver.
Warning: Wire ALU_LL.\G [27] is used but has no driver.
Warning: Wire ALU_LL.\G [26] is used but has no driver.
Warning: Wire ALU_LL.\G [25] is used but has no driver.
Warning: Wire ALU_LL.\G [24] is used but has no driver.
Warning: Wire ALU_LL.\G [23] is used but has no driver.
Warning: Wire ALU_LL.\G [22] is used but has no driver.
Warning: Wire ALU_LL.\G [21] is used but has no driver.
Warning: Wire ALU_LL.\G [20] is used but has no driver.
Warning: Wire ALU_LL.\G [19] is used but has no driver.
Warning: Wire ALU_LL.\G [18] is used but has no driver.
Warning: Wire ALU_LL.\G [17] is used but has no driver.
Warning: Wire ALU_LL.\G [16] is used but has no driver.
Warning: Wire ALU_LL.\G [15] is used but has no driver.
Warning: Wire ALU_LL.\G [14] is used but has no driver.
Warning: Wire ALU_LL.\G [13] is used but has no driver.
Warning: Wire ALU_LL.\G [12] is used but has no driver.
Warning: Wire ALU_LL.\G [11] is used but has no driver.
Warning: Wire ALU_LL.\G [10] is used but has no driver.
Warning: Wire ALU_LL.\G [9] is used but has no driver.
Warning: Wire ALU_LL.\G [8] is used but has no driver.
Warning: Wire ALU_LL.\G [7] is used but has no driver.
Warning: Wire ALU_LL.\G [6] is used but has no driver.
Warning: Wire ALU_LL.\G [5] is used but has no driver.
Warning: Wire ALU_LL.\G [4] is used but has no driver.
Warning: Wire ALU_LL.\G [3] is used but has no driver.
Warning: Wire ALU_LL.\G [2] is used but has no driver.
Warning: Wire ALU_LL.\G [1] is used but has no driver.
Warning: Wire ALU_LL.\G [0] is used but has no driver.
Checking module FunctionUnit...
Warning: Wire FunctionUnit.\S [31] is used but has no driver.
Warning: Wire FunctionUnit.\S [30] is used but has no driver.
Warning: Wire FunctionUnit.\S [29] is used but has no driver.
Warning: Wire FunctionUnit.\S [28] is used but has no driver.
Warning: Wire FunctionUnit.\S [27] is used but has no driver.
Warning: Wire FunctionUnit.\S [26] is used but has no driver.
Warning: Wire FunctionUnit.\S [25] is used but has no driver.
Warning: Wire FunctionUnit.\S [24] is used but has no driver.
Warning: Wire FunctionUnit.\S [23] is used but has no driver.
Warning: Wire FunctionUnit.\S [22] is used but has no driver.
Warning: Wire FunctionUnit.\S [21] is used but has no driver.
Warning: Wire FunctionUnit.\S [20] is used but has no driver.
Warning: Wire FunctionUnit.\S [19] is used but has no driver.
Warning: Wire FunctionUnit.\S [18] is used but has no driver.
Warning: Wire FunctionUnit.\S [17] is used but has no driver.
Warning: Wire FunctionUnit.\S [16] is used but has no driver.
Warning: Wire FunctionUnit.\S [15] is used but has no driver.
Warning: Wire FunctionUnit.\S [14] is used but has no driver.
Warning: Wire FunctionUnit.\S [13] is used but has no driver.
Warning: Wire FunctionUnit.\S [12] is used but has no driver.
Warning: Wire FunctionUnit.\S [11] is used but has no driver.
Warning: Wire FunctionUnit.\S [10] is used but has no driver.
Warning: Wire FunctionUnit.\S [9] is used but has no driver.
Warning: Wire FunctionUnit.\S [8] is used but has no driver.
Warning: Wire FunctionUnit.\S [7] is used but has no driver.
Warning: Wire FunctionUnit.\S [6] is used but has no driver.
Warning: Wire FunctionUnit.\S [5] is used but has no driver.
Warning: Wire FunctionUnit.\S [4] is used but has no driver.
Warning: Wire FunctionUnit.\S [3] is used but has no driver.
Warning: Wire FunctionUnit.\S [2] is used but has no driver.
Warning: Wire FunctionUnit.\S [1] is used but has no driver.
Warning: Wire FunctionUnit.\S [0] is used but has no driver.
Checking module control_unit...
Checking module cpu...
Checking module full_adder_LL_nodelay...
Warning: Wire full_adder_LL_nodelay.\S is used but has no driver.
Warning: Wire full_adder_LL_nodelay.\Cout is used but has no driver.
Checking module immed_gen...
Warning: Wire immed_gen.\imm [31] is used but has no driver.
Warning: Wire immed_gen.\imm [30] is used but has no driver.
Warning: Wire immed_gen.\imm [29] is used but has no driver.
Warning: Wire immed_gen.\imm [28] is used but has no driver.
Warning: Wire immed_gen.\imm [27] is used but has no driver.
Warning: Wire immed_gen.\imm [26] is used but has no driver.
Warning: Wire immed_gen.\imm [25] is used but has no driver.
Warning: Wire immed_gen.\imm [24] is used but has no driver.
Warning: Wire immed_gen.\imm [23] is used but has no driver.
Warning: Wire immed_gen.\imm [22] is used but has no driver.
Warning: Wire immed_gen.\imm [21] is used but has no driver.
Warning: Wire immed_gen.\imm [20] is used but has no driver.
Warning: Wire immed_gen.\imm [19] is used but has no driver.
Warning: Wire immed_gen.\imm [18] is used but has no driver.
Warning: Wire immed_gen.\imm [17] is used but has no driver.
Warning: Wire immed_gen.\imm [16] is used but has no driver.
Warning: Wire immed_gen.\imm [15] is used but has no driver.
Warning: Wire immed_gen.\imm [14] is used but has no driver.
Warning: Wire immed_gen.\imm [13] is used but has no driver.
Warning: Wire immed_gen.\imm [12] is used but has no driver.
Warning: Wire immed_gen.\imm [11] is used but has no driver.
Warning: Wire immed_gen.\imm [10] is used but has no driver.
Warning: Wire immed_gen.\imm [9] is used but has no driver.
Warning: Wire immed_gen.\imm [8] is used but has no driver.
Warning: Wire immed_gen.\imm [7] is used but has no driver.
Warning: Wire immed_gen.\imm [6] is used but has no driver.
Warning: Wire immed_gen.\imm [5] is used but has no driver.
Warning: Wire immed_gen.\imm [4] is used but has no driver.
Warning: Wire immed_gen.\imm [3] is used but has no driver.
Warning: Wire immed_gen.\imm [2] is used but has no driver.
Warning: Wire immed_gen.\imm [1] is used but has no driver.
Warning: Wire immed_gen.\imm [0] is used but has no driver.
Checking module instr_dec...
Warning: Wire instr_dec.\cword [22] is used but has no driver.
Warning: Wire instr_dec.\cword [21] is used but has no driver.
Warning: Wire instr_dec.\cword [20] is used but has no driver.
Warning: Wire instr_dec.\cword [19] is used but has no driver.
Warning: Wire instr_dec.\cword [18] is used but has no driver.
Warning: Wire instr_dec.\cword [17] is used but has no driver.
Warning: Wire instr_dec.\cword [16] is used but has no driver.
Warning: Wire instr_dec.\cword [15] is used but has no driver.
Warning: Wire instr_dec.\cword [14] is used but has no driver.
Warning: Wire instr_dec.\cword [13] is used but has no driver.
Warning: Wire instr_dec.\cword [12] is used but has no driver.
Warning: Wire instr_dec.\cword [11] is used but has no driver.
Warning: Wire instr_dec.\cword [10] is used but has no driver.
Warning: Wire instr_dec.\cword [9] is used but has no driver.
Warning: Wire instr_dec.\cword [8] is used but has no driver.
Warning: Wire instr_dec.\cword [7] is used but has no driver.
Warning: Wire instr_dec.\cword [6] is used but has no driver.
Warning: Wire instr_dec.\cword [5] is used but has no driver.
Warning: Wire instr_dec.\cword [4] is used but has no driver.
Warning: Wire instr_dec.\cword [3] is used but has no driver.
Warning: Wire instr_dec.\cword [2] is used but has no driver.
Warning: Wire instr_dec.\cword [1] is used but has no driver.
Warning: Wire instr_dec.\cword [0] is used but has no driver.
Checking module instr_mem...
Warning: Wire instr_mem.\rd_dout0 [31] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [30] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [29] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [28] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [27] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [26] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [25] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [24] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [23] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [22] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [21] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [20] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [19] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [18] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [17] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [16] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [15] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [14] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [13] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [12] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [11] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [10] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [9] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [8] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [7] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [6] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [5] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [4] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [3] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [2] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [1] is used but has no driver.
Warning: Wire instr_mem.\rd_dout0 [0] is used but has no driver.
Checking module logical_unit...
Warning: Wire logical_unit.\G [31] is used but has no driver.
Warning: Wire logical_unit.\G [30] is used but has no driver.
Warning: Wire logical_unit.\G [29] is used but has no driver.
Warning: Wire logical_unit.\G [28] is used but has no driver.
Warning: Wire logical_unit.\G [27] is used but has no driver.
Warning: Wire logical_unit.\G [26] is used but has no driver.
Warning: Wire logical_unit.\G [25] is used but has no driver.
Warning: Wire logical_unit.\G [24] is used but has no driver.
Warning: Wire logical_unit.\G [23] is used but has no driver.
Warning: Wire logical_unit.\G [22] is used but has no driver.
Warning: Wire logical_unit.\G [21] is used but has no driver.
Warning: Wire logical_unit.\G [20] is used but has no driver.
Warning: Wire logical_unit.\G [19] is used but has no driver.
Warning: Wire logical_unit.\G [18] is used but has no driver.
Warning: Wire logical_unit.\G [17] is used but has no driver.
Warning: Wire logical_unit.\G [16] is used but has no driver.
Warning: Wire logical_unit.\G [15] is used but has no driver.
Warning: Wire logical_unit.\G [14] is used but has no driver.
Warning: Wire logical_unit.\G [13] is used but has no driver.
Warning: Wire logical_unit.\G [12] is used but has no driver.
Warning: Wire logical_unit.\G [11] is used but has no driver.
Warning: Wire logical_unit.\G [10] is used but has no driver.
Warning: Wire logical_unit.\G [9] is used but has no driver.
Warning: Wire logical_unit.\G [8] is used but has no driver.
Warning: Wire logical_unit.\G [7] is used but has no driver.
Warning: Wire logical_unit.\G [6] is used but has no driver.
Warning: Wire logical_unit.\G [5] is used but has no driver.
Warning: Wire logical_unit.\G [4] is used but has no driver.
Warning: Wire logical_unit.\G [3] is used but has no driver.
Warning: Wire logical_unit.\G [2] is used but has no driver.
Warning: Wire logical_unit.\G [1] is used but has no driver.
Warning: Wire logical_unit.\G [0] is used but has no driver.
Checking module mux_2to1...
Warning: Wire mux_2to1.\o_mux is used but has no driver.
Checking module pc_updater...
Warning: Wire pc_updater.\pc_output [1] is used but has no driver.
Warning: Wire pc_updater.\pc_output [0] is used but has no driver.
Warning: Wire pc_updater.$auto$hilomap.cc:47:hilomap_worker$73851 is used but has no driver.
Warning: Wire pc_updater.\B[31] is used but has no driver.
Warning: Wire pc_updater.\B[30] is used but has no driver.
Warning: Wire pc_updater.\B[29] is used but has no driver.
Warning: Wire pc_updater.\B[28] is used but has no driver.
Warning: Wire pc_updater.\B[27] is used but has no driver.
Warning: Wire pc_updater.\B[26] is used but has no driver.
Warning: Wire pc_updater.\B[25] is used but has no driver.
Warning: Wire pc_updater.\B[24] is used but has no driver.
Warning: Wire pc_updater.\B[23] is used but has no driver.
Warning: Wire pc_updater.\B[22] is used but has no driver.
Warning: Wire pc_updater.\B[21] is used but has no driver.
Warning: Wire pc_updater.\B[20] is used but has no driver.
Warning: Wire pc_updater.\B[19] is used but has no driver.
Warning: Wire pc_updater.\B[18] is used but has no driver.
Warning: Wire pc_updater.\B[17] is used but has no driver.
Warning: Wire pc_updater.\B[16] is used but has no driver.
Warning: Wire pc_updater.\B[15] is used but has no driver.
Warning: Wire pc_updater.\B[14] is used but has no driver.
Warning: Wire pc_updater.\B[13] is used but has no driver.
Warning: Wire pc_updater.\B[12] is used but has no driver.
Warning: Wire pc_updater.\B[11] is used but has no driver.
Warning: Wire pc_updater.\B[10] is used but has no driver.
Warning: Wire pc_updater.\B[9] is used but has no driver.
Warning: Wire pc_updater.\B[8] is used but has no driver.
Warning: Wire pc_updater.\B[7] is used but has no driver.
Warning: Wire pc_updater.\B[6] is used but has no driver.
Warning: Wire pc_updater.\B[5] is used but has no driver.
Warning: Wire pc_updater.\B[4] is used but has no driver.
Warning: Wire pc_updater.\B[3] is used but has no driver.
Warning: Wire pc_updater.\B[2] is used but has no driver.
Warning: Wire pc_updater.\B[1] is used but has no driver.
Warning: Wire pc_updater.\B[0] is used but has no driver.
Warning: Wire pc_updater.\A[31] is used but has no driver.
Warning: Wire pc_updater.\A[30] is used but has no driver.
Warning: Wire pc_updater.\A[29] is used but has no driver.
Warning: Wire pc_updater.\A[28] is used but has no driver.
Warning: Wire pc_updater.\A[27] is used but has no driver.
Warning: Wire pc_updater.\A[26] is used but has no driver.
Warning: Wire pc_updater.\A[25] is used but has no driver.
Warning: Wire pc_updater.\A[24] is used but has no driver.
Warning: Wire pc_updater.\A[23] is used but has no driver.
Warning: Wire pc_updater.\A[22] is used but has no driver.
Warning: Wire pc_updater.\A[21] is used but has no driver.
Warning: Wire pc_updater.\A[20] is used but has no driver.
Warning: Wire pc_updater.\A[19] is used but has no driver.
Warning: Wire pc_updater.\A[18] is used but has no driver.
Warning: Wire pc_updater.\A[17] is used but has no driver.
Warning: Wire pc_updater.\A[16] is used but has no driver.
Warning: Wire pc_updater.\A[15] is used but has no driver.
Warning: Wire pc_updater.\A[14] is used but has no driver.
Warning: Wire pc_updater.\A[13] is used but has no driver.
Warning: Wire pc_updater.\A[12] is used but has no driver.
Warning: Wire pc_updater.\A[11] is used but has no driver.
Warning: Wire pc_updater.\A[10] is used but has no driver.
Warning: Wire pc_updater.\A[9] is used but has no driver.
Warning: Wire pc_updater.\A[8] is used but has no driver.
Warning: Wire pc_updater.\A[7] is used but has no driver.
Warning: Wire pc_updater.\A[6] is used but has no driver.
Warning: Wire pc_updater.\A[5] is used but has no driver.
Warning: Wire pc_updater.\A[4] is used but has no driver.
Warning: Wire pc_updater.\A[3] is used but has no driver.
Warning: Wire pc_updater.\A[2] is used but has no driver.
Warning: Wire pc_updater.\A[1] is used but has no driver.
Warning: Wire pc_updater.\A[0] is used but has no driver.
Checking module regfile...
Warning: Wire regfile.\rd_dout1 [31] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [30] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [29] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [28] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [27] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [26] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [25] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [24] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [23] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [22] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [21] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [20] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [19] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [18] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [17] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [16] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [15] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [14] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [13] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [12] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [11] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [10] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [9] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [8] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [7] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [6] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [5] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [4] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [3] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [2] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [1] is used but has no driver.
Warning: Wire regfile.\rd_dout1 [0] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [31] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [30] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [29] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [28] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [27] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [26] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [25] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [24] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [23] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [22] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [21] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [20] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [19] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [18] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [17] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [16] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [15] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [14] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [13] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [12] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [11] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [10] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [9] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [8] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [7] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [6] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [5] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [4] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [3] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [2] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [1] is used but has no driver.
Warning: Wire regfile.\rd_dout0 [0] is used but has no driver.
Checking module ripple_carry_adder_subtractor...
Warning: Wire ripple_carry_adder_subtractor.\Cout is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[9] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[8] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[7] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[6] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[5] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[4] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[3] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[31] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[30] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[2] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[29] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[28] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[27] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[26] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[25] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[24] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[23] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[22] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[21] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[20] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[1] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[19] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[18] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[17] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[16] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[15] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[14] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[13] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[12] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[11] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[10] is used but has no driver.
Warning: Wire ripple_carry_adder_subtractor.\B_xor[0] is used but has no driver.
Checking module shifter...
Warning: Wire shifter.\H [31] is used but has no driver.
Warning: Wire shifter.\H [30] is used but has no driver.
Warning: Wire shifter.\H [29] is used but has no driver.
Warning: Wire shifter.\H [28] is used but has no driver.
Warning: Wire shifter.\H [27] is used but has no driver.
Warning: Wire shifter.\H [26] is used but has no driver.
Warning: Wire shifter.\H [25] is used but has no driver.
Warning: Wire shifter.\H [24] is used but has no driver.
Warning: Wire shifter.\H [23] is used but has no driver.
Warning: Wire shifter.\H [22] is used but has no driver.
Warning: Wire shifter.\H [21] is used but has no driver.
Warning: Wire shifter.\H [20] is used but has no driver.
Warning: Wire shifter.\H [19] is used but has no driver.
Warning: Wire shifter.\H [18] is used but has no driver.
Warning: Wire shifter.\H [17] is used but has no driver.
Warning: Wire shifter.\H [16] is used but has no driver.
Warning: Wire shifter.\H [15] is used but has no driver.
Warning: Wire shifter.\H [14] is used but has no driver.
Warning: Wire shifter.\H [13] is used but has no driver.
Warning: Wire shifter.\H [12] is used but has no driver.
Warning: Wire shifter.\H [11] is used but has no driver.
Warning: Wire shifter.\H [10] is used but has no driver.
Warning: Wire shifter.\H [9] is used but has no driver.
Warning: Wire shifter.\H [8] is used but has no driver.
Warning: Wire shifter.\H [7] is used but has no driver.
Warning: Wire shifter.\H [6] is used but has no driver.
Warning: Wire shifter.\H [5] is used but has no driver.
Warning: Wire shifter.\H [4] is used but has no driver.
Warning: Wire shifter.\H [3] is used but has no driver.
Warning: Wire shifter.\H [2] is used but has no driver.
Warning: Wire shifter.\H [1] is used but has no driver.
Warning: Wire shifter.\H [0] is used but has no driver.
Warning: Wire shifter.\reg_IR is used but has no driver.
Warning: Wire shifter.\reg_B[31] is used but has no driver.
Warning: Wire shifter.\reg_B[30] is used but has no driver.
Warning: Wire shifter.\reg_B[29] is used but has no driver.
Warning: Wire shifter.\reg_B[28] is used but has no driver.
Warning: Wire shifter.\reg_B[27] is used but has no driver.
Warning: Wire shifter.\reg_B[26] is used but has no driver.
Warning: Wire shifter.\reg_B[25] is used but has no driver.
Warning: Wire shifter.\reg_B[24] is used but has no driver.
Warning: Wire shifter.\reg_B[23] is used but has no driver.
Warning: Wire shifter.\reg_B[22] is used but has no driver.
Warning: Wire shifter.\reg_B[21] is used but has no driver.
Warning: Wire shifter.\reg_B[20] is used but has no driver.
Warning: Wire shifter.\reg_B[19] is used but has no driver.
Warning: Wire shifter.\reg_B[18] is used but has no driver.
Warning: Wire shifter.\reg_B[17] is used but has no driver.
Warning: Wire shifter.\reg_B[16] is used but has no driver.
Warning: Wire shifter.\reg_B[15] is used but has no driver.
Warning: Wire shifter.\reg_B[14] is used but has no driver.
Warning: Wire shifter.\reg_B[13] is used but has no driver.
Warning: Wire shifter.\reg_B[12] is used but has no driver.
Warning: Wire shifter.\reg_B[11] is used but has no driver.
Warning: Wire shifter.\reg_B[10] is used but has no driver.
Warning: Wire shifter.\reg_B[9] is used but has no driver.
Warning: Wire shifter.\reg_B[8] is used but has no driver.
Warning: Wire shifter.\reg_B[7] is used but has no driver.
Warning: Wire shifter.\reg_B[6] is used but has no driver.
Warning: Wire shifter.\reg_B[5] is used but has no driver.
Warning: Wire shifter.\reg_B[4] is used but has no driver.
Warning: Wire shifter.\reg_B[3] is used but has no driver.
Warning: Wire shifter.\reg_B[2] is used but has no driver.
Warning: Wire shifter.\reg_B[1] is used but has no driver.
Warning: Wire shifter.\reg_B[0] is used but has no driver.
Found and reported 690 problems.

78. Printing statistics.

=== $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000 ===

   Number of wires:                896
   Number of wire bits:           1187
   Number of public wires:         335
   Number of public wire bits:     626
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                712
     $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      5
     FunctionUnit                    1
     regfile                         1
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2        2
     sky130_fd_sc_hd__a21o_2        28
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a221o_2       37
     sky130_fd_sc_hd__a22o_2        71
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         9
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__and2_2         7
     sky130_fd_sc_hd__and2b_2       11
     sky130_fd_sc_hd__and3_2        67
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__buf_1        123
     sky130_fd_sc_hd__buf_2          7
     sky130_fd_sc_hd__inv_2         15
     sky130_fd_sc_hd__mux2_2        41
     sky130_fd_sc_hd__nand2_2        2
     sky130_fd_sc_hd__nor2_2         6
     sky130_fd_sc_hd__nor2b_2        3
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__o2111a_2       4
     sky130_fd_sc_hd__o21a_2         4
     sky130_fd_sc_hd__o21ai_2        3
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o221a_2        3
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__o2bb2a_2      64
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2        65
     sky130_fd_sc_hd__or2_2         27
     sky130_fd_sc_hd__or2b_2        11
     sky130_fd_sc_hd__or3_2         66
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__xnor2_2        4

   Area for cell type \FunctionUnit is unknown!
   Area for cell type \regfile is unknown!
   Area for cell type $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000 is unknown!

   Chip area for module '$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000': 5818.080000

=== $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 ===

   Number of wires:              16995
   Number of wire bits:          17071
   Number of public wires:        4104
   Number of public wire bits:    4180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17019
     sky130_fd_sc_hd__a211o_2       64
     sky130_fd_sc_hd__a21o_2       265
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a22o_2         8
     sky130_fd_sc_hd__a31o_2       192
     sky130_fd_sc_hd__and2_2         4
     sky130_fd_sc_hd__and2b_2      259
     sky130_fd_sc_hd__and3_2         7
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__buf_1       5244
     sky130_fd_sc_hd__dfxtp_2     4096
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__mux2_2      4720
     sky130_fd_sc_hd__mux4_2       832
     sky130_fd_sc_hd__nand2_2      327
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nor2_2       196
     sky130_fd_sc_hd__nor2b_2        4
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__o211a_2       64
     sky130_fd_sc_hd__o221a_2      192
     sky130_fd_sc_hd__or2_2        514
     sky130_fd_sc_hd__or2b_2         1
     sky130_fd_sc_hd__or3_2          2
     sky130_fd_sc_hd__or3b_2         7
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__or4bb_2        2

   Chip area for module '$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000': 195396.150400

=== $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000 ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     sky130_fd_sc_hd__dfrtp_2       32

   Chip area for module '$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000': 840.806400

=== $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000 ===

   Number of wires:                 73
   Number of wire bits:            166
   Number of public wires:          69
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     full_adder_LL_nodelay          32
     sky130_fd_sc_hd__buf_1          4
     sky130_fd_sc_hd__xor2_2        33

   Area for cell type \full_adder_LL_nodelay is unknown!

   Chip area for module '$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000': 551.779200

=== $paramod\shift_right\data_length=s32'00000000000000000000000000100000 ===

   Number of wires:                164
   Number of wire bits:            230
   Number of public wires:         164
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                192
     mux_2to1                      160
     sky130_fd_sc_hd__buf_2         32

   Area for cell type \mux_2to1 is unknown!

   Chip area for module '$paramod\shift_right\data_length=s32'00000000000000000000000000100000': 160.153600

=== ALU_LL ===

   Number of wires:                116
   Number of wire bits:            215
   Number of public wires:          68
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000      1
     logical_unit                    1
     sky130_fd_sc_hd__buf_1         35
     sky130_fd_sc_hd__mux2_2        32
     sky130_fd_sc_hd__nand2_2        1
     sky130_fd_sc_hd__nor2_2         1
     sky130_fd_sc_hd__o21ai_2        1
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2         10
     sky130_fd_sc_hd__xor2_2         1

   Area for cell type \logical_unit is unknown!
   Area for cell type $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000 is unknown!

   Chip area for module '\ALU_LL': 625.600000

=== FunctionUnit ===

   Number of wires:                179
   Number of wire bits:            278
   Number of public wires:          69
   Number of public wire bits:     168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                144
     ALU_LL                          1
     shifter                         1
     sky130_fd_sc_hd__a211o_2        3
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         2
     sky130_fd_sc_hd__a21oi_2        4
     sky130_fd_sc_hd__a221o_2        2
     sky130_fd_sc_hd__a22o_2        40
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       3
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1          6
     sky130_fd_sc_hd__inv_2         32
     sky130_fd_sc_hd__nand2_2        4
     sky130_fd_sc_hd__nor2_2         3
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2        3
     sky130_fd_sc_hd__o21ai_2        2
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o22a_2         7
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__or2b_2         8
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__xnor2_2        3

   Area for cell type \ALU_LL is unknown!
   Area for cell type \shifter is unknown!

   Chip area for module '\FunctionUnit': 1177.379200

=== control_unit ===

   Number of wires:                173
   Number of wire bits:            450
   Number of public wires:         173
   Number of public wire bits:     450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      6
     immed_gen                       2
     instr_dec                       4
     pc_updater                      1

   Area for cell type \instr_dec is unknown!
   Area for cell type \immed_gen is unknown!
   Area for cell type \pc_updater is unknown!
   Area for cell type $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000 is unknown!

=== cpu ===

   Number of wires:                369
   Number of wire bits:            372
   Number of public wires:         369
   Number of public wire bits:     372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000      1
     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000      1
     control_unit                    1
     instr_mem                       1

   Area for cell type \control_unit is unknown!
   Area for cell type \instr_mem is unknown!
   Area for cell type $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000 is unknown!
   Area for cell type $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000 is unknown!

=== full_adder_LL_nodelay ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__nand2_2        1
     sky130_fd_sc_hd__o21ai_2        1
     sky130_fd_sc_hd__xnor2_2        2

   Chip area for module '\full_adder_LL_nodelay': 51.299200

=== immed_gen ===

   Number of wires:                 31
   Number of wire bits:            115
   Number of public wires:           3
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a21o_2        20
     sky130_fd_sc_hd__a22o_2         5
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2         6
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1         11
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__or2_2          3
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4b_2         1

   Chip area for module '\immed_gen': 471.702400

=== instr_dec ===

   Number of wires:                 10
   Number of wire bits:             63
   Number of public wires:           2
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1          1
     sky130_fd_sc_hd__buf_2         19
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2         1
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21ai_2        1
     sky130_fd_sc_hd__o21ba_2        2
     sky130_fd_sc_hd__or3b_2         2

   Chip area for module '\instr_dec': 203.945600

=== instr_mem ===

   Number of wires:                  2
   Number of wire bits:             39
   Number of public wires:           2
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     sky130_fd_sc_hd__conb_1        32

   Chip area for module '\instr_mem': 120.115200

=== logical_unit ===

   Number of wires:                111
   Number of wire bits:            205
   Number of public wires:           4
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     sky130_fd_sc_hd__a21o_2        31
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a22o_2        31
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__buf_1          9
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__nand2_2        2
     sky130_fd_sc_hd__nor2_2        62
     sky130_fd_sc_hd__or2_2          1

   Chip area for module '\logical_unit': 1043.500800

=== mux_2to1 ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sky130_fd_sc_hd__buf_1          1
     sky130_fd_sc_hd__mux2_2         1

   Chip area for module '\mux_2to1': 15.014400

=== pc_updater ===

   Number of wires:                264
   Number of wire bits:            444
   Number of public wires:          76
   Number of public wire bits:     256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     ripple_carry_adder_subtractor      1
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a21o_2         2
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2        32
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1         73
     sky130_fd_sc_hd__conb_1         3
     sky130_fd_sc_hd__dfxtp_2       64
     sky130_fd_sc_hd__mux2_2        64
     sky130_fd_sc_hd__nand2_2        1
     sky130_fd_sc_hd__nor2_2         2
     sky130_fd_sc_hd__or2_2          1
     sky130_fd_sc_hd__or2b_2         1
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__xnor2_2        1

   Area for cell type \ripple_carry_adder_subtractor is unknown!

   Chip area for module '\pc_updater': 2777.664000

=== regfile ===

   Number of wires:               6794
   Number of wire bits:           6899
   Number of public wires:        1033
   Number of public wire bits:    1138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6849
     sky130_fd_sc_hd__a2111o_2     384
     sky130_fd_sc_hd__a22o_2       160
     sky130_fd_sc_hd__a311o_2       64
     sky130_fd_sc_hd__a32o_2        32
     sky130_fd_sc_hd__and2_2        12
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2       649
     sky130_fd_sc_hd__and3b_2      512
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__and4b_2        8
     sky130_fd_sc_hd__and4bb_2      14
     sky130_fd_sc_hd__buf_1       1715
     sky130_fd_sc_hd__dfrtp_2      992
     sky130_fd_sc_hd__dfxtp_2       32
     sky130_fd_sc_hd__inv_2       1025
     sky130_fd_sc_hd__mux2_2       992
     sky130_fd_sc_hd__nand2_2        3
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2         9
     sky130_fd_sc_hd__nor2b_2       18
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__nor4b_2        8
     sky130_fd_sc_hd__o32a_2        64
     sky130_fd_sc_hd__or2b_2         5
     sky130_fd_sc_hd__or3_2          7
     sky130_fd_sc_hd__or3b_2         4
     sky130_fd_sc_hd__or4_2        131
     sky130_fd_sc_hd__or4b_2         1

   Chip area for module '\regfile': 68484.432000

=== ripple_carry_adder_subtractor ===

   Number of wires:                 73
   Number of wire bits:            166
   Number of public wires:          69
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     full_adder_LL_nodelay          32
     sky130_fd_sc_hd__buf_1          4
     sky130_fd_sc_hd__xor2_2        33

   Area for cell type \full_adder_LL_nodelay is unknown!

   Chip area for module '\ripple_carry_adder_subtractor': 551.779200

=== shifter ===

   Number of wires:                148
   Number of wire bits:            215
   Number of public wires:          69
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     $paramod\shift_right\data_length=s32'00000000000000000000000000100000      1
     sky130_fd_sc_hd__a22o_2        32
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__buf_1         44
     sky130_fd_sc_hd__dlxtn_1       33
     sky130_fd_sc_hd__mux2_2        32
     sky130_fd_sc_hd__nor2_2         1

   Area for cell type $paramod\shift_right\data_length=s32'00000000000000000000000000100000 is unknown!

   Chip area for module '\shifter': 1363.808000

=== design hierarchy ===

   cpu                               1
     $paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000      1
       $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      5
       FunctionUnit                  1
         ALU_LL                      1
           $paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000      1
             full_adder_LL_nodelay     32
           logical_unit              1
         shifter                     1
           $paramod\shift_right\data_length=s32'00000000000000000000000000100000      1
             mux_2to1              160
       regfile                       1
     $paramod\data_mem\DEPTH=s32'00000000000000000000000010000000      1
     control_unit                    1
       $paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000      6
       immed_gen                     2
       instr_dec                     4
       pc_updater                    1
         ripple_carry_adder_subtractor      1
           full_adder_LL_nodelay     32
     instr_mem                       1

   Number of wires:              27815
   Number of wire bits:          30457
   Number of public wires:        7622
   Number of public wire bits:   10264
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              26708
     sky130_fd_sc_hd__a2111o_2     386
     sky130_fd_sc_hd__a211o_2       72
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2       368
     sky130_fd_sc_hd__a21oi_2        7
     sky130_fd_sc_hd__a221o_2       39
     sky130_fd_sc_hd__a22o_2       352
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       5
     sky130_fd_sc_hd__a311o_2       64
     sky130_fd_sc_hd__a31o_2       202
     sky130_fd_sc_hd__a32o_2        38
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        72
     sky130_fd_sc_hd__and2b_2      276
     sky130_fd_sc_hd__and3_2       724
     sky130_fd_sc_hd__and3b_2      520
     sky130_fd_sc_hd__and4_2         8
     sky130_fd_sc_hd__and4b_2       15
     sky130_fd_sc_hd__and4bb_2      20
     sky130_fd_sc_hd__buf_1       7443
     sky130_fd_sc_hd__buf_2        115
     sky130_fd_sc_hd__conb_1        35
     sky130_fd_sc_hd__dfrtp_2     1344
     sky130_fd_sc_hd__dfxtp_2     4192
     sky130_fd_sc_hd__dlxtn_1       33
     sky130_fd_sc_hd__inv_2       1143
     sky130_fd_sc_hd__mux2_2      6041
     sky130_fd_sc_hd__mux4_2       832
     sky130_fd_sc_hd__nand2_2      404
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand3b_2       7
     sky130_fd_sc_hd__nor2_2       284
     sky130_fd_sc_hd__nor2b_2       25
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__nor3b_2        9
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__nor4b_2        8
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o211a_2       67
     sky130_fd_sc_hd__o211ai_2       4
     sky130_fd_sc_hd__o21a_2        10
     sky130_fd_sc_hd__o21ai_2       74
     sky130_fd_sc_hd__o21ba_2        9
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2      197
     sky130_fd_sc_hd__o22a_2         8
     sky130_fd_sc_hd__o2bb2a_2      67
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2        65
     sky130_fd_sc_hd__o32a_2        64
     sky130_fd_sc_hd__or2_2        549
     sky130_fd_sc_hd__or2b_2        26
     sky130_fd_sc_hd__or3_2         75
     sky130_fd_sc_hd__or3b_2        27
     sky130_fd_sc_hd__or4_2        145
     sky130_fd_sc_hd__or4b_2         7
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2      136
     sky130_fd_sc_hd__xor2_2        67

   Chip area for top module '\cpu': 294763.952000

79. Executing Verilog backend.
Dumping module `$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Dumping module `$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Dumping module `$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Dumping module `$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Dumping module `$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Dumping module `\ALU_LL'.
Dumping module `\FunctionUnit'.
Dumping module `\control_unit'.
Dumping module `\cpu'.
Dumping module `\full_adder_LL_nodelay'.
Dumping module `\immed_gen'.
Dumping module `\instr_dec'.
Dumping module `\instr_mem'.
Dumping module `\logical_unit'.
Dumping module `\mux_2to1'.
Dumping module `\pc_updater'.
Dumping module `\regfile'.
Dumping module `\ripple_carry_adder_subtractor'.
Dumping module `\shifter'.

80. Executing Liberty frontend: /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib
Imported 428 cell types from liberty file.

81. Executing Verilog-2005 frontend: /openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/results/synthesis/cpu.v
Parsing SystemVerilog input from `/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/results/synthesis/cpu.v' to AST representation.
Generating RTLIL representation for module `\$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000'.
Generating RTLIL representation for module `\$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000'.
Generating RTLIL representation for module `\$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000'.
Generating RTLIL representation for module `\$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000'.
Generating RTLIL representation for module `\$paramod\shift_right\data_length=s32'00000000000000000000000000100000'.
Generating RTLIL representation for module `\ALU_LL'.
Generating RTLIL representation for module `\FunctionUnit'.
Generating RTLIL representation for module `\control_unit'.
Generating RTLIL representation for module `\cpu'.
Generating RTLIL representation for module `\full_adder_LL_nodelay'.
Generating RTLIL representation for module `\immed_gen'.
Generating RTLIL representation for module `\instr_dec'.
Generating RTLIL representation for module `\instr_mem'.
Generating RTLIL representation for module `\logical_unit'.
Generating RTLIL representation for module `\mux_2to1'.
Generating RTLIL representation for module `\pc_updater'.
Generating RTLIL representation for module `\regfile'.
Generating RTLIL representation for module `\ripple_carry_adder_subtractor'.
Generating RTLIL representation for module `\shifter'.
Successfully finished Verilog frontend.

82. Executing SYNTH pass.

82.1. Executing HIERARCHY pass (managing design hierarchy).

82.1.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \instr_mem
Used module:     \$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         \$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \regfile
Used module:         \FunctionUnit
Used module:             \shifter
Used module:                 \$paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:             \ALU_LL
Used module:                 \$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:                     \full_adder_LL_nodelay
Used module:                 \logical_unit
Used module:     \$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     \control_unit
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:         \instr_dec
Used module:         \immed_gen

82.1.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \instr_mem
Used module:     \$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000
Used module:         \$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \regfile
Used module:         \FunctionUnit
Used module:             \shifter
Used module:                 \$paramod\shift_right\data_length=s32'00000000000000000000000000100000
Used module:                     \mux_2to1
Used module:             \ALU_LL
Used module:                 \$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000
Used module:                     \full_adder_LL_nodelay
Used module:                 \logical_unit
Used module:     \$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000
Used module:     \control_unit
Used module:         \pc_updater
Used module:             \ripple_carry_adder_subtractor
Used module:         \instr_dec
Used module:         \immed_gen
Removed 0 unused modules.

82.2. Executing PROC pass (convert processes to netlists).

82.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

82.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

82.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

82.2.4. Executing PROC_INIT pass (extract init attributes).

82.2.5. Executing PROC_ARST pass (detect async resets in processes).

82.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

82.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

82.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

82.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

82.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

82.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

82.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module shifter.
Optimizing module ripple_carry_adder_subtractor.
Optimizing module regfile.
Optimizing module pc_updater.
Optimizing module mux_2to1.
Optimizing module logical_unit.
Optimizing module instr_mem.
Optimizing module instr_dec.
Optimizing module immed_gen.
Optimizing module full_adder_LL_nodelay.
Optimizing module cpu.
Optimizing module control_unit.
Optimizing module FunctionUnit.
Optimizing module ALU_LL.
Optimizing module \$paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Optimizing module \$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Optimizing module \$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module \$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Optimizing module \$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.

82.3. Executing FLATTEN pass (flatten design).
Deleting now unused module shifter.
Deleting now unused module ripple_carry_adder_subtractor.
Deleting now unused module regfile.
Deleting now unused module pc_updater.
Deleting now unused module mux_2to1.
Deleting now unused module logical_unit.
Deleting now unused module instr_mem.
Deleting now unused module instr_dec.
Deleting now unused module immed_gen.
Deleting now unused module full_adder_LL_nodelay.
Deleting now unused module control_unit.
Deleting now unused module FunctionUnit.
Deleting now unused module ALU_LL.
Deleting now unused module \$paramod\shift_right\data_length=s32'00000000000000000000000000100000.
Deleting now unused module \$paramod\ripple_carry_adder_subtractor\N=s32'00000000000000000000000000100000.
Deleting now unused module \$paramod\pipeline_reg\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module \$paramod\data_mem\DEPTH=s32'00000000000000000000000010000000.
Deleting now unused module \$paramod\Datapath\DMEM_DEPTH=s32'00000000000000000000000010000000.
<suppressed ~254 debug messages>

82.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 84 unused cells and 13 unused wires.
<suppressed ~97 debug messages>

82.6. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Found and reported 0 problems.

82.7. Executing OPT pass (performing simple optimizations).

82.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

82.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

82.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.7.6. Executing OPT_DFF pass (perform DFF optimizations).

82.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 6 unused wires.
<suppressed ~6 debug messages>

82.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.7.9. Rerunning OPT passes. (Maybe there is more to do..)

82.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

82.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

82.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.7.13. Executing OPT_DFF pass (perform DFF optimizations).

82.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.7.16. Finished OPT passes. (There is nothing left to do.)

82.8. Executing FSM pass (extract and optimize FSM).

82.8.1. Executing FSM_DETECT pass (finding FSMs in design).

82.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

82.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

82.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

82.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

82.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

82.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

82.9. Executing OPT pass (performing simple optimizations).

82.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

82.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

82.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.9.6. Executing OPT_DFF pass (perform DFF optimizations).

82.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.9.9. Finished OPT passes. (There is nothing left to do.)

82.10. Executing WREDUCE pass (reducing word size of cells).

82.11. Executing PEEPOPT pass (run peephole optimizers).

82.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.

82.14. Executing SHARE pass (SAT-based resource sharing).

82.15. Executing OPT pass (performing simple optimizations).

82.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

82.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

82.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.15.6. Executing OPT_DFF pass (perform DFF optimizations).

82.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.15.9. Finished OPT passes. (There is nothing left to do.)

82.16. Executing MEMORY pass.

82.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

82.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

82.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

82.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

82.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

82.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

82.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

82.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

82.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.18. Executing OPT pass (performing simple optimizations).

82.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
<suppressed ~46 debug messages>

82.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.18.3. Executing OPT_DFF pass (perform DFF optimizations).

82.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.18.5. Finished fast OPT passes.

82.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

82.20. Executing OPT pass (performing simple optimizations).

82.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

82.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

82.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.20.6. Executing OPT_SHARE pass.

82.20.7. Executing OPT_DFF pass (perform DFF optimizations).

82.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.20.10. Finished OPT passes. (There is nothing left to do.)

82.21. Executing TECHMAP pass (map to technology primitives).

82.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

82.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

82.22. Executing OPT pass (performing simple optimizations).

82.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.22.3. Executing OPT_DFF pass (perform DFF optimizations).

82.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.22.5. Finished fast OPT passes.

82.23. Executing ABC pass (technology mapping using ABC).

82.23.1. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

82.24. Executing OPT pass (performing simple optimizations).

82.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

82.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

82.24.3. Executing OPT_DFF pass (perform DFF optimizations).

82.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

82.24.5. Finished fast OPT passes.

82.25. Executing HIERARCHY pass (managing design hierarchy).

82.25.1. Analyzing design hierarchy..
Top module:  \cpu

82.25.2. Analyzing design hierarchy..
Top module:  \cpu
Removed 0 unused modules.

82.26. Printing statistics.

=== cpu ===

   Number of wires:              27796
   Number of wire bits:          30438
   Number of public wires:       27796
   Number of public wire bits:   30438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              26624
     sky130_fd_sc_hd__a2111o_2     386
     sky130_fd_sc_hd__a211o_2       72
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2       368
     sky130_fd_sc_hd__a21oi_2        7
     sky130_fd_sc_hd__a221o_2       39
     sky130_fd_sc_hd__a22o_2       352
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       5
     sky130_fd_sc_hd__a311o_2       64
     sky130_fd_sc_hd__a31o_2       202
     sky130_fd_sc_hd__a32o_2        38
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        71
     sky130_fd_sc_hd__and2b_2      276
     sky130_fd_sc_hd__and3_2       724
     sky130_fd_sc_hd__and3b_2      518
     sky130_fd_sc_hd__and4_2         8
     sky130_fd_sc_hd__and4b_2       14
     sky130_fd_sc_hd__and4bb_2      20
     sky130_fd_sc_hd__buf_1       7442
     sky130_fd_sc_hd__buf_2         81
     sky130_fd_sc_hd__conb_1        33
     sky130_fd_sc_hd__dfrtp_2     1316
     sky130_fd_sc_hd__dfxtp_2     4192
     sky130_fd_sc_hd__dlxtn_1       33
     sky130_fd_sc_hd__inv_2       1142
     sky130_fd_sc_hd__mux2_2      6041
     sky130_fd_sc_hd__mux4_2       832
     sky130_fd_sc_hd__nand2_2      403
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand3b_2       6
     sky130_fd_sc_hd__nor2_2       283
     sky130_fd_sc_hd__nor2b_2       25
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__nor3b_2        9
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__nor4b_2        8
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o211a_2       67
     sky130_fd_sc_hd__o211ai_2       3
     sky130_fd_sc_hd__o21a_2        10
     sky130_fd_sc_hd__o21ai_2       72
     sky130_fd_sc_hd__o21ba_2        6
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2      197
     sky130_fd_sc_hd__o22a_2         8
     sky130_fd_sc_hd__o2bb2a_2      67
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2        65
     sky130_fd_sc_hd__o32a_2        64
     sky130_fd_sc_hd__or2_2        549
     sky130_fd_sc_hd__or2b_2        26
     sky130_fd_sc_hd__or3_2         75
     sky130_fd_sc_hd__or3b_2        25
     sky130_fd_sc_hd__or4_2        145
     sky130_fd_sc_hd__or4b_2         7
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2      134
     sky130_fd_sc_hd__xor2_2        66

82.27. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Found and reported 0 problems.
[INFO]: USING STRATEGY AREA 0

83. Executing ABC pass (technology mapping using ABC).

83.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-WEPh3m/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

84. Executing SETUNDEF pass (replace undef values with defined constants).

85. Executing HILOMAP pass (mapping to constant drivers).

86. Executing SPLITNETS pass (splitting up multi-bit signals).

87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 276 unused cells and 4084 unused wires.
<suppressed ~4085 debug messages>

88. Executing INSBUF pass (insert buffer cells for connected wires).
Add cpu/$auto$insbuf.cc:97:execute$74546: \cu.ZCNVFlags[0] -> \ZCNVFlags [0]
Add cpu/$auto$insbuf.cc:97:execute$74547: \cu.ZCNVFlags[1] -> \ZCNVFlags [1]
Add cpu/$auto$insbuf.cc:97:execute$74548: \cu.ZCNVFlags[2] -> \ZCNVFlags [2]
Add cpu/$auto$insbuf.cc:97:execute$74549: \cu.ZCNVFlags[3] -> \ZCNVFlags [3]

89. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Found and reported 0 problems.

90. Printing statistics.

=== cpu ===

   Number of wires:              26627
   Number of wire bits:          26630
   Number of public wires:       26627
   Number of public wire bits:   26630
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              26628
     sky130_fd_sc_hd__a2111o_2     386
     sky130_fd_sc_hd__a211o_2       72
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2       368
     sky130_fd_sc_hd__a21oi_2        7
     sky130_fd_sc_hd__a221o_2       39
     sky130_fd_sc_hd__a22o_2       352
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       5
     sky130_fd_sc_hd__a311o_2       64
     sky130_fd_sc_hd__a31o_2       202
     sky130_fd_sc_hd__a32o_2        38
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        71
     sky130_fd_sc_hd__and2b_2      276
     sky130_fd_sc_hd__and3_2       724
     sky130_fd_sc_hd__and3b_2      518
     sky130_fd_sc_hd__and4_2         8
     sky130_fd_sc_hd__and4b_2       14
     sky130_fd_sc_hd__and4bb_2      20
     sky130_fd_sc_hd__buf_1       7442
     sky130_fd_sc_hd__buf_2         85
     sky130_fd_sc_hd__conb_1        33
     sky130_fd_sc_hd__dfrtp_2     1316
     sky130_fd_sc_hd__dfxtp_2     4192
     sky130_fd_sc_hd__dlxtn_1       33
     sky130_fd_sc_hd__inv_2       1142
     sky130_fd_sc_hd__mux2_2      6041
     sky130_fd_sc_hd__mux4_2       832
     sky130_fd_sc_hd__nand2_2      403
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand3b_2       6
     sky130_fd_sc_hd__nor2_2       283
     sky130_fd_sc_hd__nor2b_2       25
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__nor3b_2        9
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__nor4b_2        8
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o211a_2       67
     sky130_fd_sc_hd__o211ai_2       3
     sky130_fd_sc_hd__o21a_2        10
     sky130_fd_sc_hd__o21ai_2       72
     sky130_fd_sc_hd__o21ba_2        6
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2      197
     sky130_fd_sc_hd__o22a_2         8
     sky130_fd_sc_hd__o2bb2a_2      67
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2        65
     sky130_fd_sc_hd__o32a_2        64
     sky130_fd_sc_hd__or2_2        549
     sky130_fd_sc_hd__or2b_2        26
     sky130_fd_sc_hd__or3_2         75
     sky130_fd_sc_hd__or3b_2        25
     sky130_fd_sc_hd__or4_2        145
     sky130_fd_sc_hd__or4b_2         7
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2      134
     sky130_fd_sc_hd__xor2_2        66

   Chip area for module '\cpu': 293674.156800

91. Executing Verilog backend.
Dumping module `\cpu'.

Warnings: 692 unique messages, 692 total
End of script. Logfile hash: ff55efb140, CPU: user 28.81s system 0.25s, MEM: 448.12 MB peak
Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)
Time spent: 43% 4x abc (21 sec), 17% 4x write_verilog (8 sec), ...
