TimeQuest Timing Analyzer report for operation
Thu Jun 27 18:46:49 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'op_controller:b2v_inst|en_count'
 13. Slow 1200mV 85C Model Setup: 'clk_fpga'
 14. Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'
 15. Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 16. Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 17. Slow 1200mV 85C Model Hold: 'clk_fpga'
 18. Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'
 19. Slow 1200mV 85C Model Hold: 'op_controller:b2v_inst|en_count'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'op_controller:b2v_inst|en_count'
 36. Slow 1200mV 0C Model Setup: 'clk_fpga'
 37. Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'
 38. Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 39. Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 40. Slow 1200mV 0C Model Hold: 'clk_fpga'
 41. Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'
 42. Slow 1200mV 0C Model Hold: 'op_controller:b2v_inst|en_count'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'op_controller:b2v_inst|en_count'
 58. Fast 1200mV 0C Model Setup: 'clk_fpga'
 59. Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'
 60. Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 61. Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 62. Fast 1200mV 0C Model Hold: 'clk_fpga'
 63. Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'
 64. Fast 1200mV 0C Model Hold: 'op_controller:b2v_inst|en_count'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Signal Integrity Metrics (Slow 1200mv 0c Model)
 82. Signal Integrity Metrics (Slow 1200mv 85c Model)
 83. Signal Integrity Metrics (Fast 1200mv 0c Model)
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; operation                                                         ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clk_fpga                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_fpga }                        ;
; div_freq:b2v_inst5|clk_1KHz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:b2v_inst5|clk_1KHz }     ;
; div_freq:b2v_inst5|clk_30KHz    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:b2v_inst5|clk_30KHz }    ;
; op_controller:b2v_inst|en_count ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { op_controller:b2v_inst|en_count } ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 238.32 MHz ; 238.32 MHz      ; clk_fpga                     ;                                                ;
; 399.2 MHz  ; 399.2 MHz       ; div_freq:b2v_inst5|clk_1KHz  ;                                                ;
; 500.5 MHz  ; 500.0 MHz       ; div_freq:b2v_inst5|clk_30KHz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; op_controller:b2v_inst|en_count ; -4.513 ; -4.513        ;
; clk_fpga                        ; -3.196 ; -77.770       ;
; div_freq:b2v_inst5|clk_1KHz     ; -1.505 ; -13.834       ;
; div_freq:b2v_inst5|clk_30KHz    ; -0.998 ; -9.261        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; div_freq:b2v_inst5|clk_30KHz    ; -0.230 ; -1.406        ;
; clk_fpga                        ; -0.029 ; -0.029        ;
; div_freq:b2v_inst5|clk_1KHz     ; 0.203  ; 0.000         ;
; op_controller:b2v_inst|en_count ; 3.417  ; 0.000         ;
+---------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -32.000       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.000 ; -17.000       ;
; div_freq:b2v_inst5|clk_1KHz     ; -1.000 ; -11.000       ;
; op_controller:b2v_inst|en_count ; 0.420  ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -4.513 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.037     ; 2.097      ;
; -4.408 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.037     ; 1.992      ;
; -4.404 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.037     ; 1.988      ;
; -4.199 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.037     ; 1.783      ;
; -4.075 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.037     ; 1.659      ;
; -3.902 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.037     ; 1.486      ;
; -3.795 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.037     ; 1.379      ;
; -3.746 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.038     ; 1.329      ;
; -3.587 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.037     ; 1.171      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_fpga'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.196 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 4.128      ;
; -3.091 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 4.023      ;
; -3.081 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 4.012      ;
; -3.075 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 4.007      ;
; -3.002 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.933      ;
; -2.995 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.927      ;
; -2.990 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.922      ;
; -2.990 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.921      ;
; -2.989 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.921      ;
; -2.988 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.920      ;
; -2.987 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.919      ;
; -2.973 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.904      ;
; -2.969 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.900      ;
; -2.969 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.900      ;
; -2.959 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.890      ;
; -2.953 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.884      ;
; -2.919 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.852      ;
; -2.895 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.827      ;
; -2.895 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.827      ;
; -2.893 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.825      ;
; -2.893 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.825      ;
; -2.886 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.818      ;
; -2.885 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.817      ;
; -2.884 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.816      ;
; -2.883 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.815      ;
; -2.882 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.814      ;
; -2.869 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.801      ;
; -2.868 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.800      ;
; -2.868 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.799      ;
; -2.867 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.799      ;
; -2.866 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.798      ;
; -2.864 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.795      ;
; -2.864 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.795      ;
; -2.860 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 3.428      ;
; -2.860 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.793      ;
; -2.852 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.783      ;
; -2.848 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.779      ;
; -2.848 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.779      ;
; -2.842 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.773      ;
; -2.814 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.746      ;
; -2.790 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.722      ;
; -2.790 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.722      ;
; -2.789 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.721      ;
; -2.788 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.720      ;
; -2.788 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.720      ;
; -2.788 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.720      ;
; -2.787 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.719      ;
; -2.786 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.718      ;
; -2.781 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.713      ;
; -2.774 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.706      ;
; -2.774 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.706      ;
; -2.772 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.703      ;
; -2.772 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.704      ;
; -2.772 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.704      ;
; -2.768 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.699      ;
; -2.768 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.699      ;
; -2.765 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.697      ;
; -2.760 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.692      ;
; -2.757 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.688      ;
; -2.757 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.688      ;
; -2.751 ; div_freq:b2v_inst5|c_1KHz[12] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 3.319      ;
; -2.713 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.646      ;
; -2.712 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.645      ;
; -2.711 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.644      ;
; -2.710 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.643      ;
; -2.696 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.628      ;
; -2.694 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.626      ;
; -2.694 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.626      ;
; -2.692 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.624      ;
; -2.692 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.624      ;
; -2.692 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.624      ;
; -2.692 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.624      ;
; -2.687 ; div_freq:b2v_inst5|c_1KHz[9]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.620      ;
; -2.685 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.617      ;
; -2.654 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 3.222      ;
; -2.654 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.587      ;
; -2.653 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 3.221      ;
; -2.653 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.586      ;
; -2.652 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 3.220      ;
; -2.652 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.585      ;
; -2.651 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 3.219      ;
; -2.651 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.584      ;
; -2.639 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.286      ; 3.920      ;
; -2.637 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.428     ; 3.204      ;
; -2.637 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.569      ;
; -2.633 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.428     ; 3.200      ;
; -2.633 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.565      ;
; -2.633 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.428     ; 3.200      ;
; -2.633 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.565      ;
; -2.618 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.551      ;
; -2.618 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.551      ;
; -2.617 ; div_freq:b2v_inst5|c_1KHz[8]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.549      ;
; -2.616 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.549      ;
; -2.616 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.549      ;
; -2.611 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.543      ;
; -2.609 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.062     ; 3.542      ;
; -2.608 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.540      ;
; -2.607 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.539      ;
; -2.606 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.538      ;
; -2.605 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.537      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                    ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.505 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.436      ;
; -1.404 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.335      ;
; -1.368 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 2.298      ;
; -1.367 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.298      ;
; -1.360 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.291      ;
; -1.356 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 2.286      ;
; -1.340 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 2.270      ;
; -1.325 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.256      ;
; -1.301 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.233      ;
; -1.289 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.221      ;
; -1.275 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.206      ;
; -1.237 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.169      ;
; -1.231 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.162      ;
; -1.230 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.161      ;
; -1.228 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.159      ;
; -1.216 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.147      ;
; -1.216 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.147      ;
; -1.202 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.133      ;
; -1.194 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.125      ;
; -1.193 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.124      ;
; -1.191 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.122      ;
; -1.187 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.119      ;
; -1.179 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.110      ;
; -1.178 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.109      ;
; -1.172 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.104      ;
; -1.164 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.095      ;
; -1.152 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.083      ;
; -1.152 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.083      ;
; -1.149 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.080      ;
; -1.144 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.076      ;
; -1.134 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 2.064      ;
; -1.123 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.055      ;
; -1.117 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 2.047      ;
; -1.109 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 2.039      ;
; -1.104 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.035      ;
; -1.102 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.033      ;
; -1.102 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.033      ;
; -1.102 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.033      ;
; -1.101 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 2.032      ;
; -1.093 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.025      ;
; -1.076 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.008      ;
; -1.074 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 2.006      ;
; -1.050 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.981      ;
; -1.039 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.971      ;
; -1.037 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.967      ;
; -1.035 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.966      ;
; -1.027 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.959      ;
; -1.015 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.946      ;
; -1.013 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.944      ;
; -1.010 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.941      ;
; -1.005 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.936      ;
; -1.004 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.935      ;
; -1.002 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.933      ;
; -0.990 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.921      ;
; -0.988 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.918      ;
; -0.985 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.916      ;
; -0.978 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.909      ;
; -0.976 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.908      ;
; -0.976 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.907      ;
; -0.975 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.906      ;
; -0.973 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.904      ;
; -0.965 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.896      ;
; -0.947 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.879      ;
; -0.914 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.844      ;
; -0.914 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.846      ;
; -0.913 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.844      ;
; -0.912 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.844      ;
; -0.896 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.827      ;
; -0.886 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.817      ;
; -0.871 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.802      ;
; -0.850 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.782      ;
; -0.830 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.762      ;
; -0.821 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.753      ;
; -0.819 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.751      ;
; -0.815 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.745      ;
; -0.814 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.744      ;
; -0.814 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.744      ;
; -0.800 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.730      ;
; -0.799 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.730      ;
; -0.793 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.725      ;
; -0.789 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.720      ;
; -0.787 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.718      ;
; -0.784 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.716      ;
; -0.760 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.691      ;
; -0.758 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.689      ;
; -0.713 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.644      ;
; -0.701 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.633      ;
; -0.662 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.593      ;
; -0.660 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.591      ;
; -0.658 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.589      ;
; -0.641 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.571      ;
; -0.640 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.570      ;
; -0.628 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.558      ;
; -0.626 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.556      ;
; -0.623 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.554      ;
; -0.604 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.536      ;
; -0.599 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.529      ;
; -0.597 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.065     ; 1.527      ;
; -0.575 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.063     ; 1.507      ;
; -0.486 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.064     ; 1.417      ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.998 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.929      ;
; -0.951 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.882      ;
; -0.874 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.805      ;
; -0.841 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.772      ;
; -0.811 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.743      ;
; -0.811 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.743      ;
; -0.805 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.737      ;
; -0.802 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.734      ;
; -0.732 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.663      ;
; -0.732 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.664      ;
; -0.714 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.646      ;
; -0.708 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.640      ;
; -0.695 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.627      ;
; -0.690 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.622      ;
; -0.690 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.621      ;
; -0.689 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.621      ;
; -0.686 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.618      ;
; -0.670 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.601      ;
; -0.652 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.584      ;
; -0.636 ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.568      ;
; -0.622 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.553      ;
; -0.616 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.548      ;
; -0.613 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.545      ;
; -0.598 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.529      ;
; -0.598 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.530      ;
; -0.592 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.524      ;
; -0.579 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.511      ;
; -0.574 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.506      ;
; -0.574 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.506      ;
; -0.574 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.506      ;
; -0.573 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.505      ;
; -0.570 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.502      ;
; -0.568 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.500      ;
; -0.502 ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.434      ;
; -0.500 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.432      ;
; -0.497 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.429      ;
; -0.497 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.429      ;
; -0.460 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.391      ;
; -0.458 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.390      ;
; -0.458 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.390      ;
; -0.457 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.389      ;
; -0.454 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.386      ;
; -0.416 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.348      ;
; -0.400 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.332      ;
; -0.302 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.234      ;
; -0.261 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.192      ;
; -0.206 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.138      ;
; -0.180 ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.111      ;
; -0.114 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.046      ;
; -0.105 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.036      ;
; -0.092 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.024      ;
; -0.070 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 1.002      ;
; -0.065 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 0.997      ;
; -0.065 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 0.997      ;
; -0.063 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 0.995      ;
; -0.062 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 0.994      ;
; -0.043 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 0.975      ;
; -0.039 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.063     ; 0.971      ;
; 0.084  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.847      ;
; 0.097  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.834      ;
; 0.098  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.833      ;
; 0.134  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 3.027      ;
; 0.294  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.637      ;
; 0.294  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.637      ;
; 0.294  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.637      ;
; 0.295  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 2.866      ;
; 0.295  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 2.866      ;
; 0.295  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 2.866      ;
; 0.295  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 2.866      ;
; 0.295  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 2.866      ;
; 0.295  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 2.866      ;
; 0.295  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 2.866      ;
; 0.295  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.457      ; 2.866      ;
; 0.794  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.867      ;
; 0.871  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.790      ;
; 0.871  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.790      ;
; 0.871  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.790      ;
; 0.871  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.790      ;
; 0.871  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.790      ;
; 0.871  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.790      ;
; 0.871  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.790      ;
; 0.871  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.457      ; 2.790      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.230 ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.713      ;
; -0.147 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.796      ;
; -0.147 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.796      ;
; -0.147 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.796      ;
; -0.147 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.796      ;
; -0.147 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.796      ;
; -0.147 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.796      ;
; -0.147 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.796      ;
; -0.147 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.577      ; 2.796      ;
; 0.356  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.577      ;
; 0.357  ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.387  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.830      ;
; 0.423  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.866      ;
; 0.423  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.866      ;
; 0.423  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.866      ;
; 0.423  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.866      ;
; 0.423  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.866      ;
; 0.423  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.866      ;
; 0.423  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.866      ;
; 0.423  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.577      ; 2.866      ;
; 0.506  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.727      ;
; 0.527  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.747      ;
; 0.532  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.753      ;
; 0.557  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.777      ;
; 0.560  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.780      ;
; 0.561  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.781      ;
; 0.561  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.781      ;
; 0.562  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.782      ;
; 0.574  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.794      ;
; 0.576  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.796      ;
; 0.578  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.798      ;
; 0.586  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.807      ;
; 0.731  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.952      ;
; 0.762  ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 0.982      ;
; 0.804  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.025      ;
; 0.807  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.028      ;
; 0.832  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.052      ;
; 0.834  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.054      ;
; 0.846  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.066      ;
; 0.848  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.068      ;
; 0.848  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.068      ;
; 0.848  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.068      ;
; 0.849  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.069      ;
; 0.850  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.070      ;
; 0.851  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.071      ;
; 0.852  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.072      ;
; 0.866  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.087      ;
; 0.873  ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.093      ;
; 0.942  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.162      ;
; 0.944  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.164      ;
; 0.946  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.166      ;
; 0.957  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.178      ;
; 0.958  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.179      ;
; 0.958  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.178      ;
; 0.960  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.180      ;
; 0.960  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.180      ;
; 0.961  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.181      ;
; 0.962  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.182      ;
; 0.962  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.182      ;
; 0.964  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.184      ;
; 0.991  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.212      ;
; 1.003  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.224      ;
; 1.028  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.249      ;
; 1.056  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.276      ;
; 1.058  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.278      ;
; 1.059  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.280      ;
; 1.070  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.290      ;
; 1.072  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.292      ;
; 1.072  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.292      ;
; 1.074  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.294      ;
; 1.082  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.303      ;
; 1.168  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.388      ;
; 1.182  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.402      ;
; 1.199  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.420      ;
; 1.203  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.424      ;
; 1.222  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.442      ;
; 1.268  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.489      ;
; 1.306  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.527      ;
; 1.428  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.648      ;
; 1.529  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.063      ; 1.749      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_fpga'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.029 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 2.077      ; 2.434      ;
; 0.068  ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; 0.000        ; 2.043      ; 2.497      ;
; 0.558  ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 2.077      ; 2.521      ;
; 0.632  ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; -0.500       ; 2.043      ; 2.561      ;
; 1.043  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.264      ;
; 1.064  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.285      ;
; 1.175  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.079      ; 1.411      ;
; 1.198  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.419      ;
; 1.257  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.077      ; 1.491      ;
; 1.261  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.482      ;
; 1.271  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.855      ;
; 1.288  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.872      ;
; 1.299  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[8]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.519      ;
; 1.308  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.529      ;
; 1.309  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.544      ;
; 1.309  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[7]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.529      ;
; 1.310  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 1.900      ;
; 1.311  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.546      ;
; 1.317  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.538      ;
; 1.323  ; div_freq:b2v_inst5|c_1KHz[2]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.543      ;
; 1.325  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 1.915      ;
; 1.330  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.550      ;
; 1.333  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[9]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.553      ;
; 1.339  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.560      ;
; 1.346  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.428      ; 1.931      ;
; 1.355  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.576      ;
; 1.355  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.576      ;
; 1.358  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.593      ;
; 1.364  ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[1]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.584      ;
; 1.365  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.949      ;
; 1.375  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.595      ;
; 1.376  ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[6]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.596      ;
; 1.383  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.604      ;
; 1.385  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 1.975      ;
; 1.388  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 1.978      ;
; 1.390  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.974      ;
; 1.403  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 1.993      ;
; 1.407  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.991      ;
; 1.429  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.426      ; 2.012      ;
; 1.429  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.650      ;
; 1.433  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.426      ; 2.016      ;
; 1.440  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.661      ;
; 1.445  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.290     ; 1.312      ;
; 1.445  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.290     ; 1.312      ;
; 1.446  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.426      ; 2.029      ;
; 1.448  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.669      ;
; 1.463  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.047      ;
; 1.465  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.686      ;
; 1.465  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.428      ; 2.050      ;
; 1.467  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.688      ;
; 1.467  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.688      ;
; 1.468  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.689      ;
; 1.480  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.064      ;
; 1.481  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 2.071      ;
; 1.484  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.068      ;
; 1.491  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.712      ;
; 1.497  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.081      ;
; 1.498  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.719      ;
; 1.502  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 2.092      ;
; 1.504  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.088      ;
; 1.507  ; div_freq:b2v_inst5|c_1KHz[5]   ; div_freq:b2v_inst5|c_1KHz[5]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.727      ;
; 1.513  ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.097      ;
; 1.518  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.739      ;
; 1.518  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.739      ;
; 1.521  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.742      ;
; 1.522  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.743      ;
; 1.523  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.426      ; 2.106      ;
; 1.531  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.752      ;
; 1.547  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.768      ;
; 1.548  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[0]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.768      ;
; 1.550  ; div_freq:b2v_inst5|c_1KHz[3]   ; div_freq:b2v_inst5|c_1KHz[3]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.770      ;
; 1.555  ; div_freq:b2v_inst5|c_1KHz[4]   ; div_freq:b2v_inst5|c_1KHz[4]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.775      ;
; 1.555  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.428      ; 2.140      ;
; 1.561  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.782      ;
; 1.564  ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.799      ;
; 1.567  ; div_freq:b2v_inst5|c_1KHz[5]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.428      ; 2.152      ;
; 1.574  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[8]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.794      ;
; 1.574  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.158      ;
; 1.579  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.800      ;
; 1.582  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.166      ;
; 1.584  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.804      ;
; 1.584  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.805      ;
; 1.584  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.805      ;
; 1.586  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.290     ; 1.453      ;
; 1.586  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.290     ; 1.453      ;
; 1.586  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.807      ;
; 1.587  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.808      ;
; 1.592  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.813      ;
; 1.593  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 2.183      ;
; 1.594  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.815      ;
; 1.595  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.816      ;
; 1.595  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.816      ;
; 1.595  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.816      ;
; 1.598  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.819      ;
; 1.601  ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.821      ;
; 1.607  ; div_freq:b2v_inst5|c_1KHz[5]   ; div_freq:b2v_inst5|c_1KHz[6]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.828      ;
; 1.608  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.843      ;
; 1.610  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.831      ;
; 1.610  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.831      ;
; 1.612  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.433      ; 2.202      ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.203 ; signal_compare:b2v_inst4|ls    ; dsf_timer:b2v_inst1|buz_output ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz ; -0.500       ; 2.058      ; 1.928      ;
; 0.356 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 0.577      ;
; 0.598 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 0.819      ;
; 0.600 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 0.821      ;
; 0.683 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 0.904      ;
; 0.684 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 0.904      ;
; 0.684 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 0.904      ;
; 0.760 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 0.980      ;
; 0.760 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 0.980      ;
; 0.761 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 0.981      ;
; 0.850 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.071      ;
; 0.862 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.083      ;
; 0.864 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.085      ;
; 0.961 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.182      ;
; 0.966 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.187      ;
; 0.969 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.190      ;
; 1.013 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.234      ;
; 1.021 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.241      ;
; 1.022 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.242      ;
; 1.049 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.270      ;
; 1.093 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.314      ;
; 1.093 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.314      ;
; 1.125 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.345      ;
; 1.125 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.345      ;
; 1.133 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.354      ;
; 1.134 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.355      ;
; 1.139 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.360      ;
; 1.151 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.372      ;
; 1.161 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.382      ;
; 1.183 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.405      ;
; 1.184 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.404      ;
; 1.185 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.405      ;
; 1.189 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.410      ;
; 1.203 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.425      ;
; 1.212 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.433      ;
; 1.224 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.444      ;
; 1.224 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.444      ;
; 1.227 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.447      ;
; 1.236 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.457      ;
; 1.241 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.462      ;
; 1.242 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.463      ;
; 1.244 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.465      ;
; 1.246 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.466      ;
; 1.248 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.469      ;
; 1.256 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.477      ;
; 1.257 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.478      ;
; 1.262 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.483      ;
; 1.283 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.505      ;
; 1.287 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.509      ;
; 1.308 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.530      ;
; 1.314 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.536      ;
; 1.347 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.568      ;
; 1.348 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.569      ;
; 1.353 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.574      ;
; 1.354 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.575      ;
; 1.354 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.575      ;
; 1.355 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.576      ;
; 1.359 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.580      ;
; 1.364 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.584      ;
; 1.374 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.595      ;
; 1.375 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.596      ;
; 1.380 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.602      ;
; 1.382 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.604      ;
; 1.387 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.609      ;
; 1.387 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.607      ;
; 1.387 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.607      ;
; 1.390 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.610      ;
; 1.396 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.618      ;
; 1.405 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.627      ;
; 1.409 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.629      ;
; 1.421 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.643      ;
; 1.421 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.643      ;
; 1.423 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.643      ;
; 1.426 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.648      ;
; 1.426 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.648      ;
; 1.446 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.668      ;
; 1.459 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.680      ;
; 1.466 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.687      ;
; 1.467 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.687      ;
; 1.472 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.693      ;
; 1.473 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.693      ;
; 1.478 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.699      ;
; 1.485 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.706      ;
; 1.487 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.709      ;
; 1.493 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.715      ;
; 1.512 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.734      ;
; 1.518 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.740      ;
; 1.557 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.778      ;
; 1.557 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.779      ;
; 1.560 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.781      ;
; 1.577 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.798      ;
; 1.577 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.798      ;
; 1.579 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.800      ;
; 1.579 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.799      ;
; 1.580 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.801      ;
; 1.586 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.806      ;
; 1.592 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.813      ;
; 1.598 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.063      ; 1.818      ;
; 1.598 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.065      ; 1.820      ;
; 1.599 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.064      ; 1.820      ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 3.417 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.033      ;
; 3.431 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.047      ;
; 3.607 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.223      ;
; 3.615 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.231      ;
; 3.685 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.301      ;
; 3.976 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.592      ;
; 4.119 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.735      ;
; 4.188 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.804      ;
; 4.262 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.894     ; 1.878      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; 0.148  ; 0.332        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.152  ; 0.336        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; 0.152  ; 0.336        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; 0.152  ; 0.336        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[14]|clk       ;
; 0.310  ; 0.310        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.314  ; 0.314        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[12]|clk       ;
; 0.314  ; 0.314        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[13]|clk       ;
; 0.314  ; 0.314        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[15]|clk       ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[0]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[10]|clk       ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[11]|clk       ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[1]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[2]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[3]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[4]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[5]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[6]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[7]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[8]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[9]|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_1KHz|clk         ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'                                                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 1.157 ; 1.576 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.722 ; 0.836 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 2.705 ; 3.210 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 0.665 ; 0.838 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -0.757 ; -1.153 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.937  ; 0.770  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -1.174 ; -1.568 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 0.885  ; 0.732  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 5.943 ; 5.939 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.993 ; 6.996 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 8.145 ; 8.227 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 6.042 ; 6.088 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.942 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 4.990 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 4.649 ; 4.646 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 4.042 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 5.048 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 5.727 ; 5.722 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.737 ; 6.740 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 7.891 ; 7.972 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.825 ; 5.868 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.817 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 4.855 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 4.492 ; 4.489 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 3.913 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 4.909 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 268.82 MHz ; 250.0 MHz       ; clk_fpga                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 447.83 MHz ; 447.83 MHz      ; div_freq:b2v_inst5|clk_1KHz  ;                                                               ;
; 555.25 MHz ; 500.0 MHz       ; div_freq:b2v_inst5|clk_30KHz ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; op_controller:b2v_inst|en_count ; -4.014 ; -4.014        ;
; clk_fpga                        ; -2.720 ; -65.921       ;
; div_freq:b2v_inst5|clk_1KHz     ; -1.233 ; -11.164       ;
; div_freq:b2v_inst5|clk_30KHz    ; -0.801 ; -6.701        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; div_freq:b2v_inst5|clk_30KHz    ; -0.171 ; -0.971        ;
; clk_fpga                        ; -0.012 ; -0.012        ;
; div_freq:b2v_inst5|clk_1KHz     ; 0.243  ; 0.000         ;
; op_controller:b2v_inst|en_count ; 3.139  ; 0.000         ;
+---------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -32.000       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.000 ; -17.000       ;
; div_freq:b2v_inst5|clk_1KHz     ; -1.000 ; -11.000       ;
; op_controller:b2v_inst|en_count ; 0.431  ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -4.014 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.878      ;
; -3.926 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.790      ;
; -3.916 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.780      ;
; -3.734 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.598      ;
; -3.637 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.501      ;
; -3.472 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.336      ;
; -3.381 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.245      ;
; -3.323 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.187      ;
; -3.188 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.851     ; 1.052      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_fpga'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.720 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.659      ;
; -2.656 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.595      ;
; -2.632 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.571      ;
; -2.615 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.554      ;
; -2.591 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.530      ;
; -2.555 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.493      ;
; -2.551 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.490      ;
; -2.528 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.467      ;
; -2.528 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.467      ;
; -2.527 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.466      ;
; -2.526 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.465      ;
; -2.526 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.464      ;
; -2.520 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.458      ;
; -2.518 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.456      ;
; -2.518 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.457      ;
; -2.517 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.455      ;
; -2.488 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.428      ;
; -2.455 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.394      ;
; -2.455 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.394      ;
; -2.455 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 3.056      ;
; -2.452 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.391      ;
; -2.452 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.391      ;
; -2.446 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.385      ;
; -2.440 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.379      ;
; -2.440 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.379      ;
; -2.439 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.379      ;
; -2.439 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.378      ;
; -2.438 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.377      ;
; -2.432 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.370      ;
; -2.430 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.368      ;
; -2.429 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.367      ;
; -2.427 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.365      ;
; -2.423 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.362      ;
; -2.423 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.362      ;
; -2.422 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.361      ;
; -2.421 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.360      ;
; -2.415 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.353      ;
; -2.413 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.351      ;
; -2.412 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.350      ;
; -2.391 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.330      ;
; -2.367 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.306      ;
; -2.367 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.306      ;
; -2.365 ; div_freq:b2v_inst5|c_1KHz[12] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.966      ;
; -2.364 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.303      ;
; -2.364 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.303      ;
; -2.359 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.298      ;
; -2.359 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.298      ;
; -2.358 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.297      ;
; -2.358 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.297      ;
; -2.357 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.295      ;
; -2.357 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.296      ;
; -2.352 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.291      ;
; -2.351 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.289      ;
; -2.350 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.289      ;
; -2.350 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.289      ;
; -2.349 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.287      ;
; -2.348 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.286      ;
; -2.347 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.286      ;
; -2.347 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.286      ;
; -2.346 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.285      ;
; -2.341 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.280      ;
; -2.296 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.236      ;
; -2.296 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.236      ;
; -2.295 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.235      ;
; -2.294 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.234      ;
; -2.288 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.227      ;
; -2.286 ; div_freq:b2v_inst5|c_1KHz[9]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.226      ;
; -2.286 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.225      ;
; -2.286 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.225      ;
; -2.286 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.225      ;
; -2.285 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.224      ;
; -2.283 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.222      ;
; -2.283 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.222      ;
; -2.277 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.216      ;
; -2.263 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.864      ;
; -2.263 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.864      ;
; -2.262 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.863      ;
; -2.261 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.862      ;
; -2.255 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.395     ; 2.855      ;
; -2.253 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.395     ; 2.853      ;
; -2.252 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.395     ; 2.852      ;
; -2.247 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.187      ;
; -2.247 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.187      ;
; -2.246 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.186      ;
; -2.245 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.185      ;
; -2.239 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.178      ;
; -2.237 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.176      ;
; -2.236 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.175      ;
; -2.223 ; div_freq:b2v_inst5|c_1KHz[8]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.162      ;
; -2.223 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.163      ;
; -2.223 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.163      ;
; -2.220 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.160      ;
; -2.220 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.160      ;
; -2.215 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.154      ;
; -2.214 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 3.154      ;
; -2.202 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.268      ; 3.465      ;
; -2.199 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.138      ;
; -2.199 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.138      ;
; -2.198 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.137      ;
; -2.197 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 3.136      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.233 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 2.172      ;
; -1.168 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 2.106      ;
; -1.137 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 2.075      ;
; -1.119 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 2.057      ;
; -1.093 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 2.031      ;
; -1.071 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 2.010      ;
; -1.070 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 2.008      ;
; -1.058 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.997      ;
; -1.058 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.996      ;
; -1.056 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.994      ;
; -1.045 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.984      ;
; -1.012 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.950      ;
; -1.011 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.949      ;
; -1.009 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.947      ;
; -1.001 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.940      ;
; -0.997 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.935      ;
; -0.981 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.919      ;
; -0.980 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.918      ;
; -0.978 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.916      ;
; -0.974 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.913      ;
; -0.970 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.908      ;
; -0.966 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.904      ;
; -0.965 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.903      ;
; -0.960 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.899      ;
; -0.944 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.883      ;
; -0.944 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.882      ;
; -0.933 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.871      ;
; -0.918 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.856      ;
; -0.905 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.843      ;
; -0.903 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.842      ;
; -0.902 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.840      ;
; -0.901 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.839      ;
; -0.899 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.837      ;
; -0.890 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.828      ;
; -0.888 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.826      ;
; -0.883 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.822      ;
; -0.881 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.820      ;
; -0.880 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.818      ;
; -0.871 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.810      ;
; -0.869 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.808      ;
; -0.867 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.805      ;
; -0.857 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.795      ;
; -0.840 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.779      ;
; -0.820 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.758      ;
; -0.815 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.753      ;
; -0.814 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.752      ;
; -0.814 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.752      ;
; -0.813 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.751      ;
; -0.811 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.749      ;
; -0.804 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.742      ;
; -0.799 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.737      ;
; -0.797 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.735      ;
; -0.797 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.735      ;
; -0.784 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.722      ;
; -0.783 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.721      ;
; -0.782 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.721      ;
; -0.779 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.718      ;
; -0.777 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.715      ;
; -0.776 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.714      ;
; -0.774 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.712      ;
; -0.769 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.707      ;
; -0.766 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.704      ;
; -0.761 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.700      ;
; -0.722 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.661      ;
; -0.722 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.661      ;
; -0.719 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.657      ;
; -0.705 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.643      ;
; -0.705 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.643      ;
; -0.685 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.623      ;
; -0.673 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.612      ;
; -0.668 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.606      ;
; -0.647 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.585      ;
; -0.642 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.581      ;
; -0.641 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.579      ;
; -0.640 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.578      ;
; -0.636 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.575      ;
; -0.634 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.573      ;
; -0.626 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.564      ;
; -0.617 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.555      ;
; -0.616 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.554      ;
; -0.611 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.550      ;
; -0.607 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.545      ;
; -0.605 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.544      ;
; -0.580 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.518      ;
; -0.579 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.517      ;
; -0.532 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.471      ;
; -0.519 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.457      ;
; -0.500 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.439      ;
; -0.498 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.437      ;
; -0.491 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.429      ;
; -0.490 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.428      ;
; -0.476 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.414      ;
; -0.471 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.410      ;
; -0.467 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.406      ;
; -0.454 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.392      ;
; -0.444 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.382      ;
; -0.444 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.383      ;
; -0.443 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.057     ; 1.381      ;
; -0.407 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.346      ;
; -0.350 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.056     ; 1.289      ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.801 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.740      ;
; -0.780 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.719      ;
; -0.669 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.608      ;
; -0.643 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.582      ;
; -0.607 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.055     ; 1.547      ;
; -0.601 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.540      ;
; -0.596 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.535      ;
; -0.583 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.522      ;
; -0.566 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.505      ;
; -0.539 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.478      ;
; -0.530 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.469      ;
; -0.519 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.458      ;
; -0.503 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.442      ;
; -0.501 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.440      ;
; -0.501 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.440      ;
; -0.498 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.437      ;
; -0.496 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.435      ;
; -0.483 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.422      ;
; -0.476 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.055     ; 1.416      ;
; -0.456 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.395      ;
; -0.452 ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.391      ;
; -0.447 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.386      ;
; -0.439 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.378      ;
; -0.433 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.372      ;
; -0.419 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.358      ;
; -0.401 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.340      ;
; -0.401 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.340      ;
; -0.398 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.337      ;
; -0.398 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.337      ;
; -0.396 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.335      ;
; -0.396 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.335      ;
; -0.383 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.322      ;
; -0.378 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.317      ;
; -0.339 ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.278      ;
; -0.339 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.278      ;
; -0.333 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.272      ;
; -0.333 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.272      ;
; -0.317 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.256      ;
; -0.298 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.237      ;
; -0.298 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.237      ;
; -0.297 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.236      ;
; -0.296 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.235      ;
; -0.273 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.055     ; 1.213      ;
; -0.242 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.055     ; 1.182      ;
; -0.146 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.055     ; 1.086      ;
; -0.132 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.071      ;
; -0.065 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.055     ; 1.005      ;
; -0.052 ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 0.990      ;
; 0.004  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.055     ; 0.936      ;
; 0.022  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.917      ;
; 0.030  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.909      ;
; 0.049  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.890      ;
; 0.049  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.890      ;
; 0.055  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.884      ;
; 0.055  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.884      ;
; 0.057  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.882      ;
; 0.067  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.872      ;
; 0.070  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.869      ;
; 0.187  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.752      ;
; 0.190  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.749      ;
; 0.190  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 0.748      ;
; 0.225  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.685      ;
; 0.327  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.583      ;
; 0.327  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.583      ;
; 0.327  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.583      ;
; 0.327  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.583      ;
; 0.327  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.583      ;
; 0.327  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.583      ;
; 0.327  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.583      ;
; 0.327  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.225      ; 2.583      ;
; 0.377  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.562      ;
; 0.377  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.562      ;
; 0.377  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.562      ;
; 0.774  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.636      ;
; 0.843  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.567      ;
; 0.843  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.567      ;
; 0.843  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.567      ;
; 0.843  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.567      ;
; 0.843  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.567      ;
; 0.843  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.567      ;
; 0.843  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.567      ;
; 0.843  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.225      ; 2.567      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.171 ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.497      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.568      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.568      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.568      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.568      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.568      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.568      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.568      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.334      ; 2.568      ;
; 0.311  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.340  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.508      ;
; 0.414  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.582      ;
; 0.414  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.582      ;
; 0.414  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.582      ;
; 0.414  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.582      ;
; 0.414  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.582      ;
; 0.414  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.582      ;
; 0.414  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.582      ;
; 0.414  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.334      ; 2.582      ;
; 0.450  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.650      ;
; 0.483  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.055      ; 0.682      ;
; 0.489  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.689      ;
; 0.499  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.699      ;
; 0.503  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.703      ;
; 0.503  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.703      ;
; 0.504  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.704      ;
; 0.504  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.704      ;
; 0.514  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.714      ;
; 0.516  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.716      ;
; 0.520  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.720      ;
; 0.525  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.725      ;
; 0.671  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.872      ;
; 0.694  ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.055      ; 0.893      ;
; 0.725  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.925      ;
; 0.738  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.939      ;
; 0.743  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.943      ;
; 0.748  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.948      ;
; 0.750  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.950      ;
; 0.752  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.952      ;
; 0.753  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.953      ;
; 0.753  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.953      ;
; 0.757  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.957      ;
; 0.760  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.960      ;
; 0.760  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.960      ;
; 0.765  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.965      ;
; 0.787  ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.987      ;
; 0.800  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.001      ;
; 0.832  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.032      ;
; 0.837  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.037      ;
; 0.844  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.044      ;
; 0.846  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.046      ;
; 0.849  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.049      ;
; 0.849  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.049      ;
; 0.853  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.053      ;
; 0.854  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.054      ;
; 0.856  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.056      ;
; 0.861  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.061      ;
; 0.876  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.077      ;
; 0.877  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.077      ;
; 0.891  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.091      ;
; 0.913  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.113      ;
; 0.933  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.133      ;
; 0.937  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.138      ;
; 0.940  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.140      ;
; 0.942  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.142      ;
; 0.945  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.145      ;
; 0.948  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.148      ;
; 0.949  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.149      ;
; 0.950  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.150      ;
; 0.960  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.160      ;
; 1.029  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.229      ;
; 1.038  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.238      ;
; 1.080  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.280      ;
; 1.103  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.303      ;
; 1.106  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.307      ;
; 1.135  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.335      ;
; 1.196  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.397      ;
; 1.314  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.514      ;
; 1.363  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.563      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.012 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 1.889      ; 2.231      ;
; 0.086  ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; 0.000        ; 1.856      ; 2.296      ;
; 0.506  ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 1.889      ; 2.249      ;
; 0.582  ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; -0.500       ; 1.856      ; 2.292      ;
; 0.938  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.139      ;
; 0.959  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.160      ;
; 1.076  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.071      ; 1.291      ;
; 1.086  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.287      ;
; 1.143  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.068      ; 1.355      ;
; 1.153  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.691      ;
; 1.157  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.358      ;
; 1.166  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.704      ;
; 1.184  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.385      ;
; 1.188  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.393      ; 1.725      ;
; 1.191  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[8]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.391      ;
; 1.193  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.394      ;
; 1.195  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[7]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.395      ;
; 1.197  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.070      ; 1.411      ;
; 1.199  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.070      ; 1.413      ;
; 1.202  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.393      ; 1.739      ;
; 1.210  ; div_freq:b2v_inst5|c_1KHz[2]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.410      ;
; 1.213  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.413      ;
; 1.214  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.395      ; 1.753      ;
; 1.220  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.421      ;
; 1.221  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[9]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.421      ;
; 1.229  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.767      ;
; 1.232  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.433      ;
; 1.235  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.773      ;
; 1.236  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.774      ;
; 1.239  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.070      ; 1.453      ;
; 1.240  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.441      ;
; 1.248  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.393      ; 1.785      ;
; 1.250  ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[1]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.450      ;
; 1.257  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.795      ;
; 1.258  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.458      ;
; 1.260  ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[6]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.460      ;
; 1.266  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.467      ;
; 1.266  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.393      ; 1.803      ;
; 1.269  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.392      ; 1.805      ;
; 1.277  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.478      ;
; 1.282  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.392      ; 1.818      ;
; 1.285  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.392      ; 1.821      ;
; 1.295  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.496      ;
; 1.303  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.395      ; 1.842      ;
; 1.308  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.266     ; 1.186      ;
; 1.308  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.266     ; 1.186      ;
; 1.313  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.851      ;
; 1.314  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.515      ;
; 1.314  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.852      ;
; 1.317  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.058      ; 1.519      ;
; 1.320  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.858      ;
; 1.321  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.859      ;
; 1.328  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.528      ;
; 1.330  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.393      ; 1.867      ;
; 1.335  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.536      ;
; 1.335  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.873      ;
; 1.339  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.540      ;
; 1.340  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.541      ;
; 1.345  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.392      ; 1.881      ;
; 1.349  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.058      ; 1.551      ;
; 1.354  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.393      ; 1.891      ;
; 1.359  ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.897      ;
; 1.373  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.058      ; 1.575      ;
; 1.375  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.575      ;
; 1.375  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.575      ;
; 1.375  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.575      ;
; 1.376  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.576      ;
; 1.381  ; div_freq:b2v_inst5|c_1KHz[5]   ; div_freq:b2v_inst5|c_1KHz[5]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.581      ;
; 1.381  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.395      ; 1.920      ;
; 1.390  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[0]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.590      ;
; 1.399  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.937      ;
; 1.402  ; div_freq:b2v_inst5|c_1KHz[5]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.395      ; 1.941      ;
; 1.403  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.058      ; 1.605      ;
; 1.403  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.604      ;
; 1.404  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.942      ;
; 1.406  ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.069      ; 1.619      ;
; 1.414  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.952      ;
; 1.421  ; div_freq:b2v_inst5|c_1KHz[3]   ; div_freq:b2v_inst5|c_1KHz[3]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.621      ;
; 1.424  ; div_freq:b2v_inst5|c_1KHz[4]   ; div_freq:b2v_inst5|c_1KHz[4]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.624      ;
; 1.425  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.058      ; 1.627      ;
; 1.432  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.970      ;
; 1.433  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.058      ; 1.635      ;
; 1.434  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.634      ;
; 1.434  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.634      ;
; 1.435  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[8]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.635      ;
; 1.435  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.058      ; 1.637      ;
; 1.435  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.635      ;
; 1.435  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.635      ;
; 1.435  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.635      ;
; 1.436  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.636      ;
; 1.438  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.266     ; 1.316      ;
; 1.438  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.266     ; 1.316      ;
; 1.438  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.638      ;
; 1.443  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.058      ; 1.645      ;
; 1.447  ; div_freq:b2v_inst5|c_1KHz[4]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.395      ; 1.986      ;
; 1.449  ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.987      ;
; 1.450  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.070      ; 1.664      ;
; 1.452  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.653      ;
; 1.454  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.992      ;
; 1.457  ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.657      ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.243 ; signal_compare:b2v_inst4|ls    ; dsf_timer:b2v_inst1|buz_output ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz ; -0.500       ; 1.862      ; 1.759      ;
; 0.311 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.536 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.736      ;
; 0.537 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.737      ;
; 0.610 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 0.811      ;
; 0.627 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.827      ;
; 0.628 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.828      ;
; 0.692 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.892      ;
; 0.692 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.892      ;
; 0.694 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.894      ;
; 0.759 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 0.959      ;
; 0.779 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 0.980      ;
; 0.781 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 0.982      ;
; 0.864 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.064      ;
; 0.871 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.072      ;
; 0.874 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.075      ;
; 0.906 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.106      ;
; 0.912 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.112      ;
; 0.913 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.113      ;
; 0.934 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.134      ;
; 0.973 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.173      ;
; 0.973 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.173      ;
; 1.018 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.219      ;
; 1.026 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.227      ;
; 1.027 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.227      ;
; 1.027 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.227      ;
; 1.027 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.228      ;
; 1.043 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.243      ;
; 1.059 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.259      ;
; 1.060 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.260      ;
; 1.062 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.262      ;
; 1.070 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.271      ;
; 1.073 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.274      ;
; 1.081 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.281      ;
; 1.087 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.288      ;
; 1.091 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.291      ;
; 1.091 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.291      ;
; 1.093 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.293      ;
; 1.103 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.304      ;
; 1.109 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.310      ;
; 1.111 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.311      ;
; 1.112 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.313      ;
; 1.113 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.314      ;
; 1.117 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.318      ;
; 1.120 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.321      ;
; 1.120 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.320      ;
; 1.128 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.329      ;
; 1.135 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.336      ;
; 1.140 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.341      ;
; 1.179 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.380      ;
; 1.189 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.390      ;
; 1.198 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.399      ;
; 1.204 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.405      ;
; 1.205 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.406      ;
; 1.206 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.407      ;
; 1.214 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.415      ;
; 1.217 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.418      ;
; 1.221 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.422      ;
; 1.226 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.427      ;
; 1.227 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.428      ;
; 1.232 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.433      ;
; 1.236 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.436      ;
; 1.238 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.438      ;
; 1.238 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.438      ;
; 1.240 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.441      ;
; 1.240 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.440      ;
; 1.246 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.447      ;
; 1.256 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.457      ;
; 1.258 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.458      ;
; 1.265 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.466      ;
; 1.276 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.476      ;
; 1.276 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.477      ;
; 1.287 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.488      ;
; 1.287 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.488      ;
; 1.289 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.490      ;
; 1.294 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.495      ;
; 1.300 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.501      ;
; 1.301 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.502      ;
; 1.303 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.504      ;
; 1.309 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.510      ;
; 1.318 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.518      ;
; 1.318 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.519      ;
; 1.320 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.520      ;
; 1.324 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.525      ;
; 1.342 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.543      ;
; 1.353 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.554      ;
; 1.362 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.563      ;
; 1.389 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.590      ;
; 1.403 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.604      ;
; 1.404 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.605      ;
; 1.405 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.606      ;
; 1.407 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.608      ;
; 1.419 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.620      ;
; 1.421 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.622      ;
; 1.423 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.623      ;
; 1.423 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.623      ;
; 1.425 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.626      ;
; 1.439 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.640      ;
; 1.442 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.057      ; 1.643      ;
; 1.447 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.056      ; 1.647      ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 3.139 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 0.927      ;
; 3.153 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 0.941      ;
; 3.315 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 1.103      ;
; 3.345 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 1.133      ;
; 3.382 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 1.170      ;
; 3.649 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 1.437      ;
; 3.788 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 1.576      ;
; 3.845 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 1.633      ;
; 3.911 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.722     ; 1.699      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[14]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[0]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[10]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[11]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[1]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[2]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[3]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[4]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[5]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[6]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[7]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[8]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[9]|clk        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_1KHz|clk         ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[12]|clk       ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[13]|clk       ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[15]|clk       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.403  ; 0.619        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; 0.403  ; 0.619        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; 0.403  ; 0.619        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'                                                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 0.969 ; 1.292 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.649 ; 0.814 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 2.378 ; 2.739 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 0.609 ; 0.808 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -0.612 ; -0.920 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.835  ; 0.654  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.974 ; -1.278 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 0.787  ; 0.622  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 5.316 ; 5.307 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.259 ; 6.324 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 7.324 ; 7.318 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.431 ; 5.442 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.506 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 4.449 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 4.171 ; 4.123 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 3.633 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 4.443 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 5.110 ; 5.101 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.018 ; 6.080 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 7.081 ; 7.077 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.222 ; 5.232 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.381 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 4.316 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 4.017 ; 3.971 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 3.506 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 4.307 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; op_controller:b2v_inst|en_count ; -2.322 ; -2.322        ;
; clk_fpga                        ; -1.343 ; -30.459       ;
; div_freq:b2v_inst5|clk_1KHz     ; -0.418 ; -2.863        ;
; div_freq:b2v_inst5|clk_30KHz    ; -0.082 ; -0.173        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; div_freq:b2v_inst5|clk_30KHz    ; -0.198 ; -1.150        ;
; clk_fpga                        ; -0.098 ; -0.130        ;
; div_freq:b2v_inst5|clk_1KHz     ; 0.186  ; 0.000         ;
; op_controller:b2v_inst|en_count ; 2.153  ; 0.000         ;
+---------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -33.967       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.000 ; -17.000       ;
; div_freq:b2v_inst5|clk_1KHz     ; -1.000 ; -11.000       ;
; op_controller:b2v_inst|en_count ; 0.453  ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -2.322 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 1.147      ;
; -2.268 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 1.093      ;
; -2.257 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 1.082      ;
; -2.151 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 0.976      ;
; -2.072 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 0.897      ;
; -1.984 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 0.809      ;
; -1.921 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 0.746      ;
; -1.914 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 0.739      ;
; -1.814 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.182     ; 0.639      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_fpga'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.343 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.294      ;
; -1.286 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.237      ;
; -1.277 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.227      ;
; -1.273 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.224      ;
; -1.236 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.186      ;
; -1.235 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.186      ;
; -1.234 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.183      ;
; -1.234 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.184      ;
; -1.233 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.182      ;
; -1.233 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.184      ;
; -1.233 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.184      ;
; -1.232 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.183      ;
; -1.231 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.180      ;
; -1.224 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.175      ;
; -1.214 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.164      ;
; -1.213 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.163      ;
; -1.182 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 2.135      ;
; -1.181 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.132      ;
; -1.180 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.131      ;
; -1.179 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.130      ;
; -1.178 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.129      ;
; -1.178 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.129      ;
; -1.177 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.126      ;
; -1.176 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.125      ;
; -1.176 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.127      ;
; -1.176 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.127      ;
; -1.175 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.126      ;
; -1.174 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.125      ;
; -1.174 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.123      ;
; -1.165 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.116      ;
; -1.164 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.113      ;
; -1.163 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.112      ;
; -1.163 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.114      ;
; -1.163 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.114      ;
; -1.162 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.113      ;
; -1.161 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.110      ;
; -1.150 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.100      ;
; -1.149 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 2.102      ;
; -1.133 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.235     ; 1.885      ;
; -1.124 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.075      ;
; -1.123 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.074      ;
; -1.122 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.073      ;
; -1.121 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.072      ;
; -1.119 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.070      ;
; -1.117 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.068      ;
; -1.116 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.067      ;
; -1.115 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.064      ;
; -1.114 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.063      ;
; -1.114 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.065      ;
; -1.114 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.065      ;
; -1.113 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.064      ;
; -1.112 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 2.061      ;
; -1.111 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.062      ;
; -1.110 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.061      ;
; -1.109 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.060      ;
; -1.108 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.059      ;
; -1.104 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.055      ;
; -1.100 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.050      ;
; -1.096 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.046      ;
; -1.088 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.039      ;
; -1.074 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 2.027      ;
; -1.073 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.024      ;
; -1.072 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.023      ;
; -1.072 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 2.025      ;
; -1.072 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 2.025      ;
; -1.071 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 2.024      ;
; -1.070 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.021      ;
; -1.068 ; div_freq:b2v_inst5|c_1KHz[12] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.235     ; 1.820      ;
; -1.062 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.013      ;
; -1.061 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.012      ;
; -1.060 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.011      ;
; -1.059 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.010      ;
; -1.055 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.006      ;
; -1.043 ; div_freq:b2v_inst5|c_1KHz[9]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.996      ;
; -1.041 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 2.183      ;
; -1.041 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.994      ;
; -1.040 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.991      ;
; -1.039 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.992      ;
; -1.039 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.992      ;
; -1.038 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.991      ;
; -1.037 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.988      ;
; -1.025 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.235     ; 1.777      ;
; -1.024 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.237     ; 1.774      ;
; -1.023 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.237     ; 1.773      ;
; -1.023 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.235     ; 1.775      ;
; -1.023 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.235     ; 1.775      ;
; -1.022 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.235     ; 1.774      ;
; -1.021 ; div_freq:b2v_inst5|c_1KHz[13] ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.237     ; 1.771      ;
; -1.020 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.973      ;
; -1.019 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.972      ;
; -1.018 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[11] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.971      ;
; -1.017 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.970      ;
; -1.013 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.034     ; 1.966      ;
; -1.011 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.962      ;
; -1.010 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 1.959      ;
; -1.009 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.038     ; 1.958      ;
; -1.009 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.960      ;
; -1.009 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.960      ;
; -1.008 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.959      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.418 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.368      ;
; -0.341 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.291      ;
; -0.330 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.279      ;
; -0.328 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.277      ;
; -0.327 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.276      ;
; -0.308 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.257      ;
; -0.295 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.245      ;
; -0.295 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.244      ;
; -0.291 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.241      ;
; -0.285 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.234      ;
; -0.252 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.202      ;
; -0.238 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.187      ;
; -0.237 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.187      ;
; -0.236 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.185      ;
; -0.234 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.183      ;
; -0.234 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.183      ;
; -0.233 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.182      ;
; -0.232 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.181      ;
; -0.231 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.181      ;
; -0.221 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.171      ;
; -0.218 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.167      ;
; -0.218 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.167      ;
; -0.217 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.166      ;
; -0.216 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.165      ;
; -0.214 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.164      ;
; -0.207 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.156      ;
; -0.205 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.154      ;
; -0.203 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.152      ;
; -0.200 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.149      ;
; -0.192 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.141      ;
; -0.191 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.140      ;
; -0.187 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.137      ;
; -0.180 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.129      ;
; -0.176 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.125      ;
; -0.175 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.125      ;
; -0.173 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.122      ;
; -0.173 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.122      ;
; -0.173 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.122      ;
; -0.172 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.121      ;
; -0.171 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.120      ;
; -0.146 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.095      ;
; -0.144 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.094      ;
; -0.143 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.092      ;
; -0.137 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.087      ;
; -0.137 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.087      ;
; -0.133 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.082      ;
; -0.114 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.064      ;
; -0.113 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.062      ;
; -0.113 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.062      ;
; -0.112 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.061      ;
; -0.111 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.060      ;
; -0.111 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.060      ;
; -0.105 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.054      ;
; -0.104 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.054      ;
; -0.104 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.053      ;
; -0.103 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.052      ;
; -0.097 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.046      ;
; -0.097 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.046      ;
; -0.097 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.046      ;
; -0.095 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.044      ;
; -0.084 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.033      ;
; -0.081 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.030      ;
; -0.068 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 1.017      ;
; -0.066 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.016      ;
; -0.062 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.012      ;
; -0.061 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.011      ;
; -0.047 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.996      ;
; -0.046 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.995      ;
; -0.038 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.987      ;
; -0.034 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.983      ;
; -0.011 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.960      ;
; -0.010 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.959      ;
; -0.009 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.959      ;
; -0.009 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.958      ;
; -0.009 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.959      ;
; -0.009 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.959      ;
; -0.006 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.956      ;
; -0.004 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.953      ;
; 0.008  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.942      ;
; 0.014  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.936      ;
; 0.020  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.929      ;
; 0.023  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.926      ;
; 0.024  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.925      ;
; 0.026  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.923      ;
; 0.026  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.923      ;
; 0.026  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.923      ;
; 0.058  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.892      ;
; 0.073  ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.877      ;
; 0.083  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.866      ;
; 0.084  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.865      ;
; 0.085  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.864      ;
; 0.087  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.863      ;
; 0.087  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.863      ;
; 0.094  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.855      ;
; 0.100  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.850      ;
; 0.119  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.830      ;
; 0.119  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.831      ;
; 0.120  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.038     ; 0.829      ;
; 0.123  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.827      ;
; 0.190  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.760      ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.082 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 1.033      ;
; -0.041 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.992      ;
; -0.041 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.992      ;
; -0.022 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.973      ;
; -0.020 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.971      ;
; -0.016 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.967      ;
; -0.014 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.965      ;
; -0.004 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.955      ;
; 0.033  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.918      ;
; 0.037  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.914      ;
; 0.041  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.910      ;
; 0.048  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.903      ;
; 0.052  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.899      ;
; 0.054  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.897      ;
; 0.064  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.887      ;
; 0.064  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.887      ;
; 0.074  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.877      ;
; 0.083  ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.867      ;
; 0.083  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.868      ;
; 0.090  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.861      ;
; 0.100  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.851      ;
; 0.101  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.850      ;
; 0.105  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.846      ;
; 0.109  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.842      ;
; 0.109  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.842      ;
; 0.116  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.835      ;
; 0.120  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.831      ;
; 0.121  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.830      ;
; 0.125  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.826      ;
; 0.132  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.819      ;
; 0.132  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.819      ;
; 0.132  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.819      ;
; 0.138  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.813      ;
; 0.162  ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.788      ;
; 0.168  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.783      ;
; 0.169  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.782      ;
; 0.169  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.782      ;
; 0.200  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.751      ;
; 0.200  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.751      ;
; 0.200  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.751      ;
; 0.200  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.751      ;
; 0.202  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.749      ;
; 0.210  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.741      ;
; 0.217  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.734      ;
; 0.253  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.758      ;
; 0.260  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.691      ;
; 0.301  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.710      ;
; 0.301  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.710      ;
; 0.301  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.710      ;
; 0.301  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.710      ;
; 0.301  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.710      ;
; 0.301  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.710      ;
; 0.301  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.710      ;
; 0.301  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.409      ; 1.710      ;
; 0.306  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.645      ;
; 0.320  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.631      ;
; 0.334  ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.616      ;
; 0.370  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.581      ;
; 0.384  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.567      ;
; 0.389  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.562      ;
; 0.402  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.549      ;
; 0.404  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.547      ;
; 0.404  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.547      ;
; 0.404  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.547      ;
; 0.405  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.546      ;
; 0.413  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.538      ;
; 0.417  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.534      ;
; 0.482  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.469      ;
; 0.491  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.459      ;
; 0.502  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.449      ;
; 0.601  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.350      ;
; 0.946  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.565      ;
; 0.954  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.557      ;
; 0.954  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.557      ;
; 0.954  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.557      ;
; 0.954  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.557      ;
; 0.954  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.557      ;
; 0.954  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.557      ;
; 0.954  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.557      ;
; 0.954  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.409      ; 1.557      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.198 ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.479      ;
; -0.119 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.558      ;
; -0.119 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.558      ;
; -0.119 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.558      ;
; -0.119 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.558      ;
; -0.119 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.558      ;
; -0.119 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.558      ;
; -0.119 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.558      ;
; -0.119 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.478      ; 1.558      ;
; 0.186  ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.273  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.393      ;
; 0.275  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.395      ;
; 0.277  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.397      ;
; 0.298  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.420      ;
; 0.301  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.421      ;
; 0.301  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.421      ;
; 0.308  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.428      ;
; 0.309  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.429      ;
; 0.310  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.430      ;
; 0.315  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.435      ;
; 0.380  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.501      ;
; 0.400  ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.520      ;
; 0.425  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.546      ;
; 0.433  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.553      ;
; 0.447  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.567      ;
; 0.448  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.455  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.576      ;
; 0.458  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.458  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.459  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.459  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.459  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.461  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.581      ;
; 0.461  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.581      ;
; 0.462  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.582      ;
; 0.464  ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.585      ;
; 0.470  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.647      ;
; 0.501  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.622      ;
; 0.505  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.625      ;
; 0.510  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.630      ;
; 0.511  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.631      ;
; 0.514  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.634      ;
; 0.522  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.642      ;
; 0.524  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.644      ;
; 0.524  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.644      ;
; 0.525  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.645      ;
; 0.525  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.645      ;
; 0.527  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.647      ;
; 0.527  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.647      ;
; 0.527  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.704      ;
; 0.527  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.704      ;
; 0.527  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.704      ;
; 0.527  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.704      ;
; 0.527  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.704      ;
; 0.527  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.704      ;
; 0.527  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.704      ;
; 0.527  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.478      ; 1.704      ;
; 0.529  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.649      ;
; 0.531  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.651      ;
; 0.546  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.667      ;
; 0.577  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.697      ;
; 0.580  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.700      ;
; 0.588  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.708      ;
; 0.590  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.710      ;
; 0.590  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.710      ;
; 0.593  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.713      ;
; 0.593  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.713      ;
; 0.630  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.751      ;
; 0.643  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.763      ;
; 0.651  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.771      ;
; 0.653  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.773      ;
; 0.656  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.776      ;
; 0.691  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.812      ;
; 0.692  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.812      ;
; 0.740  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.860      ;
; 0.834  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.954      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.098 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 1.199      ; 1.320      ;
; -0.032 ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; 0.000        ; 1.174      ; 1.361      ;
; 0.550  ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 1.199      ; 1.468      ;
; 0.562  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.683      ;
; 0.574  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.695      ;
; 0.624  ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; -0.500       ; 1.174      ; 1.517      ;
; 0.626  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.755      ;
; 0.637  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.758      ;
; 0.660  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.042      ; 0.786      ;
; 0.662  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.783      ;
; 0.664  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 0.983      ;
; 0.676  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 0.995      ;
; 0.687  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 0.815      ;
; 0.688  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[8]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.808      ;
; 0.691  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 0.819      ;
; 0.692  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.813      ;
; 0.695  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[7]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.815      ;
; 0.697  ; div_freq:b2v_inst5|c_1KHz[2]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.817      ;
; 0.697  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.240      ; 1.021      ;
; 0.700  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.820      ;
; 0.702  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[9]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.822      ;
; 0.708  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.240      ; 1.032      ;
; 0.709  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.830      ;
; 0.711  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 0.839      ;
; 0.711  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.832      ;
; 0.711  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.032      ;
; 0.716  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.837      ;
; 0.718  ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[1]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.838      ;
; 0.719  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.840      ;
; 0.722  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.842      ;
; 0.724  ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[6]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.844      ;
; 0.728  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.047      ;
; 0.729  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.850      ;
; 0.730  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.049      ;
; 0.742  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.061      ;
; 0.744  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.240      ; 1.068      ;
; 0.754  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.875      ;
; 0.759  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.240      ; 1.083      ;
; 0.761  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.233      ; 1.078      ;
; 0.762  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.240      ; 1.086      ;
; 0.772  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.233      ; 1.089      ;
; 0.773  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.158     ; 0.699      ;
; 0.773  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.233      ; 1.090      ;
; 0.773  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.158     ; 0.699      ;
; 0.775  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.896      ;
; 0.776  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.897      ;
; 0.777  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.098      ;
; 0.781  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.100      ;
; 0.783  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.904      ;
; 0.786  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.907      ;
; 0.788  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.107      ;
; 0.788  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.909      ;
; 0.791  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.912      ;
; 0.794  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.113      ;
; 0.798  ; div_freq:b2v_inst5|c_1KHz[5]   ; div_freq:b2v_inst5|c_1KHz[5]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.918      ;
; 0.798  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.919      ;
; 0.800  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.119      ;
; 0.807  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.928      ;
; 0.808  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.127      ;
; 0.809  ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.128      ;
; 0.811  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.932      ;
; 0.811  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.932      ;
; 0.812  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.933      ;
; 0.812  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.933      ;
; 0.814  ; div_freq:b2v_inst5|c_1KHz[3]   ; div_freq:b2v_inst5|c_1KHz[3]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.934      ;
; 0.814  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.240      ; 1.138      ;
; 0.816  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.240      ; 1.140      ;
; 0.820  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.941      ;
; 0.821  ; div_freq:b2v_inst5|c_1KHz[4]   ; div_freq:b2v_inst5|c_1KHz[4]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.941      ;
; 0.822  ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 0.950      ;
; 0.823  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.944      ;
; 0.825  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.233      ; 1.142      ;
; 0.827  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[0]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.947      ;
; 0.835  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.156      ;
; 0.836  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[8]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.956      ;
; 0.837  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.958      ;
; 0.840  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.961      ;
; 0.843  ; div_freq:b2v_inst5|c_1KHz[5]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.164      ;
; 0.845  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.158     ; 0.771      ;
; 0.845  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.158     ; 0.771      ;
; 0.847  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.166      ;
; 0.847  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.968      ;
; 0.847  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.968      ;
; 0.848  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.968      ;
; 0.848  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.969      ;
; 0.848  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.969      ;
; 0.849  ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.969      ;
; 0.850  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.971      ;
; 0.852  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.038      ; 0.974      ;
; 0.852  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[13]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 0.980      ;
; 0.852  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.235      ; 1.171      ;
; 0.852  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.973      ;
; 0.853  ; div_freq:b2v_inst5|c_1KHz[5]   ; div_freq:b2v_inst5|c_1KHz[6]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.038      ; 0.975      ;
; 0.854  ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.046      ; 0.984      ;
; 0.855  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.976      ;
; 0.855  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.976      ;
; 0.858  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.978      ;
; 0.859  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.980      ;
; 0.861  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.982      ;
; 0.862  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.983      ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.186 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.249 ; signal_compare:b2v_inst4|ls    ; dsf_timer:b2v_inst1|buz_output ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz ; -0.500       ; 1.211      ; 1.054      ;
; 0.322 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.444      ;
; 0.355 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.477      ;
; 0.360 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.482      ;
; 0.404 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.525      ;
; 0.405 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.526      ;
; 0.405 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.526      ;
; 0.457 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.579      ;
; 0.460 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.582      ;
; 0.463 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.584      ;
; 0.517 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.639      ;
; 0.519 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.641      ;
; 0.552 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.673      ;
; 0.568 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.689      ;
; 0.568 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.689      ;
; 0.573 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.694      ;
; 0.589 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.710      ;
; 0.600 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.721      ;
; 0.601 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.722      ;
; 0.606 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.727      ;
; 0.606 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.727      ;
; 0.606 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.727      ;
; 0.609 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.731      ;
; 0.610 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.732      ;
; 0.616 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.738      ;
; 0.625 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.747      ;
; 0.634 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.756      ;
; 0.652 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.774      ;
; 0.659 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.780      ;
; 0.659 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.780      ;
; 0.662 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.783      ;
; 0.666 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.788      ;
; 0.666 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.788      ;
; 0.670 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.792      ;
; 0.671 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.793      ;
; 0.673 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.795      ;
; 0.676 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.797      ;
; 0.677 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.798      ;
; 0.678 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.799      ;
; 0.679 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.801      ;
; 0.680 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.802      ;
; 0.681 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.803      ;
; 0.683 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.805      ;
; 0.690 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.811      ;
; 0.696 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.818      ;
; 0.708 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.830      ;
; 0.728 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.849      ;
; 0.729 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.851      ;
; 0.733 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.855      ;
; 0.734 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.856      ;
; 0.734 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.856      ;
; 0.735 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.857      ;
; 0.737 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.859      ;
; 0.741 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.863      ;
; 0.741 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.863      ;
; 0.744 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.866      ;
; 0.748 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.870      ;
; 0.750 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.871      ;
; 0.750 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.872      ;
; 0.750 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.872      ;
; 0.753 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.875      ;
; 0.759 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.881      ;
; 0.763 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.885      ;
; 0.767 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.889      ;
; 0.768 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.889      ;
; 0.771 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.893      ;
; 0.772 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.894      ;
; 0.772 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.893      ;
; 0.774 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.895      ;
; 0.782 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.903      ;
; 0.783 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.905      ;
; 0.784 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.905      ;
; 0.789 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.910      ;
; 0.790 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.912      ;
; 0.797 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.919      ;
; 0.802 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.924      ;
; 0.803 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.925      ;
; 0.804 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.926      ;
; 0.805 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.927      ;
; 0.810 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.932      ;
; 0.817 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.939      ;
; 0.818 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.940      ;
; 0.838 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.959      ;
; 0.843 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.965      ;
; 0.852 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.973      ;
; 0.854 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.976      ;
; 0.856 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.978      ;
; 0.865 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.986      ;
; 0.866 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.988      ;
; 0.868 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.990      ;
; 0.870 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.992      ;
; 0.871 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.993      ;
; 0.871 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.993      ;
; 0.872 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.994      ;
; 0.874 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.038      ; 0.996      ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 2.153 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 0.562      ;
; 2.160 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 0.569      ;
; 2.240 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 0.649      ;
; 2.258 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 0.667      ;
; 2.301 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 0.710      ;
; 2.452 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 0.861      ;
; 2.524 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 0.933      ;
; 2.558 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 0.967      ;
; 2.600 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.101     ; 1.009      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; -0.092 ; 0.092        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[14]|clk       ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[12]|clk       ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[13]|clk       ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[15]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[0]|clk        ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[10]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[11]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[1]|clk        ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[2]|clk        ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[3]|clk        ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[6]|clk        ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[7]|clk        ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[8]|clk        ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_1KHz|clk         ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[4]|clk        ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[5]|clk        ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[9]|clk        ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'                                                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 0.672 ; 1.246 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.385 ; 0.682 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 1.469 ; 2.142 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 0.363 ; 0.671 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -0.444 ; -1.006 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.536  ; 0.212  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.646 ; -1.229 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 0.505  ; 0.176  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 3.500 ; 3.543 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 4.191 ; 4.063 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 4.898 ; 5.068 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 3.554 ; 3.643 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 2.438 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 3.124 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 2.709 ; 2.822 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 2.400 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 3.249 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 3.373 ; 3.414 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 4.041 ; 3.916 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 4.753 ; 4.919 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 3.428 ; 3.515 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 2.365 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 3.046 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 2.622 ; 2.731 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 2.327 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 3.166 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -4.513   ; -0.230 ; N/A      ; N/A     ; -3.000              ;
;  clk_fpga                        ; -3.196   ; -0.098 ; N/A      ; N/A     ; -3.000              ;
;  div_freq:b2v_inst5|clk_1KHz     ; -1.505   ; 0.186  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:b2v_inst5|clk_30KHz    ; -0.998   ; -0.230 ; N/A      ; N/A     ; -1.000              ;
;  op_controller:b2v_inst|en_count ; -4.513   ; 2.153  ; N/A      ; N/A     ; 0.420               ;
; Design-wide TNS                  ; -105.378 ; -1.435 ; 0.0      ; 0.0     ; -61.967             ;
;  clk_fpga                        ; -77.770  ; -0.130 ; N/A      ; N/A     ; -33.967             ;
;  div_freq:b2v_inst5|clk_1KHz     ; -13.834  ; 0.000  ; N/A      ; N/A     ; -11.000             ;
;  div_freq:b2v_inst5|clk_30KHz    ; -9.261   ; -1.406 ; N/A      ; N/A     ; -17.000             ;
;  op_controller:b2v_inst|en_count ; -4.513   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 1.157 ; 1.576 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.722 ; 0.836 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 2.705 ; 3.210 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 0.665 ; 0.838 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -0.444 ; -0.920 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.937  ; 0.770  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.646 ; -1.229 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 0.885  ; 0.732  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 5.943 ; 5.939 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.993 ; 6.996 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 8.145 ; 8.227 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 6.042 ; 6.088 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.942 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 4.990 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 4.649 ; 4.646 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 4.042 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 5.048 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 3.373 ; 3.414 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 4.041 ; 3.916 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 4.753 ; 4.919 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 3.428 ; 3.515 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 2.365 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 3.046 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 2.622 ; 2.731 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 2.327 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 3.166 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; duty_cycle    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; in1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; in0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzzer        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_door      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; remote                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; local                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; door                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_fpga                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_fpga                        ; clk_fpga                        ; 3173     ; 0        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_1KHz     ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz     ; 151      ; 0        ; 0        ; 0        ;
; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz     ; 0        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz    ; 75       ; 0        ; 0        ; 0        ;
; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz    ; 9        ; 9        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; op_controller:b2v_inst|en_count ; 0        ; 0        ; 12       ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_fpga                        ; clk_fpga                        ; 3173     ; 0        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_1KHz     ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz     ; 151      ; 0        ; 0        ; 0        ;
; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz     ; 0        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz    ; 75       ; 0        ; 0        ; 0        ;
; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz    ; 9        ; 9        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; op_controller:b2v_inst|en_count ; 0        ; 0        ; 12       ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 27 18:46:43 2019
Info: Command: quartus_sta operation -c operation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'operation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div_freq:b2v_inst5|clk_30KHz div_freq:b2v_inst5|clk_30KHz
    Info (332105): create_clock -period 1.000 -name clk_fpga clk_fpga
    Info (332105): create_clock -period 1.000 -name div_freq:b2v_inst5|clk_1KHz div_freq:b2v_inst5|clk_1KHz
    Info (332105): create_clock -period 1.000 -name op_controller:b2v_inst|en_count op_controller:b2v_inst|en_count
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.513
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.513        -4.513 op_controller:b2v_inst|en_count 
    Info (332119):    -3.196       -77.770 clk_fpga 
    Info (332119):    -1.505       -13.834 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):    -0.998        -9.261 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.230
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.230        -1.406 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -0.029        -0.029 clk_fpga 
    Info (332119):     0.203         0.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     3.417         0.000 op_controller:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -32.000 clk_fpga 
    Info (332119):    -1.000       -17.000 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -1.000       -11.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     0.420         0.000 op_controller:b2v_inst|en_count 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.014
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.014        -4.014 op_controller:b2v_inst|en_count 
    Info (332119):    -2.720       -65.921 clk_fpga 
    Info (332119):    -1.233       -11.164 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):    -0.801        -6.701 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.171
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.171        -0.971 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -0.012        -0.012 clk_fpga 
    Info (332119):     0.243         0.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     3.139         0.000 op_controller:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -32.000 clk_fpga 
    Info (332119):    -1.000       -17.000 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -1.000       -11.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     0.431         0.000 op_controller:b2v_inst|en_count 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.322
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.322        -2.322 op_controller:b2v_inst|en_count 
    Info (332119):    -1.343       -30.459 clk_fpga 
    Info (332119):    -0.418        -2.863 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):    -0.082        -0.173 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.198
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.198        -1.150 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -0.098        -0.130 clk_fpga 
    Info (332119):     0.186         0.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     2.153         0.000 op_controller:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -33.967 clk_fpga 
    Info (332119):    -1.000       -17.000 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -1.000       -11.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     0.453         0.000 op_controller:b2v_inst|en_count 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Thu Jun 27 18:46:49 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


