`celldefine `timescale 1 ps / 1ps
module module_0 (
    output id_1,
    output [id_1 : id_1] id_2
);
  id_3 id_4 (
      .id_2(id_1),
      .id_2(id_2)
  );
  id_5 id_6 (
      .id_4(id_4),
      .id_2(id_1),
      .id_2(id_1)
  );
  logic id_7;
endmodule
