{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648042076129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648042076130 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OV5640 EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"OV5640\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648042076171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648042076218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648042076218 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648042076259 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648042076259 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1648042076259 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 141 280 0 0 " "Implementing clock multiplication of 141, clock division of 280, and phase shift of 0 degrees (0 ps) for clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648042076259 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 47 98 0 0 " "Implementing clock multiplication of 47, clock division of 98, and phase shift of 0 degrees (0 ps) for clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648042076259 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1648042076259 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648042076336 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648042076510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648042076510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648042076510 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648042076510 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 7440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648042076516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 7442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648042076516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 7444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648042076516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 7446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648042076516 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648042076516 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648042076519 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1648042076551 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 " "The input ports of the PLL clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 and the PLL Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 ARESET " "PLL clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 and PLL Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 92 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1648042076874 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 92 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1648042076874 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gbo1 " "Entity dcfifo_gbo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648042077306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648042077306 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1648042077306 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1648042077306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OV5640.sdc " "Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648042077319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648042077319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648042077321 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648042077353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1648042077355 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648042077357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077575 ""}  } { { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 7406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos2_reg_config:cmos_config_1\|clock_20k  " "Automatically promoted node cmos2_reg_config:cmos_config_1\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmos2_reg_config:cmos_config_1\|i2c_com:u1\|i2c_sclk " "Destination node cmos2_reg_config:cmos_config_1\|i2c_com:u1\|i2c_sclk" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmos2_reg_config:cmos_config_1\|clock_20k~0 " "Destination node cmos2_reg_config:cmos_config_1\|clock_20k~0" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 5230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos2_reg_config:cmos_config_2\|clock_20k  " "Automatically promoted node cmos2_reg_config:cmos_config_2\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmos2_reg_config:cmos_config_2\|i2c_com:u1\|i2c_sclk " "Destination node cmos2_reg_config:cmos_config_2\|i2c_com:u1\|i2c_sclk" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 2365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmos2_reg_config:cmos_config_2\|clock_20k~0 " "Destination node cmos2_reg_config:cmos_config_2\|clock_20k~0" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 5231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u_Reset_Delay\|oRST_0  " "Automatically promoted node Reset_Delay:u_Reset_Delay\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u_Sdram_Control_4Port\|mLENGTH\[8\]~1 " "Destination node Sdram_Control_4Port:u_Sdram_Control_4Port\|mLENGTH\[8\]~1" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 478 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 2700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u_Reset_Delay\|oRST_0~0 " "Destination node Reset_Delay:u_Reset_Delay\|oRST_0~0" {  } { { "../rtl/mid_ware/Reset_Delay.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 3114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u_Sdram_Control_4Port\|rRD2_ADDR\[13\]~17 " "Destination node Sdram_Control_4Port:u_Sdram_Control_4Port\|rRD2_ADDR\[13\]~17" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 424 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 4419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u_Sdram_Control_4Port\|rRD2_ADDR\[13\]~20 " "Destination node Sdram_Control_4Port:u_Sdram_Control_4Port\|rRD2_ADDR\[13\]~20" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 424 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 4425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "../rtl/mid_ware/Reset_Delay.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 1590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "getPos:u_getPos\|getPosedge:u1_getPosedge\|Equal0~0  " "Automatically promoted node getPos:u_getPos\|getPosedge:u1_getPosedge\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "../rtl/mid_ware/getPos/getPosedge.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPosedge.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 3126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "getPos:u_getPos\|getPosedge:u2_getPosedge\|Equal0~0  " "Automatically promoted node getPos:u_getPos\|getPosedge:u2_getPosedge\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648042077576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u_Sdram_Control_4Port\|rWR2_ADDR~30 " "Destination node Sdram_Control_4Port:u_Sdram_Control_4Port\|rWR2_ADDR~30" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 4626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648042077576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648042077576 ""}  } { { "../rtl/mid_ware/getPos/getPosedge.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPosedge.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 0 { 0 ""} 0 3127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648042077576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648042078006 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648042078010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648042078010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648042078015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648042078024 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648042078030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648042078030 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648042078033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648042078204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648042078208 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648042078208 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 107 0 0 } } { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 207 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 258 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1648042078272 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 0 " "PLL \"clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl " "Input port INCLK\[0\] of node \"clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1\" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v" 107 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 109 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 8 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1648042078276 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v" 107 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 109 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1648042078276 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648042078332 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1648042078348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648042078951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648042079699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648042079728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648042083429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648042083429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648042084038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648042086022 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648042086022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648042088307 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648042088307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648042088312 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.94 " "Total time spent on timing analysis during the Fitter is 2.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648042088474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648042088497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648042088874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648042088876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648042089368 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648042090060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/output_files/OV5640.fit.smsg " "Generated suppressed messages file D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/output_files/OV5640.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648042090556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5576 " "Peak virtual memory: 5576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648042091330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 21:28:11 2022 " "Processing ended: Wed Mar 23 21:28:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648042091330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648042091330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648042091330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648042091330 ""}
