FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SMELLIE_PULSE_OUT\I";
2"TELLIE_PULSE_OUT\I";
3"UN$1$CLOCKS$I15$DATARDY";
4"UN$1$CLOCKS$I15$FOX200MHZ";
5"UN$1$CLOCKS$I15$LE";
6"UN$1$CLOCKS$I15$CLOCK100";
7"SMELLIE_DELAY_IN\I";
8"UN$1$CAEN$I3$LE";
9"GTRIG_TTL\I";
10"TELLIE_DELAY_IN\I";
11"SYNC24L_ECL\I";
12"CAEN_ANPULSE<11..0>\I";
13"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
14"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
15"EXTTRIG<15..0>\I";
16"SYNC_PULSE_OUT\I";
17"SYNC_DELAY_IN\I";
18"ASYNC_DELAY_IN\I";
19"SMELLIE_DELAY_OUT\I";
20"FAST_COMP_OUTH\I";
21"UN$1$COMPARATORS$I13$DATARDY";
22"SYNC_TTL\I";
23"SYNC24_TTL\I";
24"RAWTRIGS<3..0>\I";
25"UN$1$GENERICUTILITIES$I11$CLRCNT";
26"UN$1$GENERICUTILITIES$I11$PULSE";
27"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
28"TELLIE_DELAY_OUT\I";
29"UN$1$CLOCKS$I15$MISSEDCLOCK";
30"SYNC_DELAY_OUT\I";
31"TUBII_RT_OUT\I";
32"SYNCH_ECL\I";
33"CAEN_OUT<7..0>\I";
34"SCOPE_OUT<7..0>\I";
35"SYNCL_ECL\I";
36"SYNC24H_ECL\I";
37"SYNCH_LVDS\I";
38"SYNCL_LVDS\I";
39"SYNC24H_LVDS\I";
40"SYNC24L_LVDS\I";
41"FAST_COMP_OUTL\I";
42"TUNE_COMP_OUTL\I";
43"TUNE_COMP_OUTH\I";
44"ASYNC_PULSE_OUT\I";
45"UN$1$3MERGE$I6$C";
46"GND\G";
47"CLOCK200_OUTL\I";
48"TUB_CLK_IN\I";
49"CLOCK200_OUTH\I";
50"EXT_PED_OUT\I";
51"ASYNC_DELAY_OUT\I";
52"FAST_ANPULSE\I";
53"TUNE_ANPULSE\I";
54"UN$1$3MERGE$I8$B";
55"CLOCK100_OUTH\I";
56"UN$1$3MERGE$I8$C";
57"UN$1$3MERGE$I8$A";
58"CLOCK100_OUTL\I";
59"EXT_PED_IN\I";
60"UN$1$CLOCKS$I15$DEFAULTSELECT";
61"UN$1$MICROZEDCONNECTION$I10$SPKR";
62"GND\G";
63"UN$1$CNTRLREGISTER$I2$READENABLE";
64"UN$1$CNTRLREGISTER$I2$LE";
65"GTRIGL_ECL\I";
66"ADDR<0..2>";
67"UN$1$CNTRLREGISTER$I2$ECALSETUP";
68"SCALER<0..2>";
69"GTRIGH_ECL\I";
70"UN$1$3MERGE$I6$A";
71"UN$1$3MERGE$I6$B";
72"UN$1$COMPARATORS$I13$LETUNE";
73"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
74"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
75"VCC\G";
76"UN$1$CAEN$I3$DATARDY";
77"UN$1$CNTRLREGISTER$I2$DATAOUT";
78"UN$1$CNTRLREGISTER$I2$DATARDY";
79"GTRIG_TTL\I";
80"UN$1$GTDELAYS$I4$DGTTTL";
81"MTCD_LO*\I";
82"DGTH\I";
83"DGTL\I";
84"LOCKOUT*\I";
85"LOCKOUT\I";
86"UN$1$CNTRLREGISTER$I2$LOSELECT";
87"UN$1$CAEN$I3$CLK";
88"UN$1$CAEN$I3$DATA";
89"UN$1$GTDELAYS$I4$LEDGT";
90"UN$1$GTDELAYS$I4$TTLLOCKOUT";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LOCKOUT* \B"90;
"DGT"80;
"CAEN_RDY"76;
"TUBII_RT_OUT"31;
"100MHZ_CLK_IN"6;
"SYNC_PULSE_OUT"16;
"SMELLIE_DELAY_OUT"19;
"SMELLIE_DELAY_IN"7;
"SMELLIE_PULSE_OUT"1;
"ASYNC_DELAY_IN"18;
"ASYNC_DELAY_OUT"14;
"SYNC_DELAY_OUT"30;
"SYNC_DELAY_IN"17;
"ASYNC_PULSE_OUT"13;
"TELLIE_DELAY_IN"10;
"TELLIE_PULSE_OUT"2;
"SPKR"61;
"TUBIITIME_DATA_RDY"3;
"FOX_200MHZ_IN"4;
"USING_BCKP"29;
"EXTTRIG<0..15>"15;
"LOAD_ENABLE<0..2>"66;
"COMP_RDY"21;
"TELLIE_DELAY_OUT"28;
"DATA"88;
"CLK"87;
"LATCH_DISPLAY"27;
"CNT_PULSE"26;
"CLR_CNT"25;
"RAWTRIGS_IN<3..0>"24;
"CNTRL_REGISTER_CHK"77;
"CNTRL_RDY"78;
"GTRIG"9;
"SYNC24"23;
"SYNC"22;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"ASYNC_PULSE_OUT"44;
"ASYNC_DELAY_OUT"51;
"LE_ASYNC_DELAY"74;
"LE_ASYNC_PULSE"73;
"DATA"88;
"CLK"87;
"ASYNC_DELAY_IN"14;
"ASYNC_PULSE_IN"13;
"PULSE"26;
"LATCH_DISPLAY"27;
"ALLOW_COUNT"57;
"TEST_DISPLAY"54;
"DISPLAY_ZEROES"56;
"CLR_CNT"25;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LOCKOUT* \B"84;
"DGTH"82;
"GTRIG"69;
"TUNE_PULSE"53;
"FAST_PULSE"52;
"DATA"88;
"CLK"87;
"DATA_RDY"21;
"LE_TUNE"72;
"FAST_COMP_OUTH"20;
"FAST_COMP_OUTL"41;
"TUNE_COMP_OUTH"42;
"TUNE_COMP_OUTL"43;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DEFAULT_SELECT"
VHDL_MODE"OUT"60;
"CLOCK100"6;
"FOX200MHZ"
VHDL_MODE"OUT"4;
"CLOCK200_OUTH"49;
"CLOCK200_OUTL"47;
"CLK100_OUTL"
VHDL_MODE"OUT"58;
"CLK100_OUTH"
VHDL_MODE"OUT"55;
"MISSEDCLOCK"
VHDL_MODE"OUT"29;
"SR_CLK"
VHDL_MODE"IN"87;
"DATA"
VHDL_MODE"IN"88;
"TUB_CLK_IN"48;
"LE"
VHDL_MODE"IN"5;
"DATA_RDY"
VHDL_MODE"IN"3;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"READ_ENABLE"63;
"DATA_OUT"77;
"ECAL_SETUP"67;
"LO_SELECT"86;
"DEFAULT_CLK_SELECT"60;
"DATA_RDY"78;
"LE"64;
"CLK"87;
"DATA"88;
"DISPLAY<2..0>"68;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DATA_RDY"
VHDL_MODE"IN"76;
"DATA"
VHDL_MODE"IN"88;
"LE"
VHDL_MODE"IN"8;
"CLK"
VHDL_MODE"IN"87;
"SYNC24L_LVDS"40;
"SYNC24H_LVDS"39;
"SYNCL_LVDS"38;
"SYNCH_LVDS"37;
"SYNC24L_ECL"11;
"SYNC24H_ECL"36;
"SYNCL_ECL"35;
"AN_PULSE_IN<11..0>"12;
"SCOPE_OUT<7..0>"34;
"CAEN_OUT<7..0>"33;
"GTRIGH_ECL"69;
"GTRIGL_ECL"65;
"SYNCH_ECL"32;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"GTRIG"79;
"DGT_TTL"80;
"MTCD_LO* \B"81;
"DGTH"82;
"DGTL"83;
"LOCKOUT* \B"84;
"LOCKOUT"85;
"SELECT_LO_SRC"86;
"CLK"87;
"DATA"88;
"LE_DGT"89;
"TTL_LOCKOUT* \B"90;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
$LOCATION"U2"
CDS_LOCATION"U2"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
PACK_TYPE"TSSOP";
"A2"
$PN"3"45;
"A1"
$PN"2"71;
"A0"
$PN"1"70;
"E3"
$PN"6"75;
"E2 \B"
$PN"5"46;
"E1 \B"
$PN"4"62;
"Y7"
$PN"7"73;
"Y6"
$PN"9"74;
"Y5"
$PN"10"5;
"Y4"
$PN"11"72;
"Y3"
$PN"12"63;
"Y2"
$PN"13"64;
"Y1"
$PN"14"89;
"Y0"
$PN"15"8;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"standard";
"A\NWC\NAC"70;
"B\NWC\NAC"71;
"C\NWC\NAC"45;
"Y\NWC\NAC"66;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"EXT_PED_IN"59;
"EXT_PED_OUT"50;
"GTRIG"69;
"ECAL_ACTIVE"67;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"57;
"B\NWC\NAC"54;
"C\NWC\NAC"56;
"Y\NWC\NAC"68;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SPKR_SIGNAL"61;
END.
