Reading timing models for corner nom_ff_n40C_5v50…
Reading timing library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading timing models for corner nom_tt_025C_5v00…
Reading timing library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading timing models for corner nom_ss_125C_4v50…
Reading timing library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/27-openroad-globalplacement/tiny_tonegen.odb'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 10 input buffers.
[INFO RSZ-0058] Using max wire length 11391um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       184
       10 |       0 |       0 |             0 |       174
       20 |       0 |       0 |             0 |       164
       30 |       0 |       0 |             0 |       154
       40 |       1 |       0 |             0 |       144
       50 |       1 |       0 |             0 |       134
       60 |       1 |       0 |             0 |       124
       70 |       1 |       0 |             0 |       114
       80 |       2 |       0 |             0 |       104
       90 |       2 |       0 |             0 |        94
      100 |       4 |       0 |             0 |        84
      110 |       4 |       0 |             0 |        74
      120 |       7 |       2 |             1 |        64
      130 |       8 |       2 |             1 |        54
      140 |       9 |       2 |             1 |        44
      150 |      16 |       8 |             2 |        34
      160 |      18 |       8 |             2 |        24
      170 |      29 |      12 |             3 |        14
      180 |      29 |      12 |             3 |         4
    final |      29 |      12 |             3 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 3 fanout violations.
[INFO RSZ-0038] Inserted 12 buffers in 3 nets.
[INFO RSZ-0039] Resized 29 instances.
[INFO RSZ-0042] Inserted 3 tie gf180mcu_fd_sc_mcu7t5v0__tiel instances.
Placement Analysis
---------------------------------
total displacement       1182.3 u
average displacement        3.7 u
max displacement           24.7 u
original HPWL            3067.8 u
legalized HPWL           4603.3 u
delta HPWL                   50 %

[INFO DPL-0020] Mirrored 55 instances
[INFO DPL-0021] HPWL before            4603.3 u
[INFO DPL-0022] HPWL after             4485.0 u
[INFO DPL-0023] HPWL delta               -2.6 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              46     201.96
  Tap cell                                 87     381.96
  Tie cell                                  3      26.34
  Timing Repair Buffer                     22     381.96
  Inverter                                 16     144.88
  Sequential cell                          51    3611.10
  Multi-Input combinational cell           92    2089.83
  Total                                   317    6838.05
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/31-openroad-repairdesignpostgpl/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/31-openroad-repairdesignpostgpl/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/31-openroad-repairdesignpostgpl/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/31-openroad-repairdesignpostgpl/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/31-openroad-repairdesignpostgpl/tiny_tonegen.sdc'…
