src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Ruby Timing Mode
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 19:31:35, Nov 22 2014
RUBY_DEBUG: false
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 14
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 32
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 4
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 256
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 256

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 32
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 4096
  cache_size_Kbytes: 4
  cache_size_Mbytes: 0.00390625

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 14
  num_cache_sets: 16384
  cache_set_size_bytes: 524288
  cache_set_size_Kbytes: 512
  cache_set_size_Mbytes: 0.5
  cache_size_bytes: 8388608
  cache_size_Kbytes: 8192
  cache_size_Mbytes: 8

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 256

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/small/b1/adpcm/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=2):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=0  C=2):  CPU halted after 2 cycles
src/trace_read.cc:1447: (I=0  C=2):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=29952):  DMA Done Activating 2
src/core.cc:425: (I=0  C=29952):  DMA halted after 29950 cycles
src/trace_read.cc:1447: (I=0  C=822191):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=823837):  ACC 2 halted after 793885 cycles
src/trace_read.cc:1447: (I=0  C=823838):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=855760):  DMA Done Activating 2
src/core.cc:425: (I=0  C=855760):  DMA halted after 31923 cycles
src/trace_read.cc:1447: (I=0  C=1678315):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1679956):  ACC 2 halted after 824197 cycles
src/trace_read.cc:1447: (I=0  C=1679957):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1711868):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1711868):  DMA halted after 31912 cycles
src/trace_read.cc:1447: (I=0  C=2546292):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2548513):  ACC 2 halted after 836646 cycles
src/trace_read.cc:1447: (I=0  C=2548514):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2579798):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2579798):  DMA halted after 31285 cycles
src/trace_read.cc:1447: (I=0  C=3410484):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3412086):  ACC 2 halted after 832289 cycles
src/trace_read.cc:1447: (I=0  C=3412087):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3444010):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3444010):  DMA halted after 31924 cycles
src/trace_read.cc:1447: (I=0  C=4275472):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4277112):  ACC 2 halted after 833103 cycles
src/trace_read.cc:1447: (I=0  C=4277113):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4309056):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4309056):  DMA halted after 31944 cycles
src/trace_read.cc:1447: (I=0  C=5138970):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5140510):  ACC 2 halted after 831455 cycles
src/trace_read.cc:1447: (I=0  C=5140511):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5172435):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5172435):  DMA halted after 31925 cycles
src/trace_read.cc:1447: (I=0  C=6000741):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6002291):  ACC 2 halted after 829857 cycles
src/trace_read.cc:1447: (I=0  C=6002292):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6016585):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6016585):  DMA halted after 14294 cycles
src/trace_read.cc:1435: (I=0  C=6312186):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=0  C=6313426):  ACC 2 halted after 296842 cycles
src/trace_read.cc:1447: (I=0  C=6313427):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6313625):  DMA Done Activating 0
src/core.cc:425: (I=0  C=6313625):  DMA halted after 199 cycles
src/trace_read.cc:1435: (I=56369  C=6489308):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=56369  C=6489308):  CPU halted after 175683 cycles
src/trace_read.cc:1447: (I=56369  C=6489308):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6492369):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6492369):  DMA halted after 3062 cycles
src/trace_read.cc:1447: (I=56369  C=6710946):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=6711292):  ACC 3 halted after 218923 cycles
src/trace_read.cc:1447: (I=56369  C=6711293):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6714386):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6714386):  DMA halted after 3094 cycles
src/trace_read.cc:1447: (I=56369  C=6874482):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=6874834):  ACC 3 halted after 160449 cycles
src/trace_read.cc:1447: (I=56369  C=6874835):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6877155):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6877155):  DMA halted after 2321 cycles
src/trace_read.cc:1447: (I=56369  C=7038412):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7038846):  ACC 3 halted after 161692 cycles
src/trace_read.cc:1447: (I=56369  C=7038847):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7041108):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7041108):  DMA halted after 2262 cycles
src/trace_read.cc:1447: (I=56369  C=7200771):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7201293):  ACC 3 halted after 160186 cycles
src/trace_read.cc:1447: (I=56369  C=7201294):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7203437):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7203437):  DMA halted after 2144 cycles
src/trace_read.cc:1447: (I=56369  C=7366203):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7366520):  ACC 3 halted after 163084 cycles
src/trace_read.cc:1447: (I=56369  C=7366521):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7369116):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7369116):  DMA halted after 2596 cycles
src/trace_read.cc:1447: (I=56369  C=7530345):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7530724):  ACC 3 halted after 161609 cycles
src/trace_read.cc:1447: (I=56369  C=7530725):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7532892):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7532892):  DMA halted after 2168 cycles
src/trace_read.cc:1447: (I=56369  C=7693912):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7694351):  ACC 3 halted after 161460 cycles
src/trace_read.cc:1447: (I=56369  C=7694352):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7695474):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7695474):  DMA halted after 1123 cycles
src/trace_read.cc:1435: (I=56369  C=7747518):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=56369  C=7747861):  ACC 3 halted after 52388 cycles
src/trace_read.cc:1447: (I=56369  C=7747862):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7748214):  DMA Done Activating 0
src/core.cc:425: (I=56369  C=7748214):  DMA halted after 353 cycles
src/trace_read.cc:1435: (I=56372  C=7748220):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=56395  C=7748383):  CPU halted after 169 cycles
src/trace_read.cc:1447: (I=56395  C=7748383):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=7749416):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=7749416):  DMA halted after 1034 cycles
src/trace_read.cc:1447: (I=56395  C=8082834):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8083538):  ACC 2 halted after 334123 cycles
src/trace_read.cc:1447: (I=56395  C=8083539):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8084058):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8084058):  DMA halted after 520 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:8122457     seconds:155   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (6.45 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:8122457     seconds:155   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (6.45 KIPS)
src/trace_read.cc:1447: (I=56395  C=8435882):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8436531):  ACC 2 halted after 352474 cycles
src/trace_read.cc:1447: (I=56395  C=8436532):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8437051):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8437051):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=8788497):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8789089):  ACC 2 halted after 352039 cycles
src/trace_read.cc:1447: (I=56395  C=8789090):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8789609):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8789609):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=9139135):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9139720):  ACC 2 halted after 350112 cycles
src/trace_read.cc:1447: (I=56395  C=9139721):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9140240):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9140240):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=9490778):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9491533):  ACC 2 halted after 351294 cycles
src/trace_read.cc:1447: (I=56395  C=9491534):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9492053):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9492053):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=9842215):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9842830):  ACC 2 halted after 350778 cycles
src/trace_read.cc:1447: (I=56395  C=9842831):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9843350):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9843350):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=10194932):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=10195548):  ACC 2 halted after 352199 cycles
src/trace_read.cc:1447: (I=56395  C=10195549):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=10195768):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=10195768):  DMA halted after 220 cycles
src/trace_read.cc:1435: (I=56395  C=10329814):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=56395  C=10330307):  ACC 2 halted after 134540 cycles
src/trace_read.cc:1447: (I=56395  C=10330308):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=10330392):  DMA Done Activating 0
src/core.cc:425: (I=56395  C=10330392):  DMA halted after 85 cycles
src/trace_read.cc:1435: (I=112750  C=10505140):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=112750  C=10505140):  CPU halted after 174748 cycles
src/trace_read.cc:1447: (I=112750  C=10505140):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=10507806):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=10507806):  DMA halted after 2667 cycles
src/trace_read.cc:1447: (I=112750  C=11004953):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=11006573):  ACC 3 halted after 498768 cycles
src/trace_read.cc:1447: (I=112750  C=11006574):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=11011483):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=11011483):  DMA halted after 4910 cycles
src/trace_read.cc:1447: (I=112750  C=11564785):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=11566204):  ACC 3 halted after 554722 cycles
src/trace_read.cc:1447: (I=112750  C=11566205):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=11570932):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=11570932):  DMA halted after 4728 cycles
src/trace_read.cc:1447: (I=112750  C=12132078):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=12133876):  ACC 3 halted after 562945 cycles
src/trace_read.cc:1447: (I=112750  C=12133877):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=12138201):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=12138201):  DMA halted after 4325 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:12122113    seconds:223   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (4.48 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:12122113    seconds:223   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (4.48 KIPS)
src/trace_read.cc:1447: (I=112750  C=12694311):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=12695995):  ACC 3 halted after 557795 cycles
src/trace_read.cc:1447: (I=112750  C=12695996):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=12700880):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=12700880):  DMA halted after 4885 cycles
src/trace_read.cc:1447: (I=112750  C=13261564):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=13262879):  ACC 3 halted after 562000 cycles
src/trace_read.cc:1447: (I=112750  C=13262880):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=13268531):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=13268531):  DMA halted after 5652 cycles
src/trace_read.cc:1447: (I=112750  C=13830493):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=13831936):  ACC 3 halted after 563406 cycles
src/trace_read.cc:1447: (I=112750  C=13831937):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=13837528):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=13837528):  DMA halted after 5592 cycles
src/trace_read.cc:1447: (I=112750  C=14402941):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=14404689):  ACC 3 halted after 567162 cycles
src/trace_read.cc:1447: (I=112750  C=14404690):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=14408505):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=14408505):  DMA halted after 3816 cycles
src/trace_read.cc:1435: (I=112750  C=14588369):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=112750  C=14590016):  ACC 3 halted after 181512 cycles
src/trace_read.cc:1447: (I=112750  C=14590017):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=14590413):  DMA Done Activating 0
src/core.cc:425: (I=112750  C=14590413):  DMA halted after 397 cycles
src/trace_read.cc:1435: (I=112753  C=14590419):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=112775  C=14590581):  CPU halted after 168 cycles
src/trace_read.cc:1447: (I=112775  C=14590581):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=14593960):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=14593960):  DMA halted after 3380 cycles
src/trace_read.cc:1447: (I=112775  C=14926673):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=14927231):  ACC 2 halted after 333272 cycles
src/trace_read.cc:1447: (I=112775  C=14927232):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=14927751):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=14927751):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=15280649):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15281381):  ACC 2 halted after 353631 cycles
src/trace_read.cc:1447: (I=112775  C=15281382):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15281901):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15281901):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=15635486):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15636132):  ACC 2 halted after 354232 cycles
src/trace_read.cc:1447: (I=112775  C=15636133):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15636652):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15636652):  DMA halted after 520 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:15346662    seconds:278   -- 0.14 IPC (0.13 IPC) -- 8.13 KIPS (7.19 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:15346662    seconds:278   -- 0.14 IPC (0.13 IPC) -- 8.13 KIPS (7.19 KIPS)
src/trace_read.cc:1447: (I=112775  C=15991136):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15992012):  ACC 2 halted after 355361 cycles
src/trace_read.cc:1447: (I=112775  C=15992013):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15992532):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15992532):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=16344498):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16345168):  ACC 2 halted after 352637 cycles
src/trace_read.cc:1447: (I=112775  C=16345169):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16345688):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16345688):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=16693206):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16693883):  ACC 2 halted after 348196 cycles
src/trace_read.cc:1447: (I=112775  C=16693884):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16694403):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16694403):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=17044700):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=17045406):  ACC 2 halted after 351004 cycles
src/trace_read.cc:1447: (I=112775  C=17045407):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=17045690):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=17045690):  DMA halted after 284 cycles
src/trace_read.cc:1435: (I=112775  C=17181874):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=112775  C=17182468):  ACC 2 halted after 136779 cycles
src/trace_read.cc:1447: (I=112775  C=17182469):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=17182634):  DMA Done Activating 0
src/core.cc:425: (I=112775  C=17182634):  DMA halted after 166 cycles
src/trace_read.cc:1435: (I=169128  C=17357378):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=169128  C=17357378):  CPU halted after 174744 cycles
src/trace_read.cc:1447: (I=169128  C=17357378):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=17359381):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=17359381):  DMA halted after 2004 cycles
src/trace_read.cc:1447: (I=169128  C=17867932):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=17869643):  ACC 3 halted after 510263 cycles
src/trace_read.cc:1447: (I=169128  C=17869644):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=17874892):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=17874892):  DMA halted after 5249 cycles
src/trace_read.cc:1447: (I=169128  C=18437705):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=18439234):  ACC 3 halted after 564343 cycles
src/trace_read.cc:1447: (I=169128  C=18439235):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=18443625):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=18443625):  DMA halted after 4391 cycles
src/trace_read.cc:1447: (I=169128  C=19007061):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=19008820):  ACC 3 halted after 565196 cycles
src/trace_read.cc:1447: (I=169128  C=19008821):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=19014483):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=19014483):  DMA halted after 5663 cycles
src/trace_read.cc:1447: (I=169128  C=19570732):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=19572171):  ACC 3 halted after 557689 cycles
src/trace_read.cc:1447: (I=169128  C=19572172):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=19576922):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=19576922):  DMA halted after 4751 cycles
src/trace_read.cc:1447: (I=169128  C=20140705):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=20142516):  ACC 3 halted after 565595 cycles
src/trace_read.cc:1447: (I=169128  C=20142517):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=20146783):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=20146783):  DMA halted after 4267 cycles
src/trace_read.cc:1447: (I=169128  C=20708562):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=20709991):  ACC 3 halted after 563209 cycles
src/trace_read.cc:1447: (I=169128  C=20709992):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=20715595):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=20715595):  DMA halted after 5604 cycles
src/trace_read.cc:1447: (I=169128  C=21272003):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=21273467):  ACC 3 halted after 557873 cycles
src/trace_read.cc:1447: (I=169128  C=21273468):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=21276692):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=21276692):  DMA halted after 3225 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:20789679    seconds:374   -- 0.12 IPC (0.10 IPC) -- 6.62 KIPS (5.35 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:20789679    seconds:374   -- 0.12 IPC (0.10 IPC) -- 6.62 KIPS (5.35 KIPS)
src/trace_read.cc:1435: (I=169128  C=21448667):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=169128  C=21450424):  ACC 3 halted after 173733 cycles
src/trace_read.cc:1447: (I=169128  C=21450425):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=21450808):  DMA Done Activating 0
src/core.cc:425: (I=169128  C=21450808):  DMA halted after 384 cycles
src/trace_read.cc:1435: (I=169130  C=21450814):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=169152  C=21450976):  CPU halted after 168 cycles
src/trace_read.cc:1447: (I=169152  C=21450976):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=21455559):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=21455559):  DMA halted after 4584 cycles
src/trace_read.cc:1447: (I=169152  C=21781015):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=21781659):  ACC 2 halted after 326101 cycles
src/trace_read.cc:1447: (I=169152  C=21781660):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=21782184):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=21782184):  DMA halted after 525 cycles
src/trace_read.cc:1447: (I=169152  C=22126152):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22126941):  ACC 2 halted after 344758 cycles
src/trace_read.cc:1447: (I=169152  C=22126942):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22127461):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22127461):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=169152  C=22471261):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22472021):  ACC 2 halted after 344561 cycles
src/trace_read.cc:1447: (I=169152  C=22472022):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22472541):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22472541):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=169152  C=22821627):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22822241):  ACC 2 halted after 349701 cycles
src/trace_read.cc:1447: (I=169152  C=22822242):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22822766):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22822766):  DMA halted after 525 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:22570025    seconds:401   -- 0.14 IPC (0.13 IPC) -- 8.13 KIPS (7.48 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:22570025    seconds:401   -- 0.14 IPC (0.13 IPC) -- 8.13 KIPS (7.48 KIPS)
src/trace_read.cc:1447: (I=169152  C=23166864):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23167620):  ACC 2 halted after 344855 cycles
src/trace_read.cc:1447: (I=169152  C=23167621):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23168140):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23168140):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=169152  C=23514512):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23515474):  ACC 2 halted after 347335 cycles
src/trace_read.cc:1447: (I=169152  C=23515475):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23515999):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23515999):  DMA halted after 525 cycles
src/trace_read.cc:1447: (I=169152  C=23853148):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23854021):  ACC 2 halted after 338023 cycles
src/trace_read.cc:1447: (I=169152  C=23854022):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23854311):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23854311):  DMA halted after 290 cycles
src/trace_read.cc:1435: (I=169152  C=24032432):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=169152  C=24032983):  ACC 2 halted after 178673 cycles
src/trace_read.cc:1447: (I=169152  C=24032984):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=24033168):  DMA Done Activating 0
src/core.cc:425: (I=169152  C=24033168):  DMA halted after 185 cycles
src/trace_read.cc:1435: (I=225505  C=24207969):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=225505  C=24207969):  CPU halted after 174801 cycles
src/trace_read.cc:1447: (I=225505  C=24207969):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=24209802):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=24209802):  DMA halted after 1834 cycles
src/trace_read.cc:1447: (I=225505  C=24720736):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=24722613):  ACC 3 halted after 512812 cycles
src/trace_read.cc:1447: (I=225505  C=24722614):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=24728238):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=24728238):  DMA halted after 5625 cycles
src/trace_read.cc:1447: (I=225505  C=25280919):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=25282537):  ACC 3 halted after 554300 cycles
src/trace_read.cc:1447: (I=225505  C=25282538):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=25287364):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=25287364):  DMA halted after 4827 cycles
src/trace_read.cc:1447: (I=225505  C=25841806):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=25843639):  ACC 3 halted after 556276 cycles
src/trace_read.cc:1447: (I=225505  C=25843640):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=25849297):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=25849297):  DMA halted after 5658 cycles
src/trace_read.cc:1447: (I=225505  C=26405969):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=26408021):  ACC 3 halted after 558725 cycles
src/trace_read.cc:1447: (I=225505  C=26408022):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=26413510):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=26413510):  DMA halted after 5489 cycles
src/trace_read.cc:1447: (I=225505  C=26968406):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=26970103):  ACC 3 halted after 556594 cycles
src/trace_read.cc:1447: (I=225505  C=26970104):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=26973583):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=26973583):  DMA halted after 3480 cycles
src/trace_read.cc:1447: (I=225505  C=27534345):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=27536046):  ACC 3 halted after 562464 cycles
src/trace_read.cc:1447: (I=225505  C=27536047):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=27539855):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=27539855):  DMA halted after 3809 cycles
src/trace_read.cc:1447: (I=225505  C=28093405):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=28095176):  ACC 3 halted after 555322 cycles
src/trace_read.cc:1447: (I=225505  C=28095177):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=28099749):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=28099749):  DMA halted after 4573 cycles
src/trace_read.cc:1435: (I=225505  C=28300334):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=225505  C=28301560):  ACC 3 halted after 201812 cycles
src/trace_read.cc:1447: (I=225505  C=28301561):  Core 1 got acc_window_delim marker
**Core 1 Thread 0 Finished:   insts:7659        cycles:27601516    seconds:491   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.02 KHz) 
src/core.cc:421: (I=225505  C=28301991):  DMA Done Activating 0
src/core.cc:425: (I=225505  C=28301991):  DMA halted after 431 cycles
**Core 1 Core_Total  Finished:   insts:7659        cycles:27601516    seconds:491   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.02 KHz)
**Core 0 Thread 0 Finished:   insts:225516      cycles:28302253    seconds:491   -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.46 KHz) 
**Core 0 Core_Total  Finished:   insts:225516      cycles:28302253    seconds:491   -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.46 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=225516  C=28302254):  finalize simulation
src/macsim.cc:502: (I=225516  C=28302254):  elapsed time:498.0 seconds
