

Implementation tool: Xilinx Vivado v.2022.2
Project:             vscale-max-throughput
Solution:            zcu104
Device target:       xczu7ev-ffvc1156-2-e
Report date:         Sat Nov 19 22:03:04 MST 2022

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           2215
FF:            3084
DSP:             12
BRAM:            36
URAM:             0
LATCH:            0
SRL:            147
CLB:            589

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.737
CP achieved post-implementation: 7.579
Timing met
