/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [23:0] celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [35:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_6z ? in_data[187] : celloutsig_1_6z;
  assign celloutsig_1_18z = celloutsig_1_2z[1] ? celloutsig_1_0z : celloutsig_1_13z;
  assign celloutsig_1_17z = ~(in_data[147] & celloutsig_1_10z);
  assign celloutsig_0_0z = !(in_data[65] ? in_data[64] : in_data[85]);
  assign celloutsig_0_15z = !(celloutsig_0_3z ? celloutsig_0_1z : celloutsig_0_3z);
  assign celloutsig_0_48z = ~celloutsig_0_31z[1];
  assign celloutsig_0_17z = ~celloutsig_0_13z[6];
  assign celloutsig_0_4z = ~((in_data[22] | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_0_37z = celloutsig_0_17z | ~(celloutsig_0_8z[2]);
  assign celloutsig_0_63z = ~(celloutsig_0_59z[9] ^ celloutsig_0_42z);
  assign celloutsig_0_6z = in_data[70:48] + { in_data[41:21], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_17z } + celloutsig_1_7z;
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z } + in_data[79:76];
  assign celloutsig_0_19z = celloutsig_0_6z[16:10] + { celloutsig_0_16z[3:1], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_8z[12:1], celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[73:71], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } > in_data[93:88];
  assign celloutsig_0_5z = { in_data[48:44], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } > { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[160:125] > in_data[180:145];
  assign celloutsig_1_5z = in_data[139:134] > { in_data[188:187], celloutsig_1_3z };
  assign celloutsig_1_12z = in_data[150:145] > { celloutsig_1_9z[25:24], celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_9z[8:5] > in_data[139:136];
  assign celloutsig_1_6z = ! { in_data[175:169], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_2z[5:1] < { celloutsig_1_3z[3:1], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_6z[22:4], celloutsig_0_10z } < { celloutsig_0_12z[21:7], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[24:21], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < in_data[90:84];
  assign celloutsig_0_26z = celloutsig_0_19z[2:0] < celloutsig_0_18z;
  assign celloutsig_1_2z = in_data[124:119] * { in_data[190:186], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[179:152], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z } * { in_data[178:152], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_6z[10:2], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z } * { celloutsig_0_6z[11:0], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_18z, celloutsig_0_26z } * { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_27z };
  assign celloutsig_1_4z = celloutsig_1_0z & in_data[120];
  assign celloutsig_0_7z = celloutsig_0_6z[15] & celloutsig_0_1z;
  assign celloutsig_0_9z = celloutsig_0_6z[3] & celloutsig_0_3z;
  assign celloutsig_0_10z = celloutsig_0_3z & celloutsig_0_8z[10];
  assign celloutsig_0_27z = celloutsig_0_14z & celloutsig_0_12z[17];
  assign celloutsig_0_11z = | in_data[78:68];
  assign celloutsig_0_22z = | { celloutsig_0_18z[2:1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_42z = ~^ _00_;
  assign celloutsig_0_2z = ~^ { in_data[59:56], celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_12z[22:4] >> { celloutsig_0_6z[21:5], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_59z = celloutsig_0_13z[17:2] >>> { _00_, celloutsig_0_48z, celloutsig_0_37z, celloutsig_0_24z };
  assign celloutsig_1_3z = in_data[132:129] >>> { in_data[126:124], celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_17z } ^ { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_62z = ~((celloutsig_0_8z[1] & celloutsig_0_2z) | celloutsig_0_3z);
  assign celloutsig_0_24z = ~((celloutsig_0_4z & celloutsig_0_22z) | celloutsig_0_16z[2]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_7z = celloutsig_1_2z[4:1];
  always_latch
    if (!clkin_data[64]) celloutsig_0_8z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_6z[20:11], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
