
BMP280_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce08  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000077c  0800cfd8  0800cfd8  0000dfd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d754  0800d754  0000f1ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800d754  0800d754  0000e754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d75c  0800d75c  0000f1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d75c  0800d75c  0000e75c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d760  0800d760  0000e760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800d764  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  200001ec  0800d950  0000f1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e0  0800d950  0000f5e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014946  00000000  00000000  0000f21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bb6  00000000  00000000  00023b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001258  00000000  00000000  00026718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e5d  00000000  00000000  00027970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000278c1  00000000  00000000  000287cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016827  00000000  00000000  0005008e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3a06  00000000  00000000  000668b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a2bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065e4  00000000  00000000  0015a300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001608e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cfc0 	.word	0x0800cfc0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	0800cfc0 	.word	0x0800cfc0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <bme280_set_i2c_handle>:
/* Private variables ---------------------------------------------------------*/
I2C_HandleTypeDef *bme280_i2c_handle;
BME280_Calibration_TypeDef calibration_data;
BME280_RawData_TypeDef sensor_data;

void bme280_set_i2c_handle(I2C_HandleTypeDef *hi2c) {
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	bme280_i2c_handle = hi2c;
 8001068:	4a04      	ldr	r2, [pc, #16]	@ (800107c <bme280_set_i2c_handle+0x1c>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6013      	str	r3, [r2, #0]
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000208 	.word	0x20000208

08001080 <read_calibration_data>:

	HAL_I2C_Mem_Read(bme280_i2c_handle, BME280_I2C_ADDRESS, 0xD0, 1, buf, 1,
	HAL_MAX_DELAY);

}
void read_calibration_data() {
 8001080:	b580      	push	{r7, lr}
 8001082:	b08e      	sub	sp, #56	@ 0x38
 8001084:	af04      	add	r7, sp, #16
	uint8_t buf[33] = { 0 };
 8001086:	1d3b      	adds	r3, r7, #4
 8001088:	2221      	movs	r2, #33	@ 0x21
 800108a:	2100      	movs	r1, #0
 800108c:	4618      	mov	r0, r3
 800108e:	f007 ffb9 	bl	8009004 <memset>

	buf[0] = BME280_REG_CALIB_TEMP_PRESS;
 8001092:	2388      	movs	r3, #136	@ 0x88
 8001094:	713b      	strb	r3, [r7, #4]

	// Read main calibration block (0x88-0xA1, includes 1 reserved byte)
	if (HAL_I2C_Mem_Read(bme280_i2c_handle, BME280_I2C_ADDRESS,
 8001096:	4b6c      	ldr	r3, [pc, #432]	@ (8001248 <read_calibration_data+0x1c8>)
 8001098:	6818      	ldr	r0, [r3, #0]
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	9302      	str	r3, [sp, #8]
 80010a0:	231a      	movs	r3, #26
 80010a2:	9301      	str	r3, [sp, #4]
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2301      	movs	r3, #1
 80010aa:	2288      	movs	r2, #136	@ 0x88
 80010ac:	21ec      	movs	r1, #236	@ 0xec
 80010ae:	f002 ff9f 	bl	8003ff0 <HAL_I2C_Mem_Read>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <read_calibration_data+0x3c>
	BME280_REG_CALIB_TEMP_PRESS, 1, buf, 26,
	HAL_MAX_DELAY) != HAL_OK) {
		Error_Handler();
 80010b8:	f001 fe0c 	bl	8002cd4 <Error_Handler>
	}

	// Read humidity calibration MSB (0xE1)
	if (HAL_I2C_Mem_Read(bme280_i2c_handle, BME280_I2C_ADDRESS,
 80010bc:	4b62      	ldr	r3, [pc, #392]	@ (8001248 <read_calibration_data+0x1c8>)
 80010be:	6818      	ldr	r0, [r3, #0]
 80010c0:	f04f 33ff 	mov.w	r3, #4294967295
 80010c4:	9302      	str	r3, [sp, #8]
 80010c6:	2307      	movs	r3, #7
 80010c8:	9301      	str	r3, [sp, #4]
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	331a      	adds	r3, #26
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2301      	movs	r3, #1
 80010d2:	22e1      	movs	r2, #225	@ 0xe1
 80010d4:	21ec      	movs	r1, #236	@ 0xec
 80010d6:	f002 ff8b 	bl	8003ff0 <HAL_I2C_Mem_Read>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <read_calibration_data+0x64>
			BME280_REG_CALIB_HUMIDITY, 1, &buf[26], 7,
			HAL_MAX_DELAY) != HAL_OK) {
		Error_Handler();
 80010e0:	f001 fdf8 	bl	8002cd4 <Error_Handler>
	}

	//	Note: Left-shift by 8 bit to make room for the other 8-bit; combined it will be 16-bit

	// Temperature calibration coefficients (0x88-0x8D)
	calibration_data.dig_T1 = (buf[1] << 8) | buf[0];
 80010e4:	797b      	ldrb	r3, [r7, #5]
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	021b      	lsls	r3, r3, #8
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	793b      	ldrb	r3, [r7, #4]
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	4b55      	ldr	r3, [pc, #340]	@ (800124c <read_calibration_data+0x1cc>)
 80010f8:	801a      	strh	r2, [r3, #0]
	calibration_data.dig_T2 = (buf[3] << 8) | buf[2];
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b21a      	sxth	r2, r3
 8001102:	79bb      	ldrb	r3, [r7, #6]
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b21a      	sxth	r2, r3
 800110a:	4b50      	ldr	r3, [pc, #320]	@ (800124c <read_calibration_data+0x1cc>)
 800110c:	805a      	strh	r2, [r3, #2]
	calibration_data.dig_T3 = (buf[5] << 8) | buf[4];
 800110e:	7a7b      	ldrb	r3, [r7, #9]
 8001110:	b21b      	sxth	r3, r3
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	b21a      	sxth	r2, r3
 8001116:	7a3b      	ldrb	r3, [r7, #8]
 8001118:	b21b      	sxth	r3, r3
 800111a:	4313      	orrs	r3, r2
 800111c:	b21a      	sxth	r2, r3
 800111e:	4b4b      	ldr	r3, [pc, #300]	@ (800124c <read_calibration_data+0x1cc>)
 8001120:	809a      	strh	r2, [r3, #4]

	// Pressure calibration coefficients (0x8E-0x9F)
	calibration_data.dig_P1 = (buf[7] << 8) | buf[6];
 8001122:	7afb      	ldrb	r3, [r7, #11]
 8001124:	b21b      	sxth	r3, r3
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	b21a      	sxth	r2, r3
 800112a:	7abb      	ldrb	r3, [r7, #10]
 800112c:	b21b      	sxth	r3, r3
 800112e:	4313      	orrs	r3, r2
 8001130:	b21b      	sxth	r3, r3
 8001132:	b29a      	uxth	r2, r3
 8001134:	4b45      	ldr	r3, [pc, #276]	@ (800124c <read_calibration_data+0x1cc>)
 8001136:	80da      	strh	r2, [r3, #6]
	calibration_data.dig_P2 = (buf[9] << 8) | buf[8];
 8001138:	7b7b      	ldrb	r3, [r7, #13]
 800113a:	b21b      	sxth	r3, r3
 800113c:	021b      	lsls	r3, r3, #8
 800113e:	b21a      	sxth	r2, r3
 8001140:	7b3b      	ldrb	r3, [r7, #12]
 8001142:	b21b      	sxth	r3, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	b21a      	sxth	r2, r3
 8001148:	4b40      	ldr	r3, [pc, #256]	@ (800124c <read_calibration_data+0x1cc>)
 800114a:	811a      	strh	r2, [r3, #8]
	calibration_data.dig_P3 = (buf[11] << 8) | buf[10];
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	b21b      	sxth	r3, r3
 8001150:	021b      	lsls	r3, r3, #8
 8001152:	b21a      	sxth	r2, r3
 8001154:	7bbb      	ldrb	r3, [r7, #14]
 8001156:	b21b      	sxth	r3, r3
 8001158:	4313      	orrs	r3, r2
 800115a:	b21a      	sxth	r2, r3
 800115c:	4b3b      	ldr	r3, [pc, #236]	@ (800124c <read_calibration_data+0x1cc>)
 800115e:	815a      	strh	r2, [r3, #10]
	calibration_data.dig_P4 = (buf[13] << 8) | buf[12];
 8001160:	7c7b      	ldrb	r3, [r7, #17]
 8001162:	b21b      	sxth	r3, r3
 8001164:	021b      	lsls	r3, r3, #8
 8001166:	b21a      	sxth	r2, r3
 8001168:	7c3b      	ldrb	r3, [r7, #16]
 800116a:	b21b      	sxth	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b21a      	sxth	r2, r3
 8001170:	4b36      	ldr	r3, [pc, #216]	@ (800124c <read_calibration_data+0x1cc>)
 8001172:	819a      	strh	r2, [r3, #12]
	calibration_data.dig_P5 = (buf[15] << 8) | buf[14];
 8001174:	7cfb      	ldrb	r3, [r7, #19]
 8001176:	b21b      	sxth	r3, r3
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	b21a      	sxth	r2, r3
 800117c:	7cbb      	ldrb	r3, [r7, #18]
 800117e:	b21b      	sxth	r3, r3
 8001180:	4313      	orrs	r3, r2
 8001182:	b21a      	sxth	r2, r3
 8001184:	4b31      	ldr	r3, [pc, #196]	@ (800124c <read_calibration_data+0x1cc>)
 8001186:	81da      	strh	r2, [r3, #14]
	calibration_data.dig_P6 = (buf[17] << 8) | buf[16];
 8001188:	7d7b      	ldrb	r3, [r7, #21]
 800118a:	b21b      	sxth	r3, r3
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7d3b      	ldrb	r3, [r7, #20]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21a      	sxth	r2, r3
 8001198:	4b2c      	ldr	r3, [pc, #176]	@ (800124c <read_calibration_data+0x1cc>)
 800119a:	821a      	strh	r2, [r3, #16]
	calibration_data.dig_P7 = (buf[19] << 8) | buf[18];
 800119c:	7dfb      	ldrb	r3, [r7, #23]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	7dbb      	ldrb	r3, [r7, #22]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	4b27      	ldr	r3, [pc, #156]	@ (800124c <read_calibration_data+0x1cc>)
 80011ae:	825a      	strh	r2, [r3, #18]
	calibration_data.dig_P8 = (buf[21] << 8) | buf[20];
 80011b0:	7e7b      	ldrb	r3, [r7, #25]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7e3b      	ldrb	r3, [r7, #24]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	4b22      	ldr	r3, [pc, #136]	@ (800124c <read_calibration_data+0x1cc>)
 80011c2:	829a      	strh	r2, [r3, #20]
	calibration_data.dig_P9 = (buf[23] << 8) | buf[22];
 80011c4:	7efb      	ldrb	r3, [r7, #27]
 80011c6:	b21b      	sxth	r3, r3
 80011c8:	021b      	lsls	r3, r3, #8
 80011ca:	b21a      	sxth	r2, r3
 80011cc:	7ebb      	ldrb	r3, [r7, #26]
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	4313      	orrs	r3, r2
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	4b1d      	ldr	r3, [pc, #116]	@ (800124c <read_calibration_data+0x1cc>)
 80011d6:	82da      	strh	r2, [r3, #22]

	// Humidity calibration H1 (0xA1)
	calibration_data.dig_H1 = buf[25];
 80011d8:	7f7a      	ldrb	r2, [r7, #29]
 80011da:	4b1c      	ldr	r3, [pc, #112]	@ (800124c <read_calibration_data+0x1cc>)
 80011dc:	761a      	strb	r2, [r3, #24]

	// Humidity calibration H2-H6 (0xE1-0xE7)
	calibration_data.dig_H2 = (buf[27] << 8) | buf[26];
 80011de:	7ffb      	ldrb	r3, [r7, #31]
 80011e0:	b21b      	sxth	r3, r3
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	b21a      	sxth	r2, r3
 80011e6:	7fbb      	ldrb	r3, [r7, #30]
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b21a      	sxth	r2, r3
 80011ee:	4b17      	ldr	r3, [pc, #92]	@ (800124c <read_calibration_data+0x1cc>)
 80011f0:	835a      	strh	r2, [r3, #26]
	calibration_data.dig_H3 = buf[28];
 80011f2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <read_calibration_data+0x1cc>)
 80011f8:	771a      	strb	r2, [r3, #28]

	// H4 and H5 are split across bytes (see datasheet)
	calibration_data.dig_H4 = (buf[29] << 4) | (buf[30] & 0x0F);
 80011fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80011fe:	b21b      	sxth	r3, r3
 8001200:	011b      	lsls	r3, r3, #4
 8001202:	b21a      	sxth	r2, r3
 8001204:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001208:	b21b      	sxth	r3, r3
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	b21b      	sxth	r3, r3
 8001210:	4313      	orrs	r3, r2
 8001212:	b21a      	sxth	r2, r3
 8001214:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <read_calibration_data+0x1cc>)
 8001216:	83da      	strh	r2, [r3, #30]
	calibration_data.dig_H5 = (buf[31] << 4) | (buf[30] >> 4);
 8001218:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800121c:	b21b      	sxth	r3, r3
 800121e:	011b      	lsls	r3, r3, #4
 8001220:	b21a      	sxth	r2, r3
 8001222:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001226:	091b      	lsrs	r3, r3, #4
 8001228:	b2db      	uxtb	r3, r3
 800122a:	b21b      	sxth	r3, r3
 800122c:	4313      	orrs	r3, r2
 800122e:	b21a      	sxth	r2, r3
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <read_calibration_data+0x1cc>)
 8001232:	841a      	strh	r2, [r3, #32]

	calibration_data.dig_H6 = buf[32];
 8001234:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <read_calibration_data+0x1cc>)
 800123a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800123e:	bf00      	nop
 8001240:	3728      	adds	r7, #40	@ 0x28
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000208 	.word	0x20000208
 800124c:	2000020c 	.word	0x2000020c

08001250 <read_sensor_data>:

void read_sensor_data() {
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af04      	add	r7, sp, #16
	uint8_t buf[8];

	// Read all sensor data (0xF7-0xFE)
	if (HAL_I2C_Mem_Read(bme280_i2c_handle, BME280_I2C_ADDRESS,
 8001256:	4b1c      	ldr	r3, [pc, #112]	@ (80012c8 <read_sensor_data+0x78>)
 8001258:	6818      	ldr	r0, [r3, #0]
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
 800125e:	9302      	str	r3, [sp, #8]
 8001260:	2308      	movs	r3, #8
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	463b      	mov	r3, r7
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2301      	movs	r3, #1
 800126a:	22f7      	movs	r2, #247	@ 0xf7
 800126c:	21ec      	movs	r1, #236	@ 0xec
 800126e:	f002 febf 	bl	8003ff0 <HAL_I2C_Mem_Read>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <read_sensor_data+0x2c>
			BME280_REG_PRESSURE_MSB, 1, buf, 8,
			HAL_MAX_DELAY) != HAL_OK) {
		Error_Handler();
 8001278:	f001 fd2c 	bl	8002cd4 <Error_Handler>
	}

	// Pressure (20-bit): combine 3 bytes, shift xlsb right by 4
	sensor_data.pressure = ((uint32_t) buf[0] << 12) | ((uint32_t) buf[1] << 4)
 800127c:	783b      	ldrb	r3, [r7, #0]
 800127e:	031a      	lsls	r2, r3, #12
 8001280:	787b      	ldrb	r3, [r7, #1]
 8001282:	011b      	lsls	r3, r3, #4
 8001284:	4313      	orrs	r3, r2
			| (buf[2] >> 4);
 8001286:	78ba      	ldrb	r2, [r7, #2]
 8001288:	0912      	lsrs	r2, r2, #4
 800128a:	b2d2      	uxtb	r2, r2
 800128c:	4313      	orrs	r3, r2
	sensor_data.pressure = ((uint32_t) buf[0] << 12) | ((uint32_t) buf[1] << 4)
 800128e:	4a0f      	ldr	r2, [pc, #60]	@ (80012cc <read_sensor_data+0x7c>)
 8001290:	6013      	str	r3, [r2, #0]

	// Temperature (20-bit): combine 3 bytes, shift xlsb right by 4
	sensor_data.temperature = ((uint32_t) buf[3] << 12)
 8001292:	78fb      	ldrb	r3, [r7, #3]
 8001294:	031a      	lsls	r2, r3, #12
			| ((uint32_t) buf[4] << 4) | (buf[5] >> 4);
 8001296:	793b      	ldrb	r3, [r7, #4]
 8001298:	011b      	lsls	r3, r3, #4
 800129a:	4313      	orrs	r3, r2
 800129c:	797a      	ldrb	r2, [r7, #5]
 800129e:	0912      	lsrs	r2, r2, #4
 80012a0:	b2d2      	uxtb	r2, r2
 80012a2:	4313      	orrs	r3, r2
	sensor_data.temperature = ((uint32_t) buf[3] << 12)
 80012a4:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <read_sensor_data+0x7c>)
 80012a6:	6053      	str	r3, [r2, #4]

	// Humidity (16-bit): combine 2 bytes
	sensor_data.humidity = ((uint16_t) buf[6] << 8) | buf[7];
 80012a8:	79bb      	ldrb	r3, [r7, #6]
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	021b      	lsls	r3, r3, #8
 80012ae:	b21a      	sxth	r2, r3
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	b21b      	sxth	r3, r3
 80012b4:	4313      	orrs	r3, r2
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	4b04      	ldr	r3, [pc, #16]	@ (80012cc <read_sensor_data+0x7c>)
 80012bc:	811a      	strh	r2, [r3, #8]

}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000208 	.word	0x20000208
 80012cc:	20000230 	.word	0x20000230

080012d0 <bme280_init>:

int bme280_init(I2C_HandleTypeDef *hi2c, uint8_t humidity_oversampling,
		uint8_t temp_oversampling, uint8_t pressure_oversampling,
		uint8_t sensor_mode, uint8_t standby_time, uint8_t filter_coeff) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af04      	add	r7, sp, #16
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	4608      	mov	r0, r1
 80012da:	4611      	mov	r1, r2
 80012dc:	461a      	mov	r2, r3
 80012de:	4603      	mov	r3, r0
 80012e0:	70fb      	strb	r3, [r7, #3]
 80012e2:	460b      	mov	r3, r1
 80012e4:	70bb      	strb	r3, [r7, #2]
 80012e6:	4613      	mov	r3, r2
 80012e8:	707b      	strb	r3, [r7, #1]

	//	Set the i2c handle
	bme280_set_i2c_handle(hi2c);
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff feb8 	bl	8001060 <bme280_set_i2c_handle>

	// Read the values during initialization
	read_calibration_data();
 80012f0:	f7ff fec6 	bl	8001080 <read_calibration_data>

	uint8_t write_data = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	73fb      	strb	r3, [r7, #15]
	uint8_t read_back = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	73bb      	strb	r3, [r7, #14]

	// Reset the device first
	write_data = 0xB6;  // reset sequence
 80012fc:	23b6      	movs	r3, #182	@ 0xb6
 80012fe:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(bme280_i2c_handle, BME280_I2C_ADDRESS, 0xE0, 1,
 8001300:	4b5d      	ldr	r3, [pc, #372]	@ (8001478 <bme280_init+0x1a8>)
 8001302:	6818      	ldr	r0, [r3, #0]
 8001304:	f04f 33ff 	mov.w	r3, #4294967295
 8001308:	9302      	str	r3, [sp, #8]
 800130a:	2301      	movs	r3, #1
 800130c:	9301      	str	r3, [sp, #4]
 800130e:	f107 030f 	add.w	r3, r7, #15
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	2301      	movs	r3, #1
 8001316:	22e0      	movs	r2, #224	@ 0xe0
 8001318:	21ec      	movs	r1, #236	@ 0xec
 800131a:	f002 fd55 	bl	8003dc8 <HAL_I2C_Mem_Write>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d002      	beq.n	800132a <bme280_init+0x5a>
			&write_data, 1,
			HAL_MAX_DELAY) != HAL_OK) {
		return -1;
 8001324:	f04f 33ff 	mov.w	r3, #4294967295
 8001328:	e0a2      	b.n	8001470 <bme280_init+0x1a0>
	}
	HAL_Delay(100);
 800132a:	2064      	movs	r0, #100	@ 0x64
 800132c:	f002 f808 	bl	8003340 <HAL_Delay>

	// Set humidity sampling (0xF2)
	write_data = humidity_oversampling;
 8001330:	78fb      	ldrb	r3, [r7, #3]
 8001332:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(bme280_i2c_handle, BME280_I2C_ADDRESS, 0xF2, 1,
 8001334:	4b50      	ldr	r3, [pc, #320]	@ (8001478 <bme280_init+0x1a8>)
 8001336:	6818      	ldr	r0, [r3, #0]
 8001338:	f04f 33ff 	mov.w	r3, #4294967295
 800133c:	9302      	str	r3, [sp, #8]
 800133e:	2301      	movs	r3, #1
 8001340:	9301      	str	r3, [sp, #4]
 8001342:	f107 030f 	add.w	r3, r7, #15
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	2301      	movs	r3, #1
 800134a:	22f2      	movs	r2, #242	@ 0xf2
 800134c:	21ec      	movs	r1, #236	@ 0xec
 800134e:	f002 fd3b 	bl	8003dc8 <HAL_I2C_Mem_Write>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <bme280_init+0x8e>
			&write_data, 1,
			HAL_MAX_DELAY) != HAL_OK) {
		return -1;
 8001358:	f04f 33ff 	mov.w	r3, #4294967295
 800135c:	e088      	b.n	8001470 <bme280_init+0x1a0>
	}

	// Verify humidity config
	HAL_I2C_Mem_Read(bme280_i2c_handle, BME280_I2C_ADDRESS, 0xF2, 1, &read_back,
 800135e:	4b46      	ldr	r3, [pc, #280]	@ (8001478 <bme280_init+0x1a8>)
 8001360:	6818      	ldr	r0, [r3, #0]
 8001362:	f04f 33ff 	mov.w	r3, #4294967295
 8001366:	9302      	str	r3, [sp, #8]
 8001368:	2301      	movs	r3, #1
 800136a:	9301      	str	r3, [sp, #4]
 800136c:	f107 030e 	add.w	r3, r7, #14
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	2301      	movs	r3, #1
 8001374:	22f2      	movs	r2, #242	@ 0xf2
 8001376:	21ec      	movs	r1, #236	@ 0xec
 8001378:	f002 fe3a 	bl	8003ff0 <HAL_I2C_Mem_Read>
			1,
			HAL_MAX_DELAY);
	if (read_back != write_data) {
 800137c:	7bba      	ldrb	r2, [r7, #14]
 800137e:	7bfb      	ldrb	r3, [r7, #15]
 8001380:	429a      	cmp	r2, r3
 8001382:	d002      	beq.n	800138a <bme280_init+0xba>
		return -1;
 8001384:	f04f 33ff 	mov.w	r3, #4294967295
 8001388:	e072      	b.n	8001470 <bme280_init+0x1a0>
	}

	// Set config (0xF5) - standby time and filter
	write_data = (standby_time << 5) | (filter_coeff << 2);
 800138a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800138e:	015b      	lsls	r3, r3, #5
 8001390:	b25a      	sxtb	r2, r3
 8001392:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	b25b      	sxtb	r3, r3
 800139a:	4313      	orrs	r3, r2
 800139c:	b25b      	sxtb	r3, r3
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(bme280_i2c_handle, BME280_I2C_ADDRESS, 0xF5, 1,
 80013a2:	4b35      	ldr	r3, [pc, #212]	@ (8001478 <bme280_init+0x1a8>)
 80013a4:	6818      	ldr	r0, [r3, #0]
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295
 80013aa:	9302      	str	r3, [sp, #8]
 80013ac:	2301      	movs	r3, #1
 80013ae:	9301      	str	r3, [sp, #4]
 80013b0:	f107 030f 	add.w	r3, r7, #15
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2301      	movs	r3, #1
 80013b8:	22f5      	movs	r2, #245	@ 0xf5
 80013ba:	21ec      	movs	r1, #236	@ 0xec
 80013bc:	f002 fd04 	bl	8003dc8 <HAL_I2C_Mem_Write>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d002      	beq.n	80013cc <bme280_init+0xfc>
			&write_data, 1,
			HAL_MAX_DELAY) != HAL_OK) {
		return -1;
 80013c6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ca:	e051      	b.n	8001470 <bme280_init+0x1a0>
	}

	// Verify config register
	HAL_I2C_Mem_Read(bme280_i2c_handle, BME280_I2C_ADDRESS, 0xF5, 1, &read_back,
 80013cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001478 <bme280_init+0x1a8>)
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	f04f 33ff 	mov.w	r3, #4294967295
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	2301      	movs	r3, #1
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	f107 030e 	add.w	r3, r7, #14
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2301      	movs	r3, #1
 80013e2:	22f5      	movs	r2, #245	@ 0xf5
 80013e4:	21ec      	movs	r1, #236	@ 0xec
 80013e6:	f002 fe03 	bl	8003ff0 <HAL_I2C_Mem_Read>
			1,
			HAL_MAX_DELAY);
	if (read_back != write_data) {
 80013ea:	7bba      	ldrb	r2, [r7, #14]
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d002      	beq.n	80013f8 <bme280_init+0x128>
		return -1;
 80013f2:	f04f 33ff 	mov.w	r3, #4294967295
 80013f6:	e03b      	b.n	8001470 <bme280_init+0x1a0>
	}

	// Set temp/pressure sampling and mode (0xF4)
	write_data = (temp_oversampling << 5) | (pressure_oversampling << 2)
 80013f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80013fc:	015b      	lsls	r3, r3, #5
 80013fe:	b25a      	sxtb	r2, r3
 8001400:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	b25b      	sxtb	r3, r3
 8001408:	4313      	orrs	r3, r2
 800140a:	b25a      	sxtb	r2, r3
			| sensor_mode;
 800140c:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001410:	4313      	orrs	r3, r2
 8001412:	b25b      	sxtb	r3, r3
 8001414:	b2db      	uxtb	r3, r3
	write_data = (temp_oversampling << 5) | (pressure_oversampling << 2)
 8001416:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(bme280_i2c_handle, BME280_I2C_ADDRESS, 0xF4, 1,
 8001418:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <bme280_init+0x1a8>)
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	f04f 33ff 	mov.w	r3, #4294967295
 8001420:	9302      	str	r3, [sp, #8]
 8001422:	2301      	movs	r3, #1
 8001424:	9301      	str	r3, [sp, #4]
 8001426:	f107 030f 	add.w	r3, r7, #15
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2301      	movs	r3, #1
 800142e:	22f4      	movs	r2, #244	@ 0xf4
 8001430:	21ec      	movs	r1, #236	@ 0xec
 8001432:	f002 fcc9 	bl	8003dc8 <HAL_I2C_Mem_Write>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d002      	beq.n	8001442 <bme280_init+0x172>
			&write_data, 1,
			HAL_MAX_DELAY) != HAL_OK) {
		return -1;
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	e016      	b.n	8001470 <bme280_init+0x1a0>
	}

	// Verify control measurement register
	HAL_I2C_Mem_Read(bme280_i2c_handle, BME280_I2C_ADDRESS, 0xF4, 1, &read_back,
 8001442:	4b0d      	ldr	r3, [pc, #52]	@ (8001478 <bme280_init+0x1a8>)
 8001444:	6818      	ldr	r0, [r3, #0]
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
 800144a:	9302      	str	r3, [sp, #8]
 800144c:	2301      	movs	r3, #1
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	f107 030e 	add.w	r3, r7, #14
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2301      	movs	r3, #1
 8001458:	22f4      	movs	r2, #244	@ 0xf4
 800145a:	21ec      	movs	r1, #236	@ 0xec
 800145c:	f002 fdc8 	bl	8003ff0 <HAL_I2C_Mem_Read>
			1,
			HAL_MAX_DELAY);
	if (read_back != write_data) {
 8001460:	7bba      	ldrb	r2, [r7, #14]
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	429a      	cmp	r2, r3
 8001466:	d002      	beq.n	800146e <bme280_init+0x19e>
		return -1;
 8001468:	f04f 33ff 	mov.w	r3, #4294967295
 800146c:	e000      	b.n	8001470 <bme280_init+0x1a0>
	}

	return 0;  // Success
 800146e:	2300      	movs	r3, #0
}
 8001470:	4618      	mov	r0, r3
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000208 	.word	0x20000208

0800147c <bme280_get_temperature>:

float bme280_get_temperature(void) {
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
	read_sensor_data();
 8001482:	f7ff fee5 	bl	8001250 <read_sensor_data>
	HAL_Delay(10);
 8001486:	200a      	movs	r0, #10
 8001488:	f001 ff5a 	bl	8003340 <HAL_Delay>
	BME280_S32_t temp_raw = BME280_compensate_T_int32(sensor_data.temperature);
 800148c:	4b0a      	ldr	r3, [pc, #40]	@ (80014b8 <bme280_get_temperature+0x3c>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	4618      	mov	r0, r3
 8001492:	f000 f815 	bl	80014c0 <BME280_compensate_T_int32>
 8001496:	6078      	str	r0, [r7, #4]
	return temp_raw / 100.0f; // Convert to degrees Celsius
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	ee07 3a90 	vmov	s15, r3
 800149e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a2:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80014bc <bme280_get_temperature+0x40>
 80014a6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80014aa:	eef0 7a66 	vmov.f32	s15, s13
}
 80014ae:	eeb0 0a67 	vmov.f32	s0, s15
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20000230 	.word	0x20000230
 80014bc:	42c80000 	.word	0x42c80000

080014c0 <BME280_compensate_T_int32>:
// Functions taken from BME280 Data sheet

// Returns temperature in DegC, resolution is 0.01 DegC. Output value of "5123" equals 51.23 DegC.
// t_fine carries fine temperature as global value
BME280_S32_t t_fine;
BME280_S32_t BME280_compensate_T_int32(BME280_S32_t adc_T) {
 80014c0:	b480      	push	{r7}
 80014c2:	b087      	sub	sp, #28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	BME280_S32_t var1, var2, T;
	var1 = ((((adc_T >> 3) - ((BME280_S32_t) calibration_data.dig_T1 << 1)))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	10da      	asrs	r2, r3, #3
 80014cc:	4b19      	ldr	r3, [pc, #100]	@ (8001534 <BME280_compensate_T_int32+0x74>)
 80014ce:	881b      	ldrh	r3, [r3, #0]
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	1ad3      	subs	r3, r2, r3
			* ((BME280_S32_t) calibration_data.dig_T2)) >> 11;
 80014d4:	4a17      	ldr	r2, [pc, #92]	@ (8001534 <BME280_compensate_T_int32+0x74>)
 80014d6:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80014da:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_T >> 3) - ((BME280_S32_t) calibration_data.dig_T1 << 1)))
 80014de:	12db      	asrs	r3, r3, #11
 80014e0:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T >> 4) - ((BME280_S32_t) calibration_data.dig_T1))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	111b      	asrs	r3, r3, #4
 80014e6:	4a13      	ldr	r2, [pc, #76]	@ (8001534 <BME280_compensate_T_int32+0x74>)
 80014e8:	8812      	ldrh	r2, [r2, #0]
 80014ea:	1a9b      	subs	r3, r3, r2
			* ((adc_T >> 4) - ((BME280_S32_t) calibration_data.dig_T1))) >> 12)
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	1112      	asrs	r2, r2, #4
 80014f0:	4910      	ldr	r1, [pc, #64]	@ (8001534 <BME280_compensate_T_int32+0x74>)
 80014f2:	8809      	ldrh	r1, [r1, #0]
 80014f4:	1a52      	subs	r2, r2, r1
 80014f6:	fb02 f303 	mul.w	r3, r2, r3
 80014fa:	131b      	asrs	r3, r3, #12
			* ((BME280_S32_t) calibration_data.dig_T3)) >> 14;
 80014fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <BME280_compensate_T_int32+0x74>)
 80014fe:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001502:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_T >> 4) - ((BME280_S32_t) calibration_data.dig_T1))
 8001506:	139b      	asrs	r3, r3, #14
 8001508:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	4413      	add	r3, r2
 8001510:	4a09      	ldr	r2, [pc, #36]	@ (8001538 <BME280_compensate_T_int32+0x78>)
 8001512:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8001514:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <BME280_compensate_T_int32+0x78>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	4613      	mov	r3, r2
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	4413      	add	r3, r2
 800151e:	3380      	adds	r3, #128	@ 0x80
 8001520:	121b      	asrs	r3, r3, #8
 8001522:	60fb      	str	r3, [r7, #12]
	return T;
 8001524:	68fb      	ldr	r3, [r7, #12]
}
 8001526:	4618      	mov	r0, r3
 8001528:	371c      	adds	r7, #28
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	2000020c 	.word	0x2000020c
 8001538:	2000023c 	.word	0x2000023c

0800153c <lcd_i2c_write>:
#endif

static uint8_t lcd_bl_mask = PIN_BL;

static void lcd_i2c_write(uint8_t data)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af02      	add	r7, sp, #8
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c4, SLAVE_ADDRESS_LCD, &data, 1, 100);
 8001546:	1dfa      	adds	r2, r7, #7
 8001548:	2364      	movs	r3, #100	@ 0x64
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	2301      	movs	r3, #1
 800154e:	214e      	movs	r1, #78	@ 0x4e
 8001550:	480c      	ldr	r0, [pc, #48]	@ (8001584 <lcd_i2c_write+0x48>)
 8001552:	f002 fb45 	bl	8003be0 <HAL_I2C_Master_Transmit>
 8001556:	4603      	mov	r3, r0
 8001558:	73fb      	strb	r3, [r7, #15]

#if LCD_DEBUG
    lcd_last_status = st;
 800155a:	4a0b      	ldr	r2, [pc, #44]	@ (8001588 <lcd_i2c_write+0x4c>)
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	7013      	strb	r3, [r2, #0]
    lcd_last_error  = HAL_I2C_GetError(&hi2c4);
 8001560:	4808      	ldr	r0, [pc, #32]	@ (8001584 <lcd_i2c_write+0x48>)
 8001562:	f002 ff67 	bl	8004434 <HAL_I2C_GetError>
 8001566:	4603      	mov	r3, r0
 8001568:	4a08      	ldr	r2, [pc, #32]	@ (800158c <lcd_i2c_write+0x50>)
 800156a:	6013      	str	r3, [r2, #0]
    if (st != HAL_OK) {
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d004      	beq.n	800157c <lcd_i2c_write+0x40>
        lcd_err_count++;
 8001572:	4b07      	ldr	r3, [pc, #28]	@ (8001590 <lcd_i2c_write+0x54>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	3301      	adds	r3, #1
 8001578:	4a05      	ldr	r2, [pc, #20]	@ (8001590 <lcd_i2c_write+0x54>)
 800157a:	6013      	str	r3, [r2, #0]
    }
#endif
}
 800157c:	bf00      	nop
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000298 	.word	0x20000298
 8001588:	20000240 	.word	0x20000240
 800158c:	20000244 	.word	0x20000244
 8001590:	20000248 	.word	0x20000248

08001594 <lcd_pulse_enable>:

static void lcd_pulse_enable(uint8_t data)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
    lcd_i2c_write(data | PIN_EN);
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	f043 0304 	orr.w	r3, r3, #4
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff ffc8 	bl	800153c <lcd_i2c_write>
    lcd_i2c_write(data & (uint8_t)~PIN_EN);
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	f023 0304 	bic.w	r3, r3, #4
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff ffc1 	bl	800153c <lcd_i2c_write>
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <lcd_send_nibble>:

static void lcd_send_nibble(uint8_t nibble, uint8_t rs)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	460a      	mov	r2, r1
 80015ce:	71fb      	strb	r3, [r7, #7]
 80015d0:	4613      	mov	r3, r2
 80015d2:	71bb      	strb	r3, [r7, #6]
    // nibble to 4-bit (0..15)
    uint8_t data_bits = (uint8_t)((nibble & 0x0F) << (4 - LCD_DATA_SHIFT));
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	011b      	lsls	r3, r3, #4
 80015d8:	73fb      	strb	r3, [r7, #15]
    // Wyjanienie:
    // LCD_DATA_SHIFT=0  -> nibble <<4  (trafiasz w P4..P7)
    // LCD_DATA_SHIFT=4  -> nibble <<0  (trafiasz w P0..P3)

    uint8_t ctrl = lcd_bl_mask | (rs ? PIN_RS : 0);
 80015da:	79bb      	ldrb	r3, [r7, #6]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf14      	ite	ne
 80015e0:	2301      	movne	r3, #1
 80015e2:	2300      	moveq	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	b25a      	sxtb	r2, r3
 80015e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <lcd_send_nibble+0x54>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b25b      	sxtb	r3, r3
 80015ee:	4313      	orrs	r3, r2
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	73bb      	strb	r3, [r7, #14]
    uint8_t out  = (data_bits & 0xF0) | ctrl;   // bierzemy grn powk po przesuniciu
 80015f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f8:	f023 030f 	bic.w	r3, r3, #15
 80015fc:	b25a      	sxtb	r2, r3
 80015fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001602:	4313      	orrs	r3, r2
 8001604:	b25b      	sxtb	r3, r3
 8001606:	737b      	strb	r3, [r7, #13]

    lcd_pulse_enable(out);
 8001608:	7b7b      	ldrb	r3, [r7, #13]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff ffc2 	bl	8001594 <lcd_pulse_enable>
}
 8001610:	bf00      	nop
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000000 	.word	0x20000000

0800161c <lcd_send_byte>:

static void lcd_send_byte(uint8_t byte, uint8_t rs)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	460a      	mov	r2, r1
 8001626:	71fb      	strb	r3, [r7, #7]
 8001628:	4613      	mov	r3, r2
 800162a:	71bb      	strb	r3, [r7, #6]
    lcd_send_nibble((byte >> 4) & 0x0F, rs);
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	091b      	lsrs	r3, r3, #4
 8001630:	b2db      	uxtb	r3, r3
 8001632:	79ba      	ldrb	r2, [r7, #6]
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ffc4 	bl	80015c4 <lcd_send_nibble>
    lcd_send_nibble(byte & 0x0F, rs);
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	b2db      	uxtb	r3, r3
 8001644:	79ba      	ldrb	r2, [r7, #6]
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff ffbb 	bl	80015c4 <lcd_send_nibble>
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <lcd_init>:

void lcd_init(void)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 800165a:	2032      	movs	r0, #50	@ 0x32
 800165c:	f001 fe70 	bl	8003340 <HAL_Delay>

    // init sekwencja HD44780 w 4-bit przez expander
    // UWAGA: na pocztku wysyamy tylko nible high (jak klasycznie)

    // 0x3,0x3,0x3
    lcd_send_nibble(0x03, 0);
 8001660:	2100      	movs	r1, #0
 8001662:	2003      	movs	r0, #3
 8001664:	f7ff ffae 	bl	80015c4 <lcd_send_nibble>
    HAL_Delay(5);
 8001668:	2005      	movs	r0, #5
 800166a:	f001 fe69 	bl	8003340 <HAL_Delay>
    lcd_send_nibble(0x03, 0);
 800166e:	2100      	movs	r1, #0
 8001670:	2003      	movs	r0, #3
 8001672:	f7ff ffa7 	bl	80015c4 <lcd_send_nibble>
    HAL_Delay(5);
 8001676:	2005      	movs	r0, #5
 8001678:	f001 fe62 	bl	8003340 <HAL_Delay>
    lcd_send_nibble(0x03, 0);
 800167c:	2100      	movs	r1, #0
 800167e:	2003      	movs	r0, #3
 8001680:	f7ff ffa0 	bl	80015c4 <lcd_send_nibble>
    HAL_Delay(5);
 8001684:	2005      	movs	r0, #5
 8001686:	f001 fe5b 	bl	8003340 <HAL_Delay>

    // 0x2 -> 4-bit
    lcd_send_nibble(0x02, 0);
 800168a:	2100      	movs	r1, #0
 800168c:	2002      	movs	r0, #2
 800168e:	f7ff ff99 	bl	80015c4 <lcd_send_nibble>
    HAL_Delay(5);
 8001692:	2005      	movs	r0, #5
 8001694:	f001 fe54 	bl	8003340 <HAL_Delay>

    // Function set: 4-bit, 2-line/multi-line, 5x8
    lcd_send_byte(0x28, 0);
 8001698:	2100      	movs	r1, #0
 800169a:	2028      	movs	r0, #40	@ 0x28
 800169c:	f7ff ffbe 	bl	800161c <lcd_send_byte>
    HAL_Delay(1);
 80016a0:	2001      	movs	r0, #1
 80016a2:	f001 fe4d 	bl	8003340 <HAL_Delay>

    // Display OFF
    lcd_send_byte(0x08, 0);
 80016a6:	2100      	movs	r1, #0
 80016a8:	2008      	movs	r0, #8
 80016aa:	f7ff ffb7 	bl	800161c <lcd_send_byte>
    HAL_Delay(1);
 80016ae:	2001      	movs	r0, #1
 80016b0:	f001 fe46 	bl	8003340 <HAL_Delay>

    // Clear
    lcd_send_byte(0x01, 0);
 80016b4:	2100      	movs	r1, #0
 80016b6:	2001      	movs	r0, #1
 80016b8:	f7ff ffb0 	bl	800161c <lcd_send_byte>
    HAL_Delay(2);
 80016bc:	2002      	movs	r0, #2
 80016be:	f001 fe3f 	bl	8003340 <HAL_Delay>

    // Entry mode
    lcd_send_byte(0x06, 0);
 80016c2:	2100      	movs	r1, #0
 80016c4:	2006      	movs	r0, #6
 80016c6:	f7ff ffa9 	bl	800161c <lcd_send_byte>
    HAL_Delay(1);
 80016ca:	2001      	movs	r0, #1
 80016cc:	f001 fe38 	bl	8003340 <HAL_Delay>

    // Display ON
    lcd_send_byte(0x0C, 0);
 80016d0:	2100      	movs	r1, #0
 80016d2:	200c      	movs	r0, #12
 80016d4:	f7ff ffa2 	bl	800161c <lcd_send_byte>
    HAL_Delay(1);
 80016d8:	2001      	movs	r0, #1
 80016da:	f001 fe31 	bl	8003340 <HAL_Delay>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <lcd_clear>:

void lcd_clear(void)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	af00      	add	r7, sp, #0
    lcd_send_byte(0x01, 0);
 80016e6:	2100      	movs	r1, #0
 80016e8:	2001      	movs	r0, #1
 80016ea:	f7ff ff97 	bl	800161c <lcd_send_byte>
    HAL_Delay(2);
 80016ee:	2002      	movs	r0, #2
 80016f0:	f001 fe26 	bl	8003340 <HAL_Delay>
}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
    if (col < 0) col = 0;
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	da01      	bge.n	800170c <lcd_put_cur+0x14>
 8001708:	2300      	movs	r3, #0
 800170a:	603b      	str	r3, [r7, #0]
    if (col >= LCD_COLS) col = LCD_COLS - 1;
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	2b13      	cmp	r3, #19
 8001710:	dd01      	ble.n	8001716 <lcd_put_cur+0x1e>
 8001712:	2313      	movs	r3, #19
 8001714:	603b      	str	r3, [r7, #0]
    if (row < 0) row = 0;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b00      	cmp	r3, #0
 800171a:	da01      	bge.n	8001720 <lcd_put_cur+0x28>
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
    if (row >= LCD_ROWS) row = LCD_ROWS - 1;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b03      	cmp	r3, #3
 8001724:	dd01      	ble.n	800172a <lcd_put_cur+0x32>
 8001726:	2303      	movs	r3, #3
 8001728:	607b      	str	r3, [r7, #4]

    uint8_t addr;
    switch (row)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b03      	cmp	r3, #3
 800172e:	d81f      	bhi.n	8001770 <lcd_put_cur+0x78>
 8001730:	a201      	add	r2, pc, #4	@ (adr r2, 8001738 <lcd_put_cur+0x40>)
 8001732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001736:	bf00      	nop
 8001738:	08001749 	.word	0x08001749
 800173c:	08001753 	.word	0x08001753
 8001740:	0800175d 	.word	0x0800175d
 8001744:	08001767 	.word	0x08001767
    {
        case 0: addr = 0x80 + col; break;
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	b2db      	uxtb	r3, r3
 800174c:	3b80      	subs	r3, #128	@ 0x80
 800174e:	73fb      	strb	r3, [r7, #15]
 8001750:	e013      	b.n	800177a <lcd_put_cur+0x82>
        case 1: addr = 0xC0 + col; break;
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	3b40      	subs	r3, #64	@ 0x40
 8001758:	73fb      	strb	r3, [r7, #15]
 800175a:	e00e      	b.n	800177a <lcd_put_cur+0x82>
        case 2: addr = 0x94 + col; break;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	b2db      	uxtb	r3, r3
 8001760:	3b6c      	subs	r3, #108	@ 0x6c
 8001762:	73fb      	strb	r3, [r7, #15]
 8001764:	e009      	b.n	800177a <lcd_put_cur+0x82>
        case 3: addr = 0xD4 + col; break;
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	b2db      	uxtb	r3, r3
 800176a:	3b2c      	subs	r3, #44	@ 0x2c
 800176c:	73fb      	strb	r3, [r7, #15]
 800176e:	e004      	b.n	800177a <lcd_put_cur+0x82>
        default: addr = 0x80 + col; break;
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	3b80      	subs	r3, #128	@ 0x80
 8001776:	73fb      	strb	r3, [r7, #15]
 8001778:	bf00      	nop
    }
    lcd_send_byte(addr, 0);
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	2100      	movs	r1, #0
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff ff4c 	bl	800161c <lcd_send_byte>
}
 8001784:	bf00      	nop
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <lcd_send_string>:

void lcd_send_string(char *str)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001794:	e007      	b.n	80017a6 <lcd_send_string+0x1a>
        lcd_send_byte((uint8_t)*str++, 1);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	1c5a      	adds	r2, r3, #1
 800179a:	607a      	str	r2, [r7, #4]
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2101      	movs	r1, #1
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff3b 	bl	800161c <lcd_send_byte>
    while (*str) {
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d1f3      	bne.n	8001796 <lcd_send_string+0xa>
    }
}
 80017ae:	bf00      	nop
 80017b0:	bf00      	nop
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <lcd_send_string_at>:

void lcd_send_string_at(int row, int col, char *str)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
    lcd_put_cur(row, col);
 80017c4:	68b9      	ldr	r1, [r7, #8]
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f7ff ff96 	bl	80016f8 <lcd_put_cur>
    lcd_send_string(str);
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ffdd 	bl	800178c <lcd_send_string>
}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <lowpass_ctrl>:
//
//    if (temp_zadana < TEMP_MIN) temp_zadana = TEMP_MIN;
//    if (temp_zadana > TEMP_MAX) temp_zadana = TEMP_MAX;
//}
static float lowpass_ctrl(float x)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint8_t init = 0;
    static float y = 0.0f;
    const float alpha = 0.40f;  // szybszy tor dla regulatora
 80017e6:	4b15      	ldr	r3, [pc, #84]	@ (800183c <lowpass_ctrl+0x60>)
 80017e8:	60fb      	str	r3, [r7, #12]

    if (!init) { y = x; init = 1; }
 80017ea:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <lowpass_ctrl+0x64>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d106      	bne.n	8001800 <lowpass_ctrl+0x24>
 80017f2:	4a14      	ldr	r2, [pc, #80]	@ (8001844 <lowpass_ctrl+0x68>)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6013      	str	r3, [r2, #0]
 80017f8:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <lowpass_ctrl+0x64>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	701a      	strb	r2, [r3, #0]
 80017fe:	e012      	b.n	8001826 <lowpass_ctrl+0x4a>
    else { y = y + alpha * (x - y); }
 8001800:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <lowpass_ctrl+0x68>)
 8001802:	edd3 7a00 	vldr	s15, [r3]
 8001806:	ed97 7a01 	vldr	s14, [r7, #4]
 800180a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800180e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001812:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001816:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <lowpass_ctrl+0x68>)
 8001818:	edd3 7a00 	vldr	s15, [r3]
 800181c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001820:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <lowpass_ctrl+0x68>)
 8001822:	edc3 7a00 	vstr	s15, [r3]

    return y;
 8001826:	4b07      	ldr	r3, [pc, #28]	@ (8001844 <lowpass_ctrl+0x68>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	ee07 3a90 	vmov	s15, r3
}
 800182e:	eeb0 0a67 	vmov.f32	s0, s15
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	3ecccccd 	.word	0x3ecccccd
 8001840:	2000047c 	.word	0x2000047c
 8001844:	20000480 	.word	0x20000480

08001848 <lowpass_tel>:

static float lowpass_tel(float x)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint8_t init = 0;
    static float y = 0.0f;
    const float alpha = 0.20f;  // wolniejszy tor do podgldu/telemetrii
 8001852:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <lowpass_tel+0x60>)
 8001854:	60fb      	str	r3, [r7, #12]

    if (!init) { y = x; init = 1; }
 8001856:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <lowpass_tel+0x64>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d106      	bne.n	800186c <lowpass_tel+0x24>
 800185e:	4a14      	ldr	r2, [pc, #80]	@ (80018b0 <lowpass_tel+0x68>)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <lowpass_tel+0x64>)
 8001866:	2201      	movs	r2, #1
 8001868:	701a      	strb	r2, [r3, #0]
 800186a:	e012      	b.n	8001892 <lowpass_tel+0x4a>
    else { y = y + alpha * (x - y); }
 800186c:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <lowpass_tel+0x68>)
 800186e:	edd3 7a00 	vldr	s15, [r3]
 8001872:	ed97 7a01 	vldr	s14, [r7, #4]
 8001876:	ee37 7a67 	vsub.f32	s14, s14, s15
 800187a:	edd7 7a03 	vldr	s15, [r7, #12]
 800187e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001882:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <lowpass_tel+0x68>)
 8001884:	edd3 7a00 	vldr	s15, [r3]
 8001888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <lowpass_tel+0x68>)
 800188e:	edc3 7a00 	vstr	s15, [r3]

    return y;
 8001892:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <lowpass_tel+0x68>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	ee07 3a90 	vmov	s15, r3
}
 800189a:	eeb0 0a67 	vmov.f32	s0, s15
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	3e4ccccd 	.word	0x3e4ccccd
 80018ac:	20000484 	.word	0x20000484
 80018b0:	20000488 	.word	0x20000488

080018b4 <adjust_setpoint>:

static void adjust_setpoint(float delta)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	ed87 0a01 	vstr	s0, [r7, #4]
    temp_zadana = clampf(temp_zadana + delta, TEMP_MIN, TEMP_MAX);
 80018be:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <adjust_setpoint+0x3c>)
 80018c0:	ed93 7a00 	vldr	s14, [r3]
 80018c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80018c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018cc:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 80018f4 <adjust_setpoint+0x40>
 80018d0:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 80018d4:	eeb0 0a67 	vmov.f32	s0, s15
 80018d8:	f000 f87e 	bl	80019d8 <clampf>
 80018dc:	eef0 7a40 	vmov.f32	s15, s0
 80018e0:	4b03      	ldr	r3, [pc, #12]	@ (80018f0 <adjust_setpoint+0x3c>)
 80018e2:	edc3 7a00 	vstr	s15, [r3]
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000004 	.word	0x20000004
 80018f4:	42700000 	.word	0x42700000

080018f8 <uart_print>:

static void uart_print(const char *s)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)s, (uint16_t)strlen(s), 100);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7fe fcd5 	bl	80002b0 <strlen>
 8001906:	4603      	mov	r3, r0
 8001908:	b29a      	uxth	r2, r3
 800190a:	2364      	movs	r3, #100	@ 0x64
 800190c:	6879      	ldr	r1, [r7, #4]
 800190e:	4803      	ldr	r0, [pc, #12]	@ (800191c <uart_print+0x24>)
 8001910:	f005 f8ba 	bl	8006a88 <HAL_UART_Transmit>
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	200002e4 	.word	0x200002e4

08001920 <uart_printf>:

static void uart_printf(const char *fmt, ...)
{
 8001920:	b40f      	push	{r0, r1, r2, r3}
 8001922:	b580      	push	{r7, lr}
 8001924:	b0a2      	sub	sp, #136	@ 0x88
 8001926:	af00      	add	r7, sp, #0
    char buf[128];
    va_list ap;
    va_start(ap, fmt);
 8001928:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800192c:	603b      	str	r3, [r7, #0]
    int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 800192e:	1d38      	adds	r0, r7, #4
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001936:	2180      	movs	r1, #128	@ 0x80
 8001938:	f007 fb56 	bl	8008fe8 <vsniprintf>
 800193c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    va_end(ap);
    if (n > 0) {
 8001940:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001944:	2b00      	cmp	r3, #0
 8001946:	dd07      	ble.n	8001958 <uart_printf+0x38>
        HAL_UART_Transmit(&huart3, (uint8_t*)buf, (uint16_t)n, 100);
 8001948:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800194c:	b29a      	uxth	r2, r3
 800194e:	1d39      	adds	r1, r7, #4
 8001950:	2364      	movs	r3, #100	@ 0x64
 8001952:	4805      	ldr	r0, [pc, #20]	@ (8001968 <uart_printf+0x48>)
 8001954:	f005 f898 	bl	8006a88 <HAL_UART_Transmit>
    }
}
 8001958:	bf00      	nop
 800195a:	3788      	adds	r7, #136	@ 0x88
 800195c:	46bd      	mov	sp, r7
 800195e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001962:	b004      	add	sp, #16
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	200002e4 	.word	0x200002e4

0800196c <i2c_scan_bus>:

static void i2c_scan_bus(const char *name, I2C_HandleTypeDef *hi2c)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
    uart_printf("\r\n=== I2C scan %s ===\r\n", name);
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	4814      	ldr	r0, [pc, #80]	@ (80019cc <i2c_scan_bus+0x60>)
 800197a:	f7ff ffd1 	bl	8001920 <uart_printf>

    int found = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
    for (uint16_t addr = 1; addr < 128; addr++)
 8001982:	2301      	movs	r3, #1
 8001984:	817b      	strh	r3, [r7, #10]
 8001986:	e014      	b.n	80019b2 <i2c_scan_bus+0x46>
    {
        if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t)(addr << 1), 2, 10) == HAL_OK)
 8001988:	897b      	ldrh	r3, [r7, #10]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	b299      	uxth	r1, r3
 800198e:	230a      	movs	r3, #10
 8001990:	2202      	movs	r2, #2
 8001992:	6838      	ldr	r0, [r7, #0]
 8001994:	f002 fc46 	bl	8004224 <HAL_I2C_IsDeviceReady>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d106      	bne.n	80019ac <i2c_scan_bus+0x40>
        {
            uart_printf("FOUND: 0x%02X\r\n", addr);
 800199e:	897b      	ldrh	r3, [r7, #10]
 80019a0:	4619      	mov	r1, r3
 80019a2:	480b      	ldr	r0, [pc, #44]	@ (80019d0 <i2c_scan_bus+0x64>)
 80019a4:	f7ff ffbc 	bl	8001920 <uart_printf>
            found = 1;
 80019a8:	2301      	movs	r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
    for (uint16_t addr = 1; addr < 128; addr++)
 80019ac:	897b      	ldrh	r3, [r7, #10]
 80019ae:	3301      	adds	r3, #1
 80019b0:	817b      	strh	r3, [r7, #10]
 80019b2:	897b      	ldrh	r3, [r7, #10]
 80019b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80019b6:	d9e7      	bls.n	8001988 <i2c_scan_bus+0x1c>
        }
    }

    if (!found) {
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d102      	bne.n	80019c4 <i2c_scan_bus+0x58>
        uart_print("NO DEVICES FOUND\r\n");
 80019be:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <i2c_scan_bus+0x68>)
 80019c0:	f7ff ff9a 	bl	80018f8 <uart_print>
    }
}
 80019c4:	bf00      	nop
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	0800cfd8 	.word	0x0800cfd8
 80019d0:	0800cff0 	.word	0x0800cff0
 80019d4:	0800d000 	.word	0x0800d000

080019d8 <clampf>:

static float clampf(float x, float lo, float hi)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	ed87 0a03 	vstr	s0, [r7, #12]
 80019e2:	edc7 0a02 	vstr	s1, [r7, #8]
 80019e6:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 80019ea:	ed97 7a03 	vldr	s14, [r7, #12]
 80019ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80019f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fa:	d501      	bpl.n	8001a00 <clampf+0x28>
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	e00b      	b.n	8001a18 <clampf+0x40>
    if (x > hi) return hi;
 8001a00:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a04:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a10:	dd01      	ble.n	8001a16 <clampf+0x3e>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	e000      	b.n	8001a18 <clampf+0x40>
    return x;
 8001a16:	68fb      	ldr	r3, [r7, #12]
}
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
	...

08001a2c <pid_bumpless_init>:
    return clampf(u, 0.0f, 100.0f);
}


static void pid_bumpless_init(float u_now, float sp, float y)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b089      	sub	sp, #36	@ 0x24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a36:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a3a:	ed87 1a01 	vstr	s2, [r7, #4]
    float e = sp - y;
 8001a3e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a42:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a4a:	edc7 7a07 	vstr	s15, [r7, #28]
    float p = kp * e;
 8001a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001abc <pid_bumpless_init+0x90>)
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a5c:	edc7 7a06 	vstr	s15, [r7, #24]
    // kd masz zwykle 0, ale zostawmy:
    float d = 0.0f;
 8001a60:	f04f 0300 	mov.w	r3, #0
 8001a64:	617b      	str	r3, [r7, #20]

    if (ki > 1e-6f) {
 8001a66:	4b16      	ldr	r3, [pc, #88]	@ (8001ac0 <pid_bumpless_init+0x94>)
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001ac4 <pid_bumpless_init+0x98>
 8001a70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a78:	dd12      	ble.n	8001aa0 <pid_bumpless_init+0x74>
        pid_i = (u_now - p - d) / ki;
 8001a7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a86:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a8a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <pid_bumpless_init+0x94>)
 8001a90:	ed93 7a00 	vldr	s14, [r3]
 8001a94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a98:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac8 <pid_bumpless_init+0x9c>)
 8001a9a:	edc3 7a00 	vstr	s15, [r3]
 8001a9e:	e003      	b.n	8001aa8 <pid_bumpless_init+0x7c>
    } else {
        pid_i = 0.0f;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <pid_bumpless_init+0x9c>)
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
    }
    pid_prev_y = y;
 8001aa8:	4a08      	ldr	r2, [pc, #32]	@ (8001acc <pid_bumpless_init+0xa0>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6013      	str	r3, [r2, #0]
}
 8001aae:	bf00      	nop
 8001ab0:	3724      	adds	r7, #36	@ 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000008 	.word	0x20000008
 8001ac0:	2000000c 	.word	0x2000000c
 8001ac4:	358637bd 	.word	0x358637bd
 8001ac8:	20000410 	.word	0x20000410
 8001acc:	20000414 	.word	0x20000414

08001ad0 <rate_limit_asym>:
    u_prev += du;
    return u_prev;
}

static float rate_limit_asym(float u, float du_up, float du_dn)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b087      	sub	sp, #28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ada:	edc7 0a02 	vstr	s1, [r7, #8]
 8001ade:	ed87 1a01 	vstr	s2, [r7, #4]
    float du = u - u_prev;
 8001ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b58 <rate_limit_asym+0x88>)
 8001ae4:	edd3 7a00 	vldr	s15, [r3]
 8001ae8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af0:	edc7 7a05 	vstr	s15, [r7, #20]
    if (du >  du_up) du =  du_up;
 8001af4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001af8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001afc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b04:	dd01      	ble.n	8001b0a <rate_limit_asym+0x3a>
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	617b      	str	r3, [r7, #20]
    if (du < -du_dn) du = -du_dn;
 8001b0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b0e:	eef1 7a67 	vneg.f32	s15, s15
 8001b12:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1e:	d505      	bpl.n	8001b2c <rate_limit_asym+0x5c>
 8001b20:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b24:	eef1 7a67 	vneg.f32	s15, s15
 8001b28:	edc7 7a05 	vstr	s15, [r7, #20]
    u_prev += du;
 8001b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b58 <rate_limit_asym+0x88>)
 8001b2e:	ed93 7a00 	vldr	s14, [r3]
 8001b32:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b3a:	4b07      	ldr	r3, [pc, #28]	@ (8001b58 <rate_limit_asym+0x88>)
 8001b3c:	edc3 7a00 	vstr	s15, [r3]
    return u_prev;
 8001b40:	4b05      	ldr	r3, [pc, #20]	@ (8001b58 <rate_limit_asym+0x88>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	ee07 3a90 	vmov	s15, r3
}
 8001b48:	eeb0 0a67 	vmov.f32	s0, s15
 8001b4c:	371c      	adds	r7, #28
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	20000418 	.word	0x20000418

08001b5c <rate_limit_reset>:


static void rate_limit_reset(float u_now)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	ed87 0a01 	vstr	s0, [r7, #4]
    u_prev = clampf(u_now, 0.0f, 100.0f);
 8001b66:	ed9f 1a08 	vldr	s2, [pc, #32]	@ 8001b88 <rate_limit_reset+0x2c>
 8001b6a:	eddf 0a08 	vldr	s1, [pc, #32]	@ 8001b8c <rate_limit_reset+0x30>
 8001b6e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001b72:	f7ff ff31 	bl	80019d8 <clampf>
 8001b76:	eef0 7a40 	vmov.f32	s15, s0
 8001b7a:	4b05      	ldr	r3, [pc, #20]	@ (8001b90 <rate_limit_reset+0x34>)
 8001b7c:	edc3 7a00 	vstr	s15, [r3]
}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	42c80000 	.word	0x42c80000
 8001b8c:	00000000 	.word	0x00000000
 8001b90:	20000418 	.word	0x20000418

08001b94 <uart_start_rx_it>:

/* ---------- UART line handling ---------- */

static void uart_start_rx_it(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart3, &rx_ch, 1);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4903      	ldr	r1, [pc, #12]	@ (8001ba8 <uart_start_rx_it+0x14>)
 8001b9c:	4803      	ldr	r0, [pc, #12]	@ (8001bac <uart_start_rx_it+0x18>)
 8001b9e:	f005 f806 	bl	8006bae <HAL_UART_Receive_IT>
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000469 	.word	0x20000469
 8001bac:	200002e4 	.word	0x200002e4

08001bb0 <uart_handle_char>:

/* Wywoywane z callbacka po odebraniu znaku */
static void uart_handle_char(uint8_t c)
{
 8001bb0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bb4:	b088      	sub	sp, #32
 8001bb6:	af04      	add	r7, sp, #16
 8001bb8:	4603      	mov	r3, r0
 8001bba:	71fb      	strb	r3, [r7, #7]
    // echo znakw do debug
    // uart_printf("[RX:%c]\r\n", c);

    if (c == '\r') return;
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	2b0d      	cmp	r3, #13
 8001bc0:	f000 8152 	beq.w	8001e68 <uart_handle_char+0x2b8>

    if (c == '\n') {
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	2b0a      	cmp	r3, #10
 8001bc8:	f040 8138 	bne.w	8001e3c <uart_handle_char+0x28c>
        rx_line[rx_len] = '\0';
 8001bcc:	4ba9      	ldr	r3, [pc, #676]	@ (8001e74 <uart_handle_char+0x2c4>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4ba9      	ldr	r3, [pc, #676]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	5499      	strb	r1, [r3, r2]

        uart_printf("LINE='%s'\r\n", rx_line);  // debug: co przyszlo
 8001bd8:	49a7      	ldr	r1, [pc, #668]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001bda:	48a8      	ldr	r0, [pc, #672]	@ (8001e7c <uart_handle_char+0x2cc>)
 8001bdc:	f7ff fea0 	bl	8001920 <uart_printf>

        float val;

        if (sscanf(rx_line, "SET %f", &val) == 1 ||
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	461a      	mov	r2, r3
 8001be6:	49a6      	ldr	r1, [pc, #664]	@ (8001e80 <uart_handle_char+0x2d0>)
 8001be8:	48a3      	ldr	r0, [pc, #652]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001bea:	f007 f95d 	bl	8008ea8 <siscanf>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d013      	beq.n	8001c1c <uart_handle_char+0x6c>
            sscanf(rx_line, "SET:%f", &val) == 1 ||
 8001bf4:	f107 030c 	add.w	r3, r7, #12
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	49a2      	ldr	r1, [pc, #648]	@ (8001e84 <uart_handle_char+0x2d4>)
 8001bfc:	489e      	ldr	r0, [pc, #632]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001bfe:	f007 f953 	bl	8008ea8 <siscanf>
 8001c02:	4603      	mov	r3, r0
        if (sscanf(rx_line, "SET %f", &val) == 1 ||
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d009      	beq.n	8001c1c <uart_handle_char+0x6c>
            sscanf(rx_line, "SET=%f", &val) == 1) {
 8001c08:	f107 030c 	add.w	r3, r7, #12
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	499e      	ldr	r1, [pc, #632]	@ (8001e88 <uart_handle_char+0x2d8>)
 8001c10:	4899      	ldr	r0, [pc, #612]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001c12:	f007 f949 	bl	8008ea8 <siscanf>
 8001c16:	4603      	mov	r3, r0
            sscanf(rx_line, "SET:%f", &val) == 1 ||
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d119      	bne.n	8001c50 <uart_handle_char+0xa0>

            temp_zadana = clampf(val, TEMP_MIN, TEMP_MAX);
 8001c1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c20:	ed9f 1a9a 	vldr	s2, [pc, #616]	@ 8001e8c <uart_handle_char+0x2dc>
 8001c24:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8001c28:	eeb0 0a67 	vmov.f32	s0, s15
 8001c2c:	f7ff fed4 	bl	80019d8 <clampf>
 8001c30:	eef0 7a40 	vmov.f32	s15, s0
 8001c34:	4b96      	ldr	r3, [pc, #600]	@ (8001e90 <uart_handle_char+0x2e0>)
 8001c36:	edc3 7a00 	vstr	s15, [r3]
            uart_printf("OK SET %.2f\r\n", temp_zadana);
 8001c3a:	4b95      	ldr	r3, [pc, #596]	@ (8001e90 <uart_handle_char+0x2e0>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe fca2 	bl	8000588 <__aeabi_f2d>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4892      	ldr	r0, [pc, #584]	@ (8001e94 <uart_handle_char+0x2e4>)
 8001c4a:	f7ff fe69 	bl	8001920 <uart_printf>
 8001c4e:	e0f1      	b.n	8001e34 <uart_handle_char+0x284>

        }
        else if (sscanf(rx_line, "OUT %f", &val) == 1) {
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	461a      	mov	r2, r3
 8001c56:	4990      	ldr	r1, [pc, #576]	@ (8001e98 <uart_handle_char+0x2e8>)
 8001c58:	4887      	ldr	r0, [pc, #540]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001c5a:	f007 f925 	bl	8008ea8 <siscanf>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d11c      	bne.n	8001c9e <uart_handle_char+0xee>
            out_manual = clampf(val, 0.0f, 100.0f);
 8001c64:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c68:	ed9f 1a8c 	vldr	s2, [pc, #560]	@ 8001e9c <uart_handle_char+0x2ec>
 8001c6c:	eddf 0a8c 	vldr	s1, [pc, #560]	@ 8001ea0 <uart_handle_char+0x2f0>
 8001c70:	eeb0 0a67 	vmov.f32	s0, s15
 8001c74:	f7ff feb0 	bl	80019d8 <clampf>
 8001c78:	eef0 7a40 	vmov.f32	s15, s0
 8001c7c:	4b89      	ldr	r3, [pc, #548]	@ (8001ea4 <uart_handle_char+0x2f4>)
 8001c7e:	edc3 7a00 	vstr	s15, [r3]
            ctrl_mode = MODE_OPEN;
 8001c82:	4b89      	ldr	r3, [pc, #548]	@ (8001ea8 <uart_handle_char+0x2f8>)
 8001c84:	2201      	movs	r2, #1
 8001c86:	701a      	strb	r2, [r3, #0]
            uart_printf("OK OUT %.1f (OPEN)\r\n", out_manual);
 8001c88:	4b86      	ldr	r3, [pc, #536]	@ (8001ea4 <uart_handle_char+0x2f4>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe fc7b 	bl	8000588 <__aeabi_f2d>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4885      	ldr	r0, [pc, #532]	@ (8001eac <uart_handle_char+0x2fc>)
 8001c98:	f7ff fe42 	bl	8001920 <uart_printf>
 8001c9c:	e0ca      	b.n	8001e34 <uart_handle_char+0x284>

        }
        else if (strncmp(rx_line, "MODE PID", 8) == 0) {
 8001c9e:	2208      	movs	r2, #8
 8001ca0:	4983      	ldr	r1, [pc, #524]	@ (8001eb0 <uart_handle_char+0x300>)
 8001ca2:	4875      	ldr	r0, [pc, #468]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001ca4:	f007 f9b6 	bl	8009014 <strncmp>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d11e      	bne.n	8001cec <uart_handle_char+0x13c>
            ctrl_mode = MODE_PID;
 8001cae:	4b7e      	ldr	r3, [pc, #504]	@ (8001ea8 <uart_handle_char+0x2f8>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	701a      	strb	r2, [r3, #0]

            pid_bumpless_init(control_u, temp_zadana, temperature_ctrl);
 8001cb4:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb4 <uart_handle_char+0x304>)
 8001cb6:	edd3 7a00 	vldr	s15, [r3]
 8001cba:	4b75      	ldr	r3, [pc, #468]	@ (8001e90 <uart_handle_char+0x2e0>)
 8001cbc:	ed93 7a00 	vldr	s14, [r3]
 8001cc0:	4b7d      	ldr	r3, [pc, #500]	@ (8001eb8 <uart_handle_char+0x308>)
 8001cc2:	edd3 6a00 	vldr	s13, [r3]
 8001cc6:	eeb0 1a66 	vmov.f32	s2, s13
 8001cca:	eef0 0a47 	vmov.f32	s1, s14
 8001cce:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd2:	f7ff feab 	bl	8001a2c <pid_bumpless_init>

            // limiter startuje od aktualnego OUT
            rate_limit_reset(control_u);
 8001cd6:	4b77      	ldr	r3, [pc, #476]	@ (8001eb4 <uart_handle_char+0x304>)
 8001cd8:	edd3 7a00 	vldr	s15, [r3]
 8001cdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce0:	f7ff ff3c 	bl	8001b5c <rate_limit_reset>

            uart_print("OK MODE PID\r\n");
 8001ce4:	4875      	ldr	r0, [pc, #468]	@ (8001ebc <uart_handle_char+0x30c>)
 8001ce6:	f7ff fe07 	bl	80018f8 <uart_print>
 8001cea:	e0a3      	b.n	8001e34 <uart_handle_char+0x284>
        }
        else if (strncmp(rx_line, "MODE OPEN", 9) == 0) {
 8001cec:	2209      	movs	r2, #9
 8001cee:	4974      	ldr	r1, [pc, #464]	@ (8001ec0 <uart_handle_char+0x310>)
 8001cf0:	4861      	ldr	r0, [pc, #388]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001cf2:	f007 f98f 	bl	8009014 <strncmp>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d10d      	bne.n	8001d18 <uart_handle_char+0x168>
            ctrl_mode = MODE_OPEN;
 8001cfc:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea8 <uart_handle_char+0x2f8>)
 8001cfe:	2201      	movs	r2, #1
 8001d00:	701a      	strb	r2, [r3, #0]

            // limiter dopasuj do aktualnego OUT (manual), eby nie byo skokw w logach
            rate_limit_reset(out_manual);
 8001d02:	4b68      	ldr	r3, [pc, #416]	@ (8001ea4 <uart_handle_char+0x2f4>)
 8001d04:	edd3 7a00 	vldr	s15, [r3]
 8001d08:	eeb0 0a67 	vmov.f32	s0, s15
 8001d0c:	f7ff ff26 	bl	8001b5c <rate_limit_reset>

            uart_print("OK MODE OPEN\r\n");
 8001d10:	486c      	ldr	r0, [pc, #432]	@ (8001ec4 <uart_handle_char+0x314>)
 8001d12:	f7ff fdf1 	bl	80018f8 <uart_print>
 8001d16:	e08d      	b.n	8001e34 <uart_handle_char+0x284>
        }

        else if (sscanf(rx_line, "KP %f", &val) == 1) { kp = val; uart_printf("OK KP %.4f\r\n", kp); }
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	496a      	ldr	r1, [pc, #424]	@ (8001ec8 <uart_handle_char+0x318>)
 8001d20:	4855      	ldr	r0, [pc, #340]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001d22:	f007 f8c1 	bl	8008ea8 <siscanf>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d10d      	bne.n	8001d48 <uart_handle_char+0x198>
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4a67      	ldr	r2, [pc, #412]	@ (8001ecc <uart_handle_char+0x31c>)
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	4b66      	ldr	r3, [pc, #408]	@ (8001ecc <uart_handle_char+0x31c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7fe fc26 	bl	8000588 <__aeabi_f2d>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	4863      	ldr	r0, [pc, #396]	@ (8001ed0 <uart_handle_char+0x320>)
 8001d42:	f7ff fded 	bl	8001920 <uart_printf>
 8001d46:	e075      	b.n	8001e34 <uart_handle_char+0x284>
        else if (sscanf(rx_line, "KI %f", &val) == 1) { ki = val; uart_printf("OK KI %.4f\r\n", ki); }
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4961      	ldr	r1, [pc, #388]	@ (8001ed4 <uart_handle_char+0x324>)
 8001d50:	4849      	ldr	r0, [pc, #292]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001d52:	f007 f8a9 	bl	8008ea8 <siscanf>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d10d      	bne.n	8001d78 <uart_handle_char+0x1c8>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4a5e      	ldr	r2, [pc, #376]	@ (8001ed8 <uart_handle_char+0x328>)
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	4b5d      	ldr	r3, [pc, #372]	@ (8001ed8 <uart_handle_char+0x328>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fc0e 	bl	8000588 <__aeabi_f2d>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	485a      	ldr	r0, [pc, #360]	@ (8001edc <uart_handle_char+0x32c>)
 8001d72:	f7ff fdd5 	bl	8001920 <uart_printf>
 8001d76:	e05d      	b.n	8001e34 <uart_handle_char+0x284>
        else if (sscanf(rx_line, "KD %f", &val) == 1) { kd = val; uart_printf("OK KD %.4f\r\n", kd); }
 8001d78:	f107 030c 	add.w	r3, r7, #12
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4958      	ldr	r1, [pc, #352]	@ (8001ee0 <uart_handle_char+0x330>)
 8001d80:	483d      	ldr	r0, [pc, #244]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001d82:	f007 f891 	bl	8008ea8 <siscanf>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d10d      	bne.n	8001da8 <uart_handle_char+0x1f8>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4a55      	ldr	r2, [pc, #340]	@ (8001ee4 <uart_handle_char+0x334>)
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	4b54      	ldr	r3, [pc, #336]	@ (8001ee4 <uart_handle_char+0x334>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe fbf6 	bl	8000588 <__aeabi_f2d>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4851      	ldr	r0, [pc, #324]	@ (8001ee8 <uart_handle_char+0x338>)
 8001da2:	f7ff fdbd 	bl	8001920 <uart_printf>
 8001da6:	e045      	b.n	8001e34 <uart_handle_char+0x284>
        else if (strncmp(rx_line, "GET", 3) == 0) {
 8001da8:	2203      	movs	r2, #3
 8001daa:	4950      	ldr	r1, [pc, #320]	@ (8001eec <uart_handle_char+0x33c>)
 8001dac:	4832      	ldr	r0, [pc, #200]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001dae:	f007 f931 	bl	8009014 <strncmp>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d11e      	bne.n	8001df6 <uart_handle_char+0x246>
        	uart_printf("T=%.2f SP=%.2f OUT=%.1f\r\n", temperature_tel, temp_zadana, control_u);
 8001db8:	4b4d      	ldr	r3, [pc, #308]	@ (8001ef0 <uart_handle_char+0x340>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fbe3 	bl	8000588 <__aeabi_f2d>
 8001dc2:	4680      	mov	r8, r0
 8001dc4:	4689      	mov	r9, r1
 8001dc6:	4b32      	ldr	r3, [pc, #200]	@ (8001e90 <uart_handle_char+0x2e0>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fbdc 	bl	8000588 <__aeabi_f2d>
 8001dd0:	4604      	mov	r4, r0
 8001dd2:	460d      	mov	r5, r1
 8001dd4:	4b37      	ldr	r3, [pc, #220]	@ (8001eb4 <uart_handle_char+0x304>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7fe fbd5 	bl	8000588 <__aeabi_f2d>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001de6:	e9cd 4500 	strd	r4, r5, [sp]
 8001dea:	4642      	mov	r2, r8
 8001dec:	464b      	mov	r3, r9
 8001dee:	4841      	ldr	r0, [pc, #260]	@ (8001ef4 <uart_handle_char+0x344>)
 8001df0:	f7ff fd96 	bl	8001920 <uart_printf>
 8001df4:	e01e      	b.n	8001e34 <uart_handle_char+0x284>

        }
        else if (strncmp(rx_line, "HELP", 4) == 0) {
 8001df6:	2204      	movs	r2, #4
 8001df8:	493f      	ldr	r1, [pc, #252]	@ (8001ef8 <uart_handle_char+0x348>)
 8001dfa:	481f      	ldr	r0, [pc, #124]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001dfc:	f007 f90a 	bl	8009014 <strncmp>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d10f      	bne.n	8001e26 <uart_handle_char+0x276>
            uart_print("CMD: SET <temp>\r\n");
 8001e06:	483d      	ldr	r0, [pc, #244]	@ (8001efc <uart_handle_char+0x34c>)
 8001e08:	f7ff fd76 	bl	80018f8 <uart_print>
            uart_print("CMD: OUT <0..100>\r\n");
 8001e0c:	483c      	ldr	r0, [pc, #240]	@ (8001f00 <uart_handle_char+0x350>)
 8001e0e:	f7ff fd73 	bl	80018f8 <uart_print>
            uart_print("CMD: MODE PID | MODE OPEN\r\n");
 8001e12:	483c      	ldr	r0, [pc, #240]	@ (8001f04 <uart_handle_char+0x354>)
 8001e14:	f7ff fd70 	bl	80018f8 <uart_print>
            uart_print("CMD: GET\r\n");
 8001e18:	483b      	ldr	r0, [pc, #236]	@ (8001f08 <uart_handle_char+0x358>)
 8001e1a:	f7ff fd6d 	bl	80018f8 <uart_print>
            uart_print("CMD: KP <v> | KI <v> | KD <v>\r\n");
 8001e1e:	483b      	ldr	r0, [pc, #236]	@ (8001f0c <uart_handle_char+0x35c>)
 8001e20:	f7ff fd6a 	bl	80018f8 <uart_print>
 8001e24:	e006      	b.n	8001e34 <uart_handle_char+0x284>
        }
        else if (rx_line[0] != '\0') {
 8001e26:	4b14      	ldr	r3, [pc, #80]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d002      	beq.n	8001e34 <uart_handle_char+0x284>
            uart_print("ERR\r\n");
 8001e2e:	4838      	ldr	r0, [pc, #224]	@ (8001f10 <uart_handle_char+0x360>)
 8001e30:	f7ff fd62 	bl	80018f8 <uart_print>
        }


        rx_len = 0;
 8001e34:	4b0f      	ldr	r3, [pc, #60]	@ (8001e74 <uart_handle_char+0x2c4>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	e016      	b.n	8001e6a <uart_handle_char+0x2ba>
        return;
    }

    if (rx_len < sizeof(rx_line) - 1) {
 8001e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e74 <uart_handle_char+0x2c4>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b3e      	cmp	r3, #62	@ 0x3e
 8001e42:	d80a      	bhi.n	8001e5a <uart_handle_char+0x2aa>
        rx_line[rx_len++] = (char)c;
 8001e44:	4b0b      	ldr	r3, [pc, #44]	@ (8001e74 <uart_handle_char+0x2c4>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	1c5a      	adds	r2, r3, #1
 8001e4a:	b2d1      	uxtb	r1, r2
 8001e4c:	4a09      	ldr	r2, [pc, #36]	@ (8001e74 <uart_handle_char+0x2c4>)
 8001e4e:	7011      	strb	r1, [r2, #0]
 8001e50:	4619      	mov	r1, r3
 8001e52:	4a09      	ldr	r2, [pc, #36]	@ (8001e78 <uart_handle_char+0x2c8>)
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	5453      	strb	r3, [r2, r1]
 8001e58:	e007      	b.n	8001e6a <uart_handle_char+0x2ba>
    } else {
        rx_len = 0;
 8001e5a:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <uart_handle_char+0x2c4>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	701a      	strb	r2, [r3, #0]
        uart_print("ERR:LINE_OVERFLOW\r\n");
 8001e60:	482c      	ldr	r0, [pc, #176]	@ (8001f14 <uart_handle_char+0x364>)
 8001e62:	f7ff fd49 	bl	80018f8 <uart_print>
 8001e66:	e000      	b.n	8001e6a <uart_handle_char+0x2ba>
    if (c == '\r') return;
 8001e68:	bf00      	nop
    }
}
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e72:	bf00      	nop
 8001e74:	20000468 	.word	0x20000468
 8001e78:	20000428 	.word	0x20000428
 8001e7c:	0800d014 	.word	0x0800d014
 8001e80:	0800d020 	.word	0x0800d020
 8001e84:	0800d028 	.word	0x0800d028
 8001e88:	0800d030 	.word	0x0800d030
 8001e8c:	42700000 	.word	0x42700000
 8001e90:	20000004 	.word	0x20000004
 8001e94:	0800d038 	.word	0x0800d038
 8001e98:	0800d048 	.word	0x0800d048
 8001e9c:	42c80000 	.word	0x42c80000
 8001ea0:	00000000 	.word	0x00000000
 8001ea4:	20000424 	.word	0x20000424
 8001ea8:	20000420 	.word	0x20000420
 8001eac:	0800d050 	.word	0x0800d050
 8001eb0:	0800d068 	.word	0x0800d068
 8001eb4:	2000041c 	.word	0x2000041c
 8001eb8:	20000400 	.word	0x20000400
 8001ebc:	0800d074 	.word	0x0800d074
 8001ec0:	0800d084 	.word	0x0800d084
 8001ec4:	0800d090 	.word	0x0800d090
 8001ec8:	0800d0a0 	.word	0x0800d0a0
 8001ecc:	20000008 	.word	0x20000008
 8001ed0:	0800d0a8 	.word	0x0800d0a8
 8001ed4:	0800d0b8 	.word	0x0800d0b8
 8001ed8:	2000000c 	.word	0x2000000c
 8001edc:	0800d0c0 	.word	0x0800d0c0
 8001ee0:	0800d0d0 	.word	0x0800d0d0
 8001ee4:	2000040c 	.word	0x2000040c
 8001ee8:	0800d0d8 	.word	0x0800d0d8
 8001eec:	0800d0e8 	.word	0x0800d0e8
 8001ef0:	20000404 	.word	0x20000404
 8001ef4:	0800d0ec 	.word	0x0800d0ec
 8001ef8:	0800d108 	.word	0x0800d108
 8001efc:	0800d110 	.word	0x0800d110
 8001f00:	0800d124 	.word	0x0800d124
 8001f04:	0800d138 	.word	0x0800d138
 8001f08:	0800d154 	.word	0x0800d154
 8001f0c:	0800d160 	.word	0x0800d160
 8001f10:	0800d180 	.word	0x0800d180
 8001f14:	0800d188 	.word	0x0800d188

08001f18 <heater_set_percent>:


static void heater_set_percent(float percent)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	ed87 0a01 	vstr	s0, [r7, #4]
	percent = clampf(percent, 0.0f, 100.0f);
 8001f22:	ed9f 1a16 	vldr	s2, [pc, #88]	@ 8001f7c <heater_set_percent+0x64>
 8001f26:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8001f80 <heater_set_percent+0x68>
 8001f2a:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f2e:	f7ff fd53 	bl	80019d8 <clampf>
 8001f32:	ed87 0a01 	vstr	s0, [r7, #4]

	    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim4);   // np. 999
 8001f36:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <heater_set_percent+0x6c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f3c:	60fb      	str	r3, [r7, #12]
	    uint32_t ccr = (uint32_t)((percent * (float)(arr + 1U) / 100.0f) + 0.5f);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	3301      	adds	r3, #1
 8001f42:	ee07 3a90 	vmov	s15, r3
 8001f46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f52:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001f7c <heater_set_percent+0x64>
 8001f56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f5a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f66:	ee17 3a90 	vmov	r3, s15
 8001f6a:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, ccr);
 8001f6c:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <heater_set_percent+0x6c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68ba      	ldr	r2, [r7, #8]
 8001f72:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001f74:	bf00      	nop
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	42c80000 	.word	0x42c80000
 8001f80:	00000000 	.word	0x00000000
 8001f84:	200003b4 	.word	0x200003b4

08001f88 <is_valid_temp>:

static uint8_t is_valid_temp(float t)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	ed87 0a01 	vstr	s0, [r7, #4]
    return (t > -40.0f && t < 85.0f); // zakres BME280
 8001f92:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f96:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001fcc <is_valid_temp+0x44>
 8001f9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa2:	dd0a      	ble.n	8001fba <is_valid_temp+0x32>
 8001fa4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fa8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001fd0 <is_valid_temp+0x48>
 8001fac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb4:	d501      	bpl.n	8001fba <is_valid_temp+0x32>
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e000      	b.n	8001fbc <is_valid_temp+0x34>
 8001fba:	2300      	movs	r3, #0
 8001fbc:	b2db      	uxtb	r3, r3
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	c2200000 	.word	0xc2200000
 8001fd0:	42aa0000 	.word	0x42aa0000

08001fd4 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8001fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fd8:	b0aa      	sub	sp, #168	@ 0xa8
 8001fda:	af0a      	add	r7, sp, #40	@ 0x28
  // #define MAX_LENGTH 30
  // char text[MAX_LENGTH]; // aktualnie nieuywane
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001fdc:	f001 f953 	bl	8003286 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  SystemClock_Config();
 8001fe0:	f000 fb2a 	bl	8002638 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  MX_GPIO_Init();
 8001fe4:	f000 fc40 	bl	8002868 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001fe8:	f000 fc0e 	bl	8002808 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001fec:	f000 fb8c 	bl	8002708 <MX_I2C1_Init>
  MX_I2C4_Init();
 8001ff0:	f000 fbca 	bl	8002788 <MX_I2C4_Init>
  MX_TIM4_Init();
 8001ff4:	f000 fdca 	bl	8002b8c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  MX_TIM3_Init();
 8001ff8:	f000 fd72 	bl	8002ae0 <MX_TIM3_Init>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	48b0      	ldr	r0, [pc, #704]	@ (80022c0 <main+0x2ec>)
 8002000:	f003 fe84 	bl	8005d0c <HAL_TIM_PWM_Start>
  heater_set_percent(50.0f);
 8002004:	ed9f 0aaf 	vldr	s0, [pc, #700]	@ 80022c4 <main+0x2f0>
 8002008:	f7ff ff86 	bl	8001f18 <heater_set_percent>
  uart_start_rx_it();   // HAL_UART_Receive_IT(&huart3, &rx_ch, 1);
 800200c:	f7ff fdc2 	bl	8001b94 <uart_start_rx_it>

  uart_print("\r\nBOOT OK\r\n");
 8002010:	48ad      	ldr	r0, [pc, #692]	@ (80022c8 <main+0x2f4>)
 8002012:	f7ff fc71 	bl	80018f8 <uart_print>
  uart_print("UART=115200 8N1\r\n");
 8002016:	48ad      	ldr	r0, [pc, #692]	@ (80022cc <main+0x2f8>)
 8002018:	f7ff fc6e 	bl	80018f8 <uart_print>

  i2c_scan_bus("I2C4 (LCD)", &hi2c4);
 800201c:	49ac      	ldr	r1, [pc, #688]	@ (80022d0 <main+0x2fc>)
 800201e:	48ad      	ldr	r0, [pc, #692]	@ (80022d4 <main+0x300>)
 8002020:	f7ff fca4 	bl	800196c <i2c_scan_bus>
  i2c_scan_bus("I2C1 (BME)", &hi2c1);
 8002024:	49ac      	ldr	r1, [pc, #688]	@ (80022d8 <main+0x304>)
 8002026:	48ad      	ldr	r0, [pc, #692]	@ (80022dc <main+0x308>)
 8002028:	f7ff fca0 	bl	800196c <i2c_scan_bus>

  lcd_init();
 800202c:	f7ff fb13 	bl	8001656 <lcd_init>
  lcd_clear();
 8002030:	f7ff fb57 	bl	80016e2 <lcd_clear>
  lcd_send_string_at(0, 0, "Start BME280...");
 8002034:	4aaa      	ldr	r2, [pc, #680]	@ (80022e0 <main+0x30c>)
 8002036:	2100      	movs	r1, #0
 8002038:	2000      	movs	r0, #0
 800203a:	f7ff fbbd 	bl	80017b8 <lcd_send_string_at>

  uart_start_rx_it();
 800203e:	f7ff fda9 	bl	8001b94 <uart_start_rx_it>
  uart_print("Type HELP + Enter\r\n");
 8002042:	48a8      	ldr	r0, [pc, #672]	@ (80022e4 <main+0x310>)
 8002044:	f7ff fc58 	bl	80018f8 <uart_print>

  if (bme280_init(&hi2c1,
 8002048:	2300      	movs	r3, #0
 800204a:	9302      	str	r3, [sp, #8]
 800204c:	2302      	movs	r3, #2
 800204e:	9301      	str	r3, [sp, #4]
 8002050:	2303      	movs	r3, #3
 8002052:	9300      	str	r3, [sp, #0]
 8002054:	2301      	movs	r3, #1
 8002056:	2201      	movs	r2, #1
 8002058:	2101      	movs	r1, #1
 800205a:	489f      	ldr	r0, [pc, #636]	@ (80022d8 <main+0x304>)
 800205c:	f7ff f938 	bl	80012d0 <bme280_init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d009      	beq.n	800207a <main+0xa6>
                  BME280_OVERSAMPLE_X1,
                  BME280_NORMAL_MODE,
                  BME280_STANDBY_125MS,
                  BME280_FILTER_OFF) != 0)
  {
      lcd_send_string_at(1, 0, "BME init ERROR");
 8002066:	4aa0      	ldr	r2, [pc, #640]	@ (80022e8 <main+0x314>)
 8002068:	2100      	movs	r1, #0
 800206a:	2001      	movs	r0, #1
 800206c:	f7ff fba4 	bl	80017b8 <lcd_send_string_at>
      uart_print("BME init ERROR\r\n");
 8002070:	489e      	ldr	r0, [pc, #632]	@ (80022ec <main+0x318>)
 8002072:	f7ff fc41 	bl	80018f8 <uart_print>
      Error_Handler();
 8002076:	f000 fe2d 	bl	8002cd4 <Error_Handler>
  }

  lcd_clear();
 800207a:	f7ff fb32 	bl	80016e2 <lcd_clear>
  lcd_send_string_at(0, 0, "BME280 OK");
 800207e:	4a9c      	ldr	r2, [pc, #624]	@ (80022f0 <main+0x31c>)
 8002080:	2100      	movs	r1, #0
 8002082:	2000      	movs	r0, #0
 8002084:	f7ff fb98 	bl	80017b8 <lcd_send_string_at>

  rate_limit_reset(50.0f);
 8002088:	ed9f 0a8e 	vldr	s0, [pc, #568]	@ 80022c4 <main+0x2f0>
 800208c:	f7ff fd66 	bl	8001b5c <rate_limit_reset>
  pid_bumpless_init(50.0f, temp_zadana, temperature);
 8002090:	4b98      	ldr	r3, [pc, #608]	@ (80022f4 <main+0x320>)
 8002092:	edd3 7a00 	vldr	s15, [r3]
 8002096:	4b98      	ldr	r3, [pc, #608]	@ (80022f8 <main+0x324>)
 8002098:	ed93 7a00 	vldr	s14, [r3]
 800209c:	eeb0 1a47 	vmov.f32	s2, s14
 80020a0:	eef0 0a67 	vmov.f32	s1, s15
 80020a4:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 80022c4 <main+0x2f0>
 80020a8:	f7ff fcc0 	bl	8001a2c <pid_bumpless_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t last = HAL_GetTick();
 80020ac:	f001 f93c 	bl	8003328 <HAL_GetTick>
 80020b0:	6778      	str	r0, [r7, #116]	@ 0x74
//
//          snprintf(line, sizeof(line), "Tzad: %6.2f C      ", temp_zadana);
//          lcd_send_string_at(3, 0, line);
//      }

  uint32_t now_ms = HAL_GetTick();
 80020b2:	f001 f939 	bl	8003328 <HAL_GetTick>
 80020b6:	6738      	str	r0, [r7, #112]	@ 0x70

  /* PID loop every 100 ms */
  if (now_ms - last_pid_ms >= 100) {
 80020b8:	4b90      	ldr	r3, [pc, #576]	@ (80022fc <main+0x328>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b63      	cmp	r3, #99	@ 0x63
 80020c2:	f240 81d2 	bls.w	800246a <main+0x496>

      uint32_t dt_ms = now_ms - last_pid_ms;
 80020c6:	4b8d      	ldr	r3, [pc, #564]	@ (80022fc <main+0x328>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
      last_pid_ms = now_ms;
 80020d0:	4a8a      	ldr	r2, [pc, #552]	@ (80022fc <main+0x328>)
 80020d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020d4:	6013      	str	r3, [r2, #0]

      float dt_s = (dt_ms > 0) ? (dt_ms / 1000.0f) : 0.1f;
 80020d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d009      	beq.n	80020f0 <main+0x11c>
 80020dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020de:	ee07 3a90 	vmov	s15, r3
 80020e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020e6:	eddf 6a86 	vldr	s13, [pc, #536]	@ 8002300 <main+0x32c>
 80020ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ee:	e001      	b.n	80020f4 <main+0x120>
 80020f0:	eddf 7a84 	vldr	s15, [pc, #528]	@ 8002304 <main+0x330>
 80020f4:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

      float t_raw = bme280_get_temperature();
 80020f8:	f7ff f9c0 	bl	800147c <bme280_get_temperature>
 80020fc:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64

      float t_ctrl = lowpass_ctrl(t_raw);   // do regulacji
 8002100:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 8002104:	f7ff fb6a 	bl	80017dc <lowpass_ctrl>
 8002108:	ed87 0a18 	vstr	s0, [r7, #96]	@ 0x60
      float t_tel  = lowpass_tel(t_raw);    // do logu/LCD
 800210c:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 8002110:	f7ff fb9a 	bl	8001848 <lowpass_tel>
 8002114:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c

      if (!is_valid_temp(t_ctrl)) {
 8002118:	ed97 0a18 	vldr	s0, [r7, #96]	@ 0x60
 800211c:	f7ff ff34 	bl	8001f88 <is_valid_temp>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10b      	bne.n	800213e <main+0x16a>
          control_u = 0.0f;
 8002126:	4b78      	ldr	r3, [pc, #480]	@ (8002308 <main+0x334>)
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
          heater_set_percent(0.0f);
 800212e:	ed9f 0a77 	vldr	s0, [pc, #476]	@ 800230c <main+0x338>
 8002132:	f7ff fef1 	bl	8001f18 <heater_set_percent>
          uart_print("ERR:INVALID_TEMP\r\n");
 8002136:	4876      	ldr	r0, [pc, #472]	@ (8002310 <main+0x33c>)
 8002138:	f7ff fbde 	bl	80018f8 <uart_print>
          continue;
 800213c:	e252      	b.n	80025e4 <main+0x610>
      }

      temperature = t_ctrl;
 800213e:	4a6e      	ldr	r2, [pc, #440]	@ (80022f8 <main+0x324>)
 8002140:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002142:	6013      	str	r3, [r2, #0]
      temperature_tel = t_tel;
 8002144:	4a73      	ldr	r2, [pc, #460]	@ (8002314 <main+0x340>)
 8002146:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002148:	6013      	str	r3, [r2, #0]

      if (ctrl_mode == MODE_OPEN) {
 800214a:	4b73      	ldr	r3, [pc, #460]	@ (8002318 <main+0x344>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d12d      	bne.n	80021ae <main+0x1da>

          if (temperature >= OPEN_HARD_MAX) {
 8002152:	4b69      	ldr	r3, [pc, #420]	@ (80022f8 <main+0x324>)
 8002154:	edd3 7a00 	vldr	s15, [r3]
 8002158:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 800231c <main+0x348>
 800215c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002164:	db0b      	blt.n	800217e <main+0x1aa>
              control_u = 0.0f;
 8002166:	4b68      	ldr	r3, [pc, #416]	@ (8002308 <main+0x334>)
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
              heater_set_percent(0.0f);
 800216e:	ed9f 0a67 	vldr	s0, [pc, #412]	@ 800230c <main+0x338>
 8002172:	f7ff fed1 	bl	8001f18 <heater_set_percent>
              uart_print("WARN:OPEN_HARD_MAX\r\n");
 8002176:	486a      	ldr	r0, [pc, #424]	@ (8002320 <main+0x34c>)
 8002178:	f7ff fbbe 	bl	80018f8 <uart_print>
 800217c:	e175      	b.n	800246a <main+0x496>
          } else {
              control_u = clampf(out_manual, 0.0f, 100.0f);
 800217e:	4b69      	ldr	r3, [pc, #420]	@ (8002324 <main+0x350>)
 8002180:	edd3 7a00 	vldr	s15, [r3]
 8002184:	ed9f 1a68 	vldr	s2, [pc, #416]	@ 8002328 <main+0x354>
 8002188:	eddf 0a60 	vldr	s1, [pc, #384]	@ 800230c <main+0x338>
 800218c:	eeb0 0a67 	vmov.f32	s0, s15
 8002190:	f7ff fc22 	bl	80019d8 <clampf>
 8002194:	eef0 7a40 	vmov.f32	s15, s0
 8002198:	4b5b      	ldr	r3, [pc, #364]	@ (8002308 <main+0x334>)
 800219a:	edc3 7a00 	vstr	s15, [r3]
              heater_set_percent(control_u);
 800219e:	4b5a      	ldr	r3, [pc, #360]	@ (8002308 <main+0x334>)
 80021a0:	edd3 7a00 	vldr	s15, [r3]
 80021a4:	eeb0 0a67 	vmov.f32	s0, s15
 80021a8:	f7ff feb6 	bl	8001f18 <heater_set_percent>
 80021ac:	e15d      	b.n	800246a <main+0x496>
          }

      } else { // MODE_PID

          float sp = temp_zadana;
 80021ae:	4b51      	ldr	r3, [pc, #324]	@ (80022f4 <main+0x320>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	65bb      	str	r3, [r7, #88]	@ 0x58
          float y  = t_ctrl;
 80021b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021b6:	657b      	str	r3, [r7, #84]	@ 0x54
          float e  = sp - y;
 80021b8:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80021bc:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80021c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c4:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

          float dy = (y - pid_prev_y) / (dt_s > 1e-6f ? dt_s : 1e-6f);
 80021c8:	4b58      	ldr	r3, [pc, #352]	@ (800232c <main+0x358>)
 80021ca:	edd3 7a00 	vldr	s15, [r3]
 80021ce:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80021d2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80021d6:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80021da:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8002330 <main+0x35c>
 80021de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e6:	dd02      	ble.n	80021ee <main+0x21a>
 80021e8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80021ec:	e001      	b.n	80021f2 <main+0x21e>
 80021ee:	eddf 7a50 	vldr	s15, [pc, #320]	@ 8002330 <main+0x35c>
 80021f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021f6:	ed87 7a13 	vstr	s14, [r7, #76]	@ 0x4c
          pid_prev_y = y;
 80021fa:	4a4c      	ldr	r2, [pc, #304]	@ (800232c <main+0x358>)
 80021fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021fe:	6013      	str	r3, [r2, #0]

          float p = kp * e;
 8002200:	4b4c      	ldr	r3, [pc, #304]	@ (8002334 <main+0x360>)
 8002202:	edd3 7a00 	vldr	s15, [r3]
 8002206:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800220a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800220e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
          float d = -kd * dy;
 8002212:	4b49      	ldr	r3, [pc, #292]	@ (8002338 <main+0x364>)
 8002214:	edd3 7a00 	vldr	s15, [r3]
 8002218:	eef1 7a67 	vneg.f32	s15, s15
 800221c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002224:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

          // --- integrator ---
          if (ki > 1e-9f) {
 8002228:	4b44      	ldr	r3, [pc, #272]	@ (800233c <main+0x368>)
 800222a:	edd3 7a00 	vldr	s15, [r3]
 800222e:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002340 <main+0x36c>
 8002232:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223a:	f340 8085 	ble.w	8002348 <main+0x374>
              pid_i += e * dt_s;
 800223e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002242:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002246:	ee27 7a27 	vmul.f32	s14, s14, s15
 800224a:	4b3e      	ldr	r3, [pc, #248]	@ (8002344 <main+0x370>)
 800224c:	edd3 7a00 	vldr	s15, [r3]
 8002250:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002254:	4b3b      	ldr	r3, [pc, #236]	@ (8002344 <main+0x370>)
 8002256:	edc3 7a00 	vstr	s15, [r3]

              // KLUCZ: clamp integratora tak, aby u mogo by w [0..100]
              // (zapobiega ogromnemu ujemnemu I po dugim u=0)
              float i_min = (0.0f   - (p + d)) / ki;
 800225a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800225e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002266:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800230c <main+0x338>
 800226a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800226e:	4b33      	ldr	r3, [pc, #204]	@ (800233c <main+0x368>)
 8002270:	ed93 7a00 	vldr	s14, [r3]
 8002274:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002278:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
              float i_max = (100.0f - (p + d)) / ki;
 800227c:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002280:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002288:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002328 <main+0x354>
 800228c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002290:	4b2a      	ldr	r3, [pc, #168]	@ (800233c <main+0x368>)
 8002292:	ed93 7a00 	vldr	s14, [r3]
 8002296:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800229a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
              pid_i = clampf(pid_i, i_min, i_max);
 800229e:	4b29      	ldr	r3, [pc, #164]	@ (8002344 <main+0x370>)
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	ed97 1a0f 	vldr	s2, [r7, #60]	@ 0x3c
 80022a8:	edd7 0a10 	vldr	s1, [r7, #64]	@ 0x40
 80022ac:	eeb0 0a67 	vmov.f32	s0, s15
 80022b0:	f7ff fb92 	bl	80019d8 <clampf>
 80022b4:	eef0 7a40 	vmov.f32	s15, s0
 80022b8:	4b22      	ldr	r3, [pc, #136]	@ (8002344 <main+0x370>)
 80022ba:	edc3 7a00 	vstr	s15, [r3]
 80022be:	e047      	b.n	8002350 <main+0x37c>
 80022c0:	200003b4 	.word	0x200003b4
 80022c4:	42480000 	.word	0x42480000
 80022c8:	0800d19c 	.word	0x0800d19c
 80022cc:	0800d1a8 	.word	0x0800d1a8
 80022d0:	20000298 	.word	0x20000298
 80022d4:	0800d1bc 	.word	0x0800d1bc
 80022d8:	2000024c 	.word	0x2000024c
 80022dc:	0800d1c8 	.word	0x0800d1c8
 80022e0:	0800d1d4 	.word	0x0800d1d4
 80022e4:	0800d1e4 	.word	0x0800d1e4
 80022e8:	0800d1f8 	.word	0x0800d1f8
 80022ec:	0800d208 	.word	0x0800d208
 80022f0:	0800d21c 	.word	0x0800d21c
 80022f4:	20000004 	.word	0x20000004
 80022f8:	20000408 	.word	0x20000408
 80022fc:	2000046c 	.word	0x2000046c
 8002300:	447a0000 	.word	0x447a0000
 8002304:	3dcccccd 	.word	0x3dcccccd
 8002308:	2000041c 	.word	0x2000041c
 800230c:	00000000 	.word	0x00000000
 8002310:	0800d228 	.word	0x0800d228
 8002314:	20000404 	.word	0x20000404
 8002318:	20000420 	.word	0x20000420
 800231c:	42820000 	.word	0x42820000
 8002320:	0800d23c 	.word	0x0800d23c
 8002324:	20000424 	.word	0x20000424
 8002328:	42c80000 	.word	0x42c80000
 800232c:	20000414 	.word	0x20000414
 8002330:	358637bd 	.word	0x358637bd
 8002334:	20000008 	.word	0x20000008
 8002338:	2000040c 	.word	0x2000040c
 800233c:	2000000c 	.word	0x2000000c
 8002340:	3089705f 	.word	0x3089705f
 8002344:	20000410 	.word	0x20000410
          } else {
              pid_i = 0.0f;
 8002348:	4ba7      	ldr	r3, [pc, #668]	@ (80025e8 <main+0x614>)
 800234a:	f04f 0200 	mov.w	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
          }

          float u_unsat = p + (ki * pid_i) + d;
 8002350:	4ba6      	ldr	r3, [pc, #664]	@ (80025ec <main+0x618>)
 8002352:	ed93 7a00 	vldr	s14, [r3]
 8002356:	4ba4      	ldr	r3, [pc, #656]	@ (80025e8 <main+0x614>)
 8002358:	edd3 7a00 	vldr	s15, [r3]
 800235c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002360:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002368:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800236c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002370:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
          float u_sat   = clampf(u_unsat, 0.0f, 100.0f);
 8002374:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 80025f0 <main+0x61c>
 8002378:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 80025f4 <main+0x620>
 800237c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8002380:	f7ff fb2a 	bl	80019d8 <clampf>
 8002384:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34

          // --- dynamiczny limiter: szybciej tnij gdy za gorco, szybciej grzej gdy za zimno ---
          const float MARGIN = 0.12f;     // 0.10.2C
 8002388:	4b9b      	ldr	r3, [pc, #620]	@ (80025f8 <main+0x624>)
 800238a:	633b      	str	r3, [r7, #48]	@ 0x30
          float du_up = DU_UP;
 800238c:	4b9b      	ldr	r3, [pc, #620]	@ (80025fc <main+0x628>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	67fb      	str	r3, [r7, #124]	@ 0x7c
          float du_dn = DU_DN;
 8002392:	4b9b      	ldr	r3, [pc, #620]	@ (8002600 <main+0x62c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	67bb      	str	r3, [r7, #120]	@ 0x78

          if (y > sp + MARGIN) {
 8002398:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800239c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80023a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a4:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80023a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b0:	dd06      	ble.n	80023c0 <main+0x3ec>
              du_dn = DU_DN * 2.0f;       // szybciej w d gdy przebijasz w gr
 80023b2:	4b93      	ldr	r3, [pc, #588]	@ (8002600 <main+0x62c>)
 80023b4:	edd3 7a00 	vldr	s15, [r3]
 80023b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023bc:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
          }
          if (y < sp - MARGIN) {
 80023c0:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80023c4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80023c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023cc:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80023d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d8:	d506      	bpl.n	80023e8 <main+0x414>
              du_up = DU_UP * 2.0f;       // szybciej w gr gdy przebie w d (to naprawia Twj problem)
 80023da:	4b88      	ldr	r3, [pc, #544]	@ (80025fc <main+0x628>)
 80023dc:	edd3 7a00 	vldr	s15, [r3]
 80023e0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023e4:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
          }

          float u_lim = rate_limit_asym(u_sat, du_up, du_dn);
 80023e8:	ed97 1a1e 	vldr	s2, [r7, #120]	@ 0x78
 80023ec:	edd7 0a1f 	vldr	s1, [r7, #124]	@ 0x7c
 80023f0:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80023f4:	f7ff fb6c 	bl	8001ad0 <rate_limit_asym>
 80023f8:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

          // --- back-calculation (tylko jeli limiter co zmieni) ---
          if (ki > 1e-9f && (u_lim != u_sat)) {
 80023fc:	4b7b      	ldr	r3, [pc, #492]	@ (80025ec <main+0x618>)
 80023fe:	edd3 7a00 	vldr	s15, [r3]
 8002402:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8002604 <main+0x630>
 8002406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800240a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240e:	dd22      	ble.n	8002456 <main+0x482>
 8002410:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002414:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002418:	eeb4 7a67 	vcmp.f32	s14, s15
 800241c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002420:	d019      	beq.n	8002456 <main+0x482>
              // delikatnie, eby nie pompowao
              const float Kb = 0.5f;
 8002422:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8002426:	62bb      	str	r3, [r7, #40]	@ 0x28
              pid_i += Kb * (u_lim - u_unsat) / ki;
 8002428:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800242c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002430:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002434:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002438:	ee67 6a27 	vmul.f32	s13, s14, s15
 800243c:	4b6b      	ldr	r3, [pc, #428]	@ (80025ec <main+0x618>)
 800243e:	edd3 7a00 	vldr	s15, [r3]
 8002442:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002446:	4b68      	ldr	r3, [pc, #416]	@ (80025e8 <main+0x614>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002450:	4b65      	ldr	r3, [pc, #404]	@ (80025e8 <main+0x614>)
 8002452:	edc3 7a00 	vstr	s15, [r3]
          }

          control_u = u_lim;
 8002456:	4a6c      	ldr	r2, [pc, #432]	@ (8002608 <main+0x634>)
 8002458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800245a:	6013      	str	r3, [r2, #0]
          heater_set_percent(control_u);
 800245c:	4b6a      	ldr	r3, [pc, #424]	@ (8002608 <main+0x634>)
 800245e:	edd3 7a00 	vldr	s15, [r3]
 8002462:	eeb0 0a67 	vmov.f32	s0, s15
 8002466:	f7ff fd57 	bl	8001f18 <heater_set_percent>
      }

  }


  if (now_ms - last_tel_ms >= 500) {
 800246a:	4b68      	ldr	r3, [pc, #416]	@ (800260c <main+0x638>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002476:	f0c0 80b2 	bcc.w	80025de <main+0x60a>
      last_tel_ms = now_ms;
 800247a:	4a64      	ldr	r2, [pc, #400]	@ (800260c <main+0x638>)
 800247c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800247e:	6013      	str	r3, [r2, #0]

      snprintf(line, sizeof(line), "T:%5.2f SP:%5.2f", temperature_tel, temp_zadana);
 8002480:	4b63      	ldr	r3, [pc, #396]	@ (8002610 <main+0x63c>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe f87f 	bl	8000588 <__aeabi_f2d>
 800248a:	4604      	mov	r4, r0
 800248c:	460d      	mov	r5, r1
 800248e:	4b61      	ldr	r3, [pc, #388]	@ (8002614 <main+0x640>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe f878 	bl	8000588 <__aeabi_f2d>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	f107 0010 	add.w	r0, r7, #16
 80024a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80024a4:	e9cd 4500 	strd	r4, r5, [sp]
 80024a8:	4a5b      	ldr	r2, [pc, #364]	@ (8002618 <main+0x644>)
 80024aa:	2115      	movs	r1, #21
 80024ac:	f006 fca4 	bl	8008df8 <sniprintf>
      lcd_send_string_at(0, 0, line);
 80024b0:	f107 0310 	add.w	r3, r7, #16
 80024b4:	461a      	mov	r2, r3
 80024b6:	2100      	movs	r1, #0
 80024b8:	2000      	movs	r0, #0
 80024ba:	f7ff f97d 	bl	80017b8 <lcd_send_string_at>

      snprintf(line, sizeof(line), "OUT:%5.1f%%        ", control_u);
 80024be:	4b52      	ldr	r3, [pc, #328]	@ (8002608 <main+0x634>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7fe f860 	bl	8000588 <__aeabi_f2d>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	f107 0010 	add.w	r0, r7, #16
 80024d0:	e9cd 2300 	strd	r2, r3, [sp]
 80024d4:	4a51      	ldr	r2, [pc, #324]	@ (800261c <main+0x648>)
 80024d6:	2115      	movs	r1, #21
 80024d8:	f006 fc8e 	bl	8008df8 <sniprintf>
      lcd_send_string_at(1, 0, line);
 80024dc:	f107 0310 	add.w	r3, r7, #16
 80024e0:	461a      	mov	r2, r3
 80024e2:	2100      	movs	r1, #0
 80024e4:	2001      	movs	r0, #1
 80024e6:	f7ff f967 	bl	80017b8 <lcd_send_string_at>

      snprintf(line, sizeof(line), "KP:%4.1f KI:%4.2f", kp, ki);
 80024ea:	4b4d      	ldr	r3, [pc, #308]	@ (8002620 <main+0x64c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7fe f84a 	bl	8000588 <__aeabi_f2d>
 80024f4:	4604      	mov	r4, r0
 80024f6:	460d      	mov	r5, r1
 80024f8:	4b3c      	ldr	r3, [pc, #240]	@ (80025ec <main+0x618>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fe f843 	bl	8000588 <__aeabi_f2d>
 8002502:	4602      	mov	r2, r0
 8002504:	460b      	mov	r3, r1
 8002506:	f107 0010 	add.w	r0, r7, #16
 800250a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800250e:	e9cd 4500 	strd	r4, r5, [sp]
 8002512:	4a44      	ldr	r2, [pc, #272]	@ (8002624 <main+0x650>)
 8002514:	2115      	movs	r1, #21
 8002516:	f006 fc6f 	bl	8008df8 <sniprintf>
      lcd_send_string_at(2, 0, line);
 800251a:	f107 0310 	add.w	r3, r7, #16
 800251e:	461a      	mov	r2, r3
 8002520:	2100      	movs	r1, #0
 8002522:	2002      	movs	r0, #2
 8002524:	f7ff f948 	bl	80017b8 <lcd_send_string_at>

      snprintf(line, sizeof(line), "KD:%4.2f          ", kd);
 8002528:	4b3f      	ldr	r3, [pc, #252]	@ (8002628 <main+0x654>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe f82b 	bl	8000588 <__aeabi_f2d>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	f107 0010 	add.w	r0, r7, #16
 800253a:	e9cd 2300 	strd	r2, r3, [sp]
 800253e:	4a3b      	ldr	r2, [pc, #236]	@ (800262c <main+0x658>)
 8002540:	2115      	movs	r1, #21
 8002542:	f006 fc59 	bl	8008df8 <sniprintf>
      lcd_send_string_at(3, 0, line);
 8002546:	f107 0310 	add.w	r3, r7, #16
 800254a:	461a      	mov	r2, r3
 800254c:	2100      	movs	r1, #0
 800254e:	2003      	movs	r0, #3
 8002550:	f7ff f932 	bl	80017b8 <lcd_send_string_at>

      uart_printf("T=%.2f SP=%.2f OUT=%.1f KP=%.2f KI=%.2f KD=%.2f\r\n",
 8002554:	4b2e      	ldr	r3, [pc, #184]	@ (8002610 <main+0x63c>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe f815 	bl	8000588 <__aeabi_f2d>
 800255e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002562:	4b2c      	ldr	r3, [pc, #176]	@ (8002614 <main+0x640>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe f80e 	bl	8000588 <__aeabi_f2d>
 800256c:	4604      	mov	r4, r0
 800256e:	460d      	mov	r5, r1
 8002570:	4b25      	ldr	r3, [pc, #148]	@ (8002608 <main+0x634>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7fe f807 	bl	8000588 <__aeabi_f2d>
 800257a:	4680      	mov	r8, r0
 800257c:	4689      	mov	r9, r1
 800257e:	4b28      	ldr	r3, [pc, #160]	@ (8002620 <main+0x64c>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f7fe f800 	bl	8000588 <__aeabi_f2d>
 8002588:	4682      	mov	sl, r0
 800258a:	468b      	mov	fp, r1
 800258c:	4b17      	ldr	r3, [pc, #92]	@ (80025ec <main+0x618>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	f7fd fff9 	bl	8000588 <__aeabi_f2d>
 8002596:	e9c7 0100 	strd	r0, r1, [r7]
 800259a:	4b23      	ldr	r3, [pc, #140]	@ (8002628 <main+0x654>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fd fff2 	bl	8000588 <__aeabi_f2d>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80025ac:	ed97 7b00 	vldr	d7, [r7]
 80025b0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80025b4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80025b8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80025bc:	e9cd 4500 	strd	r4, r5, [sp]
 80025c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025c4:	481a      	ldr	r0, [pc, #104]	@ (8002630 <main+0x65c>)
 80025c6:	f7ff f9ab 	bl	8001920 <uart_printf>
                  temperature_tel, temp_zadana, control_u, kp, ki, kd);
      uart_printf("DBG_LOOP: SP=%.2f\r\n", temp_zadana);
 80025ca:	4b12      	ldr	r3, [pc, #72]	@ (8002614 <main+0x640>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fd ffda 	bl	8000588 <__aeabi_f2d>
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	4816      	ldr	r0, [pc, #88]	@ (8002634 <main+0x660>)
 80025da:	f7ff f9a1 	bl	8001920 <uart_printf>

  }

  HAL_Delay(1);
 80025de:	2001      	movs	r0, #1
 80025e0:	f000 feae 	bl	8003340 <HAL_Delay>
  {
 80025e4:	e565      	b.n	80020b2 <main+0xde>
 80025e6:	bf00      	nop
 80025e8:	20000410 	.word	0x20000410
 80025ec:	2000000c 	.word	0x2000000c
 80025f0:	42c80000 	.word	0x42c80000
 80025f4:	00000000 	.word	0x00000000
 80025f8:	3df5c28f 	.word	0x3df5c28f
 80025fc:	20000010 	.word	0x20000010
 8002600:	20000014 	.word	0x20000014
 8002604:	3089705f 	.word	0x3089705f
 8002608:	2000041c 	.word	0x2000041c
 800260c:	20000470 	.word	0x20000470
 8002610:	20000404 	.word	0x20000404
 8002614:	20000004 	.word	0x20000004
 8002618:	0800d254 	.word	0x0800d254
 800261c:	0800d268 	.word	0x0800d268
 8002620:	20000008 	.word	0x20000008
 8002624:	0800d27c 	.word	0x0800d27c
 8002628:	2000040c 	.word	0x2000040c
 800262c:	0800d290 	.word	0x0800d290
 8002630:	0800d2a4 	.word	0x0800d2a4
 8002634:	0800d2d8 	.word	0x0800d2d8

08002638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b094      	sub	sp, #80	@ 0x50
 800263c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800263e:	f107 0320 	add.w	r3, r7, #32
 8002642:	2230      	movs	r2, #48	@ 0x30
 8002644:	2100      	movs	r1, #0
 8002646:	4618      	mov	r0, r3
 8002648:	f006 fcdc 	bl	8009004 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800264c:	f107 030c 	add.w	r3, r7, #12
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800265c:	f002 fa34 	bl	8004ac8 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002660:	4b27      	ldr	r3, [pc, #156]	@ (8002700 <SystemClock_Config+0xc8>)
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	4a26      	ldr	r2, [pc, #152]	@ (8002700 <SystemClock_Config+0xc8>)
 8002666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800266a:	6413      	str	r3, [r2, #64]	@ 0x40
 800266c:	4b24      	ldr	r3, [pc, #144]	@ (8002700 <SystemClock_Config+0xc8>)
 800266e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002674:	60bb      	str	r3, [r7, #8]
 8002676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002678:	4b22      	ldr	r3, [pc, #136]	@ (8002704 <SystemClock_Config+0xcc>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002680:	4a20      	ldr	r2, [pc, #128]	@ (8002704 <SystemClock_Config+0xcc>)
 8002682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002686:	6013      	str	r3, [r2, #0]
 8002688:	4b1e      	ldr	r3, [pc, #120]	@ (8002704 <SystemClock_Config+0xcc>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002690:	607b      	str	r3, [r7, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002694:	2301      	movs	r3, #1
 8002696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002698:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800269e:	2302      	movs	r3, #2
 80026a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026a2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80026a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80026a8:	2304      	movs	r3, #4
 80026aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80026ac:	2348      	movs	r3, #72	@ 0x48
 80026ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026b0:	2302      	movs	r3, #2
 80026b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80026b4:	2303      	movs	r3, #3
 80026b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026b8:	f107 0320 	add.w	r3, r7, #32
 80026bc:	4618      	mov	r0, r3
 80026be:	f002 fa13 	bl	8004ae8 <HAL_RCC_OscConfig>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80026c8:	f000 fb04 	bl	8002cd4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026cc:	230f      	movs	r3, #15
 80026ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026d0:	2302      	movs	r3, #2
 80026d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026e2:	f107 030c 	add.w	r3, r7, #12
 80026e6:	2102      	movs	r1, #2
 80026e8:	4618      	mov	r0, r3
 80026ea:	f002 fca1 	bl	8005030 <HAL_RCC_ClockConfig>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80026f4:	f000 faee 	bl	8002cd4 <Error_Handler>
  }
}
 80026f8:	bf00      	nop
 80026fa:	3750      	adds	r7, #80	@ 0x50
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40023800 	.word	0x40023800
 8002704:	40007000 	.word	0x40007000

08002708 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800270c:	4b1b      	ldr	r3, [pc, #108]	@ (800277c <MX_I2C1_Init+0x74>)
 800270e:	4a1c      	ldr	r2, [pc, #112]	@ (8002780 <MX_I2C1_Init+0x78>)
 8002710:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8002712:	4b1a      	ldr	r3, [pc, #104]	@ (800277c <MX_I2C1_Init+0x74>)
 8002714:	4a1b      	ldr	r2, [pc, #108]	@ (8002784 <MX_I2C1_Init+0x7c>)
 8002716:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002718:	4b18      	ldr	r3, [pc, #96]	@ (800277c <MX_I2C1_Init+0x74>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800271e:	4b17      	ldr	r3, [pc, #92]	@ (800277c <MX_I2C1_Init+0x74>)
 8002720:	2201      	movs	r2, #1
 8002722:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002724:	4b15      	ldr	r3, [pc, #84]	@ (800277c <MX_I2C1_Init+0x74>)
 8002726:	2200      	movs	r2, #0
 8002728:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800272a:	4b14      	ldr	r3, [pc, #80]	@ (800277c <MX_I2C1_Init+0x74>)
 800272c:	2200      	movs	r2, #0
 800272e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002730:	4b12      	ldr	r3, [pc, #72]	@ (800277c <MX_I2C1_Init+0x74>)
 8002732:	2200      	movs	r2, #0
 8002734:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002736:	4b11      	ldr	r3, [pc, #68]	@ (800277c <MX_I2C1_Init+0x74>)
 8002738:	2200      	movs	r2, #0
 800273a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800273c:	4b0f      	ldr	r3, [pc, #60]	@ (800277c <MX_I2C1_Init+0x74>)
 800273e:	2200      	movs	r2, #0
 8002740:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002742:	480e      	ldr	r0, [pc, #56]	@ (800277c <MX_I2C1_Init+0x74>)
 8002744:	f001 f9bc 	bl	8003ac0 <HAL_I2C_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800274e:	f000 fac1 	bl	8002cd4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002752:	2100      	movs	r1, #0
 8002754:	4809      	ldr	r0, [pc, #36]	@ (800277c <MX_I2C1_Init+0x74>)
 8002756:	f002 f91f 	bl	8004998 <HAL_I2CEx_ConfigAnalogFilter>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002760:	f000 fab8 	bl	8002cd4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002764:	2100      	movs	r1, #0
 8002766:	4805      	ldr	r0, [pc, #20]	@ (800277c <MX_I2C1_Init+0x74>)
 8002768:	f002 f961 	bl	8004a2e <HAL_I2CEx_ConfigDigitalFilter>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002772:	f000 faaf 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	2000024c 	.word	0x2000024c
 8002780:	40005400 	.word	0x40005400
 8002784:	00808cd2 	.word	0x00808cd2

08002788 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 800278c:	4b1b      	ldr	r3, [pc, #108]	@ (80027fc <MX_I2C4_Init+0x74>)
 800278e:	4a1c      	ldr	r2, [pc, #112]	@ (8002800 <MX_I2C4_Init+0x78>)
 8002790:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 8002792:	4b1a      	ldr	r3, [pc, #104]	@ (80027fc <MX_I2C4_Init+0x74>)
 8002794:	4a1b      	ldr	r2, [pc, #108]	@ (8002804 <MX_I2C4_Init+0x7c>)
 8002796:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002798:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <MX_I2C4_Init+0x74>)
 800279a:	2200      	movs	r2, #0
 800279c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800279e:	4b17      	ldr	r3, [pc, #92]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027a0:	2201      	movs	r2, #1
 80027a2:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027a4:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80027aa:	4b14      	ldr	r3, [pc, #80]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027b0:	4b12      	ldr	r3, [pc, #72]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027b6:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027bc:	4b0f      	ldr	r3, [pc, #60]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027be:	2200      	movs	r2, #0
 80027c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80027c2:	480e      	ldr	r0, [pc, #56]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027c4:	f001 f97c 	bl	8003ac0 <HAL_I2C_Init>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80027ce:	f000 fa81 	bl	8002cd4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027d2:	2100      	movs	r1, #0
 80027d4:	4809      	ldr	r0, [pc, #36]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027d6:	f002 f8df 	bl	8004998 <HAL_I2CEx_ConfigAnalogFilter>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80027e0:	f000 fa78 	bl	8002cd4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80027e4:	2100      	movs	r1, #0
 80027e6:	4805      	ldr	r0, [pc, #20]	@ (80027fc <MX_I2C4_Init+0x74>)
 80027e8:	f002 f921 	bl	8004a2e <HAL_I2CEx_ConfigDigitalFilter>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80027f2:	f000 fa6f 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000298 	.word	0x20000298
 8002800:	40006000 	.word	0x40006000
 8002804:	00808cd2 	.word	0x00808cd2

08002808 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800280c:	4b14      	ldr	r3, [pc, #80]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 800280e:	4a15      	ldr	r2, [pc, #84]	@ (8002864 <MX_USART3_UART_Init+0x5c>)
 8002810:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002812:	4b13      	ldr	r3, [pc, #76]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 8002814:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002818:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800281a:	4b11      	ldr	r3, [pc, #68]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002820:	4b0f      	ldr	r3, [pc, #60]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 8002822:	2200      	movs	r2, #0
 8002824:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002826:	4b0e      	ldr	r3, [pc, #56]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800282c:	4b0c      	ldr	r3, [pc, #48]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 800282e:	220c      	movs	r2, #12
 8002830:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002832:	4b0b      	ldr	r3, [pc, #44]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002838:	4b09      	ldr	r3, [pc, #36]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 800283a:	2200      	movs	r2, #0
 800283c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800283e:	4b08      	ldr	r3, [pc, #32]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 8002840:	2200      	movs	r2, #0
 8002842:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002844:	4b06      	ldr	r3, [pc, #24]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 8002846:	2200      	movs	r2, #0
 8002848:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800284a:	4805      	ldr	r0, [pc, #20]	@ (8002860 <MX_USART3_UART_Init+0x58>)
 800284c:	f004 f8ce 	bl	80069ec <HAL_UART_Init>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002856:	f000 fa3d 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	200002e4 	.word	0x200002e4
 8002864:	40004800 	.word	0x40004800

08002868 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08c      	sub	sp, #48	@ 0x30
 800286c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286e:	f107 031c 	add.w	r3, r7, #28
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	60da      	str	r2, [r3, #12]
 800287c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800287e:	4b91      	ldr	r3, [pc, #580]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	4a90      	ldr	r2, [pc, #576]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 8002884:	f043 0304 	orr.w	r3, r3, #4
 8002888:	6313      	str	r3, [r2, #48]	@ 0x30
 800288a:	4b8e      	ldr	r3, [pc, #568]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	61bb      	str	r3, [r7, #24]
 8002894:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002896:	4b8b      	ldr	r3, [pc, #556]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	4a8a      	ldr	r2, [pc, #552]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 800289c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a2:	4b88      	ldr	r3, [pc, #544]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028aa:	617b      	str	r3, [r7, #20]
 80028ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ae:	4b85      	ldr	r3, [pc, #532]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	4a84      	ldr	r2, [pc, #528]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ba:	4b82      	ldr	r3, [pc, #520]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c6:	4b7f      	ldr	r3, [pc, #508]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	4a7e      	ldr	r2, [pc, #504]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028cc:	f043 0302 	orr.w	r3, r3, #2
 80028d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d2:	4b7c      	ldr	r3, [pc, #496]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028de:	4b79      	ldr	r3, [pc, #484]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	4a78      	ldr	r2, [pc, #480]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028e4:	f043 0308 	orr.w	r3, r3, #8
 80028e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ea:	4b76      	ldr	r3, [pc, #472]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	f003 0308 	and.w	r3, r3, #8
 80028f2:	60bb      	str	r3, [r7, #8]
 80028f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80028f6:	4b73      	ldr	r3, [pc, #460]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fa:	4a72      	ldr	r2, [pc, #456]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 80028fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002900:	6313      	str	r3, [r2, #48]	@ 0x30
 8002902:	4b70      	ldr	r3, [pc, #448]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800290e:	4b6d      	ldr	r3, [pc, #436]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	4a6c      	ldr	r2, [pc, #432]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 8002914:	f043 0320 	orr.w	r3, r3, #32
 8002918:	6313      	str	r3, [r2, #48]	@ 0x30
 800291a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ac4 <MX_GPIO_Init+0x25c>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f003 0320 	and.w	r3, r3, #32
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002926:	2200      	movs	r2, #0
 8002928:	f244 0181 	movw	r1, #16513	@ 0x4081
 800292c:	4866      	ldr	r0, [pc, #408]	@ (8002ac8 <MX_GPIO_Init+0x260>)
 800292e:	f001 f87b 	bl	8003a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002932:	2200      	movs	r2, #0
 8002934:	2140      	movs	r1, #64	@ 0x40
 8002936:	4865      	ldr	r0, [pc, #404]	@ (8002acc <MX_GPIO_Init+0x264>)
 8002938:	f001 f876 	bl	8003a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800293c:	2200      	movs	r2, #0
 800293e:	2180      	movs	r1, #128	@ 0x80
 8002940:	4863      	ldr	r0, [pc, #396]	@ (8002ad0 <MX_GPIO_Init+0x268>)
 8002942:	f001 f871 	bl	8003a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002946:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800294a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800294c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 031c 	add.w	r3, r7, #28
 800295a:	4619      	mov	r1, r3
 800295c:	485d      	ldr	r0, [pc, #372]	@ (8002ad4 <MX_GPIO_Init+0x26c>)
 800295e:	f000 feb7 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002962:	2332      	movs	r3, #50	@ 0x32
 8002964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002966:	2302      	movs	r3, #2
 8002968:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800296e:	2303      	movs	r3, #3
 8002970:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002972:	230b      	movs	r3, #11
 8002974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002976:	f107 031c 	add.w	r3, r7, #28
 800297a:	4619      	mov	r1, r3
 800297c:	4855      	ldr	r0, [pc, #340]	@ (8002ad4 <MX_GPIO_Init+0x26c>)
 800297e:	f000 fea7 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002982:	2386      	movs	r3, #134	@ 0x86
 8002984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002986:	2302      	movs	r3, #2
 8002988:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002992:	230b      	movs	r3, #11
 8002994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002996:	f107 031c 	add.w	r3, r7, #28
 800299a:	4619      	mov	r1, r3
 800299c:	484e      	ldr	r0, [pc, #312]	@ (8002ad8 <MX_GPIO_Init+0x270>)
 800299e:	f000 fe97 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80029a2:	f244 0381 	movw	r3, #16513	@ 0x4081
 80029a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a8:	2301      	movs	r3, #1
 80029aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ac:	2300      	movs	r3, #0
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b0:	2300      	movs	r3, #0
 80029b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029b4:	f107 031c 	add.w	r3, r7, #28
 80029b8:	4619      	mov	r1, r3
 80029ba:	4843      	ldr	r0, [pc, #268]	@ (8002ac8 <MX_GPIO_Init+0x260>)
 80029bc:	f000 fe88 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80029c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ce:	2303      	movs	r3, #3
 80029d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80029d2:	230b      	movs	r3, #11
 80029d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80029d6:	f107 031c 	add.w	r3, r7, #28
 80029da:	4619      	mov	r1, r3
 80029dc:	483a      	ldr	r0, [pc, #232]	@ (8002ac8 <MX_GPIO_Init+0x260>)
 80029de:	f000 fe77 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80029e2:	2340      	movs	r3, #64	@ 0x40
 80029e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e6:	2301      	movs	r3, #1
 80029e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ee:	2300      	movs	r3, #0
 80029f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80029f2:	f107 031c 	add.w	r3, r7, #28
 80029f6:	4619      	mov	r1, r3
 80029f8:	4834      	ldr	r0, [pc, #208]	@ (8002acc <MX_GPIO_Init+0x264>)
 80029fa:	f000 fe69 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80029fe:	2380      	movs	r3, #128	@ 0x80
 8002a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a02:	2300      	movs	r3, #0
 8002a04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002a0a:	f107 031c 	add.w	r3, r7, #28
 8002a0e:	4619      	mov	r1, r3
 8002a10:	482e      	ldr	r0, [pc, #184]	@ (8002acc <MX_GPIO_Init+0x264>)
 8002a12:	f000 fe5d 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002a16:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a24:	2303      	movs	r3, #3
 8002a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002a28:	230a      	movs	r3, #10
 8002a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2c:	f107 031c 	add.w	r3, r7, #28
 8002a30:	4619      	mov	r1, r3
 8002a32:	4829      	ldr	r0, [pc, #164]	@ (8002ad8 <MX_GPIO_Init+0x270>)
 8002a34:	f000 fe4c 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002a38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002a46:	f107 031c 	add.w	r3, r7, #28
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4822      	ldr	r0, [pc, #136]	@ (8002ad8 <MX_GPIO_Init+0x270>)
 8002a4e:	f000 fe3f 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a52:	2380      	movs	r3, #128	@ 0x80
 8002a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a56:	2301      	movs	r3, #1
 8002a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a62:	f107 031c 	add.w	r3, r7, #28
 8002a66:	4619      	mov	r1, r3
 8002a68:	4819      	ldr	r0, [pc, #100]	@ (8002ad0 <MX_GPIO_Init+0x268>)
 8002a6a:	f000 fe31 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002a6e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002a72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a74:	2302      	movs	r3, #2
 8002a76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002a80:	230b      	movs	r3, #11
 8002a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a84:	f107 031c 	add.w	r3, r7, #28
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4810      	ldr	r0, [pc, #64]	@ (8002acc <MX_GPIO_Init+0x264>)
 8002a8c:	f000 fe20 	bl	80036d0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin  = BTN_PLUS_Pin | BTN_MINUS_Pin;
 8002a90:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8002a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002a96:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002a9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002aa0:	f107 031c 	add.w	r3, r7, #28
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	480d      	ldr	r0, [pc, #52]	@ (8002adc <MX_GPIO_Init+0x274>)
 8002aa8:	f000 fe12 	bl	80036d0 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002aac:	2200      	movs	r2, #0
 8002aae:	2105      	movs	r1, #5
 8002ab0:	2017      	movs	r0, #23
 8002ab2:	f000 fd44 	bl	800353e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002ab6:	2017      	movs	r0, #23
 8002ab8:	f000 fd5d 	bl	8003576 <HAL_NVIC_EnableIRQ>

}
 8002abc:	bf00      	nop
 8002abe:	3730      	adds	r7, #48	@ 0x30
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40020400 	.word	0x40020400
 8002acc:	40021800 	.word	0x40021800
 8002ad0:	40020c00 	.word	0x40020c00
 8002ad4:	40020800 	.word	0x40020800
 8002ad8:	40020000 	.word	0x40020000
 8002adc:	40021400 	.word	0x40021400

08002ae0 <MX_TIM3_Init>:

static void MX_TIM3_Init(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08c      	sub	sp, #48	@ 0x30
 8002ae4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ae6:	f107 030c 	add.w	r3, r7, #12
 8002aea:	2224      	movs	r2, #36	@ 0x24
 8002aec:	2100      	movs	r1, #0
 8002aee:	4618      	mov	r0, r3
 8002af0:	f006 fa88 	bl	8009004 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002af4:	463b      	mov	r3, r7
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	605a      	str	r2, [r3, #4]
 8002afc:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8002afe:	4b21      	ldr	r3, [pc, #132]	@ (8002b84 <MX_TIM3_Init+0xa4>)
 8002b00:	4a21      	ldr	r2, [pc, #132]	@ (8002b88 <MX_TIM3_Init+0xa8>)
 8002b02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002b04:	4b1f      	ldr	r3, [pc, #124]	@ (8002b84 <MX_TIM3_Init+0xa4>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b84 <MX_TIM3_Init+0xa4>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002b10:	4b1c      	ldr	r3, [pc, #112]	@ (8002b84 <MX_TIM3_Init+0xa4>)
 8002b12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b16:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b18:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <MX_TIM3_Init+0xa4>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b1e:	4b19      	ldr	r3, [pc, #100]	@ (8002b84 <MX_TIM3_Init+0xa4>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	619a      	str	r2, [r3, #24]

  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002b24:	2301      	movs	r3, #1
 8002b26:	60fb      	str	r3, [r7, #12]

  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b30:	2300      	movs	r3, #0
 8002b32:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 6;
 8002b34:	2306      	movs	r3, #6
 8002b36:	61fb      	str	r3, [r7, #28]

  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b40:	2300      	movs	r3, #0
 8002b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 6;
 8002b44:	2306      	movs	r3, #6
 8002b46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002b48:	f107 030c 	add.w	r3, r7, #12
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	480d      	ldr	r0, [pc, #52]	@ (8002b84 <MX_TIM3_Init+0xa4>)
 8002b50:	f003 f9d6 	bl	8005f00 <HAL_TIM_Encoder_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002b5a:	f000 f8bb 	bl	8002cd4 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b62:	2300      	movs	r3, #0
 8002b64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b66:	463b      	mov	r3, r7
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4806      	ldr	r0, [pc, #24]	@ (8002b84 <MX_TIM3_Init+0xa4>)
 8002b6c:	f003 feb0 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002b76:	f000 f8ad 	bl	8002cd4 <Error_Handler>
  }
}
 8002b7a:	bf00      	nop
 8002b7c:	3730      	adds	r7, #48	@ 0x30
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000368 	.word	0x20000368
 8002b88:	40000400 	.word	0x40000400

08002b8c <MX_TIM4_Init>:

static void MX_TIM4_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b92:	1d3b      	adds	r3, r7, #4
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	605a      	str	r2, [r3, #4]
 8002b9a:	609a      	str	r2, [r3, #8]
 8002b9c:	60da      	str	r2, [r3, #12]
 8002b9e:	611a      	str	r2, [r3, #16]
 8002ba0:	615a      	str	r2, [r3, #20]
 8002ba2:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8002ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002ba6:	4a1b      	ldr	r2, [pc, #108]	@ (8002c14 <MX_TIM4_Init+0x88>)
 8002ba8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;                 // 72MHz/(71+1)=1MHz
 8002baa:	4b19      	ldr	r3, [pc, #100]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002bac:	2247      	movs	r2, #71	@ 0x47
 8002bae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bb0:	4b17      	ldr	r3, [pc, #92]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;                   // 1MHz/(999+1)=1kHz
 8002bb6:	4b16      	ldr	r3, [pc, #88]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002bb8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002bbc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bbe:	4b14      	ldr	r3, [pc, #80]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	619a      	str	r2, [r3, #24]

  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002bca:	4811      	ldr	r0, [pc, #68]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002bcc:	f003 f846 	bl	8005c5c <HAL_TIM_PWM_Init>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <MX_TIM4_Init+0x4e>
  {
    Error_Handler();
 8002bd6:	f000 f87d 	bl	8002cd4 <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bda:	2360      	movs	r3, #96	@ 0x60
 8002bdc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;                       // start 0%
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002be2:	2300      	movs	r3, #0
 8002be4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]

  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bea:	1d3b      	adds	r3, r7, #4
 8002bec:	2200      	movs	r2, #0
 8002bee:	4619      	mov	r1, r3
 8002bf0:	4807      	ldr	r0, [pc, #28]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002bf2:	f003 fa35 	bl	8006060 <HAL_TIM_PWM_ConfigChannel>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8002bfc:	f000 f86a 	bl	8002cd4 <Error_Handler>
  }

  /* wane: ustawia GPIO AF przez HAL_TIM_MspPostInit */
  HAL_TIM_MspPostInit(&htim4);
 8002c00:	4803      	ldr	r0, [pc, #12]	@ (8002c10 <MX_TIM4_Init+0x84>)
 8002c02:	f000 f9c1 	bl	8002f88 <HAL_TIM_MspPostInit>
}
 8002c06:	bf00      	nop
 8002c08:	3720      	adds	r7, #32
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	200003b4 	.word	0x200003b4
 8002c14:	40000800 	.word	0x40000800

08002c18 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a08      	ldr	r2, [pc, #32]	@ (8002c48 <HAL_UART_RxCpltCallback+0x30>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d109      	bne.n	8002c3e <HAL_UART_RxCpltCallback+0x26>
        uart_handle_char(rx_ch);
 8002c2a:	4b08      	ldr	r3, [pc, #32]	@ (8002c4c <HAL_UART_RxCpltCallback+0x34>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7fe ffbe 	bl	8001bb0 <uart_handle_char>
        HAL_UART_Receive_IT(&huart3, &rx_ch, 1);
 8002c34:	2201      	movs	r2, #1
 8002c36:	4905      	ldr	r1, [pc, #20]	@ (8002c4c <HAL_UART_RxCpltCallback+0x34>)
 8002c38:	4805      	ldr	r0, [pc, #20]	@ (8002c50 <HAL_UART_RxCpltCallback+0x38>)
 8002c3a:	f003 ffb8 	bl	8006bae <HAL_UART_Receive_IT>
    }
}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40004800 	.word	0x40004800
 8002c4c:	20000469 	.word	0x20000469
 8002c50:	200002e4 	.word	0x200002e4

08002c54 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	80fb      	strh	r3, [r7, #6]
    uint32_t now = HAL_GetTick();
 8002c5e:	f000 fb63 	bl	8003328 <HAL_GetTick>
 8002c62:	60f8      	str	r0, [r7, #12]

    if (GPIO_Pin == BTN_PLUS_Pin) {
 8002c64:	88fb      	ldrh	r3, [r7, #6]
 8002c66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c6a:	d111      	bne.n	8002c90 <HAL_GPIO_EXTI_Callback+0x3c>
    	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	4814      	ldr	r0, [pc, #80]	@ (8002cc0 <HAL_GPIO_EXTI_Callback+0x6c>)
 8002c70:	f000 fef3 	bl	8003a5a <HAL_GPIO_TogglePin>
        if (now - last_btn_plus_ms >= BTN_DEBOUNCE_MS) {
 8002c74:	4b13      	ldr	r3, [pc, #76]	@ (8002cc4 <HAL_GPIO_EXTI_Callback+0x70>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b77      	cmp	r3, #119	@ 0x77
 8002c7e:	d91b      	bls.n	8002cb8 <HAL_GPIO_EXTI_Callback+0x64>
            last_btn_plus_ms = now;
 8002c80:	4a10      	ldr	r2, [pc, #64]	@ (8002cc4 <HAL_GPIO_EXTI_Callback+0x70>)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6013      	str	r3, [r2, #0]
            adjust_setpoint(+TEMP_STEP_BTN);
 8002c86:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8002cc8 <HAL_GPIO_EXTI_Callback+0x74>
 8002c8a:	f7fe fe13 	bl	80018b4 <adjust_setpoint>
        if (now - last_btn_minus_ms >= BTN_DEBOUNCE_MS) {
            last_btn_minus_ms = now;
            adjust_setpoint(-TEMP_STEP_BTN);
        }
    }
}
 8002c8e:	e013      	b.n	8002cb8 <HAL_GPIO_EXTI_Callback+0x64>
    else if (GPIO_Pin == BTN_MINUS_Pin) {
 8002c90:	88fb      	ldrh	r3, [r7, #6]
 8002c92:	2b80      	cmp	r3, #128	@ 0x80
 8002c94:	d110      	bne.n	8002cb8 <HAL_GPIO_EXTI_Callback+0x64>
    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002c96:	2180      	movs	r1, #128	@ 0x80
 8002c98:	4809      	ldr	r0, [pc, #36]	@ (8002cc0 <HAL_GPIO_EXTI_Callback+0x6c>)
 8002c9a:	f000 fede 	bl	8003a5a <HAL_GPIO_TogglePin>
        if (now - last_btn_minus_ms >= BTN_DEBOUNCE_MS) {
 8002c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002ccc <HAL_GPIO_EXTI_Callback+0x78>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b77      	cmp	r3, #119	@ 0x77
 8002ca8:	d906      	bls.n	8002cb8 <HAL_GPIO_EXTI_Callback+0x64>
            last_btn_minus_ms = now;
 8002caa:	4a08      	ldr	r2, [pc, #32]	@ (8002ccc <HAL_GPIO_EXTI_Callback+0x78>)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6013      	str	r3, [r2, #0]
            adjust_setpoint(-TEMP_STEP_BTN);
 8002cb0:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8002cd0 <HAL_GPIO_EXTI_Callback+0x7c>
 8002cb4:	f7fe fdfe 	bl	80018b4 <adjust_setpoint>
}
 8002cb8:	bf00      	nop
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40020400 	.word	0x40020400
 8002cc4:	20000474 	.word	0x20000474
 8002cc8:	3dcccccd 	.word	0x3dcccccd
 8002ccc:	20000478 	.word	0x20000478
 8002cd0:	bdcccccd 	.word	0xbdcccccd

08002cd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cd8:	b672      	cpsid	i
}
 8002cda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cdc:	bf00      	nop
 8002cde:	e7fd      	b.n	8002cdc <Error_Handler+0x8>

08002ce0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8002d24 <HAL_MspInit+0x44>)
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	4a0e      	ldr	r2, [pc, #56]	@ (8002d24 <HAL_MspInit+0x44>)
 8002cec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8002d24 <HAL_MspInit+0x44>)
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cfa:	607b      	str	r3, [r7, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cfe:	4b09      	ldr	r3, [pc, #36]	@ (8002d24 <HAL_MspInit+0x44>)
 8002d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d02:	4a08      	ldr	r2, [pc, #32]	@ (8002d24 <HAL_MspInit+0x44>)
 8002d04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d0a:	4b06      	ldr	r3, [pc, #24]	@ (8002d24 <HAL_MspInit+0x44>)
 8002d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d16:	bf00      	nop
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	40023800 	.word	0x40023800

08002d28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b0ac      	sub	sp, #176	@ 0xb0
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d30:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	605a      	str	r2, [r3, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	60da      	str	r2, [r3, #12]
 8002d3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d40:	f107 0318 	add.w	r3, r7, #24
 8002d44:	2284      	movs	r2, #132	@ 0x84
 8002d46:	2100      	movs	r1, #0
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f006 f95b 	bl	8009004 <memset>
  if(hi2c->Instance==I2C1)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a44      	ldr	r2, [pc, #272]	@ (8002e64 <HAL_I2C_MspInit+0x13c>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d13d      	bne.n	8002dd4 <HAL_I2C_MspInit+0xac>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002d58:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d5c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d62:	f107 0318 	add.w	r3, r7, #24
 8002d66:	4618      	mov	r0, r3
 8002d68:	f002 fb88 	bl	800547c <HAL_RCCEx_PeriphCLKConfig>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002d72:	f7ff ffaf 	bl	8002cd4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d76:	4b3c      	ldr	r3, [pc, #240]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7a:	4a3b      	ldr	r2, [pc, #236]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002d7c:	f043 0302 	orr.w	r3, r3, #2
 8002d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d82:	4b39      	ldr	r3, [pc, #228]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d96:	2312      	movs	r3, #18
 8002d98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da2:	2303      	movs	r3, #3
 8002da4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002da8:	2304      	movs	r3, #4
 8002daa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dae:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002db2:	4619      	mov	r1, r3
 8002db4:	482d      	ldr	r0, [pc, #180]	@ (8002e6c <HAL_I2C_MspInit+0x144>)
 8002db6:	f000 fc8b 	bl	80036d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002dba:	4b2b      	ldr	r3, [pc, #172]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbe:	4a2a      	ldr	r2, [pc, #168]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002dc0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dc6:	4b28      	ldr	r3, [pc, #160]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dce:	613b      	str	r3, [r7, #16]
 8002dd0:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8002dd2:	e042      	b.n	8002e5a <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C4)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a25      	ldr	r2, [pc, #148]	@ (8002e70 <HAL_I2C_MspInit+0x148>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d13d      	bne.n	8002e5a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002dde:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002de2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8002de4:	2300      	movs	r3, #0
 8002de6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dea:	f107 0318 	add.w	r3, r7, #24
 8002dee:	4618      	mov	r0, r3
 8002df0:	f002 fb44 	bl	800547c <HAL_RCCEx_PeriphCLKConfig>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8002dfa:	f7ff ff6b 	bl	8002cd4 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e02:	4a19      	ldr	r2, [pc, #100]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002e04:	f043 0308 	orr.w	r3, r3, #8
 8002e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e0a:	4b17      	ldr	r3, [pc, #92]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0e:	f003 0308 	and.w	r3, r3, #8
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002e16:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002e1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e1e:	2312      	movs	r3, #18
 8002e20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e24:	2300      	movs	r3, #0
 8002e26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8002e30:	2304      	movs	r3, #4
 8002e32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e36:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	480d      	ldr	r0, [pc, #52]	@ (8002e74 <HAL_I2C_MspInit+0x14c>)
 8002e3e:	f000 fc47 	bl	80036d0 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002e42:	4b09      	ldr	r3, [pc, #36]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	4a08      	ldr	r2, [pc, #32]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002e48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_I2C_MspInit+0x140>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	68bb      	ldr	r3, [r7, #8]
}
 8002e5a:	bf00      	nop
 8002e5c:	37b0      	adds	r7, #176	@ 0xb0
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40005400 	.word	0x40005400
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	40020400 	.word	0x40020400
 8002e70:	40006000 	.word	0x40006000
 8002e74:	40020c00 	.word	0x40020c00

08002e78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b0aa      	sub	sp, #168	@ 0xa8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e80:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e90:	f107 0310 	add.w	r3, r7, #16
 8002e94:	2284      	movs	r2, #132	@ 0x84
 8002e96:	2100      	movs	r1, #0
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f006 f8b3 	bl	8009004 <memset>
  if(huart->Instance==USART3)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a26      	ldr	r2, [pc, #152]	@ (8002f3c <HAL_UART_MspInit+0xc4>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d144      	bne.n	8002f32 <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002ea8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eac:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002eb2:	f107 0310 	add.w	r3, r7, #16
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f002 fae0 	bl	800547c <HAL_RCCEx_PeriphCLKConfig>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002ec2:	f7ff ff07 	bl	8002cd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f40 <HAL_UART_MspInit+0xc8>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	4a1d      	ldr	r2, [pc, #116]	@ (8002f40 <HAL_UART_MspInit+0xc8>)
 8002ecc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f40 <HAL_UART_MspInit+0xc8>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eda:	60fb      	str	r3, [r7, #12]
 8002edc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ede:	4b18      	ldr	r3, [pc, #96]	@ (8002f40 <HAL_UART_MspInit+0xc8>)
 8002ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee2:	4a17      	ldr	r2, [pc, #92]	@ (8002f40 <HAL_UART_MspInit+0xc8>)
 8002ee4:	f043 0308 	orr.w	r3, r3, #8
 8002ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eea:	4b15      	ldr	r3, [pc, #84]	@ (8002f40 <HAL_UART_MspInit+0xc8>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	60bb      	str	r3, [r7, #8]
 8002ef4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002ef6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002efa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efe:	2302      	movs	r3, #2
 8002f00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f04:	2300      	movs	r3, #0
 8002f06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f10:	2307      	movs	r3, #7
 8002f12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f16:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4809      	ldr	r0, [pc, #36]	@ (8002f44 <HAL_UART_MspInit+0xcc>)
 8002f1e:	f000 fbd7 	bl	80036d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2105      	movs	r1, #5
 8002f26:	2027      	movs	r0, #39	@ 0x27
 8002f28:	f000 fb09 	bl	800353e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002f2c:	2027      	movs	r0, #39	@ 0x27
 8002f2e:	f000 fb22 	bl	8003576 <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002f32:	bf00      	nop
 8002f34:	37a8      	adds	r7, #168	@ 0xa8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40004800 	.word	0x40004800
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40020c00 	.word	0x40020c00

08002f48 <HAL_TIM_PWM_MspInit>:
  }

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  if (htim_pwm->Instance == TIM4)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a0a      	ldr	r2, [pc, #40]	@ (8002f80 <HAL_TIM_PWM_MspInit+0x38>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d10b      	bne.n	8002f72 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f84 <HAL_TIM_PWM_MspInit+0x3c>)
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5e:	4a09      	ldr	r2, [pc, #36]	@ (8002f84 <HAL_TIM_PWM_MspInit+0x3c>)
 8002f60:	f043 0304 	orr.w	r3, r3, #4
 8002f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f66:	4b07      	ldr	r3, [pc, #28]	@ (8002f84 <HAL_TIM_PWM_MspInit+0x3c>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	68fb      	ldr	r3, [r7, #12]
  }
}
 8002f72:	bf00      	nop
 8002f74:	3714      	adds	r7, #20
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	40000800 	.word	0x40000800
 8002f84:	40023800 	.word	0x40023800

08002f88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b088      	sub	sp, #32
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f90:	f107 030c 	add.w	r3, r7, #12
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	605a      	str	r2, [r3, #4]
 8002f9a:	609a      	str	r2, [r3, #8]
 8002f9c:	60da      	str	r2, [r3, #12]
 8002f9e:	611a      	str	r2, [r3, #16]

  if (htim->Instance == TIM4)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a11      	ldr	r2, [pc, #68]	@ (8002fec <HAL_TIM_MspPostInit+0x64>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d11b      	bne.n	8002fe2 <HAL_TIM_MspPostInit+0x5a>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002faa:	4b11      	ldr	r3, [pc, #68]	@ (8002ff0 <HAL_TIM_MspPostInit+0x68>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fae:	4a10      	ldr	r2, [pc, #64]	@ (8002ff0 <HAL_TIM_MspPostInit+0x68>)
 8002fb0:	f043 0302 	orr.w	r3, r3, #2
 8002fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff0 <HAL_TIM_MspPostInit+0x68>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	60bb      	str	r3, [r7, #8]
 8002fc0:	68bb      	ldr	r3, [r7, #8]

    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002fc2:	2340      	movs	r3, #64	@ 0x40
 8002fc4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fd6:	f107 030c 	add.w	r3, r7, #12
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4805      	ldr	r0, [pc, #20]	@ (8002ff4 <HAL_TIM_MspPostInit+0x6c>)
 8002fde:	f000 fb77 	bl	80036d0 <HAL_GPIO_Init>
  }
}
 8002fe2:	bf00      	nop
 8002fe4:	3720      	adds	r7, #32
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40000800 	.word	0x40000800
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40020400 	.word	0x40020400

08002ff8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ffc:	bf00      	nop
 8002ffe:	e7fd      	b.n	8002ffc <NMI_Handler+0x4>

08003000 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003004:	bf00      	nop
 8003006:	e7fd      	b.n	8003004 <HardFault_Handler+0x4>

08003008 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800300c:	bf00      	nop
 800300e:	e7fd      	b.n	800300c <MemManage_Handler+0x4>

08003010 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003014:	bf00      	nop
 8003016:	e7fd      	b.n	8003014 <BusFault_Handler+0x4>

08003018 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800301c:	bf00      	nop
 800301e:	e7fd      	b.n	800301c <UsageFault_Handler+0x4>

08003020 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800302e:	b480      	push	{r7}
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003032:	bf00      	nop
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800304e:	f000 f957 	bl	8003300 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
	...

08003058 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart3);
 800305c:	4802      	ldr	r0, [pc, #8]	@ (8003068 <USART3_IRQHandler+0x10>)
 800305e:	f003 fdf5 	bl	8006c4c <HAL_UART_IRQHandler>
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	200002e4 	.word	0x200002e4

0800306c <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003070:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003074:	f000 fd0c 	bl	8003a90 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003078:	2080      	movs	r0, #128	@ 0x80
 800307a:	f000 fd09 	bl	8003a90 <HAL_GPIO_EXTI_IRQHandler>
}
 800307e:	bf00      	nop
 8003080:	bd80      	pop	{r7, pc}

08003082 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003082:	b480      	push	{r7}
 8003084:	af00      	add	r7, sp, #0
	return 1;
 8003086:	2301      	movs	r3, #1
}
 8003088:	4618      	mov	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <_kill>:

int _kill(int pid, int sig)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
 800309a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800309c:	f006 f816 	bl	80090cc <__errno>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2216      	movs	r2, #22
 80030a4:	601a      	str	r2, [r3, #0]
	return -1;
 80030a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <_exit>:

void _exit (int status)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b082      	sub	sp, #8
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030ba:	f04f 31ff 	mov.w	r1, #4294967295
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7ff ffe7 	bl	8003092 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030c4:	bf00      	nop
 80030c6:	e7fd      	b.n	80030c4 <_exit+0x12>

080030c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	e00a      	b.n	80030f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030da:	f3af 8000 	nop.w
 80030de:	4601      	mov	r1, r0
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	60ba      	str	r2, [r7, #8]
 80030e6:	b2ca      	uxtb	r2, r1
 80030e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	3301      	adds	r3, #1
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	dbf0      	blt.n	80030da <_read+0x12>
	}

return len;
 80030f8:	687b      	ldr	r3, [r7, #4]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3718      	adds	r7, #24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b086      	sub	sp, #24
 8003106:	af00      	add	r7, sp, #0
 8003108:	60f8      	str	r0, [r7, #12]
 800310a:	60b9      	str	r1, [r7, #8]
 800310c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800310e:	2300      	movs	r3, #0
 8003110:	617b      	str	r3, [r7, #20]
 8003112:	e009      	b.n	8003128 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	1c5a      	adds	r2, r3, #1
 8003118:	60ba      	str	r2, [r7, #8]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	4618      	mov	r0, r3
 800311e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	3301      	adds	r3, #1
 8003126:	617b      	str	r3, [r7, #20]
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	429a      	cmp	r2, r3
 800312e:	dbf1      	blt.n	8003114 <_write+0x12>
	}
	return len;
 8003130:	687b      	ldr	r3, [r7, #4]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <_close>:

int _close(int file)
{
 800313a:	b480      	push	{r7}
 800313c:	b083      	sub	sp, #12
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
	return -1;
 8003142:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003146:	4618      	mov	r0, r3
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003152:	b480      	push	{r7}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003162:	605a      	str	r2, [r3, #4]
	return 0;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <_isatty>:

int _isatty(int file)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
	return 1;
 800317a:	2301      	movs	r3, #1
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
	return 0;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3714      	adds	r7, #20
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
	...

080031a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031ac:	4a14      	ldr	r2, [pc, #80]	@ (8003200 <_sbrk+0x5c>)
 80031ae:	4b15      	ldr	r3, [pc, #84]	@ (8003204 <_sbrk+0x60>)
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031b8:	4b13      	ldr	r3, [pc, #76]	@ (8003208 <_sbrk+0x64>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d102      	bne.n	80031c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031c0:	4b11      	ldr	r3, [pc, #68]	@ (8003208 <_sbrk+0x64>)
 80031c2:	4a12      	ldr	r2, [pc, #72]	@ (800320c <_sbrk+0x68>)
 80031c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031c6:	4b10      	ldr	r3, [pc, #64]	@ (8003208 <_sbrk+0x64>)
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4413      	add	r3, r2
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d207      	bcs.n	80031e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031d4:	f005 ff7a 	bl	80090cc <__errno>
 80031d8:	4603      	mov	r3, r0
 80031da:	220c      	movs	r2, #12
 80031dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031de:	f04f 33ff 	mov.w	r3, #4294967295
 80031e2:	e009      	b.n	80031f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031e4:	4b08      	ldr	r3, [pc, #32]	@ (8003208 <_sbrk+0x64>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031ea:	4b07      	ldr	r3, [pc, #28]	@ (8003208 <_sbrk+0x64>)
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4413      	add	r3, r2
 80031f2:	4a05      	ldr	r2, [pc, #20]	@ (8003208 <_sbrk+0x64>)
 80031f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031f6:	68fb      	ldr	r3, [r7, #12]
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	20050000 	.word	0x20050000
 8003204:	00000400 	.word	0x00000400
 8003208:	2000048c 	.word	0x2000048c
 800320c:	200005e0 	.word	0x200005e0

08003210 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003214:	4b06      	ldr	r3, [pc, #24]	@ (8003230 <SystemInit+0x20>)
 8003216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321a:	4a05      	ldr	r2, [pc, #20]	@ (8003230 <SystemInit+0x20>)
 800321c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003220:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003224:	bf00      	nop
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	e000ed00 	.word	0xe000ed00

08003234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800326c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003238:	480d      	ldr	r0, [pc, #52]	@ (8003270 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800323a:	490e      	ldr	r1, [pc, #56]	@ (8003274 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800323c:	4a0e      	ldr	r2, [pc, #56]	@ (8003278 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800323e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003240:	e002      	b.n	8003248 <LoopCopyDataInit>

08003242 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003242:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003244:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003246:	3304      	adds	r3, #4

08003248 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003248:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800324a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800324c:	d3f9      	bcc.n	8003242 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800324e:	4a0b      	ldr	r2, [pc, #44]	@ (800327c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003250:	4c0b      	ldr	r4, [pc, #44]	@ (8003280 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003252:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003254:	e001      	b.n	800325a <LoopFillZerobss>

08003256 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003256:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003258:	3204      	adds	r2, #4

0800325a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800325a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800325c:	d3fb      	bcc.n	8003256 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800325e:	f7ff ffd7 	bl	8003210 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003262:	f005 ff39 	bl	80090d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003266:	f7fe feb5 	bl	8001fd4 <main>
  bx  lr    
 800326a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800326c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003274:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003278:	0800d764 	.word	0x0800d764
  ldr r2, =_sbss
 800327c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003280:	200005e0 	.word	0x200005e0

08003284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003284:	e7fe      	b.n	8003284 <ADC_IRQHandler>

08003286 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800328a:	2003      	movs	r0, #3
 800328c:	f000 f94c 	bl	8003528 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003290:	2000      	movs	r0, #0
 8003292:	f000 f805 	bl	80032a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003296:	f7ff fd23 	bl	8002ce0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	bd80      	pop	{r7, pc}

080032a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032a8:	4b12      	ldr	r3, [pc, #72]	@ (80032f4 <HAL_InitTick+0x54>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	4b12      	ldr	r3, [pc, #72]	@ (80032f8 <HAL_InitTick+0x58>)
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	4619      	mov	r1, r3
 80032b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80032ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 f967 	bl	8003592 <HAL_SYSTICK_Config>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e00e      	b.n	80032ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2b0f      	cmp	r3, #15
 80032d2:	d80a      	bhi.n	80032ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032d4:	2200      	movs	r2, #0
 80032d6:	6879      	ldr	r1, [r7, #4]
 80032d8:	f04f 30ff 	mov.w	r0, #4294967295
 80032dc:	f000 f92f 	bl	800353e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032e0:	4a06      	ldr	r2, [pc, #24]	@ (80032fc <HAL_InitTick+0x5c>)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
 80032e8:	e000      	b.n	80032ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3708      	adds	r7, #8
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	20000018 	.word	0x20000018
 80032f8:	20000020 	.word	0x20000020
 80032fc:	2000001c 	.word	0x2000001c

08003300 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003304:	4b06      	ldr	r3, [pc, #24]	@ (8003320 <HAL_IncTick+0x20>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	461a      	mov	r2, r3
 800330a:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <HAL_IncTick+0x24>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4413      	add	r3, r2
 8003310:	4a04      	ldr	r2, [pc, #16]	@ (8003324 <HAL_IncTick+0x24>)
 8003312:	6013      	str	r3, [r2, #0]
}
 8003314:	bf00      	nop
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	20000020 	.word	0x20000020
 8003324:	20000490 	.word	0x20000490

08003328 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  return uwTick;
 800332c:	4b03      	ldr	r3, [pc, #12]	@ (800333c <HAL_GetTick+0x14>)
 800332e:	681b      	ldr	r3, [r3, #0]
}
 8003330:	4618      	mov	r0, r3
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	20000490 	.word	0x20000490

08003340 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003348:	f7ff ffee 	bl	8003328 <HAL_GetTick>
 800334c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003358:	d005      	beq.n	8003366 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800335a:	4b0a      	ldr	r3, [pc, #40]	@ (8003384 <HAL_Delay+0x44>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	461a      	mov	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4413      	add	r3, r2
 8003364:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003366:	bf00      	nop
 8003368:	f7ff ffde 	bl	8003328 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	68fa      	ldr	r2, [r7, #12]
 8003374:	429a      	cmp	r2, r3
 8003376:	d8f7      	bhi.n	8003368 <HAL_Delay+0x28>
  {
  }
}
 8003378:	bf00      	nop
 800337a:	bf00      	nop
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20000020 	.word	0x20000020

08003388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003398:	4b0b      	ldr	r3, [pc, #44]	@ (80033c8 <__NVIC_SetPriorityGrouping+0x40>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800339e:	68ba      	ldr	r2, [r7, #8]
 80033a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033a4:	4013      	ands	r3, r2
 80033a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80033b0:	4b06      	ldr	r3, [pc, #24]	@ (80033cc <__NVIC_SetPriorityGrouping+0x44>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033b6:	4a04      	ldr	r2, [pc, #16]	@ (80033c8 <__NVIC_SetPriorityGrouping+0x40>)
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	60d3      	str	r3, [r2, #12]
}
 80033bc:	bf00      	nop
 80033be:	3714      	adds	r7, #20
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	e000ed00 	.word	0xe000ed00
 80033cc:	05fa0000 	.word	0x05fa0000

080033d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033d4:	4b04      	ldr	r3, [pc, #16]	@ (80033e8 <__NVIC_GetPriorityGrouping+0x18>)
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	0a1b      	lsrs	r3, r3, #8
 80033da:	f003 0307 	and.w	r3, r3, #7
}
 80033de:	4618      	mov	r0, r3
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	e000ed00 	.word	0xe000ed00

080033ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	db0b      	blt.n	8003416 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	f003 021f 	and.w	r2, r3, #31
 8003404:	4907      	ldr	r1, [pc, #28]	@ (8003424 <__NVIC_EnableIRQ+0x38>)
 8003406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	2001      	movs	r0, #1
 800340e:	fa00 f202 	lsl.w	r2, r0, r2
 8003412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003416:	bf00      	nop
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	e000e100 	.word	0xe000e100

08003428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	6039      	str	r1, [r7, #0]
 8003432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003438:	2b00      	cmp	r3, #0
 800343a:	db0a      	blt.n	8003452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	b2da      	uxtb	r2, r3
 8003440:	490c      	ldr	r1, [pc, #48]	@ (8003474 <__NVIC_SetPriority+0x4c>)
 8003442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003446:	0112      	lsls	r2, r2, #4
 8003448:	b2d2      	uxtb	r2, r2
 800344a:	440b      	add	r3, r1
 800344c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003450:	e00a      	b.n	8003468 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	b2da      	uxtb	r2, r3
 8003456:	4908      	ldr	r1, [pc, #32]	@ (8003478 <__NVIC_SetPriority+0x50>)
 8003458:	79fb      	ldrb	r3, [r7, #7]
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	3b04      	subs	r3, #4
 8003460:	0112      	lsls	r2, r2, #4
 8003462:	b2d2      	uxtb	r2, r2
 8003464:	440b      	add	r3, r1
 8003466:	761a      	strb	r2, [r3, #24]
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000e100 	.word	0xe000e100
 8003478:	e000ed00 	.word	0xe000ed00

0800347c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800347c:	b480      	push	{r7}
 800347e:	b089      	sub	sp, #36	@ 0x24
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f003 0307 	and.w	r3, r3, #7
 800348e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	f1c3 0307 	rsb	r3, r3, #7
 8003496:	2b04      	cmp	r3, #4
 8003498:	bf28      	it	cs
 800349a:	2304      	movcs	r3, #4
 800349c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	3304      	adds	r3, #4
 80034a2:	2b06      	cmp	r3, #6
 80034a4:	d902      	bls.n	80034ac <NVIC_EncodePriority+0x30>
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	3b03      	subs	r3, #3
 80034aa:	e000      	b.n	80034ae <NVIC_EncodePriority+0x32>
 80034ac:	2300      	movs	r3, #0
 80034ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034b0:	f04f 32ff 	mov.w	r2, #4294967295
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	43da      	mvns	r2, r3
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	401a      	ands	r2, r3
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034c4:	f04f 31ff 	mov.w	r1, #4294967295
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	fa01 f303 	lsl.w	r3, r1, r3
 80034ce:	43d9      	mvns	r1, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d4:	4313      	orrs	r3, r2
         );
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3724      	adds	r7, #36	@ 0x24
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
	...

080034e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3b01      	subs	r3, #1
 80034f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034f4:	d301      	bcc.n	80034fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034f6:	2301      	movs	r3, #1
 80034f8:	e00f      	b.n	800351a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003524 <SysTick_Config+0x40>)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	3b01      	subs	r3, #1
 8003500:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003502:	210f      	movs	r1, #15
 8003504:	f04f 30ff 	mov.w	r0, #4294967295
 8003508:	f7ff ff8e 	bl	8003428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800350c:	4b05      	ldr	r3, [pc, #20]	@ (8003524 <SysTick_Config+0x40>)
 800350e:	2200      	movs	r2, #0
 8003510:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003512:	4b04      	ldr	r3, [pc, #16]	@ (8003524 <SysTick_Config+0x40>)
 8003514:	2207      	movs	r2, #7
 8003516:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	e000e010 	.word	0xe000e010

08003528 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f7ff ff29 	bl	8003388 <__NVIC_SetPriorityGrouping>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800353e:	b580      	push	{r7, lr}
 8003540:	b086      	sub	sp, #24
 8003542:	af00      	add	r7, sp, #0
 8003544:	4603      	mov	r3, r0
 8003546:	60b9      	str	r1, [r7, #8]
 8003548:	607a      	str	r2, [r7, #4]
 800354a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800354c:	2300      	movs	r3, #0
 800354e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003550:	f7ff ff3e 	bl	80033d0 <__NVIC_GetPriorityGrouping>
 8003554:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	68b9      	ldr	r1, [r7, #8]
 800355a:	6978      	ldr	r0, [r7, #20]
 800355c:	f7ff ff8e 	bl	800347c <NVIC_EncodePriority>
 8003560:	4602      	mov	r2, r0
 8003562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003566:	4611      	mov	r1, r2
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff ff5d 	bl	8003428 <__NVIC_SetPriority>
}
 800356e:	bf00      	nop
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}

08003576 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003576:	b580      	push	{r7, lr}
 8003578:	b082      	sub	sp, #8
 800357a:	af00      	add	r7, sp, #0
 800357c:	4603      	mov	r3, r0
 800357e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff ff31 	bl	80033ec <__NVIC_EnableIRQ>
}
 800358a:	bf00      	nop
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b082      	sub	sp, #8
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7ff ffa2 	bl	80034e4 <SysTick_Config>
 80035a0:	4603      	mov	r3, r0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b084      	sub	sp, #16
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80035b8:	f7ff feb6 	bl	8003328 <HAL_GetTick>
 80035bc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d008      	beq.n	80035dc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2280      	movs	r2, #128	@ 0x80
 80035ce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e052      	b.n	8003682 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 0216 	bic.w	r2, r2, #22
 80035ea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	695a      	ldr	r2, [r3, #20]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035fa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003600:	2b00      	cmp	r3, #0
 8003602:	d103      	bne.n	800360c <HAL_DMA_Abort+0x62>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003608:	2b00      	cmp	r3, #0
 800360a:	d007      	beq.n	800361c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0208 	bic.w	r2, r2, #8
 800361a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 0201 	bic.w	r2, r2, #1
 800362a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800362c:	e013      	b.n	8003656 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800362e:	f7ff fe7b 	bl	8003328 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b05      	cmp	r3, #5
 800363a:	d90c      	bls.n	8003656 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2220      	movs	r2, #32
 8003640:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2203      	movs	r2, #3
 8003646:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e015      	b.n	8003682 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1e4      	bne.n	800362e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003668:	223f      	movs	r2, #63	@ 0x3f
 800366a:	409a      	lsls	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800368a:	b480      	push	{r7}
 800368c:	b083      	sub	sp, #12
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d004      	beq.n	80036a8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2280      	movs	r2, #128	@ 0x80
 80036a2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e00c      	b.n	80036c2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2205      	movs	r2, #5
 80036ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 0201 	bic.w	r2, r2, #1
 80036be:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
	...

080036d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b089      	sub	sp, #36	@ 0x24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80036da:	2300      	movs	r3, #0
 80036dc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80036e2:	2300      	movs	r3, #0
 80036e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80036e6:	2300      	movs	r3, #0
 80036e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80036ea:	2300      	movs	r3, #0
 80036ec:	61fb      	str	r3, [r7, #28]
 80036ee:	e175      	b.n	80039dc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80036f0:	2201      	movs	r2, #1
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	4013      	ands	r3, r2
 8003702:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	429a      	cmp	r2, r3
 800370a:	f040 8164 	bne.w	80039d6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f003 0303 	and.w	r3, r3, #3
 8003716:	2b01      	cmp	r3, #1
 8003718:	d005      	beq.n	8003726 <HAL_GPIO_Init+0x56>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d130      	bne.n	8003788 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	2203      	movs	r2, #3
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	43db      	mvns	r3, r3
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	4013      	ands	r3, r2
 800373c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	68da      	ldr	r2, [r3, #12]
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4313      	orrs	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800375c:	2201      	movs	r2, #1
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	43db      	mvns	r3, r3
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4013      	ands	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	091b      	lsrs	r3, r3, #4
 8003772:	f003 0201 	and.w	r2, r3, #1
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	4313      	orrs	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 0303 	and.w	r3, r3, #3
 8003790:	2b03      	cmp	r3, #3
 8003792:	d017      	beq.n	80037c4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	2203      	movs	r2, #3
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	43db      	mvns	r3, r3
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	4013      	ands	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 0303 	and.w	r3, r3, #3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d123      	bne.n	8003818 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	08da      	lsrs	r2, r3, #3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3208      	adds	r2, #8
 80037d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	f003 0307 	and.w	r3, r3, #7
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	220f      	movs	r2, #15
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	43db      	mvns	r3, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4013      	ands	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	691a      	ldr	r2, [r3, #16]
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	4313      	orrs	r3, r2
 8003808:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	08da      	lsrs	r2, r3, #3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3208      	adds	r2, #8
 8003812:	69b9      	ldr	r1, [r7, #24]
 8003814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	2203      	movs	r2, #3
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	43db      	mvns	r3, r3
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	4013      	ands	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f003 0203 	and.w	r2, r3, #3
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	4313      	orrs	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003854:	2b00      	cmp	r3, #0
 8003856:	f000 80be 	beq.w	80039d6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800385a:	4b66      	ldr	r3, [pc, #408]	@ (80039f4 <HAL_GPIO_Init+0x324>)
 800385c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800385e:	4a65      	ldr	r2, [pc, #404]	@ (80039f4 <HAL_GPIO_Init+0x324>)
 8003860:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003864:	6453      	str	r3, [r2, #68]	@ 0x44
 8003866:	4b63      	ldr	r3, [pc, #396]	@ (80039f4 <HAL_GPIO_Init+0x324>)
 8003868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003872:	4a61      	ldr	r2, [pc, #388]	@ (80039f8 <HAL_GPIO_Init+0x328>)
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	089b      	lsrs	r3, r3, #2
 8003878:	3302      	adds	r3, #2
 800387a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	220f      	movs	r2, #15
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a58      	ldr	r2, [pc, #352]	@ (80039fc <HAL_GPIO_Init+0x32c>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d037      	beq.n	800390e <HAL_GPIO_Init+0x23e>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a57      	ldr	r2, [pc, #348]	@ (8003a00 <HAL_GPIO_Init+0x330>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d031      	beq.n	800390a <HAL_GPIO_Init+0x23a>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a56      	ldr	r2, [pc, #344]	@ (8003a04 <HAL_GPIO_Init+0x334>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d02b      	beq.n	8003906 <HAL_GPIO_Init+0x236>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a55      	ldr	r2, [pc, #340]	@ (8003a08 <HAL_GPIO_Init+0x338>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d025      	beq.n	8003902 <HAL_GPIO_Init+0x232>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a54      	ldr	r2, [pc, #336]	@ (8003a0c <HAL_GPIO_Init+0x33c>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d01f      	beq.n	80038fe <HAL_GPIO_Init+0x22e>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a53      	ldr	r2, [pc, #332]	@ (8003a10 <HAL_GPIO_Init+0x340>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d019      	beq.n	80038fa <HAL_GPIO_Init+0x22a>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a52      	ldr	r2, [pc, #328]	@ (8003a14 <HAL_GPIO_Init+0x344>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d013      	beq.n	80038f6 <HAL_GPIO_Init+0x226>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a51      	ldr	r2, [pc, #324]	@ (8003a18 <HAL_GPIO_Init+0x348>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d00d      	beq.n	80038f2 <HAL_GPIO_Init+0x222>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a50      	ldr	r2, [pc, #320]	@ (8003a1c <HAL_GPIO_Init+0x34c>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d007      	beq.n	80038ee <HAL_GPIO_Init+0x21e>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a4f      	ldr	r2, [pc, #316]	@ (8003a20 <HAL_GPIO_Init+0x350>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d101      	bne.n	80038ea <HAL_GPIO_Init+0x21a>
 80038e6:	2309      	movs	r3, #9
 80038e8:	e012      	b.n	8003910 <HAL_GPIO_Init+0x240>
 80038ea:	230a      	movs	r3, #10
 80038ec:	e010      	b.n	8003910 <HAL_GPIO_Init+0x240>
 80038ee:	2308      	movs	r3, #8
 80038f0:	e00e      	b.n	8003910 <HAL_GPIO_Init+0x240>
 80038f2:	2307      	movs	r3, #7
 80038f4:	e00c      	b.n	8003910 <HAL_GPIO_Init+0x240>
 80038f6:	2306      	movs	r3, #6
 80038f8:	e00a      	b.n	8003910 <HAL_GPIO_Init+0x240>
 80038fa:	2305      	movs	r3, #5
 80038fc:	e008      	b.n	8003910 <HAL_GPIO_Init+0x240>
 80038fe:	2304      	movs	r3, #4
 8003900:	e006      	b.n	8003910 <HAL_GPIO_Init+0x240>
 8003902:	2303      	movs	r3, #3
 8003904:	e004      	b.n	8003910 <HAL_GPIO_Init+0x240>
 8003906:	2302      	movs	r3, #2
 8003908:	e002      	b.n	8003910 <HAL_GPIO_Init+0x240>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <HAL_GPIO_Init+0x240>
 800390e:	2300      	movs	r3, #0
 8003910:	69fa      	ldr	r2, [r7, #28]
 8003912:	f002 0203 	and.w	r2, r2, #3
 8003916:	0092      	lsls	r2, r2, #2
 8003918:	4093      	lsls	r3, r2
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4313      	orrs	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003920:	4935      	ldr	r1, [pc, #212]	@ (80039f8 <HAL_GPIO_Init+0x328>)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	089b      	lsrs	r3, r3, #2
 8003926:	3302      	adds	r3, #2
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800392e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a24 <HAL_GPIO_Init+0x354>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	43db      	mvns	r3, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4013      	ands	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	4313      	orrs	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003952:	4a34      	ldr	r2, [pc, #208]	@ (8003a24 <HAL_GPIO_Init+0x354>)
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003958:	4b32      	ldr	r3, [pc, #200]	@ (8003a24 <HAL_GPIO_Init+0x354>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	43db      	mvns	r3, r3
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4013      	ands	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	4313      	orrs	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800397c:	4a29      	ldr	r2, [pc, #164]	@ (8003a24 <HAL_GPIO_Init+0x354>)
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003982:	4b28      	ldr	r3, [pc, #160]	@ (8003a24 <HAL_GPIO_Init+0x354>)
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	43db      	mvns	r3, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4013      	ands	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039a6:	4a1f      	ldr	r2, [pc, #124]	@ (8003a24 <HAL_GPIO_Init+0x354>)
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003a24 <HAL_GPIO_Init+0x354>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	43db      	mvns	r3, r3
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4013      	ands	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d003      	beq.n	80039d0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039d0:	4a14      	ldr	r2, [pc, #80]	@ (8003a24 <HAL_GPIO_Init+0x354>)
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	3301      	adds	r3, #1
 80039da:	61fb      	str	r3, [r7, #28]
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2b0f      	cmp	r3, #15
 80039e0:	f67f ae86 	bls.w	80036f0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80039e4:	bf00      	nop
 80039e6:	bf00      	nop
 80039e8:	3724      	adds	r7, #36	@ 0x24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	40023800 	.word	0x40023800
 80039f8:	40013800 	.word	0x40013800
 80039fc:	40020000 	.word	0x40020000
 8003a00:	40020400 	.word	0x40020400
 8003a04:	40020800 	.word	0x40020800
 8003a08:	40020c00 	.word	0x40020c00
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	40021400 	.word	0x40021400
 8003a14:	40021800 	.word	0x40021800
 8003a18:	40021c00 	.word	0x40021c00
 8003a1c:	40022000 	.word	0x40022000
 8003a20:	40022400 	.word	0x40022400
 8003a24:	40013c00 	.word	0x40013c00

08003a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	460b      	mov	r3, r1
 8003a32:	807b      	strh	r3, [r7, #2]
 8003a34:	4613      	mov	r3, r2
 8003a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a38:	787b      	ldrb	r3, [r7, #1]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d003      	beq.n	8003a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a3e:	887a      	ldrh	r2, [r7, #2]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003a44:	e003      	b.n	8003a4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003a46:	887b      	ldrh	r3, [r7, #2]
 8003a48:	041a      	lsls	r2, r3, #16
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	619a      	str	r2, [r3, #24]
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr

08003a5a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b085      	sub	sp, #20
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
 8003a62:	460b      	mov	r3, r1
 8003a64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a6c:	887a      	ldrh	r2, [r7, #2]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	4013      	ands	r3, r2
 8003a72:	041a      	lsls	r2, r3, #16
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	43d9      	mvns	r1, r3
 8003a78:	887b      	ldrh	r3, [r7, #2]
 8003a7a:	400b      	ands	r3, r1
 8003a7c:	431a      	orrs	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	619a      	str	r2, [r3, #24]
}
 8003a82:	bf00      	nop
 8003a84:	3714      	adds	r7, #20
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
	...

08003a90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	4603      	mov	r3, r0
 8003a98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a9a:	4b08      	ldr	r3, [pc, #32]	@ (8003abc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a9c:	695a      	ldr	r2, [r3, #20]
 8003a9e:	88fb      	ldrh	r3, [r7, #6]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d006      	beq.n	8003ab4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003aa6:	4a05      	ldr	r2, [pc, #20]	@ (8003abc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aa8:	88fb      	ldrh	r3, [r7, #6]
 8003aaa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003aac:	88fb      	ldrh	r3, [r7, #6]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff f8d0 	bl	8002c54 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	3708      	adds	r7, #8
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	40013c00 	.word	0x40013c00

08003ac0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d101      	bne.n	8003ad2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e07f      	b.n	8003bd2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d106      	bne.n	8003aec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f7ff f91e 	bl	8002d28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2224      	movs	r2, #36	@ 0x24
 8003af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0201 	bic.w	r2, r2, #1
 8003b02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b10:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b20:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d107      	bne.n	8003b3a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b36:	609a      	str	r2, [r3, #8]
 8003b38:	e006      	b.n	8003b48 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b46:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d104      	bne.n	8003b5a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6859      	ldr	r1, [r3, #4]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	4b1d      	ldr	r3, [pc, #116]	@ (8003bdc <HAL_I2C_Init+0x11c>)
 8003b66:	430b      	orrs	r3, r1
 8003b68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68da      	ldr	r2, [r3, #12]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691a      	ldr	r2, [r3, #16]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	69d9      	ldr	r1, [r3, #28]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a1a      	ldr	r2, [r3, #32]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f042 0201 	orr.w	r2, r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	02008000 	.word	0x02008000

08003be0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b088      	sub	sp, #32
 8003be4:	af02      	add	r7, sp, #8
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	607a      	str	r2, [r7, #4]
 8003bea:	461a      	mov	r2, r3
 8003bec:	460b      	mov	r3, r1
 8003bee:	817b      	strh	r3, [r7, #10]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b20      	cmp	r3, #32
 8003bfe:	f040 80da 	bne.w	8003db6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d101      	bne.n	8003c10 <HAL_I2C_Master_Transmit+0x30>
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	e0d3      	b.n	8003db8 <HAL_I2C_Master_Transmit+0x1d8>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c18:	f7ff fb86 	bl	8003328 <HAL_GetTick>
 8003c1c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	2319      	movs	r3, #25
 8003c24:	2201      	movs	r2, #1
 8003c26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 fcda 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e0be      	b.n	8003db8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2221      	movs	r2, #33	@ 0x21
 8003c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2210      	movs	r2, #16
 8003c46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	893a      	ldrh	r2, [r7, #8]
 8003c5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	2bff      	cmp	r3, #255	@ 0xff
 8003c6a:	d90e      	bls.n	8003c8a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	22ff      	movs	r2, #255	@ 0xff
 8003c70:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c76:	b2da      	uxtb	r2, r3
 8003c78:	8979      	ldrh	r1, [r7, #10]
 8003c7a:	4b51      	ldr	r3, [pc, #324]	@ (8003dc0 <HAL_I2C_Master_Transmit+0x1e0>)
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 fe56 	bl	8004934 <I2C_TransferConfig>
 8003c88:	e06c      	b.n	8003d64 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c98:	b2da      	uxtb	r2, r3
 8003c9a:	8979      	ldrh	r1, [r7, #10]
 8003c9c:	4b48      	ldr	r3, [pc, #288]	@ (8003dc0 <HAL_I2C_Master_Transmit+0x1e0>)
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 fe45 	bl	8004934 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003caa:	e05b      	b.n	8003d64 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	6a39      	ldr	r1, [r7, #32]
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 fcd7 	bl	8004664 <I2C_WaitOnTXISFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e07b      	b.n	8003db8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc4:	781a      	ldrb	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d034      	beq.n	8003d64 <HAL_I2C_Master_Transmit+0x184>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d130      	bne.n	8003d64 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	6a3b      	ldr	r3, [r7, #32]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	2180      	movs	r1, #128	@ 0x80
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f000 fc69 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e04d      	b.n	8003db8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	2bff      	cmp	r3, #255	@ 0xff
 8003d24:	d90e      	bls.n	8003d44 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	22ff      	movs	r2, #255	@ 0xff
 8003d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	8979      	ldrh	r1, [r7, #10]
 8003d34:	2300      	movs	r3, #0
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f000 fdf9 	bl	8004934 <I2C_TransferConfig>
 8003d42:	e00f      	b.n	8003d64 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d52:	b2da      	uxtb	r2, r3
 8003d54:	8979      	ldrh	r1, [r7, #10]
 8003d56:	2300      	movs	r3, #0
 8003d58:	9300      	str	r3, [sp, #0]
 8003d5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fde8 	bl	8004934 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d19e      	bne.n	8003cac <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	6a39      	ldr	r1, [r7, #32]
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 fcb6 	bl	80046e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e01a      	b.n	8003db8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2220      	movs	r2, #32
 8003d88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6859      	ldr	r1, [r3, #4]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc4 <HAL_I2C_Master_Transmit+0x1e4>)
 8003d96:	400b      	ands	r3, r1
 8003d98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2220      	movs	r2, #32
 8003d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003db2:	2300      	movs	r3, #0
 8003db4:	e000      	b.n	8003db8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003db6:	2302      	movs	r3, #2
  }
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	80002000 	.word	0x80002000
 8003dc4:	fe00e800 	.word	0xfe00e800

08003dc8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b088      	sub	sp, #32
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	4608      	mov	r0, r1
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	817b      	strh	r3, [r7, #10]
 8003dda:	460b      	mov	r3, r1
 8003ddc:	813b      	strh	r3, [r7, #8]
 8003dde:	4613      	mov	r3, r2
 8003de0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2b20      	cmp	r3, #32
 8003dec:	f040 80f9 	bne.w	8003fe2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003df0:	6a3b      	ldr	r3, [r7, #32]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <HAL_I2C_Mem_Write+0x34>
 8003df6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d105      	bne.n	8003e08 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e02:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e0ed      	b.n	8003fe4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_I2C_Mem_Write+0x4e>
 8003e12:	2302      	movs	r3, #2
 8003e14:	e0e6      	b.n	8003fe4 <HAL_I2C_Mem_Write+0x21c>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e1e:	f7ff fa83 	bl	8003328 <HAL_GetTick>
 8003e22:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	9300      	str	r3, [sp, #0]
 8003e28:	2319      	movs	r3, #25
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 fbd7 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0d1      	b.n	8003fe4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2221      	movs	r2, #33	@ 0x21
 8003e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2240      	movs	r2, #64	@ 0x40
 8003e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a3a      	ldr	r2, [r7, #32]
 8003e5a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e68:	88f8      	ldrh	r0, [r7, #6]
 8003e6a:	893a      	ldrh	r2, [r7, #8]
 8003e6c:	8979      	ldrh	r1, [r7, #10]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e74:	9300      	str	r3, [sp, #0]
 8003e76:	4603      	mov	r3, r0
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 fae7 	bl	800444c <I2C_RequestMemoryWrite>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d005      	beq.n	8003e90 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e0a9      	b.n	8003fe4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2bff      	cmp	r3, #255	@ 0xff
 8003e98:	d90e      	bls.n	8003eb8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	22ff      	movs	r2, #255	@ 0xff
 8003e9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	8979      	ldrh	r1, [r7, #10]
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 fd3f 	bl	8004934 <I2C_TransferConfig>
 8003eb6:	e00f      	b.n	8003ed8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec6:	b2da      	uxtb	r2, r3
 8003ec8:	8979      	ldrh	r1, [r7, #10]
 8003eca:	2300      	movs	r3, #0
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 fd2e 	bl	8004934 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ed8:	697a      	ldr	r2, [r7, #20]
 8003eda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 fbc1 	bl	8004664 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e07b      	b.n	8003fe4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	781a      	ldrb	r2, [r3, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efc:	1c5a      	adds	r2, r3, #1
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f14:	3b01      	subs	r3, #1
 8003f16:	b29a      	uxth	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d034      	beq.n	8003f90 <HAL_I2C_Mem_Write+0x1c8>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d130      	bne.n	8003f90 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f34:	2200      	movs	r2, #0
 8003f36:	2180      	movs	r1, #128	@ 0x80
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 fb53 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e04d      	b.n	8003fe4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2bff      	cmp	r3, #255	@ 0xff
 8003f50:	d90e      	bls.n	8003f70 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	22ff      	movs	r2, #255	@ 0xff
 8003f56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	8979      	ldrh	r1, [r7, #10]
 8003f60:	2300      	movs	r3, #0
 8003f62:	9300      	str	r3, [sp, #0]
 8003f64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f000 fce3 	bl	8004934 <I2C_TransferConfig>
 8003f6e:	e00f      	b.n	8003f90 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	8979      	ldrh	r1, [r7, #10]
 8003f82:	2300      	movs	r3, #0
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 fcd2 	bl	8004934 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d19e      	bne.n	8003ed8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 fba0 	bl	80046e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e01a      	b.n	8003fe4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	6859      	ldr	r1, [r3, #4]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fec <HAL_I2C_Mem_Write+0x224>)
 8003fc2:	400b      	ands	r3, r1
 8003fc4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2220      	movs	r2, #32
 8003fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	e000      	b.n	8003fe4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003fe2:	2302      	movs	r3, #2
  }
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3718      	adds	r7, #24
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	fe00e800 	.word	0xfe00e800

08003ff0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af02      	add	r7, sp, #8
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	4608      	mov	r0, r1
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	4603      	mov	r3, r0
 8004000:	817b      	strh	r3, [r7, #10]
 8004002:	460b      	mov	r3, r1
 8004004:	813b      	strh	r3, [r7, #8]
 8004006:	4613      	mov	r3, r2
 8004008:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b20      	cmp	r3, #32
 8004014:	f040 80fd 	bne.w	8004212 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004018:	6a3b      	ldr	r3, [r7, #32]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d002      	beq.n	8004024 <HAL_I2C_Mem_Read+0x34>
 800401e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004020:	2b00      	cmp	r3, #0
 8004022:	d105      	bne.n	8004030 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800402a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e0f1      	b.n	8004214 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004036:	2b01      	cmp	r3, #1
 8004038:	d101      	bne.n	800403e <HAL_I2C_Mem_Read+0x4e>
 800403a:	2302      	movs	r3, #2
 800403c:	e0ea      	b.n	8004214 <HAL_I2C_Mem_Read+0x224>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004046:	f7ff f96f 	bl	8003328 <HAL_GetTick>
 800404a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	2319      	movs	r3, #25
 8004052:	2201      	movs	r2, #1
 8004054:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 fac3 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d001      	beq.n	8004068 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e0d5      	b.n	8004214 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2222      	movs	r2, #34	@ 0x22
 800406c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2240      	movs	r2, #64	@ 0x40
 8004074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a3a      	ldr	r2, [r7, #32]
 8004082:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004088:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004090:	88f8      	ldrh	r0, [r7, #6]
 8004092:	893a      	ldrh	r2, [r7, #8]
 8004094:	8979      	ldrh	r1, [r7, #10]
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	9301      	str	r3, [sp, #4]
 800409a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	4603      	mov	r3, r0
 80040a0:	68f8      	ldr	r0, [r7, #12]
 80040a2:	f000 fa27 	bl	80044f4 <I2C_RequestMemoryRead>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d005      	beq.n	80040b8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0ad      	b.n	8004214 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2bff      	cmp	r3, #255	@ 0xff
 80040c0:	d90e      	bls.n	80040e0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	22ff      	movs	r2, #255	@ 0xff
 80040c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040cc:	b2da      	uxtb	r2, r3
 80040ce:	8979      	ldrh	r1, [r7, #10]
 80040d0:	4b52      	ldr	r3, [pc, #328]	@ (800421c <HAL_I2C_Mem_Read+0x22c>)
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 fc2b 	bl	8004934 <I2C_TransferConfig>
 80040de:	e00f      	b.n	8004100 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ee:	b2da      	uxtb	r2, r3
 80040f0:	8979      	ldrh	r1, [r7, #10]
 80040f2:	4b4a      	ldr	r3, [pc, #296]	@ (800421c <HAL_I2C_Mem_Read+0x22c>)
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f000 fc1a 	bl	8004934 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004106:	2200      	movs	r2, #0
 8004108:	2104      	movs	r1, #4
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 fa6a 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e07c      	b.n	8004214 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004124:	b2d2      	uxtb	r2, r2
 8004126:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004136:	3b01      	subs	r3, #1
 8004138:	b29a      	uxth	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004142:	b29b      	uxth	r3, r3
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d034      	beq.n	80041c0 <HAL_I2C_Mem_Read+0x1d0>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800415a:	2b00      	cmp	r3, #0
 800415c:	d130      	bne.n	80041c0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	9300      	str	r3, [sp, #0]
 8004162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004164:	2200      	movs	r2, #0
 8004166:	2180      	movs	r1, #128	@ 0x80
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f000 fa3b 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e04d      	b.n	8004214 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417c:	b29b      	uxth	r3, r3
 800417e:	2bff      	cmp	r3, #255	@ 0xff
 8004180:	d90e      	bls.n	80041a0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	22ff      	movs	r2, #255	@ 0xff
 8004186:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418c:	b2da      	uxtb	r2, r3
 800418e:	8979      	ldrh	r1, [r7, #10]
 8004190:	2300      	movs	r3, #0
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f000 fbcb 	bl	8004934 <I2C_TransferConfig>
 800419e:	e00f      	b.n	80041c0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ae:	b2da      	uxtb	r2, r3
 80041b0:	8979      	ldrh	r1, [r7, #10]
 80041b2:	2300      	movs	r3, #0
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 fbba 	bl	8004934 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d19a      	bne.n	8004100 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041ce:	68f8      	ldr	r0, [r7, #12]
 80041d0:	f000 fa88 	bl	80046e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e01a      	b.n	8004214 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2220      	movs	r2, #32
 80041e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6859      	ldr	r1, [r3, #4]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004220 <HAL_I2C_Mem_Read+0x230>)
 80041f2:	400b      	ands	r3, r1
 80041f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2220      	movs	r2, #32
 80041fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800420e:	2300      	movs	r3, #0
 8004210:	e000      	b.n	8004214 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004212:	2302      	movs	r3, #2
  }
}
 8004214:	4618      	mov	r0, r3
 8004216:	3718      	adds	r7, #24
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	80002400 	.word	0x80002400
 8004220:	fe00e800 	.word	0xfe00e800

08004224 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b08a      	sub	sp, #40	@ 0x28
 8004228:	af02      	add	r7, sp, #8
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	607a      	str	r2, [r7, #4]
 800422e:	603b      	str	r3, [r7, #0]
 8004230:	460b      	mov	r3, r1
 8004232:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004234:	2300      	movs	r3, #0
 8004236:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b20      	cmp	r3, #32
 8004242:	f040 80ef 	bne.w	8004424 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004250:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004254:	d101      	bne.n	800425a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004256:	2302      	movs	r3, #2
 8004258:	e0e5      	b.n	8004426 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004260:	2b01      	cmp	r3, #1
 8004262:	d101      	bne.n	8004268 <HAL_I2C_IsDeviceReady+0x44>
 8004264:	2302      	movs	r3, #2
 8004266:	e0de      	b.n	8004426 <HAL_I2C_IsDeviceReady+0x202>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2224      	movs	r2, #36	@ 0x24
 8004274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d105      	bne.n	8004292 <HAL_I2C_IsDeviceReady+0x6e>
 8004286:	897b      	ldrh	r3, [r7, #10]
 8004288:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800428c:	4b68      	ldr	r3, [pc, #416]	@ (8004430 <HAL_I2C_IsDeviceReady+0x20c>)
 800428e:	4313      	orrs	r3, r2
 8004290:	e004      	b.n	800429c <HAL_I2C_IsDeviceReady+0x78>
 8004292:	897b      	ldrh	r3, [r7, #10]
 8004294:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004298:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	6812      	ldr	r2, [r2, #0]
 80042a0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80042a2:	f7ff f841 	bl	8003328 <HAL_GetTick>
 80042a6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	f003 0320 	and.w	r3, r3, #32
 80042b2:	2b20      	cmp	r3, #32
 80042b4:	bf0c      	ite	eq
 80042b6:	2301      	moveq	r3, #1
 80042b8:	2300      	movne	r3, #0
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	f003 0310 	and.w	r3, r3, #16
 80042c8:	2b10      	cmp	r3, #16
 80042ca:	bf0c      	ite	eq
 80042cc:	2301      	moveq	r3, #1
 80042ce:	2300      	movne	r3, #0
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80042d4:	e034      	b.n	8004340 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042dc:	d01a      	beq.n	8004314 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80042de:	f7ff f823 	bl	8003328 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	683a      	ldr	r2, [r7, #0]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d302      	bcc.n	80042f4 <HAL_I2C_IsDeviceReady+0xd0>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10f      	bne.n	8004314 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2220      	movs	r2, #32
 80042f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e088      	b.n	8004426 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	f003 0320 	and.w	r3, r3, #32
 800431e:	2b20      	cmp	r3, #32
 8004320:	bf0c      	ite	eq
 8004322:	2301      	moveq	r3, #1
 8004324:	2300      	movne	r3, #0
 8004326:	b2db      	uxtb	r3, r3
 8004328:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	f003 0310 	and.w	r3, r3, #16
 8004334:	2b10      	cmp	r3, #16
 8004336:	bf0c      	ite	eq
 8004338:	2301      	moveq	r3, #1
 800433a:	2300      	movne	r3, #0
 800433c:	b2db      	uxtb	r3, r3
 800433e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004340:	7ffb      	ldrb	r3, [r7, #31]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d102      	bne.n	800434c <HAL_I2C_IsDeviceReady+0x128>
 8004346:	7fbb      	ldrb	r3, [r7, #30]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d0c4      	beq.n	80042d6 <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	f003 0310 	and.w	r3, r3, #16
 8004356:	2b10      	cmp	r3, #16
 8004358:	d01a      	beq.n	8004390 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2200      	movs	r2, #0
 8004362:	2120      	movs	r1, #32
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 f93d 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e058      	b.n	8004426 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2220      	movs	r2, #32
 800437a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2220      	movs	r2, #32
 8004380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 800438c:	2300      	movs	r3, #0
 800438e:	e04a      	b.n	8004426 <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	9300      	str	r3, [sp, #0]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	2200      	movs	r2, #0
 8004398:	2120      	movs	r1, #32
 800439a:	68f8      	ldr	r0, [r7, #12]
 800439c:	f000 f922 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e03d      	b.n	8004426 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2210      	movs	r2, #16
 80043b0:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2220      	movs	r2, #32
 80043b8:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d118      	bne.n	80043f4 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	685a      	ldr	r2, [r3, #4]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043d0:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2200      	movs	r2, #0
 80043da:	2120      	movs	r1, #32
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 f901 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e01c      	b.n	8004426 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2220      	movs	r2, #32
 80043f2:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	3301      	adds	r3, #1
 80043f8:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	429a      	cmp	r2, r3
 8004400:	f63f af3d 	bhi.w	800427e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004410:	f043 0220 	orr.w	r2, r3, #32
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e000      	b.n	8004426 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8004424:	2302      	movs	r3, #2
  }
}
 8004426:	4618      	mov	r0, r3
 8004428:	3720      	adds	r7, #32
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	02002000 	.word	0x02002000

08004434 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8004440:	4618      	mov	r0, r3
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af02      	add	r7, sp, #8
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	4608      	mov	r0, r1
 8004456:	4611      	mov	r1, r2
 8004458:	461a      	mov	r2, r3
 800445a:	4603      	mov	r3, r0
 800445c:	817b      	strh	r3, [r7, #10]
 800445e:	460b      	mov	r3, r1
 8004460:	813b      	strh	r3, [r7, #8]
 8004462:	4613      	mov	r3, r2
 8004464:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	b2da      	uxtb	r2, r3
 800446a:	8979      	ldrh	r1, [r7, #10]
 800446c:	4b20      	ldr	r3, [pc, #128]	@ (80044f0 <I2C_RequestMemoryWrite+0xa4>)
 800446e:	9300      	str	r3, [sp, #0]
 8004470:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f000 fa5d 	bl	8004934 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	69b9      	ldr	r1, [r7, #24]
 800447e:	68f8      	ldr	r0, [r7, #12]
 8004480:	f000 f8f0 	bl	8004664 <I2C_WaitOnTXISFlagUntilTimeout>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d001      	beq.n	800448e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e02c      	b.n	80044e8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800448e:	88fb      	ldrh	r3, [r7, #6]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d105      	bne.n	80044a0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004494:	893b      	ldrh	r3, [r7, #8]
 8004496:	b2da      	uxtb	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	629a      	str	r2, [r3, #40]	@ 0x28
 800449e:	e015      	b.n	80044cc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80044a0:	893b      	ldrh	r3, [r7, #8]
 80044a2:	0a1b      	lsrs	r3, r3, #8
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	b2da      	uxtb	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ae:	69fa      	ldr	r2, [r7, #28]
 80044b0:	69b9      	ldr	r1, [r7, #24]
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f8d6 	bl	8004664 <I2C_WaitOnTXISFlagUntilTimeout>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e012      	b.n	80044e8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044c2:	893b      	ldrh	r3, [r7, #8]
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	2200      	movs	r2, #0
 80044d4:	2180      	movs	r1, #128	@ 0x80
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f000 f884 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	80002000 	.word	0x80002000

080044f4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af02      	add	r7, sp, #8
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	4608      	mov	r0, r1
 80044fe:	4611      	mov	r1, r2
 8004500:	461a      	mov	r2, r3
 8004502:	4603      	mov	r3, r0
 8004504:	817b      	strh	r3, [r7, #10]
 8004506:	460b      	mov	r3, r1
 8004508:	813b      	strh	r3, [r7, #8]
 800450a:	4613      	mov	r3, r2
 800450c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800450e:	88fb      	ldrh	r3, [r7, #6]
 8004510:	b2da      	uxtb	r2, r3
 8004512:	8979      	ldrh	r1, [r7, #10]
 8004514:	4b20      	ldr	r3, [pc, #128]	@ (8004598 <I2C_RequestMemoryRead+0xa4>)
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	2300      	movs	r3, #0
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 fa0a 	bl	8004934 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004520:	69fa      	ldr	r2, [r7, #28]
 8004522:	69b9      	ldr	r1, [r7, #24]
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f000 f89d 	bl	8004664 <I2C_WaitOnTXISFlagUntilTimeout>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d001      	beq.n	8004534 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e02c      	b.n	800458e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004534:	88fb      	ldrh	r3, [r7, #6]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d105      	bne.n	8004546 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800453a:	893b      	ldrh	r3, [r7, #8]
 800453c:	b2da      	uxtb	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	629a      	str	r2, [r3, #40]	@ 0x28
 8004544:	e015      	b.n	8004572 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004546:	893b      	ldrh	r3, [r7, #8]
 8004548:	0a1b      	lsrs	r3, r3, #8
 800454a:	b29b      	uxth	r3, r3
 800454c:	b2da      	uxtb	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004554:	69fa      	ldr	r2, [r7, #28]
 8004556:	69b9      	ldr	r1, [r7, #24]
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 f883 	bl	8004664 <I2C_WaitOnTXISFlagUntilTimeout>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e012      	b.n	800458e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004568:	893b      	ldrh	r3, [r7, #8]
 800456a:	b2da      	uxtb	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	9300      	str	r3, [sp, #0]
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	2200      	movs	r2, #0
 800457a:	2140      	movs	r1, #64	@ 0x40
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f000 f831 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d001      	beq.n	800458c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e000      	b.n	800458e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	80002000 	.word	0x80002000

0800459c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d103      	bne.n	80045ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2200      	movs	r2, #0
 80045b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d007      	beq.n	80045d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	619a      	str	r2, [r3, #24]
  }
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	4613      	mov	r3, r2
 80045f2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045f4:	e022      	b.n	800463c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fc:	d01e      	beq.n	800463c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fe:	f7fe fe93 	bl	8003328 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d302      	bcc.n	8004614 <I2C_WaitOnFlagUntilTimeout+0x30>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d113      	bne.n	800463c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004618:	f043 0220 	orr.w	r2, r3, #32
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e00f      	b.n	800465c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699a      	ldr	r2, [r3, #24]
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	4013      	ands	r3, r2
 8004646:	68ba      	ldr	r2, [r7, #8]
 8004648:	429a      	cmp	r2, r3
 800464a:	bf0c      	ite	eq
 800464c:	2301      	moveq	r3, #1
 800464e:	2300      	movne	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	461a      	mov	r2, r3
 8004654:	79fb      	ldrb	r3, [r7, #7]
 8004656:	429a      	cmp	r2, r3
 8004658:	d0cd      	beq.n	80045f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004670:	e02c      	b.n	80046cc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	68b9      	ldr	r1, [r7, #8]
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f870 	bl	800475c <I2C_IsErrorOccurred>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e02a      	b.n	80046dc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800468c:	d01e      	beq.n	80046cc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468e:	f7fe fe4b 	bl	8003328 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	429a      	cmp	r2, r3
 800469c:	d302      	bcc.n	80046a4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d113      	bne.n	80046cc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a8:	f043 0220 	orr.w	r2, r3, #32
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e007      	b.n	80046dc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d1cb      	bne.n	8004672 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046f0:	e028      	b.n	8004744 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	68b9      	ldr	r1, [r7, #8]
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 f830 	bl	800475c <I2C_IsErrorOccurred>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e026      	b.n	8004754 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004706:	f7fe fe0f 	bl	8003328 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	429a      	cmp	r2, r3
 8004714:	d302      	bcc.n	800471c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d113      	bne.n	8004744 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004720:	f043 0220 	orr.w	r2, r3, #32
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2220      	movs	r2, #32
 800472c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e007      	b.n	8004754 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f003 0320 	and.w	r3, r3, #32
 800474e:	2b20      	cmp	r3, #32
 8004750:	d1cf      	bne.n	80046f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b08a      	sub	sp, #40	@ 0x28
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004768:	2300      	movs	r3, #0
 800476a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004776:	2300      	movs	r3, #0
 8004778:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	f003 0310 	and.w	r3, r3, #16
 8004784:	2b00      	cmp	r3, #0
 8004786:	d075      	beq.n	8004874 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2210      	movs	r2, #16
 800478e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004790:	e056      	b.n	8004840 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d052      	beq.n	8004840 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800479a:	f7fe fdc5 	bl	8003328 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d302      	bcc.n	80047b0 <I2C_IsErrorOccurred+0x54>
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d147      	bne.n	8004840 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047d2:	d12e      	bne.n	8004832 <I2C_IsErrorOccurred+0xd6>
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047da:	d02a      	beq.n	8004832 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80047dc:	7cfb      	ldrb	r3, [r7, #19]
 80047de:	2b20      	cmp	r3, #32
 80047e0:	d027      	beq.n	8004832 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047f0:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80047f2:	f7fe fd99 	bl	8003328 <HAL_GetTick>
 80047f6:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047f8:	e01b      	b.n	8004832 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80047fa:	f7fe fd95 	bl	8003328 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	2b19      	cmp	r3, #25
 8004806:	d914      	bls.n	8004832 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480c:	f043 0220 	orr.w	r2, r3, #32
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	645a      	str	r2, [r3, #68]	@ 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2220      	movs	r2, #32
 8004818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
              
              status = HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	f003 0320 	and.w	r3, r3, #32
 800483c:	2b20      	cmp	r3, #32
 800483e:	d1dc      	bne.n	80047fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b20      	cmp	r3, #32
 800484c:	d003      	beq.n	8004856 <I2C_IsErrorOccurred+0xfa>
 800484e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004852:	2b00      	cmp	r3, #0
 8004854:	d09d      	beq.n	8004792 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004856:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800485a:	2b00      	cmp	r3, #0
 800485c:	d103      	bne.n	8004866 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2220      	movs	r2, #32
 8004864:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004866:	6a3b      	ldr	r3, [r7, #32]
 8004868:	f043 0304 	orr.w	r3, r3, #4
 800486c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00b      	beq.n	800489e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004886:	6a3b      	ldr	r3, [r7, #32]
 8004888:	f043 0301 	orr.w	r3, r3, #1
 800488c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004896:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00b      	beq.n	80048c0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80048a8:	6a3b      	ldr	r3, [r7, #32]
 80048aa:	f043 0308 	orr.w	r3, r3, #8
 80048ae:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d00b      	beq.n	80048e2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80048ca:	6a3b      	ldr	r3, [r7, #32]
 80048cc:	f043 0302 	orr.w	r3, r3, #2
 80048d0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048da:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80048e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d01c      	beq.n	8004924 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048ea:	68f8      	ldr	r0, [r7, #12]
 80048ec:	f7ff fe56 	bl	800459c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	6859      	ldr	r1, [r3, #4]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004930 <I2C_IsErrorOccurred+0x1d4>)
 80048fc:	400b      	ands	r3, r1
 80048fe:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	431a      	orrs	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004924:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004928:	4618      	mov	r0, r3
 800492a:	3728      	adds	r7, #40	@ 0x28
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	fe00e800 	.word	0xfe00e800

08004934 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004934:	b480      	push	{r7}
 8004936:	b087      	sub	sp, #28
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	607b      	str	r3, [r7, #4]
 800493e:	460b      	mov	r3, r1
 8004940:	817b      	strh	r3, [r7, #10]
 8004942:	4613      	mov	r3, r2
 8004944:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004946:	897b      	ldrh	r3, [r7, #10]
 8004948:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800494c:	7a7b      	ldrb	r3, [r7, #9]
 800494e:	041b      	lsls	r3, r3, #16
 8004950:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004954:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	4313      	orrs	r3, r2
 800495e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004962:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	0d5b      	lsrs	r3, r3, #21
 800496e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004972:	4b08      	ldr	r3, [pc, #32]	@ (8004994 <I2C_TransferConfig+0x60>)
 8004974:	430b      	orrs	r3, r1
 8004976:	43db      	mvns	r3, r3
 8004978:	ea02 0103 	and.w	r1, r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	430a      	orrs	r2, r1
 8004984:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004986:	bf00      	nop
 8004988:	371c      	adds	r7, #28
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	03ff63ff 	.word	0x03ff63ff

08004998 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b20      	cmp	r3, #32
 80049ac:	d138      	bne.n	8004a20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d101      	bne.n	80049bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e032      	b.n	8004a22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2224      	movs	r2, #36	@ 0x24
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0201 	bic.w	r2, r2, #1
 80049da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80049ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6819      	ldr	r1, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	430a      	orrs	r2, r1
 80049fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f042 0201 	orr.w	r2, r2, #1
 8004a0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2220      	movs	r2, #32
 8004a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	e000      	b.n	8004a22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a20:	2302      	movs	r3, #2
  }
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr

08004a2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b085      	sub	sp, #20
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
 8004a36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b20      	cmp	r3, #32
 8004a42:	d139      	bne.n	8004ab8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a4e:	2302      	movs	r3, #2
 8004a50:	e033      	b.n	8004aba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2224      	movs	r2, #36	@ 0x24
 8004a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 0201 	bic.w	r2, r2, #1
 8004a70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004a80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	021b      	lsls	r3, r3, #8
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 0201 	orr.w	r2, r2, #1
 8004aa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	e000      	b.n	8004aba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ab8:	2302      	movs	r3, #2
  }
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
	...

08004ac8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004acc:	4b05      	ldr	r3, [pc, #20]	@ (8004ae4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a04      	ldr	r2, [pc, #16]	@ (8004ae4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004ad2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ad6:	6013      	str	r3, [r2, #0]
}
 8004ad8:	bf00      	nop
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40007000 	.word	0x40007000

08004ae8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004af0:	2300      	movs	r3, #0
 8004af2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e291      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 8087 	beq.w	8004c1a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b0c:	4b96      	ldr	r3, [pc, #600]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f003 030c 	and.w	r3, r3, #12
 8004b14:	2b04      	cmp	r3, #4
 8004b16:	d00c      	beq.n	8004b32 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b18:	4b93      	ldr	r3, [pc, #588]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 030c 	and.w	r3, r3, #12
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d112      	bne.n	8004b4a <HAL_RCC_OscConfig+0x62>
 8004b24:	4b90      	ldr	r3, [pc, #576]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b30:	d10b      	bne.n	8004b4a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b32:	4b8d      	ldr	r3, [pc, #564]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d06c      	beq.n	8004c18 <HAL_RCC_OscConfig+0x130>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d168      	bne.n	8004c18 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e26b      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b52:	d106      	bne.n	8004b62 <HAL_RCC_OscConfig+0x7a>
 8004b54:	4b84      	ldr	r3, [pc, #528]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a83      	ldr	r2, [pc, #524]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b5e:	6013      	str	r3, [r2, #0]
 8004b60:	e02e      	b.n	8004bc0 <HAL_RCC_OscConfig+0xd8>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10c      	bne.n	8004b84 <HAL_RCC_OscConfig+0x9c>
 8004b6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a7e      	ldr	r2, [pc, #504]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b74:	6013      	str	r3, [r2, #0]
 8004b76:	4b7c      	ldr	r3, [pc, #496]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a7b      	ldr	r2, [pc, #492]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	e01d      	b.n	8004bc0 <HAL_RCC_OscConfig+0xd8>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b8c:	d10c      	bne.n	8004ba8 <HAL_RCC_OscConfig+0xc0>
 8004b8e:	4b76      	ldr	r3, [pc, #472]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a75      	ldr	r2, [pc, #468]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b98:	6013      	str	r3, [r2, #0]
 8004b9a:	4b73      	ldr	r3, [pc, #460]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a72      	ldr	r2, [pc, #456]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ba4:	6013      	str	r3, [r2, #0]
 8004ba6:	e00b      	b.n	8004bc0 <HAL_RCC_OscConfig+0xd8>
 8004ba8:	4b6f      	ldr	r3, [pc, #444]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a6e      	ldr	r2, [pc, #440]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004bae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bb2:	6013      	str	r3, [r2, #0]
 8004bb4:	4b6c      	ldr	r3, [pc, #432]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a6b      	ldr	r2, [pc, #428]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004bba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d013      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc8:	f7fe fbae 	bl	8003328 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bd0:	f7fe fbaa 	bl	8003328 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b64      	cmp	r3, #100	@ 0x64
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e21f      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004be2:	4b61      	ldr	r3, [pc, #388]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0xe8>
 8004bee:	e014      	b.n	8004c1a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf0:	f7fe fb9a 	bl	8003328 <HAL_GetTick>
 8004bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bf6:	e008      	b.n	8004c0a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bf8:	f7fe fb96 	bl	8003328 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b64      	cmp	r3, #100	@ 0x64
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e20b      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c0a:	4b57      	ldr	r3, [pc, #348]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1f0      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x110>
 8004c16:	e000      	b.n	8004c1a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d069      	beq.n	8004cfa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c26:	4b50      	ldr	r3, [pc, #320]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 030c 	and.w	r3, r3, #12
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00b      	beq.n	8004c4a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c32:	4b4d      	ldr	r3, [pc, #308]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f003 030c 	and.w	r3, r3, #12
 8004c3a:	2b08      	cmp	r3, #8
 8004c3c:	d11c      	bne.n	8004c78 <HAL_RCC_OscConfig+0x190>
 8004c3e:	4b4a      	ldr	r3, [pc, #296]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d116      	bne.n	8004c78 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c4a:	4b47      	ldr	r3, [pc, #284]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d005      	beq.n	8004c62 <HAL_RCC_OscConfig+0x17a>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d001      	beq.n	8004c62 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e1df      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c62:	4b41      	ldr	r3, [pc, #260]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	493d      	ldr	r1, [pc, #244]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c76:	e040      	b.n	8004cfa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d023      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c80:	4b39      	ldr	r3, [pc, #228]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a38      	ldr	r2, [pc, #224]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004c86:	f043 0301 	orr.w	r3, r3, #1
 8004c8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c8c:	f7fe fb4c 	bl	8003328 <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c94:	f7fe fb48 	bl	8003328 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e1bd      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ca6:	4b30      	ldr	r3, [pc, #192]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d0f0      	beq.n	8004c94 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cb2:	4b2d      	ldr	r3, [pc, #180]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	4929      	ldr	r1, [pc, #164]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	600b      	str	r3, [r1, #0]
 8004cc6:	e018      	b.n	8004cfa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cc8:	4b27      	ldr	r3, [pc, #156]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a26      	ldr	r2, [pc, #152]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004cce:	f023 0301 	bic.w	r3, r3, #1
 8004cd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd4:	f7fe fb28 	bl	8003328 <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cdc:	f7fe fb24 	bl	8003328 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e199      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cee:	4b1e      	ldr	r3, [pc, #120]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1f0      	bne.n	8004cdc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0308 	and.w	r3, r3, #8
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d038      	beq.n	8004d78 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d019      	beq.n	8004d42 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d0e:	4b16      	ldr	r3, [pc, #88]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d12:	4a15      	ldr	r2, [pc, #84]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004d14:	f043 0301 	orr.w	r3, r3, #1
 8004d18:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d1a:	f7fe fb05 	bl	8003328 <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d20:	e008      	b.n	8004d34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d22:	f7fe fb01 	bl	8003328 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d901      	bls.n	8004d34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e176      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d34:	4b0c      	ldr	r3, [pc, #48]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004d36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d0f0      	beq.n	8004d22 <HAL_RCC_OscConfig+0x23a>
 8004d40:	e01a      	b.n	8004d78 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d42:	4b09      	ldr	r3, [pc, #36]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d46:	4a08      	ldr	r2, [pc, #32]	@ (8004d68 <HAL_RCC_OscConfig+0x280>)
 8004d48:	f023 0301 	bic.w	r3, r3, #1
 8004d4c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d4e:	f7fe faeb 	bl	8003328 <HAL_GetTick>
 8004d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d54:	e00a      	b.n	8004d6c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d56:	f7fe fae7 	bl	8003328 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d903      	bls.n	8004d6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e15c      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
 8004d68:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d6c:	4b91      	ldr	r3, [pc, #580]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1ee      	bne.n	8004d56 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0304 	and.w	r3, r3, #4
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f000 80a4 	beq.w	8004ece <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d86:	4b8b      	ldr	r3, [pc, #556]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10d      	bne.n	8004dae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d92:	4b88      	ldr	r3, [pc, #544]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d96:	4a87      	ldr	r2, [pc, #540]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d9e:	4b85      	ldr	r3, [pc, #532]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004da6:	60bb      	str	r3, [r7, #8]
 8004da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004daa:	2301      	movs	r3, #1
 8004dac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dae:	4b82      	ldr	r3, [pc, #520]	@ (8004fb8 <HAL_RCC_OscConfig+0x4d0>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d118      	bne.n	8004dec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004dba:	4b7f      	ldr	r3, [pc, #508]	@ (8004fb8 <HAL_RCC_OscConfig+0x4d0>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a7e      	ldr	r2, [pc, #504]	@ (8004fb8 <HAL_RCC_OscConfig+0x4d0>)
 8004dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dc6:	f7fe faaf 	bl	8003328 <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dcc:	e008      	b.n	8004de0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dce:	f7fe faab 	bl	8003328 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b64      	cmp	r3, #100	@ 0x64
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e120      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004de0:	4b75      	ldr	r3, [pc, #468]	@ (8004fb8 <HAL_RCC_OscConfig+0x4d0>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0f0      	beq.n	8004dce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d106      	bne.n	8004e02 <HAL_RCC_OscConfig+0x31a>
 8004df4:	4b6f      	ldr	r3, [pc, #444]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df8:	4a6e      	ldr	r2, [pc, #440]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004dfa:	f043 0301 	orr.w	r3, r3, #1
 8004dfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e00:	e02d      	b.n	8004e5e <HAL_RCC_OscConfig+0x376>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10c      	bne.n	8004e24 <HAL_RCC_OscConfig+0x33c>
 8004e0a:	4b6a      	ldr	r3, [pc, #424]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0e:	4a69      	ldr	r2, [pc, #420]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e10:	f023 0301 	bic.w	r3, r3, #1
 8004e14:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e16:	4b67      	ldr	r3, [pc, #412]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e1a:	4a66      	ldr	r2, [pc, #408]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e1c:	f023 0304 	bic.w	r3, r3, #4
 8004e20:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e22:	e01c      	b.n	8004e5e <HAL_RCC_OscConfig+0x376>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	2b05      	cmp	r3, #5
 8004e2a:	d10c      	bne.n	8004e46 <HAL_RCC_OscConfig+0x35e>
 8004e2c:	4b61      	ldr	r3, [pc, #388]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e30:	4a60      	ldr	r2, [pc, #384]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e32:	f043 0304 	orr.w	r3, r3, #4
 8004e36:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e38:	4b5e      	ldr	r3, [pc, #376]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e3c:	4a5d      	ldr	r2, [pc, #372]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e3e:	f043 0301 	orr.w	r3, r3, #1
 8004e42:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e44:	e00b      	b.n	8004e5e <HAL_RCC_OscConfig+0x376>
 8004e46:	4b5b      	ldr	r3, [pc, #364]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e4a:	4a5a      	ldr	r2, [pc, #360]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e4c:	f023 0301 	bic.w	r3, r3, #1
 8004e50:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e52:	4b58      	ldr	r3, [pc, #352]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e56:	4a57      	ldr	r2, [pc, #348]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e58:	f023 0304 	bic.w	r3, r3, #4
 8004e5c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d015      	beq.n	8004e92 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e66:	f7fe fa5f 	bl	8003328 <HAL_GetTick>
 8004e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e6c:	e00a      	b.n	8004e84 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e6e:	f7fe fa5b 	bl	8003328 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d901      	bls.n	8004e84 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e0ce      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e84:	4b4b      	ldr	r3, [pc, #300]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d0ee      	beq.n	8004e6e <HAL_RCC_OscConfig+0x386>
 8004e90:	e014      	b.n	8004ebc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e92:	f7fe fa49 	bl	8003328 <HAL_GetTick>
 8004e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e98:	e00a      	b.n	8004eb0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e9a:	f7fe fa45 	bl	8003328 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d901      	bls.n	8004eb0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004eac:	2303      	movs	r3, #3
 8004eae:	e0b8      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eb0:	4b40      	ldr	r3, [pc, #256]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb4:	f003 0302 	and.w	r3, r3, #2
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1ee      	bne.n	8004e9a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ebc:	7dfb      	ldrb	r3, [r7, #23]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d105      	bne.n	8004ece <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ec2:	4b3c      	ldr	r3, [pc, #240]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec6:	4a3b      	ldr	r2, [pc, #236]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004ec8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ecc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f000 80a4 	beq.w	8005020 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ed8:	4b36      	ldr	r3, [pc, #216]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f003 030c 	and.w	r3, r3, #12
 8004ee0:	2b08      	cmp	r3, #8
 8004ee2:	d06b      	beq.n	8004fbc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d149      	bne.n	8004f80 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eec:	4b31      	ldr	r3, [pc, #196]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a30      	ldr	r2, [pc, #192]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004ef2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ef6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef8:	f7fe fa16 	bl	8003328 <HAL_GetTick>
 8004efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004efe:	e008      	b.n	8004f12 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f00:	f7fe fa12 	bl	8003328 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e087      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f12:	4b28      	ldr	r3, [pc, #160]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1f0      	bne.n	8004f00 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	69da      	ldr	r2, [r3, #28]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2c:	019b      	lsls	r3, r3, #6
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f34:	085b      	lsrs	r3, r3, #1
 8004f36:	3b01      	subs	r3, #1
 8004f38:	041b      	lsls	r3, r3, #16
 8004f3a:	431a      	orrs	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f40:	061b      	lsls	r3, r3, #24
 8004f42:	4313      	orrs	r3, r2
 8004f44:	4a1b      	ldr	r2, [pc, #108]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004f46:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004f4a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f4c:	4b19      	ldr	r3, [pc, #100]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a18      	ldr	r2, [pc, #96]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004f52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f58:	f7fe f9e6 	bl	8003328 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f60:	f7fe f9e2 	bl	8003328 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e057      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f72:	4b10      	ldr	r3, [pc, #64]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f0      	beq.n	8004f60 <HAL_RCC_OscConfig+0x478>
 8004f7e:	e04f      	b.n	8005020 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f80:	4b0c      	ldr	r3, [pc, #48]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a0b      	ldr	r2, [pc, #44]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004f86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8c:	f7fe f9cc 	bl	8003328 <HAL_GetTick>
 8004f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f92:	e008      	b.n	8004fa6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f94:	f7fe f9c8 	bl	8003328 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e03d      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fa6:	4b03      	ldr	r3, [pc, #12]	@ (8004fb4 <HAL_RCC_OscConfig+0x4cc>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1f0      	bne.n	8004f94 <HAL_RCC_OscConfig+0x4ac>
 8004fb2:	e035      	b.n	8005020 <HAL_RCC_OscConfig+0x538>
 8004fb4:	40023800 	.word	0x40023800
 8004fb8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800502c <HAL_RCC_OscConfig+0x544>)
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d028      	beq.n	800501c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d121      	bne.n	800501c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d11a      	bne.n	800501c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004fec:	4013      	ands	r3, r2
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ff2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d111      	bne.n	800501c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005002:	085b      	lsrs	r3, r3, #1
 8005004:	3b01      	subs	r3, #1
 8005006:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005008:	429a      	cmp	r2, r3
 800500a:	d107      	bne.n	800501c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005016:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005018:	429a      	cmp	r2, r3
 800501a:	d001      	beq.n	8005020 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e000      	b.n	8005022 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3718      	adds	r7, #24
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	40023800 	.word	0x40023800

08005030 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e0d0      	b.n	80051ea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005048:	4b6a      	ldr	r3, [pc, #424]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c4>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 030f 	and.w	r3, r3, #15
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	429a      	cmp	r2, r3
 8005054:	d910      	bls.n	8005078 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005056:	4b67      	ldr	r3, [pc, #412]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f023 020f 	bic.w	r2, r3, #15
 800505e:	4965      	ldr	r1, [pc, #404]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	4313      	orrs	r3, r2
 8005064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005066:	4b63      	ldr	r3, [pc, #396]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 030f 	and.w	r3, r3, #15
 800506e:	683a      	ldr	r2, [r7, #0]
 8005070:	429a      	cmp	r2, r3
 8005072:	d001      	beq.n	8005078 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e0b8      	b.n	80051ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d020      	beq.n	80050c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0304 	and.w	r3, r3, #4
 800508c:	2b00      	cmp	r3, #0
 800508e:	d005      	beq.n	800509c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005090:	4b59      	ldr	r3, [pc, #356]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	4a58      	ldr	r2, [pc, #352]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005096:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800509a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0308 	and.w	r3, r3, #8
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050a8:	4b53      	ldr	r3, [pc, #332]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	4a52      	ldr	r2, [pc, #328]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80050b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050b4:	4b50      	ldr	r3, [pc, #320]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	494d      	ldr	r1, [pc, #308]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0301 	and.w	r3, r3, #1
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d040      	beq.n	8005154 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d107      	bne.n	80050ea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050da:	4b47      	ldr	r3, [pc, #284]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d115      	bne.n	8005112 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e07f      	b.n	80051ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d107      	bne.n	8005102 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050f2:	4b41      	ldr	r3, [pc, #260]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d109      	bne.n	8005112 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e073      	b.n	80051ea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005102:	4b3d      	ldr	r3, [pc, #244]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e06b      	b.n	80051ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005112:	4b39      	ldr	r3, [pc, #228]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f023 0203 	bic.w	r2, r3, #3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	4936      	ldr	r1, [pc, #216]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005120:	4313      	orrs	r3, r2
 8005122:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005124:	f7fe f900 	bl	8003328 <HAL_GetTick>
 8005128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800512a:	e00a      	b.n	8005142 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800512c:	f7fe f8fc 	bl	8003328 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800513a:	4293      	cmp	r3, r2
 800513c:	d901      	bls.n	8005142 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e053      	b.n	80051ea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005142:	4b2d      	ldr	r3, [pc, #180]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f003 020c 	and.w	r2, r3, #12
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	429a      	cmp	r2, r3
 8005152:	d1eb      	bne.n	800512c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005154:	4b27      	ldr	r3, [pc, #156]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d210      	bcs.n	8005184 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005162:	4b24      	ldr	r3, [pc, #144]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f023 020f 	bic.w	r2, r3, #15
 800516a:	4922      	ldr	r1, [pc, #136]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c4>)
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	4313      	orrs	r3, r2
 8005170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005172:	4b20      	ldr	r3, [pc, #128]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	429a      	cmp	r2, r3
 800517e:	d001      	beq.n	8005184 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e032      	b.n	80051ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0304 	and.w	r3, r3, #4
 800518c:	2b00      	cmp	r3, #0
 800518e:	d008      	beq.n	80051a2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005190:	4b19      	ldr	r3, [pc, #100]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	4916      	ldr	r1, [pc, #88]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0308 	and.w	r3, r3, #8
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d009      	beq.n	80051c2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051ae:	4b12      	ldr	r3, [pc, #72]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	00db      	lsls	r3, r3, #3
 80051bc:	490e      	ldr	r1, [pc, #56]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051c2:	f000 f821 	bl	8005208 <HAL_RCC_GetSysClockFreq>
 80051c6:	4602      	mov	r2, r0
 80051c8:	4b0b      	ldr	r3, [pc, #44]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c8>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	091b      	lsrs	r3, r3, #4
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	490a      	ldr	r1, [pc, #40]	@ (80051fc <HAL_RCC_ClockConfig+0x1cc>)
 80051d4:	5ccb      	ldrb	r3, [r1, r3]
 80051d6:	fa22 f303 	lsr.w	r3, r2, r3
 80051da:	4a09      	ldr	r2, [pc, #36]	@ (8005200 <HAL_RCC_ClockConfig+0x1d0>)
 80051dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80051de:	4b09      	ldr	r3, [pc, #36]	@ (8005204 <HAL_RCC_ClockConfig+0x1d4>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fe f85c 	bl	80032a0 <HAL_InitTick>

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	40023c00 	.word	0x40023c00
 80051f8:	40023800 	.word	0x40023800
 80051fc:	0800d2f8 	.word	0x0800d2f8
 8005200:	20000018 	.word	0x20000018
 8005204:	2000001c 	.word	0x2000001c

08005208 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800520c:	b094      	sub	sp, #80	@ 0x50
 800520e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005210:	2300      	movs	r3, #0
 8005212:	647b      	str	r3, [r7, #68]	@ 0x44
 8005214:	2300      	movs	r3, #0
 8005216:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005218:	2300      	movs	r3, #0
 800521a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800521c:	2300      	movs	r3, #0
 800521e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005220:	4b79      	ldr	r3, [pc, #484]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x200>)
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f003 030c 	and.w	r3, r3, #12
 8005228:	2b08      	cmp	r3, #8
 800522a:	d00d      	beq.n	8005248 <HAL_RCC_GetSysClockFreq+0x40>
 800522c:	2b08      	cmp	r3, #8
 800522e:	f200 80e1 	bhi.w	80053f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005232:	2b00      	cmp	r3, #0
 8005234:	d002      	beq.n	800523c <HAL_RCC_GetSysClockFreq+0x34>
 8005236:	2b04      	cmp	r3, #4
 8005238:	d003      	beq.n	8005242 <HAL_RCC_GetSysClockFreq+0x3a>
 800523a:	e0db      	b.n	80053f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800523c:	4b73      	ldr	r3, [pc, #460]	@ (800540c <HAL_RCC_GetSysClockFreq+0x204>)
 800523e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005240:	e0db      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005242:	4b73      	ldr	r3, [pc, #460]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x208>)
 8005244:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005246:	e0d8      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005248:	4b6f      	ldr	r3, [pc, #444]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x200>)
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005250:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005252:	4b6d      	ldr	r3, [pc, #436]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x200>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d063      	beq.n	8005326 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800525e:	4b6a      	ldr	r3, [pc, #424]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x200>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	099b      	lsrs	r3, r3, #6
 8005264:	2200      	movs	r2, #0
 8005266:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005268:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800526a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800526c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005270:	633b      	str	r3, [r7, #48]	@ 0x30
 8005272:	2300      	movs	r3, #0
 8005274:	637b      	str	r3, [r7, #52]	@ 0x34
 8005276:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800527a:	4622      	mov	r2, r4
 800527c:	462b      	mov	r3, r5
 800527e:	f04f 0000 	mov.w	r0, #0
 8005282:	f04f 0100 	mov.w	r1, #0
 8005286:	0159      	lsls	r1, r3, #5
 8005288:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800528c:	0150      	lsls	r0, r2, #5
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4621      	mov	r1, r4
 8005294:	1a51      	subs	r1, r2, r1
 8005296:	6139      	str	r1, [r7, #16]
 8005298:	4629      	mov	r1, r5
 800529a:	eb63 0301 	sbc.w	r3, r3, r1
 800529e:	617b      	str	r3, [r7, #20]
 80052a0:	f04f 0200 	mov.w	r2, #0
 80052a4:	f04f 0300 	mov.w	r3, #0
 80052a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052ac:	4659      	mov	r1, fp
 80052ae:	018b      	lsls	r3, r1, #6
 80052b0:	4651      	mov	r1, sl
 80052b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052b6:	4651      	mov	r1, sl
 80052b8:	018a      	lsls	r2, r1, #6
 80052ba:	4651      	mov	r1, sl
 80052bc:	ebb2 0801 	subs.w	r8, r2, r1
 80052c0:	4659      	mov	r1, fp
 80052c2:	eb63 0901 	sbc.w	r9, r3, r1
 80052c6:	f04f 0200 	mov.w	r2, #0
 80052ca:	f04f 0300 	mov.w	r3, #0
 80052ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052da:	4690      	mov	r8, r2
 80052dc:	4699      	mov	r9, r3
 80052de:	4623      	mov	r3, r4
 80052e0:	eb18 0303 	adds.w	r3, r8, r3
 80052e4:	60bb      	str	r3, [r7, #8]
 80052e6:	462b      	mov	r3, r5
 80052e8:	eb49 0303 	adc.w	r3, r9, r3
 80052ec:	60fb      	str	r3, [r7, #12]
 80052ee:	f04f 0200 	mov.w	r2, #0
 80052f2:	f04f 0300 	mov.w	r3, #0
 80052f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80052fa:	4629      	mov	r1, r5
 80052fc:	024b      	lsls	r3, r1, #9
 80052fe:	4621      	mov	r1, r4
 8005300:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005304:	4621      	mov	r1, r4
 8005306:	024a      	lsls	r2, r1, #9
 8005308:	4610      	mov	r0, r2
 800530a:	4619      	mov	r1, r3
 800530c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800530e:	2200      	movs	r2, #0
 8005310:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005312:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005314:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005318:	f7fb fcd6 	bl	8000cc8 <__aeabi_uldivmod>
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	4613      	mov	r3, r2
 8005322:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005324:	e058      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005326:	4b38      	ldr	r3, [pc, #224]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x200>)
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	099b      	lsrs	r3, r3, #6
 800532c:	2200      	movs	r2, #0
 800532e:	4618      	mov	r0, r3
 8005330:	4611      	mov	r1, r2
 8005332:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005336:	623b      	str	r3, [r7, #32]
 8005338:	2300      	movs	r3, #0
 800533a:	627b      	str	r3, [r7, #36]	@ 0x24
 800533c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005340:	4642      	mov	r2, r8
 8005342:	464b      	mov	r3, r9
 8005344:	f04f 0000 	mov.w	r0, #0
 8005348:	f04f 0100 	mov.w	r1, #0
 800534c:	0159      	lsls	r1, r3, #5
 800534e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005352:	0150      	lsls	r0, r2, #5
 8005354:	4602      	mov	r2, r0
 8005356:	460b      	mov	r3, r1
 8005358:	4641      	mov	r1, r8
 800535a:	ebb2 0a01 	subs.w	sl, r2, r1
 800535e:	4649      	mov	r1, r9
 8005360:	eb63 0b01 	sbc.w	fp, r3, r1
 8005364:	f04f 0200 	mov.w	r2, #0
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005370:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005374:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005378:	ebb2 040a 	subs.w	r4, r2, sl
 800537c:	eb63 050b 	sbc.w	r5, r3, fp
 8005380:	f04f 0200 	mov.w	r2, #0
 8005384:	f04f 0300 	mov.w	r3, #0
 8005388:	00eb      	lsls	r3, r5, #3
 800538a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800538e:	00e2      	lsls	r2, r4, #3
 8005390:	4614      	mov	r4, r2
 8005392:	461d      	mov	r5, r3
 8005394:	4643      	mov	r3, r8
 8005396:	18e3      	adds	r3, r4, r3
 8005398:	603b      	str	r3, [r7, #0]
 800539a:	464b      	mov	r3, r9
 800539c:	eb45 0303 	adc.w	r3, r5, r3
 80053a0:	607b      	str	r3, [r7, #4]
 80053a2:	f04f 0200 	mov.w	r2, #0
 80053a6:	f04f 0300 	mov.w	r3, #0
 80053aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053ae:	4629      	mov	r1, r5
 80053b0:	028b      	lsls	r3, r1, #10
 80053b2:	4621      	mov	r1, r4
 80053b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053b8:	4621      	mov	r1, r4
 80053ba:	028a      	lsls	r2, r1, #10
 80053bc:	4610      	mov	r0, r2
 80053be:	4619      	mov	r1, r3
 80053c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053c2:	2200      	movs	r2, #0
 80053c4:	61bb      	str	r3, [r7, #24]
 80053c6:	61fa      	str	r2, [r7, #28]
 80053c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053cc:	f7fb fc7c 	bl	8000cc8 <__aeabi_uldivmod>
 80053d0:	4602      	mov	r2, r0
 80053d2:	460b      	mov	r3, r1
 80053d4:	4613      	mov	r3, r2
 80053d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80053d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x200>)
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	0c1b      	lsrs	r3, r3, #16
 80053de:	f003 0303 	and.w	r3, r3, #3
 80053e2:	3301      	adds	r3, #1
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80053e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053f2:	e002      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053f4:	4b05      	ldr	r3, [pc, #20]	@ (800540c <HAL_RCC_GetSysClockFreq+0x204>)
 80053f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3750      	adds	r7, #80	@ 0x50
 8005400:	46bd      	mov	sp, r7
 8005402:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005406:	bf00      	nop
 8005408:	40023800 	.word	0x40023800
 800540c:	00f42400 	.word	0x00f42400
 8005410:	007a1200 	.word	0x007a1200

08005414 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005414:	b480      	push	{r7}
 8005416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005418:	4b03      	ldr	r3, [pc, #12]	@ (8005428 <HAL_RCC_GetHCLKFreq+0x14>)
 800541a:	681b      	ldr	r3, [r3, #0]
}
 800541c:	4618      	mov	r0, r3
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	20000018 	.word	0x20000018

0800542c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005430:	f7ff fff0 	bl	8005414 <HAL_RCC_GetHCLKFreq>
 8005434:	4602      	mov	r2, r0
 8005436:	4b05      	ldr	r3, [pc, #20]	@ (800544c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	0a9b      	lsrs	r3, r3, #10
 800543c:	f003 0307 	and.w	r3, r3, #7
 8005440:	4903      	ldr	r1, [pc, #12]	@ (8005450 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005442:	5ccb      	ldrb	r3, [r1, r3]
 8005444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005448:	4618      	mov	r0, r3
 800544a:	bd80      	pop	{r7, pc}
 800544c:	40023800 	.word	0x40023800
 8005450:	0800d308 	.word	0x0800d308

08005454 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005458:	f7ff ffdc 	bl	8005414 <HAL_RCC_GetHCLKFreq>
 800545c:	4602      	mov	r2, r0
 800545e:	4b05      	ldr	r3, [pc, #20]	@ (8005474 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	0b5b      	lsrs	r3, r3, #13
 8005464:	f003 0307 	and.w	r3, r3, #7
 8005468:	4903      	ldr	r1, [pc, #12]	@ (8005478 <HAL_RCC_GetPCLK2Freq+0x24>)
 800546a:	5ccb      	ldrb	r3, [r1, r3]
 800546c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005470:	4618      	mov	r0, r3
 8005472:	bd80      	pop	{r7, pc}
 8005474:	40023800 	.word	0x40023800
 8005478:	0800d308 	.word	0x0800d308

0800547c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b088      	sub	sp, #32
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005484:	2300      	movs	r3, #0
 8005486:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005488:	2300      	movs	r3, #0
 800548a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800548c:	2300      	movs	r3, #0
 800548e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005490:	2300      	movs	r3, #0
 8005492:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005494:	2300      	movs	r3, #0
 8005496:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0301 	and.w	r3, r3, #1
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d012      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054a4:	4b69      	ldr	r3, [pc, #420]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	4a68      	ldr	r2, [pc, #416]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054aa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80054ae:	6093      	str	r3, [r2, #8]
 80054b0:	4b66      	ldr	r3, [pc, #408]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054b2:	689a      	ldr	r2, [r3, #8]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054b8:	4964      	ldr	r1, [pc, #400]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80054c6:	2301      	movs	r3, #1
 80054c8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d017      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054d6:	4b5d      	ldr	r3, [pc, #372]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054dc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e4:	4959      	ldr	r1, [pc, #356]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e6:	4313      	orrs	r3, r2
 80054e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054f4:	d101      	bne.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80054f6:	2301      	movs	r3, #1
 80054f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005502:	2301      	movs	r3, #1
 8005504:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d017      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005512:	4b4e      	ldr	r3, [pc, #312]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005514:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005518:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005520:	494a      	ldr	r1, [pc, #296]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005522:	4313      	orrs	r3, r2
 8005524:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005530:	d101      	bne.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005532:	2301      	movs	r3, #1
 8005534:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800553e:	2301      	movs	r3, #1
 8005540:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800554e:	2301      	movs	r3, #1
 8005550:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0320 	and.w	r3, r3, #32
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 808b 	beq.w	8005676 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005560:	4b3a      	ldr	r3, [pc, #232]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005564:	4a39      	ldr	r2, [pc, #228]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800556a:	6413      	str	r3, [r2, #64]	@ 0x40
 800556c:	4b37      	ldr	r3, [pc, #220]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005574:	60bb      	str	r3, [r7, #8]
 8005576:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005578:	4b35      	ldr	r3, [pc, #212]	@ (8005650 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a34      	ldr	r2, [pc, #208]	@ (8005650 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800557e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005584:	f7fd fed0 	bl	8003328 <HAL_GetTick>
 8005588:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800558a:	e008      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800558c:	f7fd fecc 	bl	8003328 <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b64      	cmp	r3, #100	@ 0x64
 8005598:	d901      	bls.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e357      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800559e:	4b2c      	ldr	r3, [pc, #176]	@ (8005650 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d0f0      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055aa:	4b28      	ldr	r3, [pc, #160]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055b2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d035      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d02e      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055c8:	4b20      	ldr	r3, [pc, #128]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055d2:	4b1e      	ldr	r3, [pc, #120]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055d6:	4a1d      	ldr	r2, [pc, #116]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055dc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055de:	4b1b      	ldr	r3, [pc, #108]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055e2:	4a1a      	ldr	r2, [pc, #104]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055e8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80055ea:	4a18      	ldr	r2, [pc, #96]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80055f0:	4b16      	ldr	r3, [pc, #88]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d114      	bne.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fc:	f7fd fe94 	bl	8003328 <HAL_GetTick>
 8005600:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005602:	e00a      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005604:	f7fd fe90 	bl	8003328 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005612:	4293      	cmp	r3, r2
 8005614:	d901      	bls.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e319      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800561a:	4b0c      	ldr	r3, [pc, #48]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800561c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0ee      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800562e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005632:	d111      	bne.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005634:	4b05      	ldr	r3, [pc, #20]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005640:	4b04      	ldr	r3, [pc, #16]	@ (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005642:	400b      	ands	r3, r1
 8005644:	4901      	ldr	r1, [pc, #4]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005646:	4313      	orrs	r3, r2
 8005648:	608b      	str	r3, [r1, #8]
 800564a:	e00b      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800564c:	40023800 	.word	0x40023800
 8005650:	40007000 	.word	0x40007000
 8005654:	0ffffcff 	.word	0x0ffffcff
 8005658:	4baa      	ldr	r3, [pc, #680]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	4aa9      	ldr	r2, [pc, #676]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800565e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005662:	6093      	str	r3, [r2, #8]
 8005664:	4ba7      	ldr	r3, [pc, #668]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005666:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800566c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005670:	49a4      	ldr	r1, [pc, #656]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005672:	4313      	orrs	r3, r2
 8005674:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0310 	and.w	r3, r3, #16
 800567e:	2b00      	cmp	r3, #0
 8005680:	d010      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005682:	4ba0      	ldr	r3, [pc, #640]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005688:	4a9e      	ldr	r2, [pc, #632]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800568a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800568e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005692:	4b9c      	ldr	r3, [pc, #624]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005694:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569c:	4999      	ldr	r1, [pc, #612]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00a      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056b0:	4b94      	ldr	r3, [pc, #592]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056b6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056be:	4991      	ldr	r1, [pc, #580]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00a      	beq.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056d2:	4b8c      	ldr	r3, [pc, #560]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056e0:	4988      	ldr	r1, [pc, #544]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00a      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056f4:	4b83      	ldr	r3, [pc, #524]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005702:	4980      	ldr	r1, [pc, #512]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005704:	4313      	orrs	r3, r2
 8005706:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00a      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005716:	4b7b      	ldr	r3, [pc, #492]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005718:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800571c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005724:	4977      	ldr	r1, [pc, #476]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005726:	4313      	orrs	r3, r2
 8005728:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00a      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005738:	4b72      	ldr	r3, [pc, #456]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800573a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800573e:	f023 0203 	bic.w	r2, r3, #3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005746:	496f      	ldr	r1, [pc, #444]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005748:	4313      	orrs	r3, r2
 800574a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00a      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800575a:	4b6a      	ldr	r3, [pc, #424]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800575c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005760:	f023 020c 	bic.w	r2, r3, #12
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005768:	4966      	ldr	r1, [pc, #408]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800576a:	4313      	orrs	r3, r2
 800576c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00a      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800577c:	4b61      	ldr	r3, [pc, #388]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800577e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005782:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800578a:	495e      	ldr	r1, [pc, #376]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800578c:	4313      	orrs	r3, r2
 800578e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00a      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800579e:	4b59      	ldr	r3, [pc, #356]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057a4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057ac:	4955      	ldr	r1, [pc, #340]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057ae:	4313      	orrs	r3, r2
 80057b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d00a      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057c0:	4b50      	ldr	r3, [pc, #320]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057c6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ce:	494d      	ldr	r1, [pc, #308]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057d0:	4313      	orrs	r3, r2
 80057d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d00a      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80057e2:	4b48      	ldr	r3, [pc, #288]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057e8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f0:	4944      	ldr	r1, [pc, #272]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d00a      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005804:	4b3f      	ldr	r3, [pc, #252]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800580a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005812:	493c      	ldr	r1, [pc, #240]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005814:	4313      	orrs	r3, r2
 8005816:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00a      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005826:	4b37      	ldr	r3, [pc, #220]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800582c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005834:	4933      	ldr	r1, [pc, #204]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005836:	4313      	orrs	r3, r2
 8005838:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d00a      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005848:	4b2e      	ldr	r3, [pc, #184]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800584a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800584e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005856:	492b      	ldr	r1, [pc, #172]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005858:	4313      	orrs	r3, r2
 800585a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d011      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800586a:	4b26      	ldr	r3, [pc, #152]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800586c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005870:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005878:	4922      	ldr	r1, [pc, #136]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800587a:	4313      	orrs	r3, r2
 800587c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005884:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005888:	d101      	bne.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800588a:	2301      	movs	r3, #1
 800588c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0308 	and.w	r3, r3, #8
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800589a:	2301      	movs	r3, #1
 800589c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00a      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058aa:	4b16      	ldr	r3, [pc, #88]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058b8:	4912      	ldr	r1, [pc, #72]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00b      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058d2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058dc:	4909      	ldr	r1, [pc, #36]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d006      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f000 80d9 	beq.w	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80058f8:	4b02      	ldr	r3, [pc, #8]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a01      	ldr	r2, [pc, #4]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005902:	e001      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005904:	40023800 	.word	0x40023800
 8005908:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800590a:	f7fd fd0d 	bl	8003328 <HAL_GetTick>
 800590e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005910:	e008      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005912:	f7fd fd09 	bl	8003328 <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	2b64      	cmp	r3, #100	@ 0x64
 800591e:	d901      	bls.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	e194      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005924:	4b6c      	ldr	r3, [pc, #432]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1f0      	bne.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b00      	cmp	r3, #0
 800593a:	d021      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005940:	2b00      	cmp	r3, #0
 8005942:	d11d      	bne.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005944:	4b64      	ldr	r3, [pc, #400]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005946:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800594a:	0c1b      	lsrs	r3, r3, #16
 800594c:	f003 0303 	and.w	r3, r3, #3
 8005950:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005952:	4b61      	ldr	r3, [pc, #388]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005954:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005958:	0e1b      	lsrs	r3, r3, #24
 800595a:	f003 030f 	and.w	r3, r3, #15
 800595e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	019a      	lsls	r2, r3, #6
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	041b      	lsls	r3, r3, #16
 800596a:	431a      	orrs	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	061b      	lsls	r3, r3, #24
 8005970:	431a      	orrs	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	071b      	lsls	r3, r3, #28
 8005978:	4957      	ldr	r1, [pc, #348]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800597a:	4313      	orrs	r3, r2
 800597c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d004      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005990:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005994:	d00a      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d02e      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059aa:	d129      	bne.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80059ac:	4b4a      	ldr	r3, [pc, #296]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059b2:	0c1b      	lsrs	r3, r3, #16
 80059b4:	f003 0303 	and.w	r3, r3, #3
 80059b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80059ba:	4b47      	ldr	r3, [pc, #284]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059c0:	0f1b      	lsrs	r3, r3, #28
 80059c2:	f003 0307 	and.w	r3, r3, #7
 80059c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	019a      	lsls	r2, r3, #6
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	041b      	lsls	r3, r3, #16
 80059d2:	431a      	orrs	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	061b      	lsls	r3, r3, #24
 80059da:	431a      	orrs	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	071b      	lsls	r3, r3, #28
 80059e0:	493d      	ldr	r1, [pc, #244]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059e2:	4313      	orrs	r3, r2
 80059e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80059e8:	4b3b      	ldr	r3, [pc, #236]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059ee:	f023 021f 	bic.w	r2, r3, #31
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f6:	3b01      	subs	r3, #1
 80059f8:	4937      	ldr	r1, [pc, #220]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d01d      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005a0c:	4b32      	ldr	r3, [pc, #200]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a12:	0e1b      	lsrs	r3, r3, #24
 8005a14:	f003 030f 	and.w	r3, r3, #15
 8005a18:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a20:	0f1b      	lsrs	r3, r3, #28
 8005a22:	f003 0307 	and.w	r3, r3, #7
 8005a26:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	019a      	lsls	r2, r3, #6
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	041b      	lsls	r3, r3, #16
 8005a34:	431a      	orrs	r2, r3
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	061b      	lsls	r3, r3, #24
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	071b      	lsls	r3, r3, #28
 8005a40:	4925      	ldr	r1, [pc, #148]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d011      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	019a      	lsls	r2, r3, #6
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	041b      	lsls	r3, r3, #16
 8005a60:	431a      	orrs	r2, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	061b      	lsls	r3, r3, #24
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	071b      	lsls	r3, r3, #28
 8005a70:	4919      	ldr	r1, [pc, #100]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a78:	4b17      	ldr	r3, [pc, #92]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a16      	ldr	r2, [pc, #88]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a84:	f7fd fc50 	bl	8003328 <HAL_GetTick>
 8005a88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a8c:	f7fd fc4c 	bl	8003328 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b64      	cmp	r3, #100	@ 0x64
 8005a98:	d901      	bls.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e0d7      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d0f0      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	f040 80cd 	bne.w	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005ab2:	4b09      	ldr	r3, [pc, #36]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a08      	ldr	r2, [pc, #32]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ab8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005abc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005abe:	f7fd fc33 	bl	8003328 <HAL_GetTick>
 8005ac2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ac4:	e00a      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005ac6:	f7fd fc2f 	bl	8003328 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	2b64      	cmp	r3, #100	@ 0x64
 8005ad2:	d903      	bls.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e0ba      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005ad8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005adc:	4b5e      	ldr	r3, [pc, #376]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ae4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ae8:	d0ed      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d009      	beq.n	8005b12 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d02e      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d12a      	bne.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b12:	4b51      	ldr	r3, [pc, #324]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b18:	0c1b      	lsrs	r3, r3, #16
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b20:	4b4d      	ldr	r3, [pc, #308]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b26:	0f1b      	lsrs	r3, r3, #28
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	019a      	lsls	r2, r3, #6
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	041b      	lsls	r3, r3, #16
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	061b      	lsls	r3, r3, #24
 8005b40:	431a      	orrs	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	071b      	lsls	r3, r3, #28
 8005b46:	4944      	ldr	r1, [pc, #272]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005b4e:	4b42      	ldr	r3, [pc, #264]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b54:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	021b      	lsls	r3, r3, #8
 8005b60:	493d      	ldr	r1, [pc, #244]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b62:	4313      	orrs	r3, r2
 8005b64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d022      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b7c:	d11d      	bne.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b7e:	4b36      	ldr	r3, [pc, #216]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b84:	0e1b      	lsrs	r3, r3, #24
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b8c:	4b32      	ldr	r3, [pc, #200]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b92:	0f1b      	lsrs	r3, r3, #28
 8005b94:	f003 0307 	and.w	r3, r3, #7
 8005b98:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	019a      	lsls	r2, r3, #6
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a1b      	ldr	r3, [r3, #32]
 8005ba4:	041b      	lsls	r3, r3, #16
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	061b      	lsls	r3, r3, #24
 8005bac:	431a      	orrs	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	071b      	lsls	r3, r3, #28
 8005bb2:	4929      	ldr	r1, [pc, #164]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0308 	and.w	r3, r3, #8
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d028      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005bc6:	4b24      	ldr	r3, [pc, #144]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bcc:	0e1b      	lsrs	r3, r3, #24
 8005bce:	f003 030f 	and.w	r3, r3, #15
 8005bd2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005bd4:	4b20      	ldr	r3, [pc, #128]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bda:	0c1b      	lsrs	r3, r3, #16
 8005bdc:	f003 0303 	and.w	r3, r3, #3
 8005be0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	019a      	lsls	r2, r3, #6
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	041b      	lsls	r3, r3, #16
 8005bec:	431a      	orrs	r2, r3
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	061b      	lsls	r3, r3, #24
 8005bf2:	431a      	orrs	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	69db      	ldr	r3, [r3, #28]
 8005bf8:	071b      	lsls	r3, r3, #28
 8005bfa:	4917      	ldr	r1, [pc, #92]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005c02:	4b15      	ldr	r3, [pc, #84]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005c04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c10:	4911      	ldr	r1, [pc, #68]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005c18:	4b0f      	ldr	r3, [pc, #60]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a0e      	ldr	r2, [pc, #56]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005c1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c24:	f7fd fb80 	bl	8003328 <HAL_GetTick>
 8005c28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c2a:	e008      	b.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c2c:	f7fd fb7c 	bl	8003328 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	2b64      	cmp	r3, #100	@ 0x64
 8005c38:	d901      	bls.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e007      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c3e:	4b06      	ldr	r3, [pc, #24]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c4a:	d1ef      	bne.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3720      	adds	r7, #32
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	40023800 	.word	0x40023800

08005c5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e049      	b.n	8005d02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d106      	bne.n	8005c88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7fd f960 	bl	8002f48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	3304      	adds	r3, #4
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f000 faf4 	bl	8006288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3708      	adds	r7, #8
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
	...

08005d0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d109      	bne.n	8005d30 <HAL_TIM_PWM_Start+0x24>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	bf14      	ite	ne
 8005d28:	2301      	movne	r3, #1
 8005d2a:	2300      	moveq	r3, #0
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	e03c      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	d109      	bne.n	8005d4a <HAL_TIM_PWM_Start+0x3e>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	bf14      	ite	ne
 8005d42:	2301      	movne	r3, #1
 8005d44:	2300      	moveq	r3, #0
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	e02f      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	d109      	bne.n	8005d64 <HAL_TIM_PWM_Start+0x58>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	bf14      	ite	ne
 8005d5c:	2301      	movne	r3, #1
 8005d5e:	2300      	moveq	r3, #0
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	e022      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	2b0c      	cmp	r3, #12
 8005d68:	d109      	bne.n	8005d7e <HAL_TIM_PWM_Start+0x72>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	bf14      	ite	ne
 8005d76:	2301      	movne	r3, #1
 8005d78:	2300      	moveq	r3, #0
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	e015      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2b10      	cmp	r3, #16
 8005d82:	d109      	bne.n	8005d98 <HAL_TIM_PWM_Start+0x8c>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	bf14      	ite	ne
 8005d90:	2301      	movne	r3, #1
 8005d92:	2300      	moveq	r3, #0
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	e008      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	bf14      	ite	ne
 8005da4:	2301      	movne	r3, #1
 8005da6:	2300      	moveq	r3, #0
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d001      	beq.n	8005db2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e092      	b.n	8005ed8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d104      	bne.n	8005dc2 <HAL_TIM_PWM_Start+0xb6>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dc0:	e023      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b04      	cmp	r3, #4
 8005dc6:	d104      	bne.n	8005dd2 <HAL_TIM_PWM_Start+0xc6>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dd0:	e01b      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b08      	cmp	r3, #8
 8005dd6:	d104      	bne.n	8005de2 <HAL_TIM_PWM_Start+0xd6>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005de0:	e013      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	2b0c      	cmp	r3, #12
 8005de6:	d104      	bne.n	8005df2 <HAL_TIM_PWM_Start+0xe6>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005df0:	e00b      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b10      	cmp	r3, #16
 8005df6:	d104      	bne.n	8005e02 <HAL_TIM_PWM_Start+0xf6>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e00:	e003      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2202      	movs	r2, #2
 8005e06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	6839      	ldr	r1, [r7, #0]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 fd36 	bl	8006884 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a30      	ldr	r2, [pc, #192]	@ (8005ee0 <HAL_TIM_PWM_Start+0x1d4>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d004      	beq.n	8005e2c <HAL_TIM_PWM_Start+0x120>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a2f      	ldr	r2, [pc, #188]	@ (8005ee4 <HAL_TIM_PWM_Start+0x1d8>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d101      	bne.n	8005e30 <HAL_TIM_PWM_Start+0x124>
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e000      	b.n	8005e32 <HAL_TIM_PWM_Start+0x126>
 8005e30:	2300      	movs	r3, #0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d007      	beq.n	8005e46 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a25      	ldr	r2, [pc, #148]	@ (8005ee0 <HAL_TIM_PWM_Start+0x1d4>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d022      	beq.n	8005e96 <HAL_TIM_PWM_Start+0x18a>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e58:	d01d      	beq.n	8005e96 <HAL_TIM_PWM_Start+0x18a>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a22      	ldr	r2, [pc, #136]	@ (8005ee8 <HAL_TIM_PWM_Start+0x1dc>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d018      	beq.n	8005e96 <HAL_TIM_PWM_Start+0x18a>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a20      	ldr	r2, [pc, #128]	@ (8005eec <HAL_TIM_PWM_Start+0x1e0>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d013      	beq.n	8005e96 <HAL_TIM_PWM_Start+0x18a>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a1f      	ldr	r2, [pc, #124]	@ (8005ef0 <HAL_TIM_PWM_Start+0x1e4>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d00e      	beq.n	8005e96 <HAL_TIM_PWM_Start+0x18a>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a19      	ldr	r2, [pc, #100]	@ (8005ee4 <HAL_TIM_PWM_Start+0x1d8>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d009      	beq.n	8005e96 <HAL_TIM_PWM_Start+0x18a>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a1b      	ldr	r2, [pc, #108]	@ (8005ef4 <HAL_TIM_PWM_Start+0x1e8>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d004      	beq.n	8005e96 <HAL_TIM_PWM_Start+0x18a>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a19      	ldr	r2, [pc, #100]	@ (8005ef8 <HAL_TIM_PWM_Start+0x1ec>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d115      	bne.n	8005ec2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	4b17      	ldr	r3, [pc, #92]	@ (8005efc <HAL_TIM_PWM_Start+0x1f0>)
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b06      	cmp	r3, #6
 8005ea6:	d015      	beq.n	8005ed4 <HAL_TIM_PWM_Start+0x1c8>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eae:	d011      	beq.n	8005ed4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f042 0201 	orr.w	r2, r2, #1
 8005ebe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec0:	e008      	b.n	8005ed4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f042 0201 	orr.w	r2, r2, #1
 8005ed0:	601a      	str	r2, [r3, #0]
 8005ed2:	e000      	b.n	8005ed6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ed4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	40010000 	.word	0x40010000
 8005ee4:	40010400 	.word	0x40010400
 8005ee8:	40000400 	.word	0x40000400
 8005eec:	40000800 	.word	0x40000800
 8005ef0:	40000c00 	.word	0x40000c00
 8005ef4:	40014000 	.word	0x40014000
 8005ef8:	40001800 	.word	0x40001800
 8005efc:	00010007 	.word	0x00010007

08005f00 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e08f      	b.n	8006034 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d106      	bne.n	8005f2e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 f88f 	bl	800604c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2202      	movs	r2, #2
 8005f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6899      	ldr	r1, [r3, #8]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	4b3e      	ldr	r3, [pc, #248]	@ (800603c <HAL_TIM_Encoder_Init+0x13c>)
 8005f42:	400b      	ands	r3, r1
 8005f44:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	3304      	adds	r3, #4
 8005f4e:	4619      	mov	r1, r3
 8005f50:	4610      	mov	r0, r2
 8005f52:	f000 f999 	bl	8006288 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	699b      	ldr	r3, [r3, #24]
 8005f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6a1b      	ldr	r3, [r3, #32]
 8005f6c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	4b31      	ldr	r3, [pc, #196]	@ (8006040 <HAL_TIM_Encoder_Init+0x140>)
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	689a      	ldr	r2, [r3, #8]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	699b      	ldr	r3, [r3, #24]
 8005f88:	021b      	lsls	r3, r3, #8
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4b2b      	ldr	r3, [pc, #172]	@ (8006044 <HAL_TIM_Encoder_Init+0x144>)
 8005f96:	4013      	ands	r3, r2
 8005f98:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005f9a:	693a      	ldr	r2, [r7, #16]
 8005f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8006048 <HAL_TIM_Encoder_Init+0x148>)
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	68da      	ldr	r2, [r3, #12]
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	69db      	ldr	r3, [r3, #28]
 8005faa:	021b      	lsls	r3, r3, #8
 8005fac:	4313      	orrs	r3, r2
 8005fae:	693a      	ldr	r2, [r7, #16]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	011a      	lsls	r2, r3, #4
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	031b      	lsls	r3, r3, #12
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	693a      	ldr	r2, [r7, #16]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005fce:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005fd6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	685a      	ldr	r2, [r3, #4]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	011b      	lsls	r3, r3, #4
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2201      	movs	r2, #1
 8006006:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2201      	movs	r2, #1
 8006016:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3718      	adds	r7, #24
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	fffebff8 	.word	0xfffebff8
 8006040:	fffffcfc 	.word	0xfffffcfc
 8006044:	fffff3f3 	.word	0xfffff3f3
 8006048:	ffff0f0f 	.word	0xffff0f0f

0800604c <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b086      	sub	sp, #24
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800606c:	2300      	movs	r3, #0
 800606e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006076:	2b01      	cmp	r3, #1
 8006078:	d101      	bne.n	800607e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800607a:	2302      	movs	r3, #2
 800607c:	e0ff      	b.n	800627e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2201      	movs	r2, #1
 8006082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b14      	cmp	r3, #20
 800608a:	f200 80f0 	bhi.w	800626e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800608e:	a201      	add	r2, pc, #4	@ (adr r2, 8006094 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006094:	080060e9 	.word	0x080060e9
 8006098:	0800626f 	.word	0x0800626f
 800609c:	0800626f 	.word	0x0800626f
 80060a0:	0800626f 	.word	0x0800626f
 80060a4:	08006129 	.word	0x08006129
 80060a8:	0800626f 	.word	0x0800626f
 80060ac:	0800626f 	.word	0x0800626f
 80060b0:	0800626f 	.word	0x0800626f
 80060b4:	0800616b 	.word	0x0800616b
 80060b8:	0800626f 	.word	0x0800626f
 80060bc:	0800626f 	.word	0x0800626f
 80060c0:	0800626f 	.word	0x0800626f
 80060c4:	080061ab 	.word	0x080061ab
 80060c8:	0800626f 	.word	0x0800626f
 80060cc:	0800626f 	.word	0x0800626f
 80060d0:	0800626f 	.word	0x0800626f
 80060d4:	080061ed 	.word	0x080061ed
 80060d8:	0800626f 	.word	0x0800626f
 80060dc:	0800626f 	.word	0x0800626f
 80060e0:	0800626f 	.word	0x0800626f
 80060e4:	0800622d 	.word	0x0800622d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68b9      	ldr	r1, [r7, #8]
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 f96a 	bl	80063c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	699a      	ldr	r2, [r3, #24]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f042 0208 	orr.w	r2, r2, #8
 8006102:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	699a      	ldr	r2, [r3, #24]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f022 0204 	bic.w	r2, r2, #4
 8006112:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6999      	ldr	r1, [r3, #24]
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	691a      	ldr	r2, [r3, #16]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	430a      	orrs	r2, r1
 8006124:	619a      	str	r2, [r3, #24]
      break;
 8006126:	e0a5      	b.n	8006274 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68b9      	ldr	r1, [r7, #8]
 800612e:	4618      	mov	r0, r3
 8006130:	f000 f9bc 	bl	80064ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	699a      	ldr	r2, [r3, #24]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006142:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	699a      	ldr	r2, [r3, #24]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006152:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6999      	ldr	r1, [r3, #24]
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	021a      	lsls	r2, r3, #8
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	430a      	orrs	r2, r1
 8006166:	619a      	str	r2, [r3, #24]
      break;
 8006168:	e084      	b.n	8006274 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68b9      	ldr	r1, [r7, #8]
 8006170:	4618      	mov	r0, r3
 8006172:	f000 fa13 	bl	800659c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	69da      	ldr	r2, [r3, #28]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f042 0208 	orr.w	r2, r2, #8
 8006184:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	69da      	ldr	r2, [r3, #28]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0204 	bic.w	r2, r2, #4
 8006194:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	69d9      	ldr	r1, [r3, #28]
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	691a      	ldr	r2, [r3, #16]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	430a      	orrs	r2, r1
 80061a6:	61da      	str	r2, [r3, #28]
      break;
 80061a8:	e064      	b.n	8006274 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68b9      	ldr	r1, [r7, #8]
 80061b0:	4618      	mov	r0, r3
 80061b2:	f000 fa69 	bl	8006688 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	69da      	ldr	r2, [r3, #28]
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	69da      	ldr	r2, [r3, #28]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	69d9      	ldr	r1, [r3, #28]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	021a      	lsls	r2, r3, #8
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	430a      	orrs	r2, r1
 80061e8:	61da      	str	r2, [r3, #28]
      break;
 80061ea:	e043      	b.n	8006274 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68b9      	ldr	r1, [r7, #8]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 faa0 	bl	8006738 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f042 0208 	orr.w	r2, r2, #8
 8006206:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0204 	bic.w	r2, r2, #4
 8006216:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	691a      	ldr	r2, [r3, #16]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800622a:	e023      	b.n	8006274 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68b9      	ldr	r1, [r7, #8]
 8006232:	4618      	mov	r0, r3
 8006234:	f000 fad2 	bl	80067dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006246:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006256:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	021a      	lsls	r2, r3, #8
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	430a      	orrs	r2, r1
 800626a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800626c:	e002      	b.n	8006274 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	75fb      	strb	r3, [r7, #23]
      break;
 8006272:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800627c:	7dfb      	ldrb	r3, [r7, #23]
}
 800627e:	4618      	mov	r0, r3
 8006280:	3718      	adds	r7, #24
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop

08006288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a40      	ldr	r2, [pc, #256]	@ (800639c <TIM_Base_SetConfig+0x114>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d013      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a6:	d00f      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a3d      	ldr	r2, [pc, #244]	@ (80063a0 <TIM_Base_SetConfig+0x118>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d00b      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a3c      	ldr	r2, [pc, #240]	@ (80063a4 <TIM_Base_SetConfig+0x11c>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d007      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a3b      	ldr	r2, [pc, #236]	@ (80063a8 <TIM_Base_SetConfig+0x120>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d003      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a3a      	ldr	r2, [pc, #232]	@ (80063ac <TIM_Base_SetConfig+0x124>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d108      	bne.n	80062da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a2f      	ldr	r2, [pc, #188]	@ (800639c <TIM_Base_SetConfig+0x114>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d02b      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062e8:	d027      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a2c      	ldr	r2, [pc, #176]	@ (80063a0 <TIM_Base_SetConfig+0x118>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d023      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a2b      	ldr	r2, [pc, #172]	@ (80063a4 <TIM_Base_SetConfig+0x11c>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d01f      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a2a      	ldr	r2, [pc, #168]	@ (80063a8 <TIM_Base_SetConfig+0x120>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d01b      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a29      	ldr	r2, [pc, #164]	@ (80063ac <TIM_Base_SetConfig+0x124>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d017      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a28      	ldr	r2, [pc, #160]	@ (80063b0 <TIM_Base_SetConfig+0x128>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d013      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a27      	ldr	r2, [pc, #156]	@ (80063b4 <TIM_Base_SetConfig+0x12c>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d00f      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a26      	ldr	r2, [pc, #152]	@ (80063b8 <TIM_Base_SetConfig+0x130>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d00b      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a25      	ldr	r2, [pc, #148]	@ (80063bc <TIM_Base_SetConfig+0x134>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d007      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a24      	ldr	r2, [pc, #144]	@ (80063c0 <TIM_Base_SetConfig+0x138>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d003      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a23      	ldr	r2, [pc, #140]	@ (80063c4 <TIM_Base_SetConfig+0x13c>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d108      	bne.n	800634c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	4313      	orrs	r3, r2
 800634a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	695b      	ldr	r3, [r3, #20]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	689a      	ldr	r2, [r3, #8]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a0a      	ldr	r2, [pc, #40]	@ (800639c <TIM_Base_SetConfig+0x114>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d003      	beq.n	8006380 <TIM_Base_SetConfig+0xf8>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a0c      	ldr	r2, [pc, #48]	@ (80063ac <TIM_Base_SetConfig+0x124>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d103      	bne.n	8006388 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	691a      	ldr	r2, [r3, #16]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	615a      	str	r2, [r3, #20]
}
 800638e:	bf00      	nop
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	40010000 	.word	0x40010000
 80063a0:	40000400 	.word	0x40000400
 80063a4:	40000800 	.word	0x40000800
 80063a8:	40000c00 	.word	0x40000c00
 80063ac:	40010400 	.word	0x40010400
 80063b0:	40014000 	.word	0x40014000
 80063b4:	40014400 	.word	0x40014400
 80063b8:	40014800 	.word	0x40014800
 80063bc:	40001800 	.word	0x40001800
 80063c0:	40001c00 	.word	0x40001c00
 80063c4:	40002000 	.word	0x40002000

080063c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b087      	sub	sp, #28
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a1b      	ldr	r3, [r3, #32]
 80063d6:	f023 0201 	bic.w	r2, r3, #1
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	699b      	ldr	r3, [r3, #24]
 80063ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	4b2b      	ldr	r3, [pc, #172]	@ (80064a0 <TIM_OC1_SetConfig+0xd8>)
 80063f4:	4013      	ands	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0303 	bic.w	r3, r3, #3
 80063fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	4313      	orrs	r3, r2
 8006408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f023 0302 	bic.w	r3, r3, #2
 8006410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	4313      	orrs	r3, r2
 800641a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a21      	ldr	r2, [pc, #132]	@ (80064a4 <TIM_OC1_SetConfig+0xdc>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d003      	beq.n	800642c <TIM_OC1_SetConfig+0x64>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a20      	ldr	r2, [pc, #128]	@ (80064a8 <TIM_OC1_SetConfig+0xe0>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d10c      	bne.n	8006446 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	f023 0308 	bic.w	r3, r3, #8
 8006432:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	697a      	ldr	r2, [r7, #20]
 800643a:	4313      	orrs	r3, r2
 800643c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	f023 0304 	bic.w	r3, r3, #4
 8006444:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a16      	ldr	r2, [pc, #88]	@ (80064a4 <TIM_OC1_SetConfig+0xdc>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d003      	beq.n	8006456 <TIM_OC1_SetConfig+0x8e>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a15      	ldr	r2, [pc, #84]	@ (80064a8 <TIM_OC1_SetConfig+0xe0>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d111      	bne.n	800647a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800645c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006464:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	695b      	ldr	r3, [r3, #20]
 800646a:	693a      	ldr	r2, [r7, #16]
 800646c:	4313      	orrs	r3, r2
 800646e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	699b      	ldr	r3, [r3, #24]
 8006474:	693a      	ldr	r2, [r7, #16]
 8006476:	4313      	orrs	r3, r2
 8006478:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	685a      	ldr	r2, [r3, #4]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	697a      	ldr	r2, [r7, #20]
 8006492:	621a      	str	r2, [r3, #32]
}
 8006494:	bf00      	nop
 8006496:	371c      	adds	r7, #28
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	fffeff8f 	.word	0xfffeff8f
 80064a4:	40010000 	.word	0x40010000
 80064a8:	40010400 	.word	0x40010400

080064ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	f023 0210 	bic.w	r2, r3, #16
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	699b      	ldr	r3, [r3, #24]
 80064d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	4b2e      	ldr	r3, [pc, #184]	@ (8006590 <TIM_OC2_SetConfig+0xe4>)
 80064d8:	4013      	ands	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	021b      	lsls	r3, r3, #8
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	f023 0320 	bic.w	r3, r3, #32
 80064f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	011b      	lsls	r3, r3, #4
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	4313      	orrs	r3, r2
 8006502:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a23      	ldr	r2, [pc, #140]	@ (8006594 <TIM_OC2_SetConfig+0xe8>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d003      	beq.n	8006514 <TIM_OC2_SetConfig+0x68>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a22      	ldr	r2, [pc, #136]	@ (8006598 <TIM_OC2_SetConfig+0xec>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d10d      	bne.n	8006530 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800651a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	011b      	lsls	r3, r3, #4
 8006522:	697a      	ldr	r2, [r7, #20]
 8006524:	4313      	orrs	r3, r2
 8006526:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800652e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a18      	ldr	r2, [pc, #96]	@ (8006594 <TIM_OC2_SetConfig+0xe8>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d003      	beq.n	8006540 <TIM_OC2_SetConfig+0x94>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a17      	ldr	r2, [pc, #92]	@ (8006598 <TIM_OC2_SetConfig+0xec>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d113      	bne.n	8006568 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006546:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800654e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	695b      	ldr	r3, [r3, #20]
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	4313      	orrs	r3, r2
 800655a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	009b      	lsls	r3, r3, #2
 8006562:	693a      	ldr	r2, [r7, #16]
 8006564:	4313      	orrs	r3, r2
 8006566:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	68fa      	ldr	r2, [r7, #12]
 8006572:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	621a      	str	r2, [r3, #32]
}
 8006582:	bf00      	nop
 8006584:	371c      	adds	r7, #28
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	feff8fff 	.word	0xfeff8fff
 8006594:	40010000 	.word	0x40010000
 8006598:	40010400 	.word	0x40010400

0800659c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800659c:	b480      	push	{r7}
 800659e:	b087      	sub	sp, #28
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a1b      	ldr	r3, [r3, #32]
 80065aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	4b2d      	ldr	r3, [pc, #180]	@ (800667c <TIM_OC3_SetConfig+0xe0>)
 80065c8:	4013      	ands	r3, r2
 80065ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f023 0303 	bic.w	r3, r3, #3
 80065d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	4313      	orrs	r3, r2
 80065dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	021b      	lsls	r3, r3, #8
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a22      	ldr	r2, [pc, #136]	@ (8006680 <TIM_OC3_SetConfig+0xe4>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d003      	beq.n	8006602 <TIM_OC3_SetConfig+0x66>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a21      	ldr	r2, [pc, #132]	@ (8006684 <TIM_OC3_SetConfig+0xe8>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d10d      	bne.n	800661e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006608:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	021b      	lsls	r3, r3, #8
 8006610:	697a      	ldr	r2, [r7, #20]
 8006612:	4313      	orrs	r3, r2
 8006614:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800661c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a17      	ldr	r2, [pc, #92]	@ (8006680 <TIM_OC3_SetConfig+0xe4>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d003      	beq.n	800662e <TIM_OC3_SetConfig+0x92>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a16      	ldr	r2, [pc, #88]	@ (8006684 <TIM_OC3_SetConfig+0xe8>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d113      	bne.n	8006656 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006634:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800663c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	695b      	ldr	r3, [r3, #20]
 8006642:	011b      	lsls	r3, r3, #4
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	4313      	orrs	r3, r2
 8006648:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	011b      	lsls	r3, r3, #4
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	4313      	orrs	r3, r2
 8006654:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685a      	ldr	r2, [r3, #4]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	621a      	str	r2, [r3, #32]
}
 8006670:	bf00      	nop
 8006672:	371c      	adds	r7, #28
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr
 800667c:	fffeff8f 	.word	0xfffeff8f
 8006680:	40010000 	.word	0x40010000
 8006684:	40010400 	.word	0x40010400

08006688 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006688:	b480      	push	{r7}
 800668a:	b087      	sub	sp, #28
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
 8006696:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	69db      	ldr	r3, [r3, #28]
 80066ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	4b1e      	ldr	r3, [pc, #120]	@ (800672c <TIM_OC4_SetConfig+0xa4>)
 80066b4:	4013      	ands	r3, r2
 80066b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	021b      	lsls	r3, r3, #8
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	031b      	lsls	r3, r3, #12
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	4313      	orrs	r3, r2
 80066de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a13      	ldr	r2, [pc, #76]	@ (8006730 <TIM_OC4_SetConfig+0xa8>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d003      	beq.n	80066f0 <TIM_OC4_SetConfig+0x68>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a12      	ldr	r2, [pc, #72]	@ (8006734 <TIM_OC4_SetConfig+0xac>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d109      	bne.n	8006704 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	695b      	ldr	r3, [r3, #20]
 80066fc:	019b      	lsls	r3, r3, #6
 80066fe:	697a      	ldr	r2, [r7, #20]
 8006700:	4313      	orrs	r3, r2
 8006702:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	697a      	ldr	r2, [r7, #20]
 8006708:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	621a      	str	r2, [r3, #32]
}
 800671e:	bf00      	nop
 8006720:	371c      	adds	r7, #28
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	feff8fff 	.word	0xfeff8fff
 8006730:	40010000 	.word	0x40010000
 8006734:	40010400 	.word	0x40010400

08006738 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800675e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	4b1b      	ldr	r3, [pc, #108]	@ (80067d0 <TIM_OC5_SetConfig+0x98>)
 8006764:	4013      	ands	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	4313      	orrs	r3, r2
 8006770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006778:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	041b      	lsls	r3, r3, #16
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	4313      	orrs	r3, r2
 8006784:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a12      	ldr	r2, [pc, #72]	@ (80067d4 <TIM_OC5_SetConfig+0x9c>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d003      	beq.n	8006796 <TIM_OC5_SetConfig+0x5e>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a11      	ldr	r2, [pc, #68]	@ (80067d8 <TIM_OC5_SetConfig+0xa0>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d109      	bne.n	80067aa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800679c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	021b      	lsls	r3, r3, #8
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	685a      	ldr	r2, [r3, #4]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	621a      	str	r2, [r3, #32]
}
 80067c4:	bf00      	nop
 80067c6:	371c      	adds	r7, #28
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	fffeff8f 	.word	0xfffeff8f
 80067d4:	40010000 	.word	0x40010000
 80067d8:	40010400 	.word	0x40010400

080067dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80067dc:	b480      	push	{r7}
 80067de:	b087      	sub	sp, #28
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a1b      	ldr	r3, [r3, #32]
 80067f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	4b1c      	ldr	r3, [pc, #112]	@ (8006878 <TIM_OC6_SetConfig+0x9c>)
 8006808:	4013      	ands	r3, r2
 800680a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	021b      	lsls	r3, r3, #8
 8006812:	68fa      	ldr	r2, [r7, #12]
 8006814:	4313      	orrs	r3, r2
 8006816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800681e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	051b      	lsls	r3, r3, #20
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a13      	ldr	r2, [pc, #76]	@ (800687c <TIM_OC6_SetConfig+0xa0>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d003      	beq.n	800683c <TIM_OC6_SetConfig+0x60>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a12      	ldr	r2, [pc, #72]	@ (8006880 <TIM_OC6_SetConfig+0xa4>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d109      	bne.n	8006850 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006842:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	695b      	ldr	r3, [r3, #20]
 8006848:	029b      	lsls	r3, r3, #10
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	697a      	ldr	r2, [r7, #20]
 8006854:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	685a      	ldr	r2, [r3, #4]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	621a      	str	r2, [r3, #32]
}
 800686a:	bf00      	nop
 800686c:	371c      	adds	r7, #28
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	feff8fff 	.word	0xfeff8fff
 800687c:	40010000 	.word	0x40010000
 8006880:	40010400 	.word	0x40010400

08006884 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006884:	b480      	push	{r7}
 8006886:	b087      	sub	sp, #28
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f003 031f 	and.w	r3, r3, #31
 8006896:	2201      	movs	r2, #1
 8006898:	fa02 f303 	lsl.w	r3, r2, r3
 800689c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6a1a      	ldr	r2, [r3, #32]
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	43db      	mvns	r3, r3
 80068a6:	401a      	ands	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6a1a      	ldr	r2, [r3, #32]
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	f003 031f 	and.w	r3, r3, #31
 80068b6:	6879      	ldr	r1, [r7, #4]
 80068b8:	fa01 f303 	lsl.w	r3, r1, r3
 80068bc:	431a      	orrs	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	621a      	str	r2, [r3, #32]
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
	...

080068d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d101      	bne.n	80068e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068e4:	2302      	movs	r3, #2
 80068e6:	e06d      	b.n	80069c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a30      	ldr	r2, [pc, #192]	@ (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d004      	beq.n	800691c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a2f      	ldr	r2, [pc, #188]	@ (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d108      	bne.n	800692e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006922:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	4313      	orrs	r3, r2
 800692c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006934:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	4313      	orrs	r3, r2
 800693e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a20      	ldr	r2, [pc, #128]	@ (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d022      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800695a:	d01d      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a1d      	ldr	r2, [pc, #116]	@ (80069d8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d018      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a1c      	ldr	r2, [pc, #112]	@ (80069dc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d013      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a1a      	ldr	r2, [pc, #104]	@ (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d00e      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a15      	ldr	r2, [pc, #84]	@ (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d009      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a16      	ldr	r2, [pc, #88]	@ (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d004      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a15      	ldr	r2, [pc, #84]	@ (80069e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d10c      	bne.n	80069b2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800699e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	68ba      	ldr	r2, [r7, #8]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68ba      	ldr	r2, [r7, #8]
 80069b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069c2:	2300      	movs	r3, #0
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	40010000 	.word	0x40010000
 80069d4:	40010400 	.word	0x40010400
 80069d8:	40000400 	.word	0x40000400
 80069dc:	40000800 	.word	0x40000800
 80069e0:	40000c00 	.word	0x40000c00
 80069e4:	40014000 	.word	0x40014000
 80069e8:	40001800 	.word	0x40001800

080069ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d101      	bne.n	80069fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e040      	b.n	8006a80 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d106      	bne.n	8006a14 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f7fc fa32 	bl	8002e78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2224      	movs	r2, #36	@ 0x24
 8006a18:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_UART_DISABLE(huart);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f022 0201 	bic.w	r2, r2, #1
 8006a28:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f000 fbf8 	bl	8007220 <UART_SetConfig>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d101      	bne.n	8006a3a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e022      	b.n	8006a80 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d002      	beq.n	8006a48 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fe50 	bl	80076e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	685a      	ldr	r2, [r3, #4]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689a      	ldr	r2, [r3, #8]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f042 0201 	orr.w	r2, r2, #1
 8006a76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 fed7 	bl	800782c <UART_CheckIdleState>
 8006a7e:	4603      	mov	r3, r0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3708      	adds	r7, #8
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b08a      	sub	sp, #40	@ 0x28
 8006a8c:	af02      	add	r7, sp, #8
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	603b      	str	r3, [r7, #0]
 8006a94:	4613      	mov	r3, r2
 8006a96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a9c:	2b20      	cmp	r3, #32
 8006a9e:	f040 8081 	bne.w	8006ba4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d002      	beq.n	8006aae <HAL_UART_Transmit+0x26>
 8006aa8:	88fb      	ldrh	r3, [r7, #6]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d101      	bne.n	8006ab2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e079      	b.n	8006ba6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d101      	bne.n	8006ac0 <HAL_UART_Transmit+0x38>
 8006abc:	2302      	movs	r3, #2
 8006abe:	e072      	b.n	8006ba6 <HAL_UART_Transmit+0x11e>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2221      	movs	r2, #33	@ 0x21
 8006ad4:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ad6:	f7fc fc27 	bl	8003328 <HAL_GetTick>
 8006ada:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	88fa      	ldrh	r2, [r7, #6]
 8006ae0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	88fa      	ldrh	r2, [r7, #6]
 8006ae8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006af4:	d108      	bne.n	8006b08 <HAL_UART_Transmit+0x80>
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d104      	bne.n	8006b08 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006afe:	2300      	movs	r3, #0
 8006b00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	61bb      	str	r3, [r7, #24]
 8006b06:	e003      	b.n	8006b10 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    while (huart->TxXferCount > 0U)
 8006b18:	e02c      	b.n	8006b74 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	9300      	str	r3, [sp, #0]
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	2200      	movs	r2, #0
 8006b22:	2180      	movs	r1, #128	@ 0x80
 8006b24:	68f8      	ldr	r0, [r7, #12]
 8006b26:	f000 feb4 	bl	8007892 <UART_WaitOnFlagUntilTimeout>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006b30:	2303      	movs	r3, #3
 8006b32:	e038      	b.n	8006ba6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d10b      	bne.n	8006b52 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	881b      	ldrh	r3, [r3, #0]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b48:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	3302      	adds	r3, #2
 8006b4e:	61bb      	str	r3, [r7, #24]
 8006b50:	e007      	b.n	8006b62 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	781a      	ldrb	r2, [r3, #0]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006b5c:	69fb      	ldr	r3, [r7, #28]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1cc      	bne.n	8006b1a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	2200      	movs	r2, #0
 8006b88:	2140      	movs	r1, #64	@ 0x40
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f000 fe81 	bl	8007892 <UART_WaitOnFlagUntilTimeout>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d001      	beq.n	8006b9a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	e005      	b.n	8006ba6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	679a      	str	r2, [r3, #120]	@ 0x78

    return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	e000      	b.n	8006ba6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006ba4:	2302      	movs	r3, #2
  }
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3720      	adds	r7, #32
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}

08006bae <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b08a      	sub	sp, #40	@ 0x28
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	60f8      	str	r0, [r7, #12]
 8006bb6:	60b9      	str	r1, [r7, #8]
 8006bb8:	4613      	mov	r3, r2
 8006bba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bc0:	2b20      	cmp	r3, #32
 8006bc2:	d13d      	bne.n	8006c40 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d002      	beq.n	8006bd0 <HAL_UART_Receive_IT+0x22>
 8006bca:	88fb      	ldrh	r3, [r7, #6]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d101      	bne.n	8006bd4 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e036      	b.n	8006c42 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d101      	bne.n	8006be2 <HAL_UART_Receive_IT+0x34>
 8006bde:	2302      	movs	r3, #2
 8006be0:	e02f      	b.n	8006c42 <HAL_UART_Receive_IT+0x94>
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2201      	movs	r2, #1
 8006be6:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d018      	beq.n	8006c30 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	e853 3f00 	ldrex	r3, [r3]
 8006c0a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	461a      	mov	r2, r3
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1c:	623b      	str	r3, [r7, #32]
 8006c1e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c20:	69f9      	ldr	r1, [r7, #28]
 8006c22:	6a3a      	ldr	r2, [r7, #32]
 8006c24:	e841 2300 	strex	r3, r2, [r1]
 8006c28:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d1e6      	bne.n	8006bfe <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006c30:	88fb      	ldrh	r3, [r7, #6]
 8006c32:	461a      	mov	r2, r3
 8006c34:	68b9      	ldr	r1, [r7, #8]
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f000 fef0 	bl	8007a1c <UART_Start_Receive_IT>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	e000      	b.n	8006c42 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c40:	2302      	movs	r3, #2
  }
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3728      	adds	r7, #40	@ 0x28
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
	...

08006c4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b0ba      	sub	sp, #232	@ 0xe8
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006c72:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006c76:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006c80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d115      	bne.n	8006cb4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d00f      	beq.n	8006cb4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c98:	f003 0320 	and.w	r3, r3, #32
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d009      	beq.n	8006cb4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 828f 	beq.w	80071c8 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	4798      	blx	r3
      }
      return;
 8006cb2:	e289      	b.n	80071c8 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006cb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	f000 8117 	beq.w	8006eec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006cbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cc2:	f003 0301 	and.w	r3, r3, #1
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d106      	bne.n	8006cd8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006cca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006cce:	4b85      	ldr	r3, [pc, #532]	@ (8006ee4 <HAL_UART_IRQHandler+0x298>)
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 810a 	beq.w	8006eec <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cdc:	f003 0301 	and.w	r3, r3, #1
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d011      	beq.n	8006d08 <HAL_UART_IRQHandler+0xbc>
 8006ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00b      	beq.n	8006d08 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cfe:	f043 0201 	orr.w	r2, r3, #1
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d0c:	f003 0302 	and.w	r3, r3, #2
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d011      	beq.n	8006d38 <HAL_UART_IRQHandler+0xec>
 8006d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d18:	f003 0301 	and.w	r3, r3, #1
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00b      	beq.n	8006d38 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2202      	movs	r2, #2
 8006d26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d2e:	f043 0204 	orr.w	r2, r3, #4
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d3c:	f003 0304 	and.w	r3, r3, #4
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d011      	beq.n	8006d68 <HAL_UART_IRQHandler+0x11c>
 8006d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00b      	beq.n	8006d68 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2204      	movs	r2, #4
 8006d56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d5e:	f043 0202 	orr.w	r2, r3, #2
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d6c:	f003 0308 	and.w	r3, r3, #8
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d017      	beq.n	8006da4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d78:	f003 0320 	and.w	r3, r3, #32
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d105      	bne.n	8006d8c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006d80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d84:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00b      	beq.n	8006da4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2208      	movs	r2, #8
 8006d92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d9a:	f043 0208 	orr.w	r2, r3, #8
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006da8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d012      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x18a>
 8006db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006db4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d00c      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006dc4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dcc:	f043 0220 	orr.w	r2, r3, #32
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 81f5 	beq.w	80071cc <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006de6:	f003 0320 	and.w	r3, r3, #32
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00d      	beq.n	8006e0a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006dee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006df2:	f003 0320 	and.w	r3, r3, #32
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d007      	beq.n	8006e0a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d003      	beq.n	8006e0a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e10:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e1e:	2b40      	cmp	r3, #64	@ 0x40
 8006e20:	d005      	beq.n	8006e2e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006e22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e26:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d04f      	beq.n	8006ece <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 febe 	bl	8007bb0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e3e:	2b40      	cmp	r3, #64	@ 0x40
 8006e40:	d141      	bne.n	8006ec6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3308      	adds	r3, #8
 8006e48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e50:	e853 3f00 	ldrex	r3, [r3]
 8006e54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	3308      	adds	r3, #8
 8006e6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e6e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e7e:	e841 2300 	strex	r3, r2, [r1]
 8006e82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1d9      	bne.n	8006e42 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d013      	beq.n	8006ebe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e9a:	4a13      	ldr	r2, [pc, #76]	@ (8006ee8 <HAL_UART_IRQHandler+0x29c>)
 8006e9c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7fc fbf1 	bl	800368a <HAL_DMA_Abort_IT>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d017      	beq.n	8006ede <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	6f12      	ldr	r2, [r2, #112]	@ 0x70
 8006eb8:	4610      	mov	r0, r2
 8006eba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ebc:	e00f      	b.n	8006ede <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f998 	bl	80071f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec4:	e00b      	b.n	8006ede <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f994 	bl	80071f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ecc:	e007      	b.n	8006ede <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f990 	bl	80071f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
    return;
 8006edc:	e176      	b.n	80071cc <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ede:	bf00      	nop
    return;
 8006ee0:	e174      	b.n	80071cc <HAL_UART_IRQHandler+0x580>
 8006ee2:	bf00      	nop
 8006ee4:	04000120 	.word	0x04000120
 8006ee8:	08007c77 	.word	0x08007c77

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	f040 8144 	bne.w	800717e <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006efa:	f003 0310 	and.w	r3, r3, #16
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	f000 813d 	beq.w	800717e <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f08:	f003 0310 	and.w	r3, r3, #16
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f000 8136 	beq.w	800717e <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	2210      	movs	r2, #16
 8006f18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f24:	2b40      	cmp	r3, #64	@ 0x40
 8006f26:	f040 80b2 	bne.w	800708e <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f36:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f000 8148 	beq.w	80071d0 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006f46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	f080 8140 	bcs.w	80071d0 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f56:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f5e:	69db      	ldr	r3, [r3, #28]
 8006f60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f64:	f000 8085 	beq.w	8007072 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f74:	e853 3f00 	ldrex	r3, [r3]
 8006f78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006f96:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006fa2:	e841 2300 	strex	r3, r2, [r1]
 8006fa6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006faa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1da      	bne.n	8006f68 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3308      	adds	r3, #8
 8006fb8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006fc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fc4:	f023 0301 	bic.w	r3, r3, #1
 8006fc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3308      	adds	r3, #8
 8006fd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006fd6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006fda:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fdc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006fde:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006fe2:	e841 2300 	strex	r3, r2, [r1]
 8006fe6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006fe8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1e1      	bne.n	8006fb2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	3308      	adds	r3, #8
 8006ff4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ff8:	e853 3f00 	ldrex	r3, [r3]
 8006ffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ffe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007000:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007004:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	3308      	adds	r3, #8
 800700e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007012:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007014:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007016:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007018:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800701a:	e841 2300 	strex	r3, r2, [r1]
 800701e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1e3      	bne.n	8006fee <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2220      	movs	r2, #32
 800702a:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800703a:	e853 3f00 	ldrex	r3, [r3]
 800703e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007040:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007042:	f023 0310 	bic.w	r3, r3, #16
 8007046:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	461a      	mov	r2, r3
 8007050:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007054:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007056:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007058:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800705a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800705c:	e841 2300 	strex	r3, r2, [r1]
 8007060:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007062:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1e4      	bne.n	8007032 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800706c:	4618      	mov	r0, r3
 800706e:	f7fc fa9c 	bl	80035aa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800707e:	b29b      	uxth	r3, r3
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	b29b      	uxth	r3, r3
 8007084:	4619      	mov	r1, r3
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 f8be 	bl	8007208 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800708c:	e0a0      	b.n	80071d0 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800709a:	b29b      	uxth	r3, r3
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	f000 8092 	beq.w	80071d4 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 80070b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f000 808d 	beq.w	80071d4 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070c2:	e853 3f00 	ldrex	r3, [r3]
 80070c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	461a      	mov	r2, r3
 80070d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80070dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80070de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070e4:	e841 2300 	strex	r3, r2, [r1]
 80070e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1e4      	bne.n	80070ba <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3308      	adds	r3, #8
 80070f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070fa:	e853 3f00 	ldrex	r3, [r3]
 80070fe:	623b      	str	r3, [r7, #32]
   return(result);
 8007100:	6a3b      	ldr	r3, [r7, #32]
 8007102:	f023 0301 	bic.w	r3, r3, #1
 8007106:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	3308      	adds	r3, #8
 8007110:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007114:	633a      	str	r2, [r7, #48]	@ 0x30
 8007116:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007118:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800711a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800711c:	e841 2300 	strex	r3, r2, [r1]
 8007120:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007124:	2b00      	cmp	r3, #0
 8007126:	d1e3      	bne.n	80070f0 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2220      	movs	r2, #32
 800712c:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	665a      	str	r2, [r3, #100]	@ 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	e853 3f00 	ldrex	r3, [r3]
 8007146:	60fb      	str	r3, [r7, #12]
   return(result);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f023 0310 	bic.w	r3, r3, #16
 800714e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	461a      	mov	r2, r3
 8007158:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800715c:	61fb      	str	r3, [r7, #28]
 800715e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007160:	69b9      	ldr	r1, [r7, #24]
 8007162:	69fa      	ldr	r2, [r7, #28]
 8007164:	e841 2300 	strex	r3, r2, [r1]
 8007168:	617b      	str	r3, [r7, #20]
   return(result);
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d1e4      	bne.n	800713a <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007170:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007174:	4619      	mov	r1, r3
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f846 	bl	8007208 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800717c:	e02a      	b.n	80071d4 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800717e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00e      	beq.n	80071a8 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800718a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800718e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007192:	2b00      	cmp	r3, #0
 8007194:	d008      	beq.n	80071a8 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800719a:	2b00      	cmp	r3, #0
 800719c:	d01c      	beq.n	80071d8 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	4798      	blx	r3
    }
    return;
 80071a6:	e017      	b.n	80071d8 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80071a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d012      	beq.n	80071da <HAL_UART_IRQHandler+0x58e>
 80071b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d00c      	beq.n	80071da <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f000 fd6e 	bl	8007ca2 <UART_EndTransmit_IT>
    return;
 80071c6:	e008      	b.n	80071da <HAL_UART_IRQHandler+0x58e>
      return;
 80071c8:	bf00      	nop
 80071ca:	e006      	b.n	80071da <HAL_UART_IRQHandler+0x58e>
    return;
 80071cc:	bf00      	nop
 80071ce:	e004      	b.n	80071da <HAL_UART_IRQHandler+0x58e>
      return;
 80071d0:	bf00      	nop
 80071d2:	e002      	b.n	80071da <HAL_UART_IRQHandler+0x58e>
      return;
 80071d4:	bf00      	nop
 80071d6:	e000      	b.n	80071da <HAL_UART_IRQHandler+0x58e>
    return;
 80071d8:	bf00      	nop
  }

}
 80071da:	37e8      	adds	r7, #232	@ 0xe8
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80071e8:	bf00      	nop
 80071ea:	370c      	adds	r7, #12
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr

080071f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80071fc:	bf00      	nop
 80071fe:	370c      	adds	r7, #12
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	460b      	mov	r3, r1
 8007212:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007214:	bf00      	nop
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b088      	sub	sp, #32
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007228:	2300      	movs	r3, #0
 800722a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	689a      	ldr	r2, [r3, #8]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	431a      	orrs	r2, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	431a      	orrs	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	69db      	ldr	r3, [r3, #28]
 8007240:	4313      	orrs	r3, r2
 8007242:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	4ba6      	ldr	r3, [pc, #664]	@ (80074e4 <UART_SetConfig+0x2c4>)
 800724c:	4013      	ands	r3, r2
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	6812      	ldr	r2, [r2, #0]
 8007252:	6979      	ldr	r1, [r7, #20]
 8007254:	430b      	orrs	r3, r1
 8007256:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	68da      	ldr	r2, [r3, #12]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	430a      	orrs	r2, r1
 800726c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	699b      	ldr	r3, [r3, #24]
 8007272:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6a1b      	ldr	r3, [r3, #32]
 8007278:	697a      	ldr	r2, [r7, #20]
 800727a:	4313      	orrs	r3, r2
 800727c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	430a      	orrs	r2, r1
 8007290:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a94      	ldr	r2, [pc, #592]	@ (80074e8 <UART_SetConfig+0x2c8>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d120      	bne.n	80072de <UART_SetConfig+0xbe>
 800729c:	4b93      	ldr	r3, [pc, #588]	@ (80074ec <UART_SetConfig+0x2cc>)
 800729e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072a2:	f003 0303 	and.w	r3, r3, #3
 80072a6:	2b03      	cmp	r3, #3
 80072a8:	d816      	bhi.n	80072d8 <UART_SetConfig+0xb8>
 80072aa:	a201      	add	r2, pc, #4	@ (adr r2, 80072b0 <UART_SetConfig+0x90>)
 80072ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b0:	080072c1 	.word	0x080072c1
 80072b4:	080072cd 	.word	0x080072cd
 80072b8:	080072c7 	.word	0x080072c7
 80072bc:	080072d3 	.word	0x080072d3
 80072c0:	2301      	movs	r3, #1
 80072c2:	77fb      	strb	r3, [r7, #31]
 80072c4:	e150      	b.n	8007568 <UART_SetConfig+0x348>
 80072c6:	2302      	movs	r3, #2
 80072c8:	77fb      	strb	r3, [r7, #31]
 80072ca:	e14d      	b.n	8007568 <UART_SetConfig+0x348>
 80072cc:	2304      	movs	r3, #4
 80072ce:	77fb      	strb	r3, [r7, #31]
 80072d0:	e14a      	b.n	8007568 <UART_SetConfig+0x348>
 80072d2:	2308      	movs	r3, #8
 80072d4:	77fb      	strb	r3, [r7, #31]
 80072d6:	e147      	b.n	8007568 <UART_SetConfig+0x348>
 80072d8:	2310      	movs	r3, #16
 80072da:	77fb      	strb	r3, [r7, #31]
 80072dc:	e144      	b.n	8007568 <UART_SetConfig+0x348>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a83      	ldr	r2, [pc, #524]	@ (80074f0 <UART_SetConfig+0x2d0>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d132      	bne.n	800734e <UART_SetConfig+0x12e>
 80072e8:	4b80      	ldr	r3, [pc, #512]	@ (80074ec <UART_SetConfig+0x2cc>)
 80072ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ee:	f003 030c 	and.w	r3, r3, #12
 80072f2:	2b0c      	cmp	r3, #12
 80072f4:	d828      	bhi.n	8007348 <UART_SetConfig+0x128>
 80072f6:	a201      	add	r2, pc, #4	@ (adr r2, 80072fc <UART_SetConfig+0xdc>)
 80072f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fc:	08007331 	.word	0x08007331
 8007300:	08007349 	.word	0x08007349
 8007304:	08007349 	.word	0x08007349
 8007308:	08007349 	.word	0x08007349
 800730c:	0800733d 	.word	0x0800733d
 8007310:	08007349 	.word	0x08007349
 8007314:	08007349 	.word	0x08007349
 8007318:	08007349 	.word	0x08007349
 800731c:	08007337 	.word	0x08007337
 8007320:	08007349 	.word	0x08007349
 8007324:	08007349 	.word	0x08007349
 8007328:	08007349 	.word	0x08007349
 800732c:	08007343 	.word	0x08007343
 8007330:	2300      	movs	r3, #0
 8007332:	77fb      	strb	r3, [r7, #31]
 8007334:	e118      	b.n	8007568 <UART_SetConfig+0x348>
 8007336:	2302      	movs	r3, #2
 8007338:	77fb      	strb	r3, [r7, #31]
 800733a:	e115      	b.n	8007568 <UART_SetConfig+0x348>
 800733c:	2304      	movs	r3, #4
 800733e:	77fb      	strb	r3, [r7, #31]
 8007340:	e112      	b.n	8007568 <UART_SetConfig+0x348>
 8007342:	2308      	movs	r3, #8
 8007344:	77fb      	strb	r3, [r7, #31]
 8007346:	e10f      	b.n	8007568 <UART_SetConfig+0x348>
 8007348:	2310      	movs	r3, #16
 800734a:	77fb      	strb	r3, [r7, #31]
 800734c:	e10c      	b.n	8007568 <UART_SetConfig+0x348>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a68      	ldr	r2, [pc, #416]	@ (80074f4 <UART_SetConfig+0x2d4>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d120      	bne.n	800739a <UART_SetConfig+0x17a>
 8007358:	4b64      	ldr	r3, [pc, #400]	@ (80074ec <UART_SetConfig+0x2cc>)
 800735a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800735e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007362:	2b30      	cmp	r3, #48	@ 0x30
 8007364:	d013      	beq.n	800738e <UART_SetConfig+0x16e>
 8007366:	2b30      	cmp	r3, #48	@ 0x30
 8007368:	d814      	bhi.n	8007394 <UART_SetConfig+0x174>
 800736a:	2b20      	cmp	r3, #32
 800736c:	d009      	beq.n	8007382 <UART_SetConfig+0x162>
 800736e:	2b20      	cmp	r3, #32
 8007370:	d810      	bhi.n	8007394 <UART_SetConfig+0x174>
 8007372:	2b00      	cmp	r3, #0
 8007374:	d002      	beq.n	800737c <UART_SetConfig+0x15c>
 8007376:	2b10      	cmp	r3, #16
 8007378:	d006      	beq.n	8007388 <UART_SetConfig+0x168>
 800737a:	e00b      	b.n	8007394 <UART_SetConfig+0x174>
 800737c:	2300      	movs	r3, #0
 800737e:	77fb      	strb	r3, [r7, #31]
 8007380:	e0f2      	b.n	8007568 <UART_SetConfig+0x348>
 8007382:	2302      	movs	r3, #2
 8007384:	77fb      	strb	r3, [r7, #31]
 8007386:	e0ef      	b.n	8007568 <UART_SetConfig+0x348>
 8007388:	2304      	movs	r3, #4
 800738a:	77fb      	strb	r3, [r7, #31]
 800738c:	e0ec      	b.n	8007568 <UART_SetConfig+0x348>
 800738e:	2308      	movs	r3, #8
 8007390:	77fb      	strb	r3, [r7, #31]
 8007392:	e0e9      	b.n	8007568 <UART_SetConfig+0x348>
 8007394:	2310      	movs	r3, #16
 8007396:	77fb      	strb	r3, [r7, #31]
 8007398:	e0e6      	b.n	8007568 <UART_SetConfig+0x348>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a56      	ldr	r2, [pc, #344]	@ (80074f8 <UART_SetConfig+0x2d8>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d120      	bne.n	80073e6 <UART_SetConfig+0x1c6>
 80073a4:	4b51      	ldr	r3, [pc, #324]	@ (80074ec <UART_SetConfig+0x2cc>)
 80073a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80073ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80073b0:	d013      	beq.n	80073da <UART_SetConfig+0x1ba>
 80073b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80073b4:	d814      	bhi.n	80073e0 <UART_SetConfig+0x1c0>
 80073b6:	2b80      	cmp	r3, #128	@ 0x80
 80073b8:	d009      	beq.n	80073ce <UART_SetConfig+0x1ae>
 80073ba:	2b80      	cmp	r3, #128	@ 0x80
 80073bc:	d810      	bhi.n	80073e0 <UART_SetConfig+0x1c0>
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d002      	beq.n	80073c8 <UART_SetConfig+0x1a8>
 80073c2:	2b40      	cmp	r3, #64	@ 0x40
 80073c4:	d006      	beq.n	80073d4 <UART_SetConfig+0x1b4>
 80073c6:	e00b      	b.n	80073e0 <UART_SetConfig+0x1c0>
 80073c8:	2300      	movs	r3, #0
 80073ca:	77fb      	strb	r3, [r7, #31]
 80073cc:	e0cc      	b.n	8007568 <UART_SetConfig+0x348>
 80073ce:	2302      	movs	r3, #2
 80073d0:	77fb      	strb	r3, [r7, #31]
 80073d2:	e0c9      	b.n	8007568 <UART_SetConfig+0x348>
 80073d4:	2304      	movs	r3, #4
 80073d6:	77fb      	strb	r3, [r7, #31]
 80073d8:	e0c6      	b.n	8007568 <UART_SetConfig+0x348>
 80073da:	2308      	movs	r3, #8
 80073dc:	77fb      	strb	r3, [r7, #31]
 80073de:	e0c3      	b.n	8007568 <UART_SetConfig+0x348>
 80073e0:	2310      	movs	r3, #16
 80073e2:	77fb      	strb	r3, [r7, #31]
 80073e4:	e0c0      	b.n	8007568 <UART_SetConfig+0x348>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a44      	ldr	r2, [pc, #272]	@ (80074fc <UART_SetConfig+0x2dc>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d125      	bne.n	800743c <UART_SetConfig+0x21c>
 80073f0:	4b3e      	ldr	r3, [pc, #248]	@ (80074ec <UART_SetConfig+0x2cc>)
 80073f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073fe:	d017      	beq.n	8007430 <UART_SetConfig+0x210>
 8007400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007404:	d817      	bhi.n	8007436 <UART_SetConfig+0x216>
 8007406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800740a:	d00b      	beq.n	8007424 <UART_SetConfig+0x204>
 800740c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007410:	d811      	bhi.n	8007436 <UART_SetConfig+0x216>
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <UART_SetConfig+0x1fe>
 8007416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800741a:	d006      	beq.n	800742a <UART_SetConfig+0x20a>
 800741c:	e00b      	b.n	8007436 <UART_SetConfig+0x216>
 800741e:	2300      	movs	r3, #0
 8007420:	77fb      	strb	r3, [r7, #31]
 8007422:	e0a1      	b.n	8007568 <UART_SetConfig+0x348>
 8007424:	2302      	movs	r3, #2
 8007426:	77fb      	strb	r3, [r7, #31]
 8007428:	e09e      	b.n	8007568 <UART_SetConfig+0x348>
 800742a:	2304      	movs	r3, #4
 800742c:	77fb      	strb	r3, [r7, #31]
 800742e:	e09b      	b.n	8007568 <UART_SetConfig+0x348>
 8007430:	2308      	movs	r3, #8
 8007432:	77fb      	strb	r3, [r7, #31]
 8007434:	e098      	b.n	8007568 <UART_SetConfig+0x348>
 8007436:	2310      	movs	r3, #16
 8007438:	77fb      	strb	r3, [r7, #31]
 800743a:	e095      	b.n	8007568 <UART_SetConfig+0x348>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a2f      	ldr	r2, [pc, #188]	@ (8007500 <UART_SetConfig+0x2e0>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d125      	bne.n	8007492 <UART_SetConfig+0x272>
 8007446:	4b29      	ldr	r3, [pc, #164]	@ (80074ec <UART_SetConfig+0x2cc>)
 8007448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800744c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007450:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007454:	d017      	beq.n	8007486 <UART_SetConfig+0x266>
 8007456:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800745a:	d817      	bhi.n	800748c <UART_SetConfig+0x26c>
 800745c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007460:	d00b      	beq.n	800747a <UART_SetConfig+0x25a>
 8007462:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007466:	d811      	bhi.n	800748c <UART_SetConfig+0x26c>
 8007468:	2b00      	cmp	r3, #0
 800746a:	d003      	beq.n	8007474 <UART_SetConfig+0x254>
 800746c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007470:	d006      	beq.n	8007480 <UART_SetConfig+0x260>
 8007472:	e00b      	b.n	800748c <UART_SetConfig+0x26c>
 8007474:	2301      	movs	r3, #1
 8007476:	77fb      	strb	r3, [r7, #31]
 8007478:	e076      	b.n	8007568 <UART_SetConfig+0x348>
 800747a:	2302      	movs	r3, #2
 800747c:	77fb      	strb	r3, [r7, #31]
 800747e:	e073      	b.n	8007568 <UART_SetConfig+0x348>
 8007480:	2304      	movs	r3, #4
 8007482:	77fb      	strb	r3, [r7, #31]
 8007484:	e070      	b.n	8007568 <UART_SetConfig+0x348>
 8007486:	2308      	movs	r3, #8
 8007488:	77fb      	strb	r3, [r7, #31]
 800748a:	e06d      	b.n	8007568 <UART_SetConfig+0x348>
 800748c:	2310      	movs	r3, #16
 800748e:	77fb      	strb	r3, [r7, #31]
 8007490:	e06a      	b.n	8007568 <UART_SetConfig+0x348>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a1b      	ldr	r2, [pc, #108]	@ (8007504 <UART_SetConfig+0x2e4>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d138      	bne.n	800750e <UART_SetConfig+0x2ee>
 800749c:	4b13      	ldr	r3, [pc, #76]	@ (80074ec <UART_SetConfig+0x2cc>)
 800749e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074a2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80074a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074aa:	d017      	beq.n	80074dc <UART_SetConfig+0x2bc>
 80074ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074b0:	d82a      	bhi.n	8007508 <UART_SetConfig+0x2e8>
 80074b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074b6:	d00b      	beq.n	80074d0 <UART_SetConfig+0x2b0>
 80074b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074bc:	d824      	bhi.n	8007508 <UART_SetConfig+0x2e8>
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d003      	beq.n	80074ca <UART_SetConfig+0x2aa>
 80074c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074c6:	d006      	beq.n	80074d6 <UART_SetConfig+0x2b6>
 80074c8:	e01e      	b.n	8007508 <UART_SetConfig+0x2e8>
 80074ca:	2300      	movs	r3, #0
 80074cc:	77fb      	strb	r3, [r7, #31]
 80074ce:	e04b      	b.n	8007568 <UART_SetConfig+0x348>
 80074d0:	2302      	movs	r3, #2
 80074d2:	77fb      	strb	r3, [r7, #31]
 80074d4:	e048      	b.n	8007568 <UART_SetConfig+0x348>
 80074d6:	2304      	movs	r3, #4
 80074d8:	77fb      	strb	r3, [r7, #31]
 80074da:	e045      	b.n	8007568 <UART_SetConfig+0x348>
 80074dc:	2308      	movs	r3, #8
 80074de:	77fb      	strb	r3, [r7, #31]
 80074e0:	e042      	b.n	8007568 <UART_SetConfig+0x348>
 80074e2:	bf00      	nop
 80074e4:	efff69f3 	.word	0xefff69f3
 80074e8:	40011000 	.word	0x40011000
 80074ec:	40023800 	.word	0x40023800
 80074f0:	40004400 	.word	0x40004400
 80074f4:	40004800 	.word	0x40004800
 80074f8:	40004c00 	.word	0x40004c00
 80074fc:	40005000 	.word	0x40005000
 8007500:	40011400 	.word	0x40011400
 8007504:	40007800 	.word	0x40007800
 8007508:	2310      	movs	r3, #16
 800750a:	77fb      	strb	r3, [r7, #31]
 800750c:	e02c      	b.n	8007568 <UART_SetConfig+0x348>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a72      	ldr	r2, [pc, #456]	@ (80076dc <UART_SetConfig+0x4bc>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d125      	bne.n	8007564 <UART_SetConfig+0x344>
 8007518:	4b71      	ldr	r3, [pc, #452]	@ (80076e0 <UART_SetConfig+0x4c0>)
 800751a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800751e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007522:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007526:	d017      	beq.n	8007558 <UART_SetConfig+0x338>
 8007528:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800752c:	d817      	bhi.n	800755e <UART_SetConfig+0x33e>
 800752e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007532:	d00b      	beq.n	800754c <UART_SetConfig+0x32c>
 8007534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007538:	d811      	bhi.n	800755e <UART_SetConfig+0x33e>
 800753a:	2b00      	cmp	r3, #0
 800753c:	d003      	beq.n	8007546 <UART_SetConfig+0x326>
 800753e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007542:	d006      	beq.n	8007552 <UART_SetConfig+0x332>
 8007544:	e00b      	b.n	800755e <UART_SetConfig+0x33e>
 8007546:	2300      	movs	r3, #0
 8007548:	77fb      	strb	r3, [r7, #31]
 800754a:	e00d      	b.n	8007568 <UART_SetConfig+0x348>
 800754c:	2302      	movs	r3, #2
 800754e:	77fb      	strb	r3, [r7, #31]
 8007550:	e00a      	b.n	8007568 <UART_SetConfig+0x348>
 8007552:	2304      	movs	r3, #4
 8007554:	77fb      	strb	r3, [r7, #31]
 8007556:	e007      	b.n	8007568 <UART_SetConfig+0x348>
 8007558:	2308      	movs	r3, #8
 800755a:	77fb      	strb	r3, [r7, #31]
 800755c:	e004      	b.n	8007568 <UART_SetConfig+0x348>
 800755e:	2310      	movs	r3, #16
 8007560:	77fb      	strb	r3, [r7, #31]
 8007562:	e001      	b.n	8007568 <UART_SetConfig+0x348>
 8007564:	2310      	movs	r3, #16
 8007566:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	69db      	ldr	r3, [r3, #28]
 800756c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007570:	d15b      	bne.n	800762a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007572:	7ffb      	ldrb	r3, [r7, #31]
 8007574:	2b08      	cmp	r3, #8
 8007576:	d828      	bhi.n	80075ca <UART_SetConfig+0x3aa>
 8007578:	a201      	add	r2, pc, #4	@ (adr r2, 8007580 <UART_SetConfig+0x360>)
 800757a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800757e:	bf00      	nop
 8007580:	080075a5 	.word	0x080075a5
 8007584:	080075ad 	.word	0x080075ad
 8007588:	080075b5 	.word	0x080075b5
 800758c:	080075cb 	.word	0x080075cb
 8007590:	080075bb 	.word	0x080075bb
 8007594:	080075cb 	.word	0x080075cb
 8007598:	080075cb 	.word	0x080075cb
 800759c:	080075cb 	.word	0x080075cb
 80075a0:	080075c3 	.word	0x080075c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075a4:	f7fd ff42 	bl	800542c <HAL_RCC_GetPCLK1Freq>
 80075a8:	61b8      	str	r0, [r7, #24]
        break;
 80075aa:	e013      	b.n	80075d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075ac:	f7fd ff52 	bl	8005454 <HAL_RCC_GetPCLK2Freq>
 80075b0:	61b8      	str	r0, [r7, #24]
        break;
 80075b2:	e00f      	b.n	80075d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075b4:	4b4b      	ldr	r3, [pc, #300]	@ (80076e4 <UART_SetConfig+0x4c4>)
 80075b6:	61bb      	str	r3, [r7, #24]
        break;
 80075b8:	e00c      	b.n	80075d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075ba:	f7fd fe25 	bl	8005208 <HAL_RCC_GetSysClockFreq>
 80075be:	61b8      	str	r0, [r7, #24]
        break;
 80075c0:	e008      	b.n	80075d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075c6:	61bb      	str	r3, [r7, #24]
        break;
 80075c8:	e004      	b.n	80075d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80075ca:	2300      	movs	r3, #0
 80075cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	77bb      	strb	r3, [r7, #30]
        break;
 80075d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d074      	beq.n	80076c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	005a      	lsls	r2, r3, #1
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	085b      	lsrs	r3, r3, #1
 80075e4:	441a      	add	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	2b0f      	cmp	r3, #15
 80075f4:	d916      	bls.n	8007624 <UART_SetConfig+0x404>
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075fc:	d212      	bcs.n	8007624 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	b29b      	uxth	r3, r3
 8007602:	f023 030f 	bic.w	r3, r3, #15
 8007606:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	085b      	lsrs	r3, r3, #1
 800760c:	b29b      	uxth	r3, r3
 800760e:	f003 0307 	and.w	r3, r3, #7
 8007612:	b29a      	uxth	r2, r3
 8007614:	89fb      	ldrh	r3, [r7, #14]
 8007616:	4313      	orrs	r3, r2
 8007618:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	89fa      	ldrh	r2, [r7, #14]
 8007620:	60da      	str	r2, [r3, #12]
 8007622:	e04f      	b.n	80076c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	77bb      	strb	r3, [r7, #30]
 8007628:	e04c      	b.n	80076c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800762a:	7ffb      	ldrb	r3, [r7, #31]
 800762c:	2b08      	cmp	r3, #8
 800762e:	d828      	bhi.n	8007682 <UART_SetConfig+0x462>
 8007630:	a201      	add	r2, pc, #4	@ (adr r2, 8007638 <UART_SetConfig+0x418>)
 8007632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007636:	bf00      	nop
 8007638:	0800765d 	.word	0x0800765d
 800763c:	08007665 	.word	0x08007665
 8007640:	0800766d 	.word	0x0800766d
 8007644:	08007683 	.word	0x08007683
 8007648:	08007673 	.word	0x08007673
 800764c:	08007683 	.word	0x08007683
 8007650:	08007683 	.word	0x08007683
 8007654:	08007683 	.word	0x08007683
 8007658:	0800767b 	.word	0x0800767b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800765c:	f7fd fee6 	bl	800542c <HAL_RCC_GetPCLK1Freq>
 8007660:	61b8      	str	r0, [r7, #24]
        break;
 8007662:	e013      	b.n	800768c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007664:	f7fd fef6 	bl	8005454 <HAL_RCC_GetPCLK2Freq>
 8007668:	61b8      	str	r0, [r7, #24]
        break;
 800766a:	e00f      	b.n	800768c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800766c:	4b1d      	ldr	r3, [pc, #116]	@ (80076e4 <UART_SetConfig+0x4c4>)
 800766e:	61bb      	str	r3, [r7, #24]
        break;
 8007670:	e00c      	b.n	800768c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007672:	f7fd fdc9 	bl	8005208 <HAL_RCC_GetSysClockFreq>
 8007676:	61b8      	str	r0, [r7, #24]
        break;
 8007678:	e008      	b.n	800768c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800767a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800767e:	61bb      	str	r3, [r7, #24]
        break;
 8007680:	e004      	b.n	800768c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007682:	2300      	movs	r3, #0
 8007684:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	77bb      	strb	r3, [r7, #30]
        break;
 800768a:	bf00      	nop
    }

    if (pclk != 0U)
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d018      	beq.n	80076c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	085a      	lsrs	r2, r3, #1
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	441a      	add	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	2b0f      	cmp	r3, #15
 80076aa:	d909      	bls.n	80076c0 <UART_SetConfig+0x4a0>
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076b2:	d205      	bcs.n	80076c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	60da      	str	r2, [r3, #12]
 80076be:	e001      	b.n	80076c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->TxISR = NULL;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	669a      	str	r2, [r3, #104]	@ 0x68

  return ret;
 80076d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3720      	adds	r7, #32
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	40007c00 	.word	0x40007c00
 80076e0:	40023800 	.word	0x40023800
 80076e4:	00f42400 	.word	0x00f42400

080076e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f4:	f003 0301 	and.w	r3, r3, #1
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00a      	beq.n	8007712 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	430a      	orrs	r2, r1
 8007710:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007716:	f003 0302 	and.w	r3, r3, #2
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00a      	beq.n	8007734 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	430a      	orrs	r2, r1
 8007732:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007738:	f003 0304 	and.w	r3, r3, #4
 800773c:	2b00      	cmp	r3, #0
 800773e:	d00a      	beq.n	8007756 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	430a      	orrs	r2, r1
 8007754:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800775a:	f003 0308 	and.w	r3, r3, #8
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00a      	beq.n	8007778 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	430a      	orrs	r2, r1
 8007776:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800777c:	f003 0310 	and.w	r3, r3, #16
 8007780:	2b00      	cmp	r3, #0
 8007782:	d00a      	beq.n	800779a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	430a      	orrs	r2, r1
 8007798:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800779e:	f003 0320 	and.w	r3, r3, #32
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d00a      	beq.n	80077bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	430a      	orrs	r2, r1
 80077ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d01a      	beq.n	80077fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	430a      	orrs	r2, r1
 80077dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077e6:	d10a      	bne.n	80077fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	430a      	orrs	r2, r1
 80077fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b00      	cmp	r3, #0
 8007808:	d00a      	beq.n	8007820 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	430a      	orrs	r2, r1
 800781e:	605a      	str	r2, [r3, #4]
  }
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b086      	sub	sp, #24
 8007830:	af02      	add	r7, sp, #8
 8007832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800783c:	f7fb fd74 	bl	8003328 <HAL_GetTick>
 8007840:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 0308 	and.w	r3, r3, #8
 800784c:	2b08      	cmp	r3, #8
 800784e:	d10e      	bne.n	800786e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007850:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007854:	9300      	str	r3, [sp, #0]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2200      	movs	r2, #0
 800785a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 f817 	bl	8007892 <UART_WaitOnFlagUntilTimeout>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d001      	beq.n	800786e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e00d      	b.n	800788a <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2220      	movs	r2, #32
 8007872:	679a      	str	r2, [r3, #120]	@ 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2220      	movs	r2, #32
 8007878:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_UNLOCK(huart);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 8007888:	2300      	movs	r3, #0
}
 800788a:	4618      	mov	r0, r3
 800788c:	3710      	adds	r7, #16
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007892:	b580      	push	{r7, lr}
 8007894:	b09c      	sub	sp, #112	@ 0x70
 8007896:	af00      	add	r7, sp, #0
 8007898:	60f8      	str	r0, [r7, #12]
 800789a:	60b9      	str	r1, [r7, #8]
 800789c:	603b      	str	r3, [r7, #0]
 800789e:	4613      	mov	r3, r2
 80078a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078a2:	e0a5      	b.n	80079f0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078aa:	f000 80a1 	beq.w	80079f0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078ae:	f7fb fd3b 	bl	8003328 <HAL_GetTick>
 80078b2:	4602      	mov	r2, r0
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	1ad3      	subs	r3, r2, r3
 80078b8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80078ba:	429a      	cmp	r2, r3
 80078bc:	d302      	bcc.n	80078c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80078be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d13e      	bne.n	8007942 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80078d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078d4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80078d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	461a      	mov	r2, r3
 80078e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078e4:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80078e8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80078ea:	e841 2300 	strex	r3, r2, [r1]
 80078ee:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80078f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1e6      	bne.n	80078c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3308      	adds	r3, #8
 80078fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007908:	f023 0301 	bic.w	r3, r3, #1
 800790c:	663b      	str	r3, [r7, #96]	@ 0x60
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	3308      	adds	r3, #8
 8007914:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007916:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007918:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800791c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800791e:	e841 2300 	strex	r3, r2, [r1]
 8007922:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007924:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1e5      	bne.n	80078f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2220      	movs	r2, #32
 800792e:	679a      	str	r2, [r3, #120]	@ 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2220      	movs	r2, #32
 8007934:	67da      	str	r2, [r3, #124]	@ 0x7c

        __HAL_UNLOCK(huart);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        return HAL_TIMEOUT;
 800793e:	2303      	movs	r3, #3
 8007940:	e067      	b.n	8007a12 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 0304 	and.w	r3, r3, #4
 800794c:	2b00      	cmp	r3, #0
 800794e:	d04f      	beq.n	80079f0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	69db      	ldr	r3, [r3, #28]
 8007956:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800795a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800795e:	d147      	bne.n	80079f0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007968:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007972:	e853 3f00 	ldrex	r3, [r3]
 8007976:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800797e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	461a      	mov	r2, r3
 8007986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007988:	637b      	str	r3, [r7, #52]	@ 0x34
 800798a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800798c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800798e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007990:	e841 2300 	strex	r3, r2, [r1]
 8007994:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007998:	2b00      	cmp	r3, #0
 800799a:	d1e6      	bne.n	800796a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	3308      	adds	r3, #8
 80079a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	e853 3f00 	ldrex	r3, [r3]
 80079aa:	613b      	str	r3, [r7, #16]
   return(result);
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	f023 0301 	bic.w	r3, r3, #1
 80079b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	3308      	adds	r3, #8
 80079ba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80079bc:	623a      	str	r2, [r7, #32]
 80079be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c0:	69f9      	ldr	r1, [r7, #28]
 80079c2:	6a3a      	ldr	r2, [r7, #32]
 80079c4:	e841 2300 	strex	r3, r2, [r1]
 80079c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80079ca:	69bb      	ldr	r3, [r7, #24]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1e5      	bne.n	800799c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2220      	movs	r2, #32
 80079d4:	679a      	str	r2, [r3, #120]	@ 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2220      	movs	r2, #32
 80079da:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2220      	movs	r2, #32
 80079e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_TIMEOUT;
 80079ec:	2303      	movs	r3, #3
 80079ee:	e010      	b.n	8007a12 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	69da      	ldr	r2, [r3, #28]
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	4013      	ands	r3, r2
 80079fa:	68ba      	ldr	r2, [r7, #8]
 80079fc:	429a      	cmp	r2, r3
 80079fe:	bf0c      	ite	eq
 8007a00:	2301      	moveq	r3, #1
 8007a02:	2300      	movne	r3, #0
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	461a      	mov	r2, r3
 8007a08:	79fb      	ldrb	r3, [r7, #7]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	f43f af4a 	beq.w	80078a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3770      	adds	r7, #112	@ 0x70
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
	...

08007a1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b097      	sub	sp, #92	@ 0x5c
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	60f8      	str	r0, [r7, #12]
 8007a24:	60b9      	str	r1, [r7, #8]
 8007a26:	4613      	mov	r3, r2
 8007a28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	88fa      	ldrh	r2, [r7, #6]
 8007a34:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	88fa      	ldrh	r2, [r7, #6]
 8007a3c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2200      	movs	r2, #0
 8007a44:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a4e:	d10e      	bne.n	8007a6e <UART_Start_Receive_IT+0x52>
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	691b      	ldr	r3, [r3, #16]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d105      	bne.n	8007a64 <UART_Start_Receive_IT+0x48>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007a5e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a62:	e02d      	b.n	8007ac0 <UART_Start_Receive_IT+0xa4>
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	22ff      	movs	r2, #255	@ 0xff
 8007a68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a6c:	e028      	b.n	8007ac0 <UART_Start_Receive_IT+0xa4>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d10d      	bne.n	8007a92 <UART_Start_Receive_IT+0x76>
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d104      	bne.n	8007a88 <UART_Start_Receive_IT+0x6c>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	22ff      	movs	r2, #255	@ 0xff
 8007a82:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a86:	e01b      	b.n	8007ac0 <UART_Start_Receive_IT+0xa4>
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	227f      	movs	r2, #127	@ 0x7f
 8007a8c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a90:	e016      	b.n	8007ac0 <UART_Start_Receive_IT+0xa4>
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a9a:	d10d      	bne.n	8007ab8 <UART_Start_Receive_IT+0x9c>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d104      	bne.n	8007aae <UART_Start_Receive_IT+0x92>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	227f      	movs	r2, #127	@ 0x7f
 8007aa8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007aac:	e008      	b.n	8007ac0 <UART_Start_Receive_IT+0xa4>
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	223f      	movs	r2, #63	@ 0x3f
 8007ab2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ab6:	e003      	b.n	8007ac0 <UART_Start_Receive_IT+0xa4>
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2222      	movs	r2, #34	@ 0x22
 8007acc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	3308      	adds	r3, #8
 8007ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ad8:	e853 3f00 	ldrex	r3, [r3]
 8007adc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae0:	f043 0301 	orr.w	r3, r3, #1
 8007ae4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	3308      	adds	r3, #8
 8007aec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007aee:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007af0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007af4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007af6:	e841 2300 	strex	r3, r2, [r1]
 8007afa:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007afc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d1e5      	bne.n	8007ace <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b0a:	d107      	bne.n	8007b1c <UART_Start_Receive_IT+0x100>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d103      	bne.n	8007b1c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4a24      	ldr	r2, [pc, #144]	@ (8007ba8 <UART_Start_Receive_IT+0x18c>)
 8007b18:	665a      	str	r2, [r3, #100]	@ 0x64
 8007b1a:	e002      	b.n	8007b22 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	4a23      	ldr	r2, [pc, #140]	@ (8007bac <UART_Start_Receive_IT+0x190>)
 8007b20:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  __HAL_UNLOCK(huart);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d019      	beq.n	8007b66 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3a:	e853 3f00 	ldrex	r3, [r3]
 8007b3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b42:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b52:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b58:	e841 2300 	strex	r3, r2, [r1]
 8007b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d1e6      	bne.n	8007b32 <UART_Start_Receive_IT+0x116>
 8007b64:	e018      	b.n	8007b98 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	613b      	str	r3, [r7, #16]
   return(result);
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	f043 0320 	orr.w	r3, r3, #32
 8007b7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	461a      	mov	r2, r3
 8007b82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b84:	623b      	str	r3, [r7, #32]
 8007b86:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b88:	69f9      	ldr	r1, [r7, #28]
 8007b8a:	6a3a      	ldr	r2, [r7, #32]
 8007b8c:	e841 2300 	strex	r3, r2, [r1]
 8007b90:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d1e6      	bne.n	8007b66 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	375c      	adds	r7, #92	@ 0x5c
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
 8007ba6:	bf00      	nop
 8007ba8:	08007e53 	.word	0x08007e53
 8007bac:	08007cf7 	.word	0x08007cf7

08007bb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b095      	sub	sp, #84	@ 0x54
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bde:	e841 2300 	strex	r3, r2, [r1]
 8007be2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1e6      	bne.n	8007bb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	3308      	adds	r3, #8
 8007bf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf2:	6a3b      	ldr	r3, [r7, #32]
 8007bf4:	e853 3f00 	ldrex	r3, [r3]
 8007bf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	f023 0301 	bic.w	r3, r3, #1
 8007c00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	3308      	adds	r3, #8
 8007c08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c12:	e841 2300 	strex	r3, r2, [r1]
 8007c16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1e5      	bne.n	8007bea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d118      	bne.n	8007c58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	e853 3f00 	ldrex	r3, [r3]
 8007c32:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	f023 0310 	bic.w	r3, r3, #16
 8007c3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	461a      	mov	r2, r3
 8007c42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c44:	61bb      	str	r3, [r7, #24]
 8007c46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c48:	6979      	ldr	r1, [r7, #20]
 8007c4a:	69ba      	ldr	r2, [r7, #24]
 8007c4c:	e841 2300 	strex	r3, r2, [r1]
 8007c50:	613b      	str	r3, [r7, #16]
   return(result);
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1e6      	bne.n	8007c26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2220      	movs	r2, #32
 8007c5c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	665a      	str	r2, [r3, #100]	@ 0x64
}
 8007c6a:	bf00      	nop
 8007c6c:	3754      	adds	r7, #84	@ 0x54
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr

08007c76 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b084      	sub	sp, #16
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f7ff faad 	bl	80071f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c9a:	bf00      	nop
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}

08007ca2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ca2:	b580      	push	{r7, lr}
 8007ca4:	b088      	sub	sp, #32
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	e853 3f00 	ldrex	r3, [r3]
 8007cb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cbe:	61fb      	str	r3, [r7, #28]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	69fb      	ldr	r3, [r7, #28]
 8007cc8:	61bb      	str	r3, [r7, #24]
 8007cca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ccc:	6979      	ldr	r1, [r7, #20]
 8007cce:	69ba      	ldr	r2, [r7, #24]
 8007cd0:	e841 2300 	strex	r3, r2, [r1]
 8007cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1e6      	bne.n	8007caa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2220      	movs	r2, #32
 8007ce0:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	669a      	str	r2, [r3, #104]	@ 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f7ff fa79 	bl	80071e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cee:	bf00      	nop
 8007cf0:	3720      	adds	r7, #32
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}

08007cf6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007cf6:	b580      	push	{r7, lr}
 8007cf8:	b096      	sub	sp, #88	@ 0x58
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d04:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d0c:	2b22      	cmp	r3, #34	@ 0x22
 8007d0e:	f040 8094 	bne.w	8007e3a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d18:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007d1c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8007d20:	b2d9      	uxtb	r1, r3
 8007d22:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007d26:	b2da      	uxtb	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d2c:	400a      	ands	r2, r1
 8007d2e:	b2d2      	uxtb	r2, r2
 8007d30:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	3b01      	subs	r3, #1
 8007d46:	b29a      	uxth	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d177      	bne.n	8007e4a <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d62:	e853 3f00 	ldrex	r3, [r3]
 8007d66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	461a      	mov	r2, r3
 8007d76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d78:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d80:	e841 2300 	strex	r3, r2, [r1]
 8007d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1e6      	bne.n	8007d5a <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	3308      	adds	r3, #8
 8007d92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d96:	e853 3f00 	ldrex	r3, [r3]
 8007d9a:	623b      	str	r3, [r7, #32]
   return(result);
 8007d9c:	6a3b      	ldr	r3, [r7, #32]
 8007d9e:	f023 0301 	bic.w	r3, r3, #1
 8007da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	3308      	adds	r3, #8
 8007daa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007dac:	633a      	str	r2, [r7, #48]	@ 0x30
 8007dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007db2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007db4:	e841 2300 	strex	r3, r2, [r1]
 8007db8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d1e5      	bne.n	8007d8c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2220      	movs	r2, #32
 8007dc4:	67da      	str	r2, [r3, #124]	@ 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d12e      	bne.n	8007e32 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	e853 3f00 	ldrex	r3, [r3]
 8007de6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f023 0310 	bic.w	r3, r3, #16
 8007dee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	461a      	mov	r2, r3
 8007df6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007df8:	61fb      	str	r3, [r7, #28]
 8007dfa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfc:	69b9      	ldr	r1, [r7, #24]
 8007dfe:	69fa      	ldr	r2, [r7, #28]
 8007e00:	e841 2300 	strex	r3, r2, [r1]
 8007e04:	617b      	str	r3, [r7, #20]
   return(result);
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1e6      	bne.n	8007dda <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	69db      	ldr	r3, [r3, #28]
 8007e12:	f003 0310 	and.w	r3, r3, #16
 8007e16:	2b10      	cmp	r3, #16
 8007e18:	d103      	bne.n	8007e22 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2210      	movs	r2, #16
 8007e20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007e28:	4619      	mov	r1, r3
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7ff f9ec 	bl	8007208 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e30:	e00b      	b.n	8007e4a <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f7fa fef0 	bl	8002c18 <HAL_UART_RxCpltCallback>
}
 8007e38:	e007      	b.n	8007e4a <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	699a      	ldr	r2, [r3, #24]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f042 0208 	orr.w	r2, r2, #8
 8007e48:	619a      	str	r2, [r3, #24]
}
 8007e4a:	bf00      	nop
 8007e4c:	3758      	adds	r7, #88	@ 0x58
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b096      	sub	sp, #88	@ 0x58
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e60:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e68:	2b22      	cmp	r3, #34	@ 0x22
 8007e6a:	f040 8094 	bne.w	8007f96 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e74:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e7c:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007e7e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8007e82:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007e86:	4013      	ands	r3, r2
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e8c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e92:	1c9a      	adds	r2, r3, #2
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	b29a      	uxth	r2, r3
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d177      	bne.n	8007fa6 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ebe:	e853 3f00 	ldrex	r3, [r3]
 8007ec2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ed4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ed6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007eda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007edc:	e841 2300 	strex	r3, r2, [r1]
 8007ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d1e6      	bne.n	8007eb6 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	3308      	adds	r3, #8
 8007eee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef0:	6a3b      	ldr	r3, [r7, #32]
 8007ef2:	e853 3f00 	ldrex	r3, [r3]
 8007ef6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	f023 0301 	bic.w	r3, r3, #1
 8007efe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	3308      	adds	r3, #8
 8007f06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f10:	e841 2300 	strex	r3, r2, [r1]
 8007f14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d1e5      	bne.n	8007ee8 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	67da      	str	r2, [r3, #124]	@ 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d12e      	bne.n	8007f8e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	e853 3f00 	ldrex	r3, [r3]
 8007f42:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	f023 0310 	bic.w	r3, r3, #16
 8007f4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	461a      	mov	r2, r3
 8007f52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f54:	61bb      	str	r3, [r7, #24]
 8007f56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f58:	6979      	ldr	r1, [r7, #20]
 8007f5a:	69ba      	ldr	r2, [r7, #24]
 8007f5c:	e841 2300 	strex	r3, r2, [r1]
 8007f60:	613b      	str	r3, [r7, #16]
   return(result);
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1e6      	bne.n	8007f36 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	69db      	ldr	r3, [r3, #28]
 8007f6e:	f003 0310 	and.w	r3, r3, #16
 8007f72:	2b10      	cmp	r3, #16
 8007f74:	d103      	bne.n	8007f7e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2210      	movs	r2, #16
 8007f7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007f84:	4619      	mov	r1, r3
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7ff f93e 	bl	8007208 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f8c:	e00b      	b.n	8007fa6 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f7fa fe42 	bl	8002c18 <HAL_UART_RxCpltCallback>
}
 8007f94:	e007      	b.n	8007fa6 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	699a      	ldr	r2, [r3, #24]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f042 0208 	orr.w	r2, r2, #8
 8007fa4:	619a      	str	r2, [r3, #24]
}
 8007fa6:	bf00      	nop
 8007fa8:	3758      	adds	r7, #88	@ 0x58
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <__cvt>:
 8007fae:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb2:	ec57 6b10 	vmov	r6, r7, d0
 8007fb6:	2f00      	cmp	r7, #0
 8007fb8:	460c      	mov	r4, r1
 8007fba:	4619      	mov	r1, r3
 8007fbc:	463b      	mov	r3, r7
 8007fbe:	bfbb      	ittet	lt
 8007fc0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007fc4:	461f      	movlt	r7, r3
 8007fc6:	2300      	movge	r3, #0
 8007fc8:	232d      	movlt	r3, #45	@ 0x2d
 8007fca:	700b      	strb	r3, [r1, #0]
 8007fcc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fce:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007fd2:	4691      	mov	r9, r2
 8007fd4:	f023 0820 	bic.w	r8, r3, #32
 8007fd8:	bfbc      	itt	lt
 8007fda:	4632      	movlt	r2, r6
 8007fdc:	4616      	movlt	r6, r2
 8007fde:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007fe2:	d005      	beq.n	8007ff0 <__cvt+0x42>
 8007fe4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007fe8:	d100      	bne.n	8007fec <__cvt+0x3e>
 8007fea:	3401      	adds	r4, #1
 8007fec:	2102      	movs	r1, #2
 8007fee:	e000      	b.n	8007ff2 <__cvt+0x44>
 8007ff0:	2103      	movs	r1, #3
 8007ff2:	ab03      	add	r3, sp, #12
 8007ff4:	9301      	str	r3, [sp, #4]
 8007ff6:	ab02      	add	r3, sp, #8
 8007ff8:	9300      	str	r3, [sp, #0]
 8007ffa:	ec47 6b10 	vmov	d0, r6, r7
 8007ffe:	4653      	mov	r3, sl
 8008000:	4622      	mov	r2, r4
 8008002:	f001 f921 	bl	8009248 <_dtoa_r>
 8008006:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800800a:	4605      	mov	r5, r0
 800800c:	d119      	bne.n	8008042 <__cvt+0x94>
 800800e:	f019 0f01 	tst.w	r9, #1
 8008012:	d00e      	beq.n	8008032 <__cvt+0x84>
 8008014:	eb00 0904 	add.w	r9, r0, r4
 8008018:	2200      	movs	r2, #0
 800801a:	2300      	movs	r3, #0
 800801c:	4630      	mov	r0, r6
 800801e:	4639      	mov	r1, r7
 8008020:	f7f8 fd72 	bl	8000b08 <__aeabi_dcmpeq>
 8008024:	b108      	cbz	r0, 800802a <__cvt+0x7c>
 8008026:	f8cd 900c 	str.w	r9, [sp, #12]
 800802a:	2230      	movs	r2, #48	@ 0x30
 800802c:	9b03      	ldr	r3, [sp, #12]
 800802e:	454b      	cmp	r3, r9
 8008030:	d31e      	bcc.n	8008070 <__cvt+0xc2>
 8008032:	9b03      	ldr	r3, [sp, #12]
 8008034:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008036:	1b5b      	subs	r3, r3, r5
 8008038:	4628      	mov	r0, r5
 800803a:	6013      	str	r3, [r2, #0]
 800803c:	b004      	add	sp, #16
 800803e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008042:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008046:	eb00 0904 	add.w	r9, r0, r4
 800804a:	d1e5      	bne.n	8008018 <__cvt+0x6a>
 800804c:	7803      	ldrb	r3, [r0, #0]
 800804e:	2b30      	cmp	r3, #48	@ 0x30
 8008050:	d10a      	bne.n	8008068 <__cvt+0xba>
 8008052:	2200      	movs	r2, #0
 8008054:	2300      	movs	r3, #0
 8008056:	4630      	mov	r0, r6
 8008058:	4639      	mov	r1, r7
 800805a:	f7f8 fd55 	bl	8000b08 <__aeabi_dcmpeq>
 800805e:	b918      	cbnz	r0, 8008068 <__cvt+0xba>
 8008060:	f1c4 0401 	rsb	r4, r4, #1
 8008064:	f8ca 4000 	str.w	r4, [sl]
 8008068:	f8da 3000 	ldr.w	r3, [sl]
 800806c:	4499      	add	r9, r3
 800806e:	e7d3      	b.n	8008018 <__cvt+0x6a>
 8008070:	1c59      	adds	r1, r3, #1
 8008072:	9103      	str	r1, [sp, #12]
 8008074:	701a      	strb	r2, [r3, #0]
 8008076:	e7d9      	b.n	800802c <__cvt+0x7e>

08008078 <__exponent>:
 8008078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800807a:	2900      	cmp	r1, #0
 800807c:	bfba      	itte	lt
 800807e:	4249      	neglt	r1, r1
 8008080:	232d      	movlt	r3, #45	@ 0x2d
 8008082:	232b      	movge	r3, #43	@ 0x2b
 8008084:	2909      	cmp	r1, #9
 8008086:	7002      	strb	r2, [r0, #0]
 8008088:	7043      	strb	r3, [r0, #1]
 800808a:	dd29      	ble.n	80080e0 <__exponent+0x68>
 800808c:	f10d 0307 	add.w	r3, sp, #7
 8008090:	461d      	mov	r5, r3
 8008092:	270a      	movs	r7, #10
 8008094:	461a      	mov	r2, r3
 8008096:	fbb1 f6f7 	udiv	r6, r1, r7
 800809a:	fb07 1416 	mls	r4, r7, r6, r1
 800809e:	3430      	adds	r4, #48	@ 0x30
 80080a0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80080a4:	460c      	mov	r4, r1
 80080a6:	2c63      	cmp	r4, #99	@ 0x63
 80080a8:	f103 33ff 	add.w	r3, r3, #4294967295
 80080ac:	4631      	mov	r1, r6
 80080ae:	dcf1      	bgt.n	8008094 <__exponent+0x1c>
 80080b0:	3130      	adds	r1, #48	@ 0x30
 80080b2:	1e94      	subs	r4, r2, #2
 80080b4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80080b8:	1c41      	adds	r1, r0, #1
 80080ba:	4623      	mov	r3, r4
 80080bc:	42ab      	cmp	r3, r5
 80080be:	d30a      	bcc.n	80080d6 <__exponent+0x5e>
 80080c0:	f10d 0309 	add.w	r3, sp, #9
 80080c4:	1a9b      	subs	r3, r3, r2
 80080c6:	42ac      	cmp	r4, r5
 80080c8:	bf88      	it	hi
 80080ca:	2300      	movhi	r3, #0
 80080cc:	3302      	adds	r3, #2
 80080ce:	4403      	add	r3, r0
 80080d0:	1a18      	subs	r0, r3, r0
 80080d2:	b003      	add	sp, #12
 80080d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080d6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80080da:	f801 6f01 	strb.w	r6, [r1, #1]!
 80080de:	e7ed      	b.n	80080bc <__exponent+0x44>
 80080e0:	2330      	movs	r3, #48	@ 0x30
 80080e2:	3130      	adds	r1, #48	@ 0x30
 80080e4:	7083      	strb	r3, [r0, #2]
 80080e6:	70c1      	strb	r1, [r0, #3]
 80080e8:	1d03      	adds	r3, r0, #4
 80080ea:	e7f1      	b.n	80080d0 <__exponent+0x58>

080080ec <_printf_float>:
 80080ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f0:	b08d      	sub	sp, #52	@ 0x34
 80080f2:	460c      	mov	r4, r1
 80080f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80080f8:	4616      	mov	r6, r2
 80080fa:	461f      	mov	r7, r3
 80080fc:	4605      	mov	r5, r0
 80080fe:	f000 ff9b 	bl	8009038 <_localeconv_r>
 8008102:	6803      	ldr	r3, [r0, #0]
 8008104:	9304      	str	r3, [sp, #16]
 8008106:	4618      	mov	r0, r3
 8008108:	f7f8 f8d2 	bl	80002b0 <strlen>
 800810c:	2300      	movs	r3, #0
 800810e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008110:	f8d8 3000 	ldr.w	r3, [r8]
 8008114:	9005      	str	r0, [sp, #20]
 8008116:	3307      	adds	r3, #7
 8008118:	f023 0307 	bic.w	r3, r3, #7
 800811c:	f103 0208 	add.w	r2, r3, #8
 8008120:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008124:	f8d4 b000 	ldr.w	fp, [r4]
 8008128:	f8c8 2000 	str.w	r2, [r8]
 800812c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008130:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008134:	9307      	str	r3, [sp, #28]
 8008136:	f8cd 8018 	str.w	r8, [sp, #24]
 800813a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800813e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008142:	4b9c      	ldr	r3, [pc, #624]	@ (80083b4 <_printf_float+0x2c8>)
 8008144:	f04f 32ff 	mov.w	r2, #4294967295
 8008148:	f7f8 fd10 	bl	8000b6c <__aeabi_dcmpun>
 800814c:	bb70      	cbnz	r0, 80081ac <_printf_float+0xc0>
 800814e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008152:	4b98      	ldr	r3, [pc, #608]	@ (80083b4 <_printf_float+0x2c8>)
 8008154:	f04f 32ff 	mov.w	r2, #4294967295
 8008158:	f7f8 fcea 	bl	8000b30 <__aeabi_dcmple>
 800815c:	bb30      	cbnz	r0, 80081ac <_printf_float+0xc0>
 800815e:	2200      	movs	r2, #0
 8008160:	2300      	movs	r3, #0
 8008162:	4640      	mov	r0, r8
 8008164:	4649      	mov	r1, r9
 8008166:	f7f8 fcd9 	bl	8000b1c <__aeabi_dcmplt>
 800816a:	b110      	cbz	r0, 8008172 <_printf_float+0x86>
 800816c:	232d      	movs	r3, #45	@ 0x2d
 800816e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008172:	4a91      	ldr	r2, [pc, #580]	@ (80083b8 <_printf_float+0x2cc>)
 8008174:	4b91      	ldr	r3, [pc, #580]	@ (80083bc <_printf_float+0x2d0>)
 8008176:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800817a:	bf8c      	ite	hi
 800817c:	4690      	movhi	r8, r2
 800817e:	4698      	movls	r8, r3
 8008180:	2303      	movs	r3, #3
 8008182:	6123      	str	r3, [r4, #16]
 8008184:	f02b 0304 	bic.w	r3, fp, #4
 8008188:	6023      	str	r3, [r4, #0]
 800818a:	f04f 0900 	mov.w	r9, #0
 800818e:	9700      	str	r7, [sp, #0]
 8008190:	4633      	mov	r3, r6
 8008192:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008194:	4621      	mov	r1, r4
 8008196:	4628      	mov	r0, r5
 8008198:	f000 f9d2 	bl	8008540 <_printf_common>
 800819c:	3001      	adds	r0, #1
 800819e:	f040 808d 	bne.w	80082bc <_printf_float+0x1d0>
 80081a2:	f04f 30ff 	mov.w	r0, #4294967295
 80081a6:	b00d      	add	sp, #52	@ 0x34
 80081a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ac:	4642      	mov	r2, r8
 80081ae:	464b      	mov	r3, r9
 80081b0:	4640      	mov	r0, r8
 80081b2:	4649      	mov	r1, r9
 80081b4:	f7f8 fcda 	bl	8000b6c <__aeabi_dcmpun>
 80081b8:	b140      	cbz	r0, 80081cc <_printf_float+0xe0>
 80081ba:	464b      	mov	r3, r9
 80081bc:	2b00      	cmp	r3, #0
 80081be:	bfbc      	itt	lt
 80081c0:	232d      	movlt	r3, #45	@ 0x2d
 80081c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80081c6:	4a7e      	ldr	r2, [pc, #504]	@ (80083c0 <_printf_float+0x2d4>)
 80081c8:	4b7e      	ldr	r3, [pc, #504]	@ (80083c4 <_printf_float+0x2d8>)
 80081ca:	e7d4      	b.n	8008176 <_printf_float+0x8a>
 80081cc:	6863      	ldr	r3, [r4, #4]
 80081ce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80081d2:	9206      	str	r2, [sp, #24]
 80081d4:	1c5a      	adds	r2, r3, #1
 80081d6:	d13b      	bne.n	8008250 <_printf_float+0x164>
 80081d8:	2306      	movs	r3, #6
 80081da:	6063      	str	r3, [r4, #4]
 80081dc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80081e0:	2300      	movs	r3, #0
 80081e2:	6022      	str	r2, [r4, #0]
 80081e4:	9303      	str	r3, [sp, #12]
 80081e6:	ab0a      	add	r3, sp, #40	@ 0x28
 80081e8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80081ec:	ab09      	add	r3, sp, #36	@ 0x24
 80081ee:	9300      	str	r3, [sp, #0]
 80081f0:	6861      	ldr	r1, [r4, #4]
 80081f2:	ec49 8b10 	vmov	d0, r8, r9
 80081f6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80081fa:	4628      	mov	r0, r5
 80081fc:	f7ff fed7 	bl	8007fae <__cvt>
 8008200:	9b06      	ldr	r3, [sp, #24]
 8008202:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008204:	2b47      	cmp	r3, #71	@ 0x47
 8008206:	4680      	mov	r8, r0
 8008208:	d129      	bne.n	800825e <_printf_float+0x172>
 800820a:	1cc8      	adds	r0, r1, #3
 800820c:	db02      	blt.n	8008214 <_printf_float+0x128>
 800820e:	6863      	ldr	r3, [r4, #4]
 8008210:	4299      	cmp	r1, r3
 8008212:	dd41      	ble.n	8008298 <_printf_float+0x1ac>
 8008214:	f1aa 0a02 	sub.w	sl, sl, #2
 8008218:	fa5f fa8a 	uxtb.w	sl, sl
 800821c:	3901      	subs	r1, #1
 800821e:	4652      	mov	r2, sl
 8008220:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008224:	9109      	str	r1, [sp, #36]	@ 0x24
 8008226:	f7ff ff27 	bl	8008078 <__exponent>
 800822a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800822c:	1813      	adds	r3, r2, r0
 800822e:	2a01      	cmp	r2, #1
 8008230:	4681      	mov	r9, r0
 8008232:	6123      	str	r3, [r4, #16]
 8008234:	dc02      	bgt.n	800823c <_printf_float+0x150>
 8008236:	6822      	ldr	r2, [r4, #0]
 8008238:	07d2      	lsls	r2, r2, #31
 800823a:	d501      	bpl.n	8008240 <_printf_float+0x154>
 800823c:	3301      	adds	r3, #1
 800823e:	6123      	str	r3, [r4, #16]
 8008240:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008244:	2b00      	cmp	r3, #0
 8008246:	d0a2      	beq.n	800818e <_printf_float+0xa2>
 8008248:	232d      	movs	r3, #45	@ 0x2d
 800824a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800824e:	e79e      	b.n	800818e <_printf_float+0xa2>
 8008250:	9a06      	ldr	r2, [sp, #24]
 8008252:	2a47      	cmp	r2, #71	@ 0x47
 8008254:	d1c2      	bne.n	80081dc <_printf_float+0xf0>
 8008256:	2b00      	cmp	r3, #0
 8008258:	d1c0      	bne.n	80081dc <_printf_float+0xf0>
 800825a:	2301      	movs	r3, #1
 800825c:	e7bd      	b.n	80081da <_printf_float+0xee>
 800825e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008262:	d9db      	bls.n	800821c <_printf_float+0x130>
 8008264:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008268:	d118      	bne.n	800829c <_printf_float+0x1b0>
 800826a:	2900      	cmp	r1, #0
 800826c:	6863      	ldr	r3, [r4, #4]
 800826e:	dd0b      	ble.n	8008288 <_printf_float+0x19c>
 8008270:	6121      	str	r1, [r4, #16]
 8008272:	b913      	cbnz	r3, 800827a <_printf_float+0x18e>
 8008274:	6822      	ldr	r2, [r4, #0]
 8008276:	07d0      	lsls	r0, r2, #31
 8008278:	d502      	bpl.n	8008280 <_printf_float+0x194>
 800827a:	3301      	adds	r3, #1
 800827c:	440b      	add	r3, r1
 800827e:	6123      	str	r3, [r4, #16]
 8008280:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008282:	f04f 0900 	mov.w	r9, #0
 8008286:	e7db      	b.n	8008240 <_printf_float+0x154>
 8008288:	b913      	cbnz	r3, 8008290 <_printf_float+0x1a4>
 800828a:	6822      	ldr	r2, [r4, #0]
 800828c:	07d2      	lsls	r2, r2, #31
 800828e:	d501      	bpl.n	8008294 <_printf_float+0x1a8>
 8008290:	3302      	adds	r3, #2
 8008292:	e7f4      	b.n	800827e <_printf_float+0x192>
 8008294:	2301      	movs	r3, #1
 8008296:	e7f2      	b.n	800827e <_printf_float+0x192>
 8008298:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800829c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800829e:	4299      	cmp	r1, r3
 80082a0:	db05      	blt.n	80082ae <_printf_float+0x1c2>
 80082a2:	6823      	ldr	r3, [r4, #0]
 80082a4:	6121      	str	r1, [r4, #16]
 80082a6:	07d8      	lsls	r0, r3, #31
 80082a8:	d5ea      	bpl.n	8008280 <_printf_float+0x194>
 80082aa:	1c4b      	adds	r3, r1, #1
 80082ac:	e7e7      	b.n	800827e <_printf_float+0x192>
 80082ae:	2900      	cmp	r1, #0
 80082b0:	bfd4      	ite	le
 80082b2:	f1c1 0202 	rsble	r2, r1, #2
 80082b6:	2201      	movgt	r2, #1
 80082b8:	4413      	add	r3, r2
 80082ba:	e7e0      	b.n	800827e <_printf_float+0x192>
 80082bc:	6823      	ldr	r3, [r4, #0]
 80082be:	055a      	lsls	r2, r3, #21
 80082c0:	d407      	bmi.n	80082d2 <_printf_float+0x1e6>
 80082c2:	6923      	ldr	r3, [r4, #16]
 80082c4:	4642      	mov	r2, r8
 80082c6:	4631      	mov	r1, r6
 80082c8:	4628      	mov	r0, r5
 80082ca:	47b8      	blx	r7
 80082cc:	3001      	adds	r0, #1
 80082ce:	d12b      	bne.n	8008328 <_printf_float+0x23c>
 80082d0:	e767      	b.n	80081a2 <_printf_float+0xb6>
 80082d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80082d6:	f240 80dd 	bls.w	8008494 <_printf_float+0x3a8>
 80082da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80082de:	2200      	movs	r2, #0
 80082e0:	2300      	movs	r3, #0
 80082e2:	f7f8 fc11 	bl	8000b08 <__aeabi_dcmpeq>
 80082e6:	2800      	cmp	r0, #0
 80082e8:	d033      	beq.n	8008352 <_printf_float+0x266>
 80082ea:	4a37      	ldr	r2, [pc, #220]	@ (80083c8 <_printf_float+0x2dc>)
 80082ec:	2301      	movs	r3, #1
 80082ee:	4631      	mov	r1, r6
 80082f0:	4628      	mov	r0, r5
 80082f2:	47b8      	blx	r7
 80082f4:	3001      	adds	r0, #1
 80082f6:	f43f af54 	beq.w	80081a2 <_printf_float+0xb6>
 80082fa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80082fe:	4543      	cmp	r3, r8
 8008300:	db02      	blt.n	8008308 <_printf_float+0x21c>
 8008302:	6823      	ldr	r3, [r4, #0]
 8008304:	07d8      	lsls	r0, r3, #31
 8008306:	d50f      	bpl.n	8008328 <_printf_float+0x23c>
 8008308:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800830c:	4631      	mov	r1, r6
 800830e:	4628      	mov	r0, r5
 8008310:	47b8      	blx	r7
 8008312:	3001      	adds	r0, #1
 8008314:	f43f af45 	beq.w	80081a2 <_printf_float+0xb6>
 8008318:	f04f 0900 	mov.w	r9, #0
 800831c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008320:	f104 0a1a 	add.w	sl, r4, #26
 8008324:	45c8      	cmp	r8, r9
 8008326:	dc09      	bgt.n	800833c <_printf_float+0x250>
 8008328:	6823      	ldr	r3, [r4, #0]
 800832a:	079b      	lsls	r3, r3, #30
 800832c:	f100 8103 	bmi.w	8008536 <_printf_float+0x44a>
 8008330:	68e0      	ldr	r0, [r4, #12]
 8008332:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008334:	4298      	cmp	r0, r3
 8008336:	bfb8      	it	lt
 8008338:	4618      	movlt	r0, r3
 800833a:	e734      	b.n	80081a6 <_printf_float+0xba>
 800833c:	2301      	movs	r3, #1
 800833e:	4652      	mov	r2, sl
 8008340:	4631      	mov	r1, r6
 8008342:	4628      	mov	r0, r5
 8008344:	47b8      	blx	r7
 8008346:	3001      	adds	r0, #1
 8008348:	f43f af2b 	beq.w	80081a2 <_printf_float+0xb6>
 800834c:	f109 0901 	add.w	r9, r9, #1
 8008350:	e7e8      	b.n	8008324 <_printf_float+0x238>
 8008352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008354:	2b00      	cmp	r3, #0
 8008356:	dc39      	bgt.n	80083cc <_printf_float+0x2e0>
 8008358:	4a1b      	ldr	r2, [pc, #108]	@ (80083c8 <_printf_float+0x2dc>)
 800835a:	2301      	movs	r3, #1
 800835c:	4631      	mov	r1, r6
 800835e:	4628      	mov	r0, r5
 8008360:	47b8      	blx	r7
 8008362:	3001      	adds	r0, #1
 8008364:	f43f af1d 	beq.w	80081a2 <_printf_float+0xb6>
 8008368:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800836c:	ea59 0303 	orrs.w	r3, r9, r3
 8008370:	d102      	bne.n	8008378 <_printf_float+0x28c>
 8008372:	6823      	ldr	r3, [r4, #0]
 8008374:	07d9      	lsls	r1, r3, #31
 8008376:	d5d7      	bpl.n	8008328 <_printf_float+0x23c>
 8008378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800837c:	4631      	mov	r1, r6
 800837e:	4628      	mov	r0, r5
 8008380:	47b8      	blx	r7
 8008382:	3001      	adds	r0, #1
 8008384:	f43f af0d 	beq.w	80081a2 <_printf_float+0xb6>
 8008388:	f04f 0a00 	mov.w	sl, #0
 800838c:	f104 0b1a 	add.w	fp, r4, #26
 8008390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008392:	425b      	negs	r3, r3
 8008394:	4553      	cmp	r3, sl
 8008396:	dc01      	bgt.n	800839c <_printf_float+0x2b0>
 8008398:	464b      	mov	r3, r9
 800839a:	e793      	b.n	80082c4 <_printf_float+0x1d8>
 800839c:	2301      	movs	r3, #1
 800839e:	465a      	mov	r2, fp
 80083a0:	4631      	mov	r1, r6
 80083a2:	4628      	mov	r0, r5
 80083a4:	47b8      	blx	r7
 80083a6:	3001      	adds	r0, #1
 80083a8:	f43f aefb 	beq.w	80081a2 <_printf_float+0xb6>
 80083ac:	f10a 0a01 	add.w	sl, sl, #1
 80083b0:	e7ee      	b.n	8008390 <_printf_float+0x2a4>
 80083b2:	bf00      	nop
 80083b4:	7fefffff 	.word	0x7fefffff
 80083b8:	0800d314 	.word	0x0800d314
 80083bc:	0800d310 	.word	0x0800d310
 80083c0:	0800d31c 	.word	0x0800d31c
 80083c4:	0800d318 	.word	0x0800d318
 80083c8:	0800d456 	.word	0x0800d456
 80083cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083ce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80083d2:	4553      	cmp	r3, sl
 80083d4:	bfa8      	it	ge
 80083d6:	4653      	movge	r3, sl
 80083d8:	2b00      	cmp	r3, #0
 80083da:	4699      	mov	r9, r3
 80083dc:	dc36      	bgt.n	800844c <_printf_float+0x360>
 80083de:	f04f 0b00 	mov.w	fp, #0
 80083e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083e6:	f104 021a 	add.w	r2, r4, #26
 80083ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083ec:	9306      	str	r3, [sp, #24]
 80083ee:	eba3 0309 	sub.w	r3, r3, r9
 80083f2:	455b      	cmp	r3, fp
 80083f4:	dc31      	bgt.n	800845a <_printf_float+0x36e>
 80083f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083f8:	459a      	cmp	sl, r3
 80083fa:	dc3a      	bgt.n	8008472 <_printf_float+0x386>
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	07da      	lsls	r2, r3, #31
 8008400:	d437      	bmi.n	8008472 <_printf_float+0x386>
 8008402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008404:	ebaa 0903 	sub.w	r9, sl, r3
 8008408:	9b06      	ldr	r3, [sp, #24]
 800840a:	ebaa 0303 	sub.w	r3, sl, r3
 800840e:	4599      	cmp	r9, r3
 8008410:	bfa8      	it	ge
 8008412:	4699      	movge	r9, r3
 8008414:	f1b9 0f00 	cmp.w	r9, #0
 8008418:	dc33      	bgt.n	8008482 <_printf_float+0x396>
 800841a:	f04f 0800 	mov.w	r8, #0
 800841e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008422:	f104 0b1a 	add.w	fp, r4, #26
 8008426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008428:	ebaa 0303 	sub.w	r3, sl, r3
 800842c:	eba3 0309 	sub.w	r3, r3, r9
 8008430:	4543      	cmp	r3, r8
 8008432:	f77f af79 	ble.w	8008328 <_printf_float+0x23c>
 8008436:	2301      	movs	r3, #1
 8008438:	465a      	mov	r2, fp
 800843a:	4631      	mov	r1, r6
 800843c:	4628      	mov	r0, r5
 800843e:	47b8      	blx	r7
 8008440:	3001      	adds	r0, #1
 8008442:	f43f aeae 	beq.w	80081a2 <_printf_float+0xb6>
 8008446:	f108 0801 	add.w	r8, r8, #1
 800844a:	e7ec      	b.n	8008426 <_printf_float+0x33a>
 800844c:	4642      	mov	r2, r8
 800844e:	4631      	mov	r1, r6
 8008450:	4628      	mov	r0, r5
 8008452:	47b8      	blx	r7
 8008454:	3001      	adds	r0, #1
 8008456:	d1c2      	bne.n	80083de <_printf_float+0x2f2>
 8008458:	e6a3      	b.n	80081a2 <_printf_float+0xb6>
 800845a:	2301      	movs	r3, #1
 800845c:	4631      	mov	r1, r6
 800845e:	4628      	mov	r0, r5
 8008460:	9206      	str	r2, [sp, #24]
 8008462:	47b8      	blx	r7
 8008464:	3001      	adds	r0, #1
 8008466:	f43f ae9c 	beq.w	80081a2 <_printf_float+0xb6>
 800846a:	9a06      	ldr	r2, [sp, #24]
 800846c:	f10b 0b01 	add.w	fp, fp, #1
 8008470:	e7bb      	b.n	80083ea <_printf_float+0x2fe>
 8008472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008476:	4631      	mov	r1, r6
 8008478:	4628      	mov	r0, r5
 800847a:	47b8      	blx	r7
 800847c:	3001      	adds	r0, #1
 800847e:	d1c0      	bne.n	8008402 <_printf_float+0x316>
 8008480:	e68f      	b.n	80081a2 <_printf_float+0xb6>
 8008482:	9a06      	ldr	r2, [sp, #24]
 8008484:	464b      	mov	r3, r9
 8008486:	4442      	add	r2, r8
 8008488:	4631      	mov	r1, r6
 800848a:	4628      	mov	r0, r5
 800848c:	47b8      	blx	r7
 800848e:	3001      	adds	r0, #1
 8008490:	d1c3      	bne.n	800841a <_printf_float+0x32e>
 8008492:	e686      	b.n	80081a2 <_printf_float+0xb6>
 8008494:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008498:	f1ba 0f01 	cmp.w	sl, #1
 800849c:	dc01      	bgt.n	80084a2 <_printf_float+0x3b6>
 800849e:	07db      	lsls	r3, r3, #31
 80084a0:	d536      	bpl.n	8008510 <_printf_float+0x424>
 80084a2:	2301      	movs	r3, #1
 80084a4:	4642      	mov	r2, r8
 80084a6:	4631      	mov	r1, r6
 80084a8:	4628      	mov	r0, r5
 80084aa:	47b8      	blx	r7
 80084ac:	3001      	adds	r0, #1
 80084ae:	f43f ae78 	beq.w	80081a2 <_printf_float+0xb6>
 80084b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084b6:	4631      	mov	r1, r6
 80084b8:	4628      	mov	r0, r5
 80084ba:	47b8      	blx	r7
 80084bc:	3001      	adds	r0, #1
 80084be:	f43f ae70 	beq.w	80081a2 <_printf_float+0xb6>
 80084c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80084c6:	2200      	movs	r2, #0
 80084c8:	2300      	movs	r3, #0
 80084ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084ce:	f7f8 fb1b 	bl	8000b08 <__aeabi_dcmpeq>
 80084d2:	b9c0      	cbnz	r0, 8008506 <_printf_float+0x41a>
 80084d4:	4653      	mov	r3, sl
 80084d6:	f108 0201 	add.w	r2, r8, #1
 80084da:	4631      	mov	r1, r6
 80084dc:	4628      	mov	r0, r5
 80084de:	47b8      	blx	r7
 80084e0:	3001      	adds	r0, #1
 80084e2:	d10c      	bne.n	80084fe <_printf_float+0x412>
 80084e4:	e65d      	b.n	80081a2 <_printf_float+0xb6>
 80084e6:	2301      	movs	r3, #1
 80084e8:	465a      	mov	r2, fp
 80084ea:	4631      	mov	r1, r6
 80084ec:	4628      	mov	r0, r5
 80084ee:	47b8      	blx	r7
 80084f0:	3001      	adds	r0, #1
 80084f2:	f43f ae56 	beq.w	80081a2 <_printf_float+0xb6>
 80084f6:	f108 0801 	add.w	r8, r8, #1
 80084fa:	45d0      	cmp	r8, sl
 80084fc:	dbf3      	blt.n	80084e6 <_printf_float+0x3fa>
 80084fe:	464b      	mov	r3, r9
 8008500:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008504:	e6df      	b.n	80082c6 <_printf_float+0x1da>
 8008506:	f04f 0800 	mov.w	r8, #0
 800850a:	f104 0b1a 	add.w	fp, r4, #26
 800850e:	e7f4      	b.n	80084fa <_printf_float+0x40e>
 8008510:	2301      	movs	r3, #1
 8008512:	4642      	mov	r2, r8
 8008514:	e7e1      	b.n	80084da <_printf_float+0x3ee>
 8008516:	2301      	movs	r3, #1
 8008518:	464a      	mov	r2, r9
 800851a:	4631      	mov	r1, r6
 800851c:	4628      	mov	r0, r5
 800851e:	47b8      	blx	r7
 8008520:	3001      	adds	r0, #1
 8008522:	f43f ae3e 	beq.w	80081a2 <_printf_float+0xb6>
 8008526:	f108 0801 	add.w	r8, r8, #1
 800852a:	68e3      	ldr	r3, [r4, #12]
 800852c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800852e:	1a5b      	subs	r3, r3, r1
 8008530:	4543      	cmp	r3, r8
 8008532:	dcf0      	bgt.n	8008516 <_printf_float+0x42a>
 8008534:	e6fc      	b.n	8008330 <_printf_float+0x244>
 8008536:	f04f 0800 	mov.w	r8, #0
 800853a:	f104 0919 	add.w	r9, r4, #25
 800853e:	e7f4      	b.n	800852a <_printf_float+0x43e>

08008540 <_printf_common>:
 8008540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008544:	4616      	mov	r6, r2
 8008546:	4698      	mov	r8, r3
 8008548:	688a      	ldr	r2, [r1, #8]
 800854a:	690b      	ldr	r3, [r1, #16]
 800854c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008550:	4293      	cmp	r3, r2
 8008552:	bfb8      	it	lt
 8008554:	4613      	movlt	r3, r2
 8008556:	6033      	str	r3, [r6, #0]
 8008558:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800855c:	4607      	mov	r7, r0
 800855e:	460c      	mov	r4, r1
 8008560:	b10a      	cbz	r2, 8008566 <_printf_common+0x26>
 8008562:	3301      	adds	r3, #1
 8008564:	6033      	str	r3, [r6, #0]
 8008566:	6823      	ldr	r3, [r4, #0]
 8008568:	0699      	lsls	r1, r3, #26
 800856a:	bf42      	ittt	mi
 800856c:	6833      	ldrmi	r3, [r6, #0]
 800856e:	3302      	addmi	r3, #2
 8008570:	6033      	strmi	r3, [r6, #0]
 8008572:	6825      	ldr	r5, [r4, #0]
 8008574:	f015 0506 	ands.w	r5, r5, #6
 8008578:	d106      	bne.n	8008588 <_printf_common+0x48>
 800857a:	f104 0a19 	add.w	sl, r4, #25
 800857e:	68e3      	ldr	r3, [r4, #12]
 8008580:	6832      	ldr	r2, [r6, #0]
 8008582:	1a9b      	subs	r3, r3, r2
 8008584:	42ab      	cmp	r3, r5
 8008586:	dc26      	bgt.n	80085d6 <_printf_common+0x96>
 8008588:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800858c:	6822      	ldr	r2, [r4, #0]
 800858e:	3b00      	subs	r3, #0
 8008590:	bf18      	it	ne
 8008592:	2301      	movne	r3, #1
 8008594:	0692      	lsls	r2, r2, #26
 8008596:	d42b      	bmi.n	80085f0 <_printf_common+0xb0>
 8008598:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800859c:	4641      	mov	r1, r8
 800859e:	4638      	mov	r0, r7
 80085a0:	47c8      	blx	r9
 80085a2:	3001      	adds	r0, #1
 80085a4:	d01e      	beq.n	80085e4 <_printf_common+0xa4>
 80085a6:	6823      	ldr	r3, [r4, #0]
 80085a8:	6922      	ldr	r2, [r4, #16]
 80085aa:	f003 0306 	and.w	r3, r3, #6
 80085ae:	2b04      	cmp	r3, #4
 80085b0:	bf02      	ittt	eq
 80085b2:	68e5      	ldreq	r5, [r4, #12]
 80085b4:	6833      	ldreq	r3, [r6, #0]
 80085b6:	1aed      	subeq	r5, r5, r3
 80085b8:	68a3      	ldr	r3, [r4, #8]
 80085ba:	bf0c      	ite	eq
 80085bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085c0:	2500      	movne	r5, #0
 80085c2:	4293      	cmp	r3, r2
 80085c4:	bfc4      	itt	gt
 80085c6:	1a9b      	subgt	r3, r3, r2
 80085c8:	18ed      	addgt	r5, r5, r3
 80085ca:	2600      	movs	r6, #0
 80085cc:	341a      	adds	r4, #26
 80085ce:	42b5      	cmp	r5, r6
 80085d0:	d11a      	bne.n	8008608 <_printf_common+0xc8>
 80085d2:	2000      	movs	r0, #0
 80085d4:	e008      	b.n	80085e8 <_printf_common+0xa8>
 80085d6:	2301      	movs	r3, #1
 80085d8:	4652      	mov	r2, sl
 80085da:	4641      	mov	r1, r8
 80085dc:	4638      	mov	r0, r7
 80085de:	47c8      	blx	r9
 80085e0:	3001      	adds	r0, #1
 80085e2:	d103      	bne.n	80085ec <_printf_common+0xac>
 80085e4:	f04f 30ff 	mov.w	r0, #4294967295
 80085e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085ec:	3501      	adds	r5, #1
 80085ee:	e7c6      	b.n	800857e <_printf_common+0x3e>
 80085f0:	18e1      	adds	r1, r4, r3
 80085f2:	1c5a      	adds	r2, r3, #1
 80085f4:	2030      	movs	r0, #48	@ 0x30
 80085f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80085fa:	4422      	add	r2, r4
 80085fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008600:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008604:	3302      	adds	r3, #2
 8008606:	e7c7      	b.n	8008598 <_printf_common+0x58>
 8008608:	2301      	movs	r3, #1
 800860a:	4622      	mov	r2, r4
 800860c:	4641      	mov	r1, r8
 800860e:	4638      	mov	r0, r7
 8008610:	47c8      	blx	r9
 8008612:	3001      	adds	r0, #1
 8008614:	d0e6      	beq.n	80085e4 <_printf_common+0xa4>
 8008616:	3601      	adds	r6, #1
 8008618:	e7d9      	b.n	80085ce <_printf_common+0x8e>
	...

0800861c <_printf_i>:
 800861c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008620:	7e0f      	ldrb	r7, [r1, #24]
 8008622:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008624:	2f78      	cmp	r7, #120	@ 0x78
 8008626:	4691      	mov	r9, r2
 8008628:	4680      	mov	r8, r0
 800862a:	460c      	mov	r4, r1
 800862c:	469a      	mov	sl, r3
 800862e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008632:	d807      	bhi.n	8008644 <_printf_i+0x28>
 8008634:	2f62      	cmp	r7, #98	@ 0x62
 8008636:	d80a      	bhi.n	800864e <_printf_i+0x32>
 8008638:	2f00      	cmp	r7, #0
 800863a:	f000 80d1 	beq.w	80087e0 <_printf_i+0x1c4>
 800863e:	2f58      	cmp	r7, #88	@ 0x58
 8008640:	f000 80b8 	beq.w	80087b4 <_printf_i+0x198>
 8008644:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008648:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800864c:	e03a      	b.n	80086c4 <_printf_i+0xa8>
 800864e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008652:	2b15      	cmp	r3, #21
 8008654:	d8f6      	bhi.n	8008644 <_printf_i+0x28>
 8008656:	a101      	add	r1, pc, #4	@ (adr r1, 800865c <_printf_i+0x40>)
 8008658:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800865c:	080086b5 	.word	0x080086b5
 8008660:	080086c9 	.word	0x080086c9
 8008664:	08008645 	.word	0x08008645
 8008668:	08008645 	.word	0x08008645
 800866c:	08008645 	.word	0x08008645
 8008670:	08008645 	.word	0x08008645
 8008674:	080086c9 	.word	0x080086c9
 8008678:	08008645 	.word	0x08008645
 800867c:	08008645 	.word	0x08008645
 8008680:	08008645 	.word	0x08008645
 8008684:	08008645 	.word	0x08008645
 8008688:	080087c7 	.word	0x080087c7
 800868c:	080086f3 	.word	0x080086f3
 8008690:	08008781 	.word	0x08008781
 8008694:	08008645 	.word	0x08008645
 8008698:	08008645 	.word	0x08008645
 800869c:	080087e9 	.word	0x080087e9
 80086a0:	08008645 	.word	0x08008645
 80086a4:	080086f3 	.word	0x080086f3
 80086a8:	08008645 	.word	0x08008645
 80086ac:	08008645 	.word	0x08008645
 80086b0:	08008789 	.word	0x08008789
 80086b4:	6833      	ldr	r3, [r6, #0]
 80086b6:	1d1a      	adds	r2, r3, #4
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	6032      	str	r2, [r6, #0]
 80086bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80086c4:	2301      	movs	r3, #1
 80086c6:	e09c      	b.n	8008802 <_printf_i+0x1e6>
 80086c8:	6833      	ldr	r3, [r6, #0]
 80086ca:	6820      	ldr	r0, [r4, #0]
 80086cc:	1d19      	adds	r1, r3, #4
 80086ce:	6031      	str	r1, [r6, #0]
 80086d0:	0606      	lsls	r6, r0, #24
 80086d2:	d501      	bpl.n	80086d8 <_printf_i+0xbc>
 80086d4:	681d      	ldr	r5, [r3, #0]
 80086d6:	e003      	b.n	80086e0 <_printf_i+0xc4>
 80086d8:	0645      	lsls	r5, r0, #25
 80086da:	d5fb      	bpl.n	80086d4 <_printf_i+0xb8>
 80086dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086e0:	2d00      	cmp	r5, #0
 80086e2:	da03      	bge.n	80086ec <_printf_i+0xd0>
 80086e4:	232d      	movs	r3, #45	@ 0x2d
 80086e6:	426d      	negs	r5, r5
 80086e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086ec:	4858      	ldr	r0, [pc, #352]	@ (8008850 <_printf_i+0x234>)
 80086ee:	230a      	movs	r3, #10
 80086f0:	e011      	b.n	8008716 <_printf_i+0xfa>
 80086f2:	6821      	ldr	r1, [r4, #0]
 80086f4:	6833      	ldr	r3, [r6, #0]
 80086f6:	0608      	lsls	r0, r1, #24
 80086f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80086fc:	d402      	bmi.n	8008704 <_printf_i+0xe8>
 80086fe:	0649      	lsls	r1, r1, #25
 8008700:	bf48      	it	mi
 8008702:	b2ad      	uxthmi	r5, r5
 8008704:	2f6f      	cmp	r7, #111	@ 0x6f
 8008706:	4852      	ldr	r0, [pc, #328]	@ (8008850 <_printf_i+0x234>)
 8008708:	6033      	str	r3, [r6, #0]
 800870a:	bf14      	ite	ne
 800870c:	230a      	movne	r3, #10
 800870e:	2308      	moveq	r3, #8
 8008710:	2100      	movs	r1, #0
 8008712:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008716:	6866      	ldr	r6, [r4, #4]
 8008718:	60a6      	str	r6, [r4, #8]
 800871a:	2e00      	cmp	r6, #0
 800871c:	db05      	blt.n	800872a <_printf_i+0x10e>
 800871e:	6821      	ldr	r1, [r4, #0]
 8008720:	432e      	orrs	r6, r5
 8008722:	f021 0104 	bic.w	r1, r1, #4
 8008726:	6021      	str	r1, [r4, #0]
 8008728:	d04b      	beq.n	80087c2 <_printf_i+0x1a6>
 800872a:	4616      	mov	r6, r2
 800872c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008730:	fb03 5711 	mls	r7, r3, r1, r5
 8008734:	5dc7      	ldrb	r7, [r0, r7]
 8008736:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800873a:	462f      	mov	r7, r5
 800873c:	42bb      	cmp	r3, r7
 800873e:	460d      	mov	r5, r1
 8008740:	d9f4      	bls.n	800872c <_printf_i+0x110>
 8008742:	2b08      	cmp	r3, #8
 8008744:	d10b      	bne.n	800875e <_printf_i+0x142>
 8008746:	6823      	ldr	r3, [r4, #0]
 8008748:	07df      	lsls	r7, r3, #31
 800874a:	d508      	bpl.n	800875e <_printf_i+0x142>
 800874c:	6923      	ldr	r3, [r4, #16]
 800874e:	6861      	ldr	r1, [r4, #4]
 8008750:	4299      	cmp	r1, r3
 8008752:	bfde      	ittt	le
 8008754:	2330      	movle	r3, #48	@ 0x30
 8008756:	f806 3c01 	strble.w	r3, [r6, #-1]
 800875a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800875e:	1b92      	subs	r2, r2, r6
 8008760:	6122      	str	r2, [r4, #16]
 8008762:	f8cd a000 	str.w	sl, [sp]
 8008766:	464b      	mov	r3, r9
 8008768:	aa03      	add	r2, sp, #12
 800876a:	4621      	mov	r1, r4
 800876c:	4640      	mov	r0, r8
 800876e:	f7ff fee7 	bl	8008540 <_printf_common>
 8008772:	3001      	adds	r0, #1
 8008774:	d14a      	bne.n	800880c <_printf_i+0x1f0>
 8008776:	f04f 30ff 	mov.w	r0, #4294967295
 800877a:	b004      	add	sp, #16
 800877c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008780:	6823      	ldr	r3, [r4, #0]
 8008782:	f043 0320 	orr.w	r3, r3, #32
 8008786:	6023      	str	r3, [r4, #0]
 8008788:	4832      	ldr	r0, [pc, #200]	@ (8008854 <_printf_i+0x238>)
 800878a:	2778      	movs	r7, #120	@ 0x78
 800878c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008790:	6823      	ldr	r3, [r4, #0]
 8008792:	6831      	ldr	r1, [r6, #0]
 8008794:	061f      	lsls	r7, r3, #24
 8008796:	f851 5b04 	ldr.w	r5, [r1], #4
 800879a:	d402      	bmi.n	80087a2 <_printf_i+0x186>
 800879c:	065f      	lsls	r7, r3, #25
 800879e:	bf48      	it	mi
 80087a0:	b2ad      	uxthmi	r5, r5
 80087a2:	6031      	str	r1, [r6, #0]
 80087a4:	07d9      	lsls	r1, r3, #31
 80087a6:	bf44      	itt	mi
 80087a8:	f043 0320 	orrmi.w	r3, r3, #32
 80087ac:	6023      	strmi	r3, [r4, #0]
 80087ae:	b11d      	cbz	r5, 80087b8 <_printf_i+0x19c>
 80087b0:	2310      	movs	r3, #16
 80087b2:	e7ad      	b.n	8008710 <_printf_i+0xf4>
 80087b4:	4826      	ldr	r0, [pc, #152]	@ (8008850 <_printf_i+0x234>)
 80087b6:	e7e9      	b.n	800878c <_printf_i+0x170>
 80087b8:	6823      	ldr	r3, [r4, #0]
 80087ba:	f023 0320 	bic.w	r3, r3, #32
 80087be:	6023      	str	r3, [r4, #0]
 80087c0:	e7f6      	b.n	80087b0 <_printf_i+0x194>
 80087c2:	4616      	mov	r6, r2
 80087c4:	e7bd      	b.n	8008742 <_printf_i+0x126>
 80087c6:	6833      	ldr	r3, [r6, #0]
 80087c8:	6825      	ldr	r5, [r4, #0]
 80087ca:	6961      	ldr	r1, [r4, #20]
 80087cc:	1d18      	adds	r0, r3, #4
 80087ce:	6030      	str	r0, [r6, #0]
 80087d0:	062e      	lsls	r6, r5, #24
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	d501      	bpl.n	80087da <_printf_i+0x1be>
 80087d6:	6019      	str	r1, [r3, #0]
 80087d8:	e002      	b.n	80087e0 <_printf_i+0x1c4>
 80087da:	0668      	lsls	r0, r5, #25
 80087dc:	d5fb      	bpl.n	80087d6 <_printf_i+0x1ba>
 80087de:	8019      	strh	r1, [r3, #0]
 80087e0:	2300      	movs	r3, #0
 80087e2:	6123      	str	r3, [r4, #16]
 80087e4:	4616      	mov	r6, r2
 80087e6:	e7bc      	b.n	8008762 <_printf_i+0x146>
 80087e8:	6833      	ldr	r3, [r6, #0]
 80087ea:	1d1a      	adds	r2, r3, #4
 80087ec:	6032      	str	r2, [r6, #0]
 80087ee:	681e      	ldr	r6, [r3, #0]
 80087f0:	6862      	ldr	r2, [r4, #4]
 80087f2:	2100      	movs	r1, #0
 80087f4:	4630      	mov	r0, r6
 80087f6:	f7f7 fd0b 	bl	8000210 <memchr>
 80087fa:	b108      	cbz	r0, 8008800 <_printf_i+0x1e4>
 80087fc:	1b80      	subs	r0, r0, r6
 80087fe:	6060      	str	r0, [r4, #4]
 8008800:	6863      	ldr	r3, [r4, #4]
 8008802:	6123      	str	r3, [r4, #16]
 8008804:	2300      	movs	r3, #0
 8008806:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800880a:	e7aa      	b.n	8008762 <_printf_i+0x146>
 800880c:	6923      	ldr	r3, [r4, #16]
 800880e:	4632      	mov	r2, r6
 8008810:	4649      	mov	r1, r9
 8008812:	4640      	mov	r0, r8
 8008814:	47d0      	blx	sl
 8008816:	3001      	adds	r0, #1
 8008818:	d0ad      	beq.n	8008776 <_printf_i+0x15a>
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	079b      	lsls	r3, r3, #30
 800881e:	d413      	bmi.n	8008848 <_printf_i+0x22c>
 8008820:	68e0      	ldr	r0, [r4, #12]
 8008822:	9b03      	ldr	r3, [sp, #12]
 8008824:	4298      	cmp	r0, r3
 8008826:	bfb8      	it	lt
 8008828:	4618      	movlt	r0, r3
 800882a:	e7a6      	b.n	800877a <_printf_i+0x15e>
 800882c:	2301      	movs	r3, #1
 800882e:	4632      	mov	r2, r6
 8008830:	4649      	mov	r1, r9
 8008832:	4640      	mov	r0, r8
 8008834:	47d0      	blx	sl
 8008836:	3001      	adds	r0, #1
 8008838:	d09d      	beq.n	8008776 <_printf_i+0x15a>
 800883a:	3501      	adds	r5, #1
 800883c:	68e3      	ldr	r3, [r4, #12]
 800883e:	9903      	ldr	r1, [sp, #12]
 8008840:	1a5b      	subs	r3, r3, r1
 8008842:	42ab      	cmp	r3, r5
 8008844:	dcf2      	bgt.n	800882c <_printf_i+0x210>
 8008846:	e7eb      	b.n	8008820 <_printf_i+0x204>
 8008848:	2500      	movs	r5, #0
 800884a:	f104 0619 	add.w	r6, r4, #25
 800884e:	e7f5      	b.n	800883c <_printf_i+0x220>
 8008850:	0800d320 	.word	0x0800d320
 8008854:	0800d331 	.word	0x0800d331

08008858 <_scanf_float>:
 8008858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800885c:	b087      	sub	sp, #28
 800885e:	4691      	mov	r9, r2
 8008860:	9303      	str	r3, [sp, #12]
 8008862:	688b      	ldr	r3, [r1, #8]
 8008864:	1e5a      	subs	r2, r3, #1
 8008866:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800886a:	bf81      	itttt	hi
 800886c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008870:	eb03 0b05 	addhi.w	fp, r3, r5
 8008874:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008878:	608b      	strhi	r3, [r1, #8]
 800887a:	680b      	ldr	r3, [r1, #0]
 800887c:	460a      	mov	r2, r1
 800887e:	f04f 0500 	mov.w	r5, #0
 8008882:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008886:	f842 3b1c 	str.w	r3, [r2], #28
 800888a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800888e:	4680      	mov	r8, r0
 8008890:	460c      	mov	r4, r1
 8008892:	bf98      	it	ls
 8008894:	f04f 0b00 	movls.w	fp, #0
 8008898:	9201      	str	r2, [sp, #4]
 800889a:	4616      	mov	r6, r2
 800889c:	46aa      	mov	sl, r5
 800889e:	462f      	mov	r7, r5
 80088a0:	9502      	str	r5, [sp, #8]
 80088a2:	68a2      	ldr	r2, [r4, #8]
 80088a4:	b15a      	cbz	r2, 80088be <_scanf_float+0x66>
 80088a6:	f8d9 3000 	ldr.w	r3, [r9]
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	2b4e      	cmp	r3, #78	@ 0x4e
 80088ae:	d863      	bhi.n	8008978 <_scanf_float+0x120>
 80088b0:	2b40      	cmp	r3, #64	@ 0x40
 80088b2:	d83b      	bhi.n	800892c <_scanf_float+0xd4>
 80088b4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80088b8:	b2c8      	uxtb	r0, r1
 80088ba:	280e      	cmp	r0, #14
 80088bc:	d939      	bls.n	8008932 <_scanf_float+0xda>
 80088be:	b11f      	cbz	r7, 80088c8 <_scanf_float+0x70>
 80088c0:	6823      	ldr	r3, [r4, #0]
 80088c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088c6:	6023      	str	r3, [r4, #0]
 80088c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088cc:	f1ba 0f01 	cmp.w	sl, #1
 80088d0:	f200 8114 	bhi.w	8008afc <_scanf_float+0x2a4>
 80088d4:	9b01      	ldr	r3, [sp, #4]
 80088d6:	429e      	cmp	r6, r3
 80088d8:	f200 8105 	bhi.w	8008ae6 <_scanf_float+0x28e>
 80088dc:	2001      	movs	r0, #1
 80088de:	b007      	add	sp, #28
 80088e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80088e8:	2a0d      	cmp	r2, #13
 80088ea:	d8e8      	bhi.n	80088be <_scanf_float+0x66>
 80088ec:	a101      	add	r1, pc, #4	@ (adr r1, 80088f4 <_scanf_float+0x9c>)
 80088ee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80088f2:	bf00      	nop
 80088f4:	08008a3d 	.word	0x08008a3d
 80088f8:	080088bf 	.word	0x080088bf
 80088fc:	080088bf 	.word	0x080088bf
 8008900:	080088bf 	.word	0x080088bf
 8008904:	08008a99 	.word	0x08008a99
 8008908:	08008a73 	.word	0x08008a73
 800890c:	080088bf 	.word	0x080088bf
 8008910:	080088bf 	.word	0x080088bf
 8008914:	08008a4b 	.word	0x08008a4b
 8008918:	080088bf 	.word	0x080088bf
 800891c:	080088bf 	.word	0x080088bf
 8008920:	080088bf 	.word	0x080088bf
 8008924:	080088bf 	.word	0x080088bf
 8008928:	08008a07 	.word	0x08008a07
 800892c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008930:	e7da      	b.n	80088e8 <_scanf_float+0x90>
 8008932:	290e      	cmp	r1, #14
 8008934:	d8c3      	bhi.n	80088be <_scanf_float+0x66>
 8008936:	a001      	add	r0, pc, #4	@ (adr r0, 800893c <_scanf_float+0xe4>)
 8008938:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800893c:	080089f7 	.word	0x080089f7
 8008940:	080088bf 	.word	0x080088bf
 8008944:	080089f7 	.word	0x080089f7
 8008948:	08008a87 	.word	0x08008a87
 800894c:	080088bf 	.word	0x080088bf
 8008950:	08008999 	.word	0x08008999
 8008954:	080089dd 	.word	0x080089dd
 8008958:	080089dd 	.word	0x080089dd
 800895c:	080089dd 	.word	0x080089dd
 8008960:	080089dd 	.word	0x080089dd
 8008964:	080089dd 	.word	0x080089dd
 8008968:	080089dd 	.word	0x080089dd
 800896c:	080089dd 	.word	0x080089dd
 8008970:	080089dd 	.word	0x080089dd
 8008974:	080089dd 	.word	0x080089dd
 8008978:	2b6e      	cmp	r3, #110	@ 0x6e
 800897a:	d809      	bhi.n	8008990 <_scanf_float+0x138>
 800897c:	2b60      	cmp	r3, #96	@ 0x60
 800897e:	d8b1      	bhi.n	80088e4 <_scanf_float+0x8c>
 8008980:	2b54      	cmp	r3, #84	@ 0x54
 8008982:	d07b      	beq.n	8008a7c <_scanf_float+0x224>
 8008984:	2b59      	cmp	r3, #89	@ 0x59
 8008986:	d19a      	bne.n	80088be <_scanf_float+0x66>
 8008988:	2d07      	cmp	r5, #7
 800898a:	d198      	bne.n	80088be <_scanf_float+0x66>
 800898c:	2508      	movs	r5, #8
 800898e:	e02f      	b.n	80089f0 <_scanf_float+0x198>
 8008990:	2b74      	cmp	r3, #116	@ 0x74
 8008992:	d073      	beq.n	8008a7c <_scanf_float+0x224>
 8008994:	2b79      	cmp	r3, #121	@ 0x79
 8008996:	e7f6      	b.n	8008986 <_scanf_float+0x12e>
 8008998:	6821      	ldr	r1, [r4, #0]
 800899a:	05c8      	lsls	r0, r1, #23
 800899c:	d51e      	bpl.n	80089dc <_scanf_float+0x184>
 800899e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80089a2:	6021      	str	r1, [r4, #0]
 80089a4:	3701      	adds	r7, #1
 80089a6:	f1bb 0f00 	cmp.w	fp, #0
 80089aa:	d003      	beq.n	80089b4 <_scanf_float+0x15c>
 80089ac:	3201      	adds	r2, #1
 80089ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 80089b2:	60a2      	str	r2, [r4, #8]
 80089b4:	68a3      	ldr	r3, [r4, #8]
 80089b6:	3b01      	subs	r3, #1
 80089b8:	60a3      	str	r3, [r4, #8]
 80089ba:	6923      	ldr	r3, [r4, #16]
 80089bc:	3301      	adds	r3, #1
 80089be:	6123      	str	r3, [r4, #16]
 80089c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80089c4:	3b01      	subs	r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f8c9 3004 	str.w	r3, [r9, #4]
 80089cc:	f340 8082 	ble.w	8008ad4 <_scanf_float+0x27c>
 80089d0:	f8d9 3000 	ldr.w	r3, [r9]
 80089d4:	3301      	adds	r3, #1
 80089d6:	f8c9 3000 	str.w	r3, [r9]
 80089da:	e762      	b.n	80088a2 <_scanf_float+0x4a>
 80089dc:	eb1a 0105 	adds.w	r1, sl, r5
 80089e0:	f47f af6d 	bne.w	80088be <_scanf_float+0x66>
 80089e4:	6822      	ldr	r2, [r4, #0]
 80089e6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80089ea:	6022      	str	r2, [r4, #0]
 80089ec:	460d      	mov	r5, r1
 80089ee:	468a      	mov	sl, r1
 80089f0:	f806 3b01 	strb.w	r3, [r6], #1
 80089f4:	e7de      	b.n	80089b4 <_scanf_float+0x15c>
 80089f6:	6822      	ldr	r2, [r4, #0]
 80089f8:	0610      	lsls	r0, r2, #24
 80089fa:	f57f af60 	bpl.w	80088be <_scanf_float+0x66>
 80089fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a02:	6022      	str	r2, [r4, #0]
 8008a04:	e7f4      	b.n	80089f0 <_scanf_float+0x198>
 8008a06:	f1ba 0f00 	cmp.w	sl, #0
 8008a0a:	d10c      	bne.n	8008a26 <_scanf_float+0x1ce>
 8008a0c:	b977      	cbnz	r7, 8008a2c <_scanf_float+0x1d4>
 8008a0e:	6822      	ldr	r2, [r4, #0]
 8008a10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008a14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008a18:	d108      	bne.n	8008a2c <_scanf_float+0x1d4>
 8008a1a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a1e:	6022      	str	r2, [r4, #0]
 8008a20:	f04f 0a01 	mov.w	sl, #1
 8008a24:	e7e4      	b.n	80089f0 <_scanf_float+0x198>
 8008a26:	f1ba 0f02 	cmp.w	sl, #2
 8008a2a:	d050      	beq.n	8008ace <_scanf_float+0x276>
 8008a2c:	2d01      	cmp	r5, #1
 8008a2e:	d002      	beq.n	8008a36 <_scanf_float+0x1de>
 8008a30:	2d04      	cmp	r5, #4
 8008a32:	f47f af44 	bne.w	80088be <_scanf_float+0x66>
 8008a36:	3501      	adds	r5, #1
 8008a38:	b2ed      	uxtb	r5, r5
 8008a3a:	e7d9      	b.n	80089f0 <_scanf_float+0x198>
 8008a3c:	f1ba 0f01 	cmp.w	sl, #1
 8008a40:	f47f af3d 	bne.w	80088be <_scanf_float+0x66>
 8008a44:	f04f 0a02 	mov.w	sl, #2
 8008a48:	e7d2      	b.n	80089f0 <_scanf_float+0x198>
 8008a4a:	b975      	cbnz	r5, 8008a6a <_scanf_float+0x212>
 8008a4c:	2f00      	cmp	r7, #0
 8008a4e:	f47f af37 	bne.w	80088c0 <_scanf_float+0x68>
 8008a52:	6822      	ldr	r2, [r4, #0]
 8008a54:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008a58:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008a5c:	f040 8103 	bne.w	8008c66 <_scanf_float+0x40e>
 8008a60:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a64:	6022      	str	r2, [r4, #0]
 8008a66:	2501      	movs	r5, #1
 8008a68:	e7c2      	b.n	80089f0 <_scanf_float+0x198>
 8008a6a:	2d03      	cmp	r5, #3
 8008a6c:	d0e3      	beq.n	8008a36 <_scanf_float+0x1de>
 8008a6e:	2d05      	cmp	r5, #5
 8008a70:	e7df      	b.n	8008a32 <_scanf_float+0x1da>
 8008a72:	2d02      	cmp	r5, #2
 8008a74:	f47f af23 	bne.w	80088be <_scanf_float+0x66>
 8008a78:	2503      	movs	r5, #3
 8008a7a:	e7b9      	b.n	80089f0 <_scanf_float+0x198>
 8008a7c:	2d06      	cmp	r5, #6
 8008a7e:	f47f af1e 	bne.w	80088be <_scanf_float+0x66>
 8008a82:	2507      	movs	r5, #7
 8008a84:	e7b4      	b.n	80089f0 <_scanf_float+0x198>
 8008a86:	6822      	ldr	r2, [r4, #0]
 8008a88:	0591      	lsls	r1, r2, #22
 8008a8a:	f57f af18 	bpl.w	80088be <_scanf_float+0x66>
 8008a8e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008a92:	6022      	str	r2, [r4, #0]
 8008a94:	9702      	str	r7, [sp, #8]
 8008a96:	e7ab      	b.n	80089f0 <_scanf_float+0x198>
 8008a98:	6822      	ldr	r2, [r4, #0]
 8008a9a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008a9e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008aa2:	d005      	beq.n	8008ab0 <_scanf_float+0x258>
 8008aa4:	0550      	lsls	r0, r2, #21
 8008aa6:	f57f af0a 	bpl.w	80088be <_scanf_float+0x66>
 8008aaa:	2f00      	cmp	r7, #0
 8008aac:	f000 80db 	beq.w	8008c66 <_scanf_float+0x40e>
 8008ab0:	0591      	lsls	r1, r2, #22
 8008ab2:	bf58      	it	pl
 8008ab4:	9902      	ldrpl	r1, [sp, #8]
 8008ab6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008aba:	bf58      	it	pl
 8008abc:	1a79      	subpl	r1, r7, r1
 8008abe:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008ac2:	bf58      	it	pl
 8008ac4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008ac8:	6022      	str	r2, [r4, #0]
 8008aca:	2700      	movs	r7, #0
 8008acc:	e790      	b.n	80089f0 <_scanf_float+0x198>
 8008ace:	f04f 0a03 	mov.w	sl, #3
 8008ad2:	e78d      	b.n	80089f0 <_scanf_float+0x198>
 8008ad4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008ad8:	4649      	mov	r1, r9
 8008ada:	4640      	mov	r0, r8
 8008adc:	4798      	blx	r3
 8008ade:	2800      	cmp	r0, #0
 8008ae0:	f43f aedf 	beq.w	80088a2 <_scanf_float+0x4a>
 8008ae4:	e6eb      	b.n	80088be <_scanf_float+0x66>
 8008ae6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008aea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008aee:	464a      	mov	r2, r9
 8008af0:	4640      	mov	r0, r8
 8008af2:	4798      	blx	r3
 8008af4:	6923      	ldr	r3, [r4, #16]
 8008af6:	3b01      	subs	r3, #1
 8008af8:	6123      	str	r3, [r4, #16]
 8008afa:	e6eb      	b.n	80088d4 <_scanf_float+0x7c>
 8008afc:	1e6b      	subs	r3, r5, #1
 8008afe:	2b06      	cmp	r3, #6
 8008b00:	d824      	bhi.n	8008b4c <_scanf_float+0x2f4>
 8008b02:	2d02      	cmp	r5, #2
 8008b04:	d836      	bhi.n	8008b74 <_scanf_float+0x31c>
 8008b06:	9b01      	ldr	r3, [sp, #4]
 8008b08:	429e      	cmp	r6, r3
 8008b0a:	f67f aee7 	bls.w	80088dc <_scanf_float+0x84>
 8008b0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b16:	464a      	mov	r2, r9
 8008b18:	4640      	mov	r0, r8
 8008b1a:	4798      	blx	r3
 8008b1c:	6923      	ldr	r3, [r4, #16]
 8008b1e:	3b01      	subs	r3, #1
 8008b20:	6123      	str	r3, [r4, #16]
 8008b22:	e7f0      	b.n	8008b06 <_scanf_float+0x2ae>
 8008b24:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b28:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008b2c:	464a      	mov	r2, r9
 8008b2e:	4640      	mov	r0, r8
 8008b30:	4798      	blx	r3
 8008b32:	6923      	ldr	r3, [r4, #16]
 8008b34:	3b01      	subs	r3, #1
 8008b36:	6123      	str	r3, [r4, #16]
 8008b38:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b3c:	fa5f fa8a 	uxtb.w	sl, sl
 8008b40:	f1ba 0f02 	cmp.w	sl, #2
 8008b44:	d1ee      	bne.n	8008b24 <_scanf_float+0x2cc>
 8008b46:	3d03      	subs	r5, #3
 8008b48:	b2ed      	uxtb	r5, r5
 8008b4a:	1b76      	subs	r6, r6, r5
 8008b4c:	6823      	ldr	r3, [r4, #0]
 8008b4e:	05da      	lsls	r2, r3, #23
 8008b50:	d530      	bpl.n	8008bb4 <_scanf_float+0x35c>
 8008b52:	055b      	lsls	r3, r3, #21
 8008b54:	d511      	bpl.n	8008b7a <_scanf_float+0x322>
 8008b56:	9b01      	ldr	r3, [sp, #4]
 8008b58:	429e      	cmp	r6, r3
 8008b5a:	f67f aebf 	bls.w	80088dc <_scanf_float+0x84>
 8008b5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b66:	464a      	mov	r2, r9
 8008b68:	4640      	mov	r0, r8
 8008b6a:	4798      	blx	r3
 8008b6c:	6923      	ldr	r3, [r4, #16]
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	6123      	str	r3, [r4, #16]
 8008b72:	e7f0      	b.n	8008b56 <_scanf_float+0x2fe>
 8008b74:	46aa      	mov	sl, r5
 8008b76:	46b3      	mov	fp, r6
 8008b78:	e7de      	b.n	8008b38 <_scanf_float+0x2e0>
 8008b7a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b7e:	6923      	ldr	r3, [r4, #16]
 8008b80:	2965      	cmp	r1, #101	@ 0x65
 8008b82:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b86:	f106 35ff 	add.w	r5, r6, #4294967295
 8008b8a:	6123      	str	r3, [r4, #16]
 8008b8c:	d00c      	beq.n	8008ba8 <_scanf_float+0x350>
 8008b8e:	2945      	cmp	r1, #69	@ 0x45
 8008b90:	d00a      	beq.n	8008ba8 <_scanf_float+0x350>
 8008b92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b96:	464a      	mov	r2, r9
 8008b98:	4640      	mov	r0, r8
 8008b9a:	4798      	blx	r3
 8008b9c:	6923      	ldr	r3, [r4, #16]
 8008b9e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	1eb5      	subs	r5, r6, #2
 8008ba6:	6123      	str	r3, [r4, #16]
 8008ba8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008bac:	464a      	mov	r2, r9
 8008bae:	4640      	mov	r0, r8
 8008bb0:	4798      	blx	r3
 8008bb2:	462e      	mov	r6, r5
 8008bb4:	6822      	ldr	r2, [r4, #0]
 8008bb6:	f012 0210 	ands.w	r2, r2, #16
 8008bba:	d001      	beq.n	8008bc0 <_scanf_float+0x368>
 8008bbc:	2000      	movs	r0, #0
 8008bbe:	e68e      	b.n	80088de <_scanf_float+0x86>
 8008bc0:	7032      	strb	r2, [r6, #0]
 8008bc2:	6823      	ldr	r3, [r4, #0]
 8008bc4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008bc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bcc:	d125      	bne.n	8008c1a <_scanf_float+0x3c2>
 8008bce:	9b02      	ldr	r3, [sp, #8]
 8008bd0:	429f      	cmp	r7, r3
 8008bd2:	d00a      	beq.n	8008bea <_scanf_float+0x392>
 8008bd4:	1bda      	subs	r2, r3, r7
 8008bd6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008bda:	429e      	cmp	r6, r3
 8008bdc:	bf28      	it	cs
 8008bde:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008be2:	4922      	ldr	r1, [pc, #136]	@ (8008c6c <_scanf_float+0x414>)
 8008be4:	4630      	mov	r0, r6
 8008be6:	f000 f93d 	bl	8008e64 <siprintf>
 8008bea:	9901      	ldr	r1, [sp, #4]
 8008bec:	2200      	movs	r2, #0
 8008bee:	4640      	mov	r0, r8
 8008bf0:	f002 fca6 	bl	800b540 <_strtod_r>
 8008bf4:	9b03      	ldr	r3, [sp, #12]
 8008bf6:	6821      	ldr	r1, [r4, #0]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f011 0f02 	tst.w	r1, #2
 8008bfe:	ec57 6b10 	vmov	r6, r7, d0
 8008c02:	f103 0204 	add.w	r2, r3, #4
 8008c06:	d015      	beq.n	8008c34 <_scanf_float+0x3dc>
 8008c08:	9903      	ldr	r1, [sp, #12]
 8008c0a:	600a      	str	r2, [r1, #0]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	e9c3 6700 	strd	r6, r7, [r3]
 8008c12:	68e3      	ldr	r3, [r4, #12]
 8008c14:	3301      	adds	r3, #1
 8008c16:	60e3      	str	r3, [r4, #12]
 8008c18:	e7d0      	b.n	8008bbc <_scanf_float+0x364>
 8008c1a:	9b04      	ldr	r3, [sp, #16]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d0e4      	beq.n	8008bea <_scanf_float+0x392>
 8008c20:	9905      	ldr	r1, [sp, #20]
 8008c22:	230a      	movs	r3, #10
 8008c24:	3101      	adds	r1, #1
 8008c26:	4640      	mov	r0, r8
 8008c28:	f002 fd0a 	bl	800b640 <_strtol_r>
 8008c2c:	9b04      	ldr	r3, [sp, #16]
 8008c2e:	9e05      	ldr	r6, [sp, #20]
 8008c30:	1ac2      	subs	r2, r0, r3
 8008c32:	e7d0      	b.n	8008bd6 <_scanf_float+0x37e>
 8008c34:	f011 0f04 	tst.w	r1, #4
 8008c38:	9903      	ldr	r1, [sp, #12]
 8008c3a:	600a      	str	r2, [r1, #0]
 8008c3c:	d1e6      	bne.n	8008c0c <_scanf_float+0x3b4>
 8008c3e:	681d      	ldr	r5, [r3, #0]
 8008c40:	4632      	mov	r2, r6
 8008c42:	463b      	mov	r3, r7
 8008c44:	4630      	mov	r0, r6
 8008c46:	4639      	mov	r1, r7
 8008c48:	f7f7 ff90 	bl	8000b6c <__aeabi_dcmpun>
 8008c4c:	b128      	cbz	r0, 8008c5a <_scanf_float+0x402>
 8008c4e:	4808      	ldr	r0, [pc, #32]	@ (8008c70 <_scanf_float+0x418>)
 8008c50:	f000 fa6a 	bl	8009128 <nanf>
 8008c54:	ed85 0a00 	vstr	s0, [r5]
 8008c58:	e7db      	b.n	8008c12 <_scanf_float+0x3ba>
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	4639      	mov	r1, r7
 8008c5e:	f7f7 ffe3 	bl	8000c28 <__aeabi_d2f>
 8008c62:	6028      	str	r0, [r5, #0]
 8008c64:	e7d5      	b.n	8008c12 <_scanf_float+0x3ba>
 8008c66:	2700      	movs	r7, #0
 8008c68:	e62e      	b.n	80088c8 <_scanf_float+0x70>
 8008c6a:	bf00      	nop
 8008c6c:	0800d342 	.word	0x0800d342
 8008c70:	0800d49e 	.word	0x0800d49e

08008c74 <std>:
 8008c74:	2300      	movs	r3, #0
 8008c76:	b510      	push	{r4, lr}
 8008c78:	4604      	mov	r4, r0
 8008c7a:	e9c0 3300 	strd	r3, r3, [r0]
 8008c7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c82:	6083      	str	r3, [r0, #8]
 8008c84:	8181      	strh	r1, [r0, #12]
 8008c86:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c88:	81c2      	strh	r2, [r0, #14]
 8008c8a:	6183      	str	r3, [r0, #24]
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	2208      	movs	r2, #8
 8008c90:	305c      	adds	r0, #92	@ 0x5c
 8008c92:	f000 f9b7 	bl	8009004 <memset>
 8008c96:	4b0d      	ldr	r3, [pc, #52]	@ (8008ccc <std+0x58>)
 8008c98:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd0 <std+0x5c>)
 8008c9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd4 <std+0x60>)
 8008ca0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd8 <std+0x64>)
 8008ca4:	6323      	str	r3, [r4, #48]	@ 0x30
 8008ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8008cdc <std+0x68>)
 8008ca8:	6224      	str	r4, [r4, #32]
 8008caa:	429c      	cmp	r4, r3
 8008cac:	d006      	beq.n	8008cbc <std+0x48>
 8008cae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008cb2:	4294      	cmp	r4, r2
 8008cb4:	d002      	beq.n	8008cbc <std+0x48>
 8008cb6:	33d0      	adds	r3, #208	@ 0xd0
 8008cb8:	429c      	cmp	r4, r3
 8008cba:	d105      	bne.n	8008cc8 <std+0x54>
 8008cbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cc4:	f000 ba2c 	b.w	8009120 <__retarget_lock_init_recursive>
 8008cc8:	bd10      	pop	{r4, pc}
 8008cca:	bf00      	nop
 8008ccc:	08008f01 	.word	0x08008f01
 8008cd0:	08008f27 	.word	0x08008f27
 8008cd4:	08008f5f 	.word	0x08008f5f
 8008cd8:	08008f83 	.word	0x08008f83
 8008cdc:	20000494 	.word	0x20000494

08008ce0 <stdio_exit_handler>:
 8008ce0:	4a02      	ldr	r2, [pc, #8]	@ (8008cec <stdio_exit_handler+0xc>)
 8008ce2:	4903      	ldr	r1, [pc, #12]	@ (8008cf0 <stdio_exit_handler+0x10>)
 8008ce4:	4803      	ldr	r0, [pc, #12]	@ (8008cf4 <stdio_exit_handler+0x14>)
 8008ce6:	f000 b869 	b.w	8008dbc <_fwalk_sglue>
 8008cea:	bf00      	nop
 8008cec:	20000024 	.word	0x20000024
 8008cf0:	0800c039 	.word	0x0800c039
 8008cf4:	20000034 	.word	0x20000034

08008cf8 <cleanup_stdio>:
 8008cf8:	6841      	ldr	r1, [r0, #4]
 8008cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8008d2c <cleanup_stdio+0x34>)
 8008cfc:	4299      	cmp	r1, r3
 8008cfe:	b510      	push	{r4, lr}
 8008d00:	4604      	mov	r4, r0
 8008d02:	d001      	beq.n	8008d08 <cleanup_stdio+0x10>
 8008d04:	f003 f998 	bl	800c038 <_fflush_r>
 8008d08:	68a1      	ldr	r1, [r4, #8]
 8008d0a:	4b09      	ldr	r3, [pc, #36]	@ (8008d30 <cleanup_stdio+0x38>)
 8008d0c:	4299      	cmp	r1, r3
 8008d0e:	d002      	beq.n	8008d16 <cleanup_stdio+0x1e>
 8008d10:	4620      	mov	r0, r4
 8008d12:	f003 f991 	bl	800c038 <_fflush_r>
 8008d16:	68e1      	ldr	r1, [r4, #12]
 8008d18:	4b06      	ldr	r3, [pc, #24]	@ (8008d34 <cleanup_stdio+0x3c>)
 8008d1a:	4299      	cmp	r1, r3
 8008d1c:	d004      	beq.n	8008d28 <cleanup_stdio+0x30>
 8008d1e:	4620      	mov	r0, r4
 8008d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d24:	f003 b988 	b.w	800c038 <_fflush_r>
 8008d28:	bd10      	pop	{r4, pc}
 8008d2a:	bf00      	nop
 8008d2c:	20000494 	.word	0x20000494
 8008d30:	200004fc 	.word	0x200004fc
 8008d34:	20000564 	.word	0x20000564

08008d38 <global_stdio_init.part.0>:
 8008d38:	b510      	push	{r4, lr}
 8008d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8008d68 <global_stdio_init.part.0+0x30>)
 8008d3c:	4c0b      	ldr	r4, [pc, #44]	@ (8008d6c <global_stdio_init.part.0+0x34>)
 8008d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8008d70 <global_stdio_init.part.0+0x38>)
 8008d40:	601a      	str	r2, [r3, #0]
 8008d42:	4620      	mov	r0, r4
 8008d44:	2200      	movs	r2, #0
 8008d46:	2104      	movs	r1, #4
 8008d48:	f7ff ff94 	bl	8008c74 <std>
 8008d4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008d50:	2201      	movs	r2, #1
 8008d52:	2109      	movs	r1, #9
 8008d54:	f7ff ff8e 	bl	8008c74 <std>
 8008d58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008d5c:	2202      	movs	r2, #2
 8008d5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d62:	2112      	movs	r1, #18
 8008d64:	f7ff bf86 	b.w	8008c74 <std>
 8008d68:	200005cc 	.word	0x200005cc
 8008d6c:	20000494 	.word	0x20000494
 8008d70:	08008ce1 	.word	0x08008ce1

08008d74 <__sfp_lock_acquire>:
 8008d74:	4801      	ldr	r0, [pc, #4]	@ (8008d7c <__sfp_lock_acquire+0x8>)
 8008d76:	f000 b9d4 	b.w	8009122 <__retarget_lock_acquire_recursive>
 8008d7a:	bf00      	nop
 8008d7c:	200005d5 	.word	0x200005d5

08008d80 <__sfp_lock_release>:
 8008d80:	4801      	ldr	r0, [pc, #4]	@ (8008d88 <__sfp_lock_release+0x8>)
 8008d82:	f000 b9cf 	b.w	8009124 <__retarget_lock_release_recursive>
 8008d86:	bf00      	nop
 8008d88:	200005d5 	.word	0x200005d5

08008d8c <__sinit>:
 8008d8c:	b510      	push	{r4, lr}
 8008d8e:	4604      	mov	r4, r0
 8008d90:	f7ff fff0 	bl	8008d74 <__sfp_lock_acquire>
 8008d94:	6a23      	ldr	r3, [r4, #32]
 8008d96:	b11b      	cbz	r3, 8008da0 <__sinit+0x14>
 8008d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d9c:	f7ff bff0 	b.w	8008d80 <__sfp_lock_release>
 8008da0:	4b04      	ldr	r3, [pc, #16]	@ (8008db4 <__sinit+0x28>)
 8008da2:	6223      	str	r3, [r4, #32]
 8008da4:	4b04      	ldr	r3, [pc, #16]	@ (8008db8 <__sinit+0x2c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d1f5      	bne.n	8008d98 <__sinit+0xc>
 8008dac:	f7ff ffc4 	bl	8008d38 <global_stdio_init.part.0>
 8008db0:	e7f2      	b.n	8008d98 <__sinit+0xc>
 8008db2:	bf00      	nop
 8008db4:	08008cf9 	.word	0x08008cf9
 8008db8:	200005cc 	.word	0x200005cc

08008dbc <_fwalk_sglue>:
 8008dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dc0:	4607      	mov	r7, r0
 8008dc2:	4688      	mov	r8, r1
 8008dc4:	4614      	mov	r4, r2
 8008dc6:	2600      	movs	r6, #0
 8008dc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008dcc:	f1b9 0901 	subs.w	r9, r9, #1
 8008dd0:	d505      	bpl.n	8008dde <_fwalk_sglue+0x22>
 8008dd2:	6824      	ldr	r4, [r4, #0]
 8008dd4:	2c00      	cmp	r4, #0
 8008dd6:	d1f7      	bne.n	8008dc8 <_fwalk_sglue+0xc>
 8008dd8:	4630      	mov	r0, r6
 8008dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dde:	89ab      	ldrh	r3, [r5, #12]
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d907      	bls.n	8008df4 <_fwalk_sglue+0x38>
 8008de4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008de8:	3301      	adds	r3, #1
 8008dea:	d003      	beq.n	8008df4 <_fwalk_sglue+0x38>
 8008dec:	4629      	mov	r1, r5
 8008dee:	4638      	mov	r0, r7
 8008df0:	47c0      	blx	r8
 8008df2:	4306      	orrs	r6, r0
 8008df4:	3568      	adds	r5, #104	@ 0x68
 8008df6:	e7e9      	b.n	8008dcc <_fwalk_sglue+0x10>

08008df8 <sniprintf>:
 8008df8:	b40c      	push	{r2, r3}
 8008dfa:	b530      	push	{r4, r5, lr}
 8008dfc:	4b18      	ldr	r3, [pc, #96]	@ (8008e60 <sniprintf+0x68>)
 8008dfe:	1e0c      	subs	r4, r1, #0
 8008e00:	681d      	ldr	r5, [r3, #0]
 8008e02:	b09d      	sub	sp, #116	@ 0x74
 8008e04:	da08      	bge.n	8008e18 <sniprintf+0x20>
 8008e06:	238b      	movs	r3, #139	@ 0x8b
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0e:	b01d      	add	sp, #116	@ 0x74
 8008e10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e14:	b002      	add	sp, #8
 8008e16:	4770      	bx	lr
 8008e18:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008e1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008e20:	f04f 0300 	mov.w	r3, #0
 8008e24:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008e26:	bf14      	ite	ne
 8008e28:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008e2c:	4623      	moveq	r3, r4
 8008e2e:	9304      	str	r3, [sp, #16]
 8008e30:	9307      	str	r3, [sp, #28]
 8008e32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008e36:	9002      	str	r0, [sp, #8]
 8008e38:	9006      	str	r0, [sp, #24]
 8008e3a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008e3e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008e40:	ab21      	add	r3, sp, #132	@ 0x84
 8008e42:	a902      	add	r1, sp, #8
 8008e44:	4628      	mov	r0, r5
 8008e46:	9301      	str	r3, [sp, #4]
 8008e48:	f002 fc58 	bl	800b6fc <_svfiprintf_r>
 8008e4c:	1c43      	adds	r3, r0, #1
 8008e4e:	bfbc      	itt	lt
 8008e50:	238b      	movlt	r3, #139	@ 0x8b
 8008e52:	602b      	strlt	r3, [r5, #0]
 8008e54:	2c00      	cmp	r4, #0
 8008e56:	d0da      	beq.n	8008e0e <sniprintf+0x16>
 8008e58:	9b02      	ldr	r3, [sp, #8]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	701a      	strb	r2, [r3, #0]
 8008e5e:	e7d6      	b.n	8008e0e <sniprintf+0x16>
 8008e60:	20000030 	.word	0x20000030

08008e64 <siprintf>:
 8008e64:	b40e      	push	{r1, r2, r3}
 8008e66:	b510      	push	{r4, lr}
 8008e68:	b09d      	sub	sp, #116	@ 0x74
 8008e6a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008e6c:	9002      	str	r0, [sp, #8]
 8008e6e:	9006      	str	r0, [sp, #24]
 8008e70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008e74:	480a      	ldr	r0, [pc, #40]	@ (8008ea0 <siprintf+0x3c>)
 8008e76:	9107      	str	r1, [sp, #28]
 8008e78:	9104      	str	r1, [sp, #16]
 8008e7a:	490a      	ldr	r1, [pc, #40]	@ (8008ea4 <siprintf+0x40>)
 8008e7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e80:	9105      	str	r1, [sp, #20]
 8008e82:	2400      	movs	r4, #0
 8008e84:	a902      	add	r1, sp, #8
 8008e86:	6800      	ldr	r0, [r0, #0]
 8008e88:	9301      	str	r3, [sp, #4]
 8008e8a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008e8c:	f002 fc36 	bl	800b6fc <_svfiprintf_r>
 8008e90:	9b02      	ldr	r3, [sp, #8]
 8008e92:	701c      	strb	r4, [r3, #0]
 8008e94:	b01d      	add	sp, #116	@ 0x74
 8008e96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e9a:	b003      	add	sp, #12
 8008e9c:	4770      	bx	lr
 8008e9e:	bf00      	nop
 8008ea0:	20000030 	.word	0x20000030
 8008ea4:	ffff0208 	.word	0xffff0208

08008ea8 <siscanf>:
 8008ea8:	b40e      	push	{r1, r2, r3}
 8008eaa:	b570      	push	{r4, r5, r6, lr}
 8008eac:	b09d      	sub	sp, #116	@ 0x74
 8008eae:	ac21      	add	r4, sp, #132	@ 0x84
 8008eb0:	2500      	movs	r5, #0
 8008eb2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8008eb6:	f854 6b04 	ldr.w	r6, [r4], #4
 8008eba:	f8ad 2014 	strh.w	r2, [sp, #20]
 8008ebe:	951b      	str	r5, [sp, #108]	@ 0x6c
 8008ec0:	9002      	str	r0, [sp, #8]
 8008ec2:	9006      	str	r0, [sp, #24]
 8008ec4:	f7f7 f9f4 	bl	80002b0 <strlen>
 8008ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8008ef8 <siscanf+0x50>)
 8008eca:	9003      	str	r0, [sp, #12]
 8008ecc:	9007      	str	r0, [sp, #28]
 8008ece:	480b      	ldr	r0, [pc, #44]	@ (8008efc <siscanf+0x54>)
 8008ed0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ed2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008ed6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008eda:	4632      	mov	r2, r6
 8008edc:	4623      	mov	r3, r4
 8008ede:	a902      	add	r1, sp, #8
 8008ee0:	6800      	ldr	r0, [r0, #0]
 8008ee2:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008ee4:	9514      	str	r5, [sp, #80]	@ 0x50
 8008ee6:	9401      	str	r4, [sp, #4]
 8008ee8:	f002 fd5e 	bl	800b9a8 <__ssvfiscanf_r>
 8008eec:	b01d      	add	sp, #116	@ 0x74
 8008eee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008ef2:	b003      	add	sp, #12
 8008ef4:	4770      	bx	lr
 8008ef6:	bf00      	nop
 8008ef8:	08008f23 	.word	0x08008f23
 8008efc:	20000030 	.word	0x20000030

08008f00 <__sread>:
 8008f00:	b510      	push	{r4, lr}
 8008f02:	460c      	mov	r4, r1
 8008f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f08:	f000 f8bc 	bl	8009084 <_read_r>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	bfab      	itete	ge
 8008f10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008f12:	89a3      	ldrhlt	r3, [r4, #12]
 8008f14:	181b      	addge	r3, r3, r0
 8008f16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008f1a:	bfac      	ite	ge
 8008f1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008f1e:	81a3      	strhlt	r3, [r4, #12]
 8008f20:	bd10      	pop	{r4, pc}

08008f22 <__seofread>:
 8008f22:	2000      	movs	r0, #0
 8008f24:	4770      	bx	lr

08008f26 <__swrite>:
 8008f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f2a:	461f      	mov	r7, r3
 8008f2c:	898b      	ldrh	r3, [r1, #12]
 8008f2e:	05db      	lsls	r3, r3, #23
 8008f30:	4605      	mov	r5, r0
 8008f32:	460c      	mov	r4, r1
 8008f34:	4616      	mov	r6, r2
 8008f36:	d505      	bpl.n	8008f44 <__swrite+0x1e>
 8008f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	2200      	movs	r2, #0
 8008f40:	f000 f88e 	bl	8009060 <_lseek_r>
 8008f44:	89a3      	ldrh	r3, [r4, #12]
 8008f46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f4e:	81a3      	strh	r3, [r4, #12]
 8008f50:	4632      	mov	r2, r6
 8008f52:	463b      	mov	r3, r7
 8008f54:	4628      	mov	r0, r5
 8008f56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f5a:	f000 b8a5 	b.w	80090a8 <_write_r>

08008f5e <__sseek>:
 8008f5e:	b510      	push	{r4, lr}
 8008f60:	460c      	mov	r4, r1
 8008f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f66:	f000 f87b 	bl	8009060 <_lseek_r>
 8008f6a:	1c43      	adds	r3, r0, #1
 8008f6c:	89a3      	ldrh	r3, [r4, #12]
 8008f6e:	bf15      	itete	ne
 8008f70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f7a:	81a3      	strheq	r3, [r4, #12]
 8008f7c:	bf18      	it	ne
 8008f7e:	81a3      	strhne	r3, [r4, #12]
 8008f80:	bd10      	pop	{r4, pc}

08008f82 <__sclose>:
 8008f82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f86:	f000 b85b 	b.w	8009040 <_close_r>

08008f8a <_vsniprintf_r>:
 8008f8a:	b530      	push	{r4, r5, lr}
 8008f8c:	4614      	mov	r4, r2
 8008f8e:	2c00      	cmp	r4, #0
 8008f90:	b09b      	sub	sp, #108	@ 0x6c
 8008f92:	4605      	mov	r5, r0
 8008f94:	461a      	mov	r2, r3
 8008f96:	da05      	bge.n	8008fa4 <_vsniprintf_r+0x1a>
 8008f98:	238b      	movs	r3, #139	@ 0x8b
 8008f9a:	6003      	str	r3, [r0, #0]
 8008f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa0:	b01b      	add	sp, #108	@ 0x6c
 8008fa2:	bd30      	pop	{r4, r5, pc}
 8008fa4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008fa8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008fac:	f04f 0300 	mov.w	r3, #0
 8008fb0:	9319      	str	r3, [sp, #100]	@ 0x64
 8008fb2:	bf14      	ite	ne
 8008fb4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008fb8:	4623      	moveq	r3, r4
 8008fba:	9302      	str	r3, [sp, #8]
 8008fbc:	9305      	str	r3, [sp, #20]
 8008fbe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008fc2:	9100      	str	r1, [sp, #0]
 8008fc4:	9104      	str	r1, [sp, #16]
 8008fc6:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008fca:	4669      	mov	r1, sp
 8008fcc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008fce:	f002 fb95 	bl	800b6fc <_svfiprintf_r>
 8008fd2:	1c43      	adds	r3, r0, #1
 8008fd4:	bfbc      	itt	lt
 8008fd6:	238b      	movlt	r3, #139	@ 0x8b
 8008fd8:	602b      	strlt	r3, [r5, #0]
 8008fda:	2c00      	cmp	r4, #0
 8008fdc:	d0e0      	beq.n	8008fa0 <_vsniprintf_r+0x16>
 8008fde:	9b00      	ldr	r3, [sp, #0]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	701a      	strb	r2, [r3, #0]
 8008fe4:	e7dc      	b.n	8008fa0 <_vsniprintf_r+0x16>
	...

08008fe8 <vsniprintf>:
 8008fe8:	b507      	push	{r0, r1, r2, lr}
 8008fea:	9300      	str	r3, [sp, #0]
 8008fec:	4613      	mov	r3, r2
 8008fee:	460a      	mov	r2, r1
 8008ff0:	4601      	mov	r1, r0
 8008ff2:	4803      	ldr	r0, [pc, #12]	@ (8009000 <vsniprintf+0x18>)
 8008ff4:	6800      	ldr	r0, [r0, #0]
 8008ff6:	f7ff ffc8 	bl	8008f8a <_vsniprintf_r>
 8008ffa:	b003      	add	sp, #12
 8008ffc:	f85d fb04 	ldr.w	pc, [sp], #4
 8009000:	20000030 	.word	0x20000030

08009004 <memset>:
 8009004:	4402      	add	r2, r0
 8009006:	4603      	mov	r3, r0
 8009008:	4293      	cmp	r3, r2
 800900a:	d100      	bne.n	800900e <memset+0xa>
 800900c:	4770      	bx	lr
 800900e:	f803 1b01 	strb.w	r1, [r3], #1
 8009012:	e7f9      	b.n	8009008 <memset+0x4>

08009014 <strncmp>:
 8009014:	b510      	push	{r4, lr}
 8009016:	b16a      	cbz	r2, 8009034 <strncmp+0x20>
 8009018:	3901      	subs	r1, #1
 800901a:	1884      	adds	r4, r0, r2
 800901c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009020:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009024:	429a      	cmp	r2, r3
 8009026:	d103      	bne.n	8009030 <strncmp+0x1c>
 8009028:	42a0      	cmp	r0, r4
 800902a:	d001      	beq.n	8009030 <strncmp+0x1c>
 800902c:	2a00      	cmp	r2, #0
 800902e:	d1f5      	bne.n	800901c <strncmp+0x8>
 8009030:	1ad0      	subs	r0, r2, r3
 8009032:	bd10      	pop	{r4, pc}
 8009034:	4610      	mov	r0, r2
 8009036:	e7fc      	b.n	8009032 <strncmp+0x1e>

08009038 <_localeconv_r>:
 8009038:	4800      	ldr	r0, [pc, #0]	@ (800903c <_localeconv_r+0x4>)
 800903a:	4770      	bx	lr
 800903c:	20000170 	.word	0x20000170

08009040 <_close_r>:
 8009040:	b538      	push	{r3, r4, r5, lr}
 8009042:	4d06      	ldr	r5, [pc, #24]	@ (800905c <_close_r+0x1c>)
 8009044:	2300      	movs	r3, #0
 8009046:	4604      	mov	r4, r0
 8009048:	4608      	mov	r0, r1
 800904a:	602b      	str	r3, [r5, #0]
 800904c:	f7fa f875 	bl	800313a <_close>
 8009050:	1c43      	adds	r3, r0, #1
 8009052:	d102      	bne.n	800905a <_close_r+0x1a>
 8009054:	682b      	ldr	r3, [r5, #0]
 8009056:	b103      	cbz	r3, 800905a <_close_r+0x1a>
 8009058:	6023      	str	r3, [r4, #0]
 800905a:	bd38      	pop	{r3, r4, r5, pc}
 800905c:	200005d0 	.word	0x200005d0

08009060 <_lseek_r>:
 8009060:	b538      	push	{r3, r4, r5, lr}
 8009062:	4d07      	ldr	r5, [pc, #28]	@ (8009080 <_lseek_r+0x20>)
 8009064:	4604      	mov	r4, r0
 8009066:	4608      	mov	r0, r1
 8009068:	4611      	mov	r1, r2
 800906a:	2200      	movs	r2, #0
 800906c:	602a      	str	r2, [r5, #0]
 800906e:	461a      	mov	r2, r3
 8009070:	f7fa f88a 	bl	8003188 <_lseek>
 8009074:	1c43      	adds	r3, r0, #1
 8009076:	d102      	bne.n	800907e <_lseek_r+0x1e>
 8009078:	682b      	ldr	r3, [r5, #0]
 800907a:	b103      	cbz	r3, 800907e <_lseek_r+0x1e>
 800907c:	6023      	str	r3, [r4, #0]
 800907e:	bd38      	pop	{r3, r4, r5, pc}
 8009080:	200005d0 	.word	0x200005d0

08009084 <_read_r>:
 8009084:	b538      	push	{r3, r4, r5, lr}
 8009086:	4d07      	ldr	r5, [pc, #28]	@ (80090a4 <_read_r+0x20>)
 8009088:	4604      	mov	r4, r0
 800908a:	4608      	mov	r0, r1
 800908c:	4611      	mov	r1, r2
 800908e:	2200      	movs	r2, #0
 8009090:	602a      	str	r2, [r5, #0]
 8009092:	461a      	mov	r2, r3
 8009094:	f7fa f818 	bl	80030c8 <_read>
 8009098:	1c43      	adds	r3, r0, #1
 800909a:	d102      	bne.n	80090a2 <_read_r+0x1e>
 800909c:	682b      	ldr	r3, [r5, #0]
 800909e:	b103      	cbz	r3, 80090a2 <_read_r+0x1e>
 80090a0:	6023      	str	r3, [r4, #0]
 80090a2:	bd38      	pop	{r3, r4, r5, pc}
 80090a4:	200005d0 	.word	0x200005d0

080090a8 <_write_r>:
 80090a8:	b538      	push	{r3, r4, r5, lr}
 80090aa:	4d07      	ldr	r5, [pc, #28]	@ (80090c8 <_write_r+0x20>)
 80090ac:	4604      	mov	r4, r0
 80090ae:	4608      	mov	r0, r1
 80090b0:	4611      	mov	r1, r2
 80090b2:	2200      	movs	r2, #0
 80090b4:	602a      	str	r2, [r5, #0]
 80090b6:	461a      	mov	r2, r3
 80090b8:	f7fa f823 	bl	8003102 <_write>
 80090bc:	1c43      	adds	r3, r0, #1
 80090be:	d102      	bne.n	80090c6 <_write_r+0x1e>
 80090c0:	682b      	ldr	r3, [r5, #0]
 80090c2:	b103      	cbz	r3, 80090c6 <_write_r+0x1e>
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	bd38      	pop	{r3, r4, r5, pc}
 80090c8:	200005d0 	.word	0x200005d0

080090cc <__errno>:
 80090cc:	4b01      	ldr	r3, [pc, #4]	@ (80090d4 <__errno+0x8>)
 80090ce:	6818      	ldr	r0, [r3, #0]
 80090d0:	4770      	bx	lr
 80090d2:	bf00      	nop
 80090d4:	20000030 	.word	0x20000030

080090d8 <__libc_init_array>:
 80090d8:	b570      	push	{r4, r5, r6, lr}
 80090da:	4d0d      	ldr	r5, [pc, #52]	@ (8009110 <__libc_init_array+0x38>)
 80090dc:	4c0d      	ldr	r4, [pc, #52]	@ (8009114 <__libc_init_array+0x3c>)
 80090de:	1b64      	subs	r4, r4, r5
 80090e0:	10a4      	asrs	r4, r4, #2
 80090e2:	2600      	movs	r6, #0
 80090e4:	42a6      	cmp	r6, r4
 80090e6:	d109      	bne.n	80090fc <__libc_init_array+0x24>
 80090e8:	4d0b      	ldr	r5, [pc, #44]	@ (8009118 <__libc_init_array+0x40>)
 80090ea:	4c0c      	ldr	r4, [pc, #48]	@ (800911c <__libc_init_array+0x44>)
 80090ec:	f003 ff68 	bl	800cfc0 <_init>
 80090f0:	1b64      	subs	r4, r4, r5
 80090f2:	10a4      	asrs	r4, r4, #2
 80090f4:	2600      	movs	r6, #0
 80090f6:	42a6      	cmp	r6, r4
 80090f8:	d105      	bne.n	8009106 <__libc_init_array+0x2e>
 80090fa:	bd70      	pop	{r4, r5, r6, pc}
 80090fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009100:	4798      	blx	r3
 8009102:	3601      	adds	r6, #1
 8009104:	e7ee      	b.n	80090e4 <__libc_init_array+0xc>
 8009106:	f855 3b04 	ldr.w	r3, [r5], #4
 800910a:	4798      	blx	r3
 800910c:	3601      	adds	r6, #1
 800910e:	e7f2      	b.n	80090f6 <__libc_init_array+0x1e>
 8009110:	0800d75c 	.word	0x0800d75c
 8009114:	0800d75c 	.word	0x0800d75c
 8009118:	0800d75c 	.word	0x0800d75c
 800911c:	0800d760 	.word	0x0800d760

08009120 <__retarget_lock_init_recursive>:
 8009120:	4770      	bx	lr

08009122 <__retarget_lock_acquire_recursive>:
 8009122:	4770      	bx	lr

08009124 <__retarget_lock_release_recursive>:
 8009124:	4770      	bx	lr
	...

08009128 <nanf>:
 8009128:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009130 <nanf+0x8>
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop
 8009130:	7fc00000 	.word	0x7fc00000

08009134 <quorem>:
 8009134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009138:	6903      	ldr	r3, [r0, #16]
 800913a:	690c      	ldr	r4, [r1, #16]
 800913c:	42a3      	cmp	r3, r4
 800913e:	4607      	mov	r7, r0
 8009140:	db7e      	blt.n	8009240 <quorem+0x10c>
 8009142:	3c01      	subs	r4, #1
 8009144:	f101 0814 	add.w	r8, r1, #20
 8009148:	00a3      	lsls	r3, r4, #2
 800914a:	f100 0514 	add.w	r5, r0, #20
 800914e:	9300      	str	r3, [sp, #0]
 8009150:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009154:	9301      	str	r3, [sp, #4]
 8009156:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800915a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800915e:	3301      	adds	r3, #1
 8009160:	429a      	cmp	r2, r3
 8009162:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009166:	fbb2 f6f3 	udiv	r6, r2, r3
 800916a:	d32e      	bcc.n	80091ca <quorem+0x96>
 800916c:	f04f 0a00 	mov.w	sl, #0
 8009170:	46c4      	mov	ip, r8
 8009172:	46ae      	mov	lr, r5
 8009174:	46d3      	mov	fp, sl
 8009176:	f85c 3b04 	ldr.w	r3, [ip], #4
 800917a:	b298      	uxth	r0, r3
 800917c:	fb06 a000 	mla	r0, r6, r0, sl
 8009180:	0c02      	lsrs	r2, r0, #16
 8009182:	0c1b      	lsrs	r3, r3, #16
 8009184:	fb06 2303 	mla	r3, r6, r3, r2
 8009188:	f8de 2000 	ldr.w	r2, [lr]
 800918c:	b280      	uxth	r0, r0
 800918e:	b292      	uxth	r2, r2
 8009190:	1a12      	subs	r2, r2, r0
 8009192:	445a      	add	r2, fp
 8009194:	f8de 0000 	ldr.w	r0, [lr]
 8009198:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800919c:	b29b      	uxth	r3, r3
 800919e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80091a2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80091a6:	b292      	uxth	r2, r2
 80091a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80091ac:	45e1      	cmp	r9, ip
 80091ae:	f84e 2b04 	str.w	r2, [lr], #4
 80091b2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80091b6:	d2de      	bcs.n	8009176 <quorem+0x42>
 80091b8:	9b00      	ldr	r3, [sp, #0]
 80091ba:	58eb      	ldr	r3, [r5, r3]
 80091bc:	b92b      	cbnz	r3, 80091ca <quorem+0x96>
 80091be:	9b01      	ldr	r3, [sp, #4]
 80091c0:	3b04      	subs	r3, #4
 80091c2:	429d      	cmp	r5, r3
 80091c4:	461a      	mov	r2, r3
 80091c6:	d32f      	bcc.n	8009228 <quorem+0xf4>
 80091c8:	613c      	str	r4, [r7, #16]
 80091ca:	4638      	mov	r0, r7
 80091cc:	f001 f9c8 	bl	800a560 <__mcmp>
 80091d0:	2800      	cmp	r0, #0
 80091d2:	db25      	blt.n	8009220 <quorem+0xec>
 80091d4:	4629      	mov	r1, r5
 80091d6:	2000      	movs	r0, #0
 80091d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80091dc:	f8d1 c000 	ldr.w	ip, [r1]
 80091e0:	fa1f fe82 	uxth.w	lr, r2
 80091e4:	fa1f f38c 	uxth.w	r3, ip
 80091e8:	eba3 030e 	sub.w	r3, r3, lr
 80091ec:	4403      	add	r3, r0
 80091ee:	0c12      	lsrs	r2, r2, #16
 80091f0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80091f4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091fe:	45c1      	cmp	r9, r8
 8009200:	f841 3b04 	str.w	r3, [r1], #4
 8009204:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009208:	d2e6      	bcs.n	80091d8 <quorem+0xa4>
 800920a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800920e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009212:	b922      	cbnz	r2, 800921e <quorem+0xea>
 8009214:	3b04      	subs	r3, #4
 8009216:	429d      	cmp	r5, r3
 8009218:	461a      	mov	r2, r3
 800921a:	d30b      	bcc.n	8009234 <quorem+0x100>
 800921c:	613c      	str	r4, [r7, #16]
 800921e:	3601      	adds	r6, #1
 8009220:	4630      	mov	r0, r6
 8009222:	b003      	add	sp, #12
 8009224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009228:	6812      	ldr	r2, [r2, #0]
 800922a:	3b04      	subs	r3, #4
 800922c:	2a00      	cmp	r2, #0
 800922e:	d1cb      	bne.n	80091c8 <quorem+0x94>
 8009230:	3c01      	subs	r4, #1
 8009232:	e7c6      	b.n	80091c2 <quorem+0x8e>
 8009234:	6812      	ldr	r2, [r2, #0]
 8009236:	3b04      	subs	r3, #4
 8009238:	2a00      	cmp	r2, #0
 800923a:	d1ef      	bne.n	800921c <quorem+0xe8>
 800923c:	3c01      	subs	r4, #1
 800923e:	e7ea      	b.n	8009216 <quorem+0xe2>
 8009240:	2000      	movs	r0, #0
 8009242:	e7ee      	b.n	8009222 <quorem+0xee>
 8009244:	0000      	movs	r0, r0
	...

08009248 <_dtoa_r>:
 8009248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800924c:	69c7      	ldr	r7, [r0, #28]
 800924e:	b097      	sub	sp, #92	@ 0x5c
 8009250:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009254:	ec55 4b10 	vmov	r4, r5, d0
 8009258:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800925a:	9107      	str	r1, [sp, #28]
 800925c:	4681      	mov	r9, r0
 800925e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009260:	9311      	str	r3, [sp, #68]	@ 0x44
 8009262:	b97f      	cbnz	r7, 8009284 <_dtoa_r+0x3c>
 8009264:	2010      	movs	r0, #16
 8009266:	f000 fe09 	bl	8009e7c <malloc>
 800926a:	4602      	mov	r2, r0
 800926c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009270:	b920      	cbnz	r0, 800927c <_dtoa_r+0x34>
 8009272:	4ba9      	ldr	r3, [pc, #676]	@ (8009518 <_dtoa_r+0x2d0>)
 8009274:	21ef      	movs	r1, #239	@ 0xef
 8009276:	48a9      	ldr	r0, [pc, #676]	@ (800951c <_dtoa_r+0x2d4>)
 8009278:	f002 ffba 	bl	800c1f0 <__assert_func>
 800927c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009280:	6007      	str	r7, [r0, #0]
 8009282:	60c7      	str	r7, [r0, #12]
 8009284:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009288:	6819      	ldr	r1, [r3, #0]
 800928a:	b159      	cbz	r1, 80092a4 <_dtoa_r+0x5c>
 800928c:	685a      	ldr	r2, [r3, #4]
 800928e:	604a      	str	r2, [r1, #4]
 8009290:	2301      	movs	r3, #1
 8009292:	4093      	lsls	r3, r2
 8009294:	608b      	str	r3, [r1, #8]
 8009296:	4648      	mov	r0, r9
 8009298:	f000 fee6 	bl	800a068 <_Bfree>
 800929c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80092a0:	2200      	movs	r2, #0
 80092a2:	601a      	str	r2, [r3, #0]
 80092a4:	1e2b      	subs	r3, r5, #0
 80092a6:	bfb9      	ittee	lt
 80092a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80092ac:	9305      	strlt	r3, [sp, #20]
 80092ae:	2300      	movge	r3, #0
 80092b0:	6033      	strge	r3, [r6, #0]
 80092b2:	9f05      	ldr	r7, [sp, #20]
 80092b4:	4b9a      	ldr	r3, [pc, #616]	@ (8009520 <_dtoa_r+0x2d8>)
 80092b6:	bfbc      	itt	lt
 80092b8:	2201      	movlt	r2, #1
 80092ba:	6032      	strlt	r2, [r6, #0]
 80092bc:	43bb      	bics	r3, r7
 80092be:	d112      	bne.n	80092e6 <_dtoa_r+0x9e>
 80092c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80092c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80092c6:	6013      	str	r3, [r2, #0]
 80092c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80092cc:	4323      	orrs	r3, r4
 80092ce:	f000 855a 	beq.w	8009d86 <_dtoa_r+0xb3e>
 80092d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80092d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009534 <_dtoa_r+0x2ec>
 80092d8:	2b00      	cmp	r3, #0
 80092da:	f000 855c 	beq.w	8009d96 <_dtoa_r+0xb4e>
 80092de:	f10a 0303 	add.w	r3, sl, #3
 80092e2:	f000 bd56 	b.w	8009d92 <_dtoa_r+0xb4a>
 80092e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80092ea:	2200      	movs	r2, #0
 80092ec:	ec51 0b17 	vmov	r0, r1, d7
 80092f0:	2300      	movs	r3, #0
 80092f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80092f6:	f7f7 fc07 	bl	8000b08 <__aeabi_dcmpeq>
 80092fa:	4680      	mov	r8, r0
 80092fc:	b158      	cbz	r0, 8009316 <_dtoa_r+0xce>
 80092fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009300:	2301      	movs	r3, #1
 8009302:	6013      	str	r3, [r2, #0]
 8009304:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009306:	b113      	cbz	r3, 800930e <_dtoa_r+0xc6>
 8009308:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800930a:	4b86      	ldr	r3, [pc, #536]	@ (8009524 <_dtoa_r+0x2dc>)
 800930c:	6013      	str	r3, [r2, #0]
 800930e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009538 <_dtoa_r+0x2f0>
 8009312:	f000 bd40 	b.w	8009d96 <_dtoa_r+0xb4e>
 8009316:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800931a:	aa14      	add	r2, sp, #80	@ 0x50
 800931c:	a915      	add	r1, sp, #84	@ 0x54
 800931e:	4648      	mov	r0, r9
 8009320:	f001 fa3e 	bl	800a7a0 <__d2b>
 8009324:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009328:	9002      	str	r0, [sp, #8]
 800932a:	2e00      	cmp	r6, #0
 800932c:	d078      	beq.n	8009420 <_dtoa_r+0x1d8>
 800932e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009330:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009338:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800933c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009340:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009344:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009348:	4619      	mov	r1, r3
 800934a:	2200      	movs	r2, #0
 800934c:	4b76      	ldr	r3, [pc, #472]	@ (8009528 <_dtoa_r+0x2e0>)
 800934e:	f7f6 ffbb 	bl	80002c8 <__aeabi_dsub>
 8009352:	a36b      	add	r3, pc, #428	@ (adr r3, 8009500 <_dtoa_r+0x2b8>)
 8009354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009358:	f7f7 f96e 	bl	8000638 <__aeabi_dmul>
 800935c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009508 <_dtoa_r+0x2c0>)
 800935e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009362:	f7f6 ffb3 	bl	80002cc <__adddf3>
 8009366:	4604      	mov	r4, r0
 8009368:	4630      	mov	r0, r6
 800936a:	460d      	mov	r5, r1
 800936c:	f7f7 f8fa 	bl	8000564 <__aeabi_i2d>
 8009370:	a367      	add	r3, pc, #412	@ (adr r3, 8009510 <_dtoa_r+0x2c8>)
 8009372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009376:	f7f7 f95f 	bl	8000638 <__aeabi_dmul>
 800937a:	4602      	mov	r2, r0
 800937c:	460b      	mov	r3, r1
 800937e:	4620      	mov	r0, r4
 8009380:	4629      	mov	r1, r5
 8009382:	f7f6 ffa3 	bl	80002cc <__adddf3>
 8009386:	4604      	mov	r4, r0
 8009388:	460d      	mov	r5, r1
 800938a:	f7f7 fc05 	bl	8000b98 <__aeabi_d2iz>
 800938e:	2200      	movs	r2, #0
 8009390:	4607      	mov	r7, r0
 8009392:	2300      	movs	r3, #0
 8009394:	4620      	mov	r0, r4
 8009396:	4629      	mov	r1, r5
 8009398:	f7f7 fbc0 	bl	8000b1c <__aeabi_dcmplt>
 800939c:	b140      	cbz	r0, 80093b0 <_dtoa_r+0x168>
 800939e:	4638      	mov	r0, r7
 80093a0:	f7f7 f8e0 	bl	8000564 <__aeabi_i2d>
 80093a4:	4622      	mov	r2, r4
 80093a6:	462b      	mov	r3, r5
 80093a8:	f7f7 fbae 	bl	8000b08 <__aeabi_dcmpeq>
 80093ac:	b900      	cbnz	r0, 80093b0 <_dtoa_r+0x168>
 80093ae:	3f01      	subs	r7, #1
 80093b0:	2f16      	cmp	r7, #22
 80093b2:	d852      	bhi.n	800945a <_dtoa_r+0x212>
 80093b4:	4b5d      	ldr	r3, [pc, #372]	@ (800952c <_dtoa_r+0x2e4>)
 80093b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80093ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80093c2:	f7f7 fbab 	bl	8000b1c <__aeabi_dcmplt>
 80093c6:	2800      	cmp	r0, #0
 80093c8:	d049      	beq.n	800945e <_dtoa_r+0x216>
 80093ca:	3f01      	subs	r7, #1
 80093cc:	2300      	movs	r3, #0
 80093ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80093d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80093d2:	1b9b      	subs	r3, r3, r6
 80093d4:	1e5a      	subs	r2, r3, #1
 80093d6:	bf45      	ittet	mi
 80093d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80093dc:	9300      	strmi	r3, [sp, #0]
 80093de:	2300      	movpl	r3, #0
 80093e0:	2300      	movmi	r3, #0
 80093e2:	9206      	str	r2, [sp, #24]
 80093e4:	bf54      	ite	pl
 80093e6:	9300      	strpl	r3, [sp, #0]
 80093e8:	9306      	strmi	r3, [sp, #24]
 80093ea:	2f00      	cmp	r7, #0
 80093ec:	db39      	blt.n	8009462 <_dtoa_r+0x21a>
 80093ee:	9b06      	ldr	r3, [sp, #24]
 80093f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80093f2:	443b      	add	r3, r7
 80093f4:	9306      	str	r3, [sp, #24]
 80093f6:	2300      	movs	r3, #0
 80093f8:	9308      	str	r3, [sp, #32]
 80093fa:	9b07      	ldr	r3, [sp, #28]
 80093fc:	2b09      	cmp	r3, #9
 80093fe:	d863      	bhi.n	80094c8 <_dtoa_r+0x280>
 8009400:	2b05      	cmp	r3, #5
 8009402:	bfc4      	itt	gt
 8009404:	3b04      	subgt	r3, #4
 8009406:	9307      	strgt	r3, [sp, #28]
 8009408:	9b07      	ldr	r3, [sp, #28]
 800940a:	f1a3 0302 	sub.w	r3, r3, #2
 800940e:	bfcc      	ite	gt
 8009410:	2400      	movgt	r4, #0
 8009412:	2401      	movle	r4, #1
 8009414:	2b03      	cmp	r3, #3
 8009416:	d863      	bhi.n	80094e0 <_dtoa_r+0x298>
 8009418:	e8df f003 	tbb	[pc, r3]
 800941c:	2b375452 	.word	0x2b375452
 8009420:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009424:	441e      	add	r6, r3
 8009426:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800942a:	2b20      	cmp	r3, #32
 800942c:	bfc1      	itttt	gt
 800942e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009432:	409f      	lslgt	r7, r3
 8009434:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009438:	fa24 f303 	lsrgt.w	r3, r4, r3
 800943c:	bfd6      	itet	le
 800943e:	f1c3 0320 	rsble	r3, r3, #32
 8009442:	ea47 0003 	orrgt.w	r0, r7, r3
 8009446:	fa04 f003 	lslle.w	r0, r4, r3
 800944a:	f7f7 f87b 	bl	8000544 <__aeabi_ui2d>
 800944e:	2201      	movs	r2, #1
 8009450:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009454:	3e01      	subs	r6, #1
 8009456:	9212      	str	r2, [sp, #72]	@ 0x48
 8009458:	e776      	b.n	8009348 <_dtoa_r+0x100>
 800945a:	2301      	movs	r3, #1
 800945c:	e7b7      	b.n	80093ce <_dtoa_r+0x186>
 800945e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009460:	e7b6      	b.n	80093d0 <_dtoa_r+0x188>
 8009462:	9b00      	ldr	r3, [sp, #0]
 8009464:	1bdb      	subs	r3, r3, r7
 8009466:	9300      	str	r3, [sp, #0]
 8009468:	427b      	negs	r3, r7
 800946a:	9308      	str	r3, [sp, #32]
 800946c:	2300      	movs	r3, #0
 800946e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009470:	e7c3      	b.n	80093fa <_dtoa_r+0x1b2>
 8009472:	2301      	movs	r3, #1
 8009474:	9309      	str	r3, [sp, #36]	@ 0x24
 8009476:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009478:	eb07 0b03 	add.w	fp, r7, r3
 800947c:	f10b 0301 	add.w	r3, fp, #1
 8009480:	2b01      	cmp	r3, #1
 8009482:	9303      	str	r3, [sp, #12]
 8009484:	bfb8      	it	lt
 8009486:	2301      	movlt	r3, #1
 8009488:	e006      	b.n	8009498 <_dtoa_r+0x250>
 800948a:	2301      	movs	r3, #1
 800948c:	9309      	str	r3, [sp, #36]	@ 0x24
 800948e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009490:	2b00      	cmp	r3, #0
 8009492:	dd28      	ble.n	80094e6 <_dtoa_r+0x29e>
 8009494:	469b      	mov	fp, r3
 8009496:	9303      	str	r3, [sp, #12]
 8009498:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800949c:	2100      	movs	r1, #0
 800949e:	2204      	movs	r2, #4
 80094a0:	f102 0514 	add.w	r5, r2, #20
 80094a4:	429d      	cmp	r5, r3
 80094a6:	d926      	bls.n	80094f6 <_dtoa_r+0x2ae>
 80094a8:	6041      	str	r1, [r0, #4]
 80094aa:	4648      	mov	r0, r9
 80094ac:	f000 fd9c 	bl	8009fe8 <_Balloc>
 80094b0:	4682      	mov	sl, r0
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d142      	bne.n	800953c <_dtoa_r+0x2f4>
 80094b6:	4b1e      	ldr	r3, [pc, #120]	@ (8009530 <_dtoa_r+0x2e8>)
 80094b8:	4602      	mov	r2, r0
 80094ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80094be:	e6da      	b.n	8009276 <_dtoa_r+0x2e>
 80094c0:	2300      	movs	r3, #0
 80094c2:	e7e3      	b.n	800948c <_dtoa_r+0x244>
 80094c4:	2300      	movs	r3, #0
 80094c6:	e7d5      	b.n	8009474 <_dtoa_r+0x22c>
 80094c8:	2401      	movs	r4, #1
 80094ca:	2300      	movs	r3, #0
 80094cc:	9307      	str	r3, [sp, #28]
 80094ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80094d0:	f04f 3bff 	mov.w	fp, #4294967295
 80094d4:	2200      	movs	r2, #0
 80094d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80094da:	2312      	movs	r3, #18
 80094dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80094de:	e7db      	b.n	8009498 <_dtoa_r+0x250>
 80094e0:	2301      	movs	r3, #1
 80094e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80094e4:	e7f4      	b.n	80094d0 <_dtoa_r+0x288>
 80094e6:	f04f 0b01 	mov.w	fp, #1
 80094ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80094ee:	465b      	mov	r3, fp
 80094f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80094f4:	e7d0      	b.n	8009498 <_dtoa_r+0x250>
 80094f6:	3101      	adds	r1, #1
 80094f8:	0052      	lsls	r2, r2, #1
 80094fa:	e7d1      	b.n	80094a0 <_dtoa_r+0x258>
 80094fc:	f3af 8000 	nop.w
 8009500:	636f4361 	.word	0x636f4361
 8009504:	3fd287a7 	.word	0x3fd287a7
 8009508:	8b60c8b3 	.word	0x8b60c8b3
 800950c:	3fc68a28 	.word	0x3fc68a28
 8009510:	509f79fb 	.word	0x509f79fb
 8009514:	3fd34413 	.word	0x3fd34413
 8009518:	0800d354 	.word	0x0800d354
 800951c:	0800d36b 	.word	0x0800d36b
 8009520:	7ff00000 	.word	0x7ff00000
 8009524:	0800d457 	.word	0x0800d457
 8009528:	3ff80000 	.word	0x3ff80000
 800952c:	0800d538 	.word	0x0800d538
 8009530:	0800d3c3 	.word	0x0800d3c3
 8009534:	0800d350 	.word	0x0800d350
 8009538:	0800d456 	.word	0x0800d456
 800953c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009540:	6018      	str	r0, [r3, #0]
 8009542:	9b03      	ldr	r3, [sp, #12]
 8009544:	2b0e      	cmp	r3, #14
 8009546:	f200 80a1 	bhi.w	800968c <_dtoa_r+0x444>
 800954a:	2c00      	cmp	r4, #0
 800954c:	f000 809e 	beq.w	800968c <_dtoa_r+0x444>
 8009550:	2f00      	cmp	r7, #0
 8009552:	dd33      	ble.n	80095bc <_dtoa_r+0x374>
 8009554:	4b9c      	ldr	r3, [pc, #624]	@ (80097c8 <_dtoa_r+0x580>)
 8009556:	f007 020f 	and.w	r2, r7, #15
 800955a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800955e:	ed93 7b00 	vldr	d7, [r3]
 8009562:	05f8      	lsls	r0, r7, #23
 8009564:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009568:	ea4f 1427 	mov.w	r4, r7, asr #4
 800956c:	d516      	bpl.n	800959c <_dtoa_r+0x354>
 800956e:	4b97      	ldr	r3, [pc, #604]	@ (80097cc <_dtoa_r+0x584>)
 8009570:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009574:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009578:	f7f7 f988 	bl	800088c <__aeabi_ddiv>
 800957c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009580:	f004 040f 	and.w	r4, r4, #15
 8009584:	2603      	movs	r6, #3
 8009586:	4d91      	ldr	r5, [pc, #580]	@ (80097cc <_dtoa_r+0x584>)
 8009588:	b954      	cbnz	r4, 80095a0 <_dtoa_r+0x358>
 800958a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800958e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009592:	f7f7 f97b 	bl	800088c <__aeabi_ddiv>
 8009596:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800959a:	e028      	b.n	80095ee <_dtoa_r+0x3a6>
 800959c:	2602      	movs	r6, #2
 800959e:	e7f2      	b.n	8009586 <_dtoa_r+0x33e>
 80095a0:	07e1      	lsls	r1, r4, #31
 80095a2:	d508      	bpl.n	80095b6 <_dtoa_r+0x36e>
 80095a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80095a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80095ac:	f7f7 f844 	bl	8000638 <__aeabi_dmul>
 80095b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80095b4:	3601      	adds	r6, #1
 80095b6:	1064      	asrs	r4, r4, #1
 80095b8:	3508      	adds	r5, #8
 80095ba:	e7e5      	b.n	8009588 <_dtoa_r+0x340>
 80095bc:	f000 80af 	beq.w	800971e <_dtoa_r+0x4d6>
 80095c0:	427c      	negs	r4, r7
 80095c2:	4b81      	ldr	r3, [pc, #516]	@ (80097c8 <_dtoa_r+0x580>)
 80095c4:	4d81      	ldr	r5, [pc, #516]	@ (80097cc <_dtoa_r+0x584>)
 80095c6:	f004 020f 	and.w	r2, r4, #15
 80095ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80095d6:	f7f7 f82f 	bl	8000638 <__aeabi_dmul>
 80095da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095de:	1124      	asrs	r4, r4, #4
 80095e0:	2300      	movs	r3, #0
 80095e2:	2602      	movs	r6, #2
 80095e4:	2c00      	cmp	r4, #0
 80095e6:	f040 808f 	bne.w	8009708 <_dtoa_r+0x4c0>
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d1d3      	bne.n	8009596 <_dtoa_r+0x34e>
 80095ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80095f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	f000 8094 	beq.w	8009722 <_dtoa_r+0x4da>
 80095fa:	4b75      	ldr	r3, [pc, #468]	@ (80097d0 <_dtoa_r+0x588>)
 80095fc:	2200      	movs	r2, #0
 80095fe:	4620      	mov	r0, r4
 8009600:	4629      	mov	r1, r5
 8009602:	f7f7 fa8b 	bl	8000b1c <__aeabi_dcmplt>
 8009606:	2800      	cmp	r0, #0
 8009608:	f000 808b 	beq.w	8009722 <_dtoa_r+0x4da>
 800960c:	9b03      	ldr	r3, [sp, #12]
 800960e:	2b00      	cmp	r3, #0
 8009610:	f000 8087 	beq.w	8009722 <_dtoa_r+0x4da>
 8009614:	f1bb 0f00 	cmp.w	fp, #0
 8009618:	dd34      	ble.n	8009684 <_dtoa_r+0x43c>
 800961a:	4620      	mov	r0, r4
 800961c:	4b6d      	ldr	r3, [pc, #436]	@ (80097d4 <_dtoa_r+0x58c>)
 800961e:	2200      	movs	r2, #0
 8009620:	4629      	mov	r1, r5
 8009622:	f7f7 f809 	bl	8000638 <__aeabi_dmul>
 8009626:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800962a:	f107 38ff 	add.w	r8, r7, #4294967295
 800962e:	3601      	adds	r6, #1
 8009630:	465c      	mov	r4, fp
 8009632:	4630      	mov	r0, r6
 8009634:	f7f6 ff96 	bl	8000564 <__aeabi_i2d>
 8009638:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800963c:	f7f6 fffc 	bl	8000638 <__aeabi_dmul>
 8009640:	4b65      	ldr	r3, [pc, #404]	@ (80097d8 <_dtoa_r+0x590>)
 8009642:	2200      	movs	r2, #0
 8009644:	f7f6 fe42 	bl	80002cc <__adddf3>
 8009648:	4605      	mov	r5, r0
 800964a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800964e:	2c00      	cmp	r4, #0
 8009650:	d16a      	bne.n	8009728 <_dtoa_r+0x4e0>
 8009652:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009656:	4b61      	ldr	r3, [pc, #388]	@ (80097dc <_dtoa_r+0x594>)
 8009658:	2200      	movs	r2, #0
 800965a:	f7f6 fe35 	bl	80002c8 <__aeabi_dsub>
 800965e:	4602      	mov	r2, r0
 8009660:	460b      	mov	r3, r1
 8009662:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009666:	462a      	mov	r2, r5
 8009668:	4633      	mov	r3, r6
 800966a:	f7f7 fa75 	bl	8000b58 <__aeabi_dcmpgt>
 800966e:	2800      	cmp	r0, #0
 8009670:	f040 8298 	bne.w	8009ba4 <_dtoa_r+0x95c>
 8009674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009678:	462a      	mov	r2, r5
 800967a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800967e:	f7f7 fa4d 	bl	8000b1c <__aeabi_dcmplt>
 8009682:	bb38      	cbnz	r0, 80096d4 <_dtoa_r+0x48c>
 8009684:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009688:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800968c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800968e:	2b00      	cmp	r3, #0
 8009690:	f2c0 8157 	blt.w	8009942 <_dtoa_r+0x6fa>
 8009694:	2f0e      	cmp	r7, #14
 8009696:	f300 8154 	bgt.w	8009942 <_dtoa_r+0x6fa>
 800969a:	4b4b      	ldr	r3, [pc, #300]	@ (80097c8 <_dtoa_r+0x580>)
 800969c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80096a0:	ed93 7b00 	vldr	d7, [r3]
 80096a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	ed8d 7b00 	vstr	d7, [sp]
 80096ac:	f280 80e5 	bge.w	800987a <_dtoa_r+0x632>
 80096b0:	9b03      	ldr	r3, [sp, #12]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	f300 80e1 	bgt.w	800987a <_dtoa_r+0x632>
 80096b8:	d10c      	bne.n	80096d4 <_dtoa_r+0x48c>
 80096ba:	4b48      	ldr	r3, [pc, #288]	@ (80097dc <_dtoa_r+0x594>)
 80096bc:	2200      	movs	r2, #0
 80096be:	ec51 0b17 	vmov	r0, r1, d7
 80096c2:	f7f6 ffb9 	bl	8000638 <__aeabi_dmul>
 80096c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096ca:	f7f7 fa3b 	bl	8000b44 <__aeabi_dcmpge>
 80096ce:	2800      	cmp	r0, #0
 80096d0:	f000 8266 	beq.w	8009ba0 <_dtoa_r+0x958>
 80096d4:	2400      	movs	r4, #0
 80096d6:	4625      	mov	r5, r4
 80096d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80096da:	4656      	mov	r6, sl
 80096dc:	ea6f 0803 	mvn.w	r8, r3
 80096e0:	2700      	movs	r7, #0
 80096e2:	4621      	mov	r1, r4
 80096e4:	4648      	mov	r0, r9
 80096e6:	f000 fcbf 	bl	800a068 <_Bfree>
 80096ea:	2d00      	cmp	r5, #0
 80096ec:	f000 80bd 	beq.w	800986a <_dtoa_r+0x622>
 80096f0:	b12f      	cbz	r7, 80096fe <_dtoa_r+0x4b6>
 80096f2:	42af      	cmp	r7, r5
 80096f4:	d003      	beq.n	80096fe <_dtoa_r+0x4b6>
 80096f6:	4639      	mov	r1, r7
 80096f8:	4648      	mov	r0, r9
 80096fa:	f000 fcb5 	bl	800a068 <_Bfree>
 80096fe:	4629      	mov	r1, r5
 8009700:	4648      	mov	r0, r9
 8009702:	f000 fcb1 	bl	800a068 <_Bfree>
 8009706:	e0b0      	b.n	800986a <_dtoa_r+0x622>
 8009708:	07e2      	lsls	r2, r4, #31
 800970a:	d505      	bpl.n	8009718 <_dtoa_r+0x4d0>
 800970c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009710:	f7f6 ff92 	bl	8000638 <__aeabi_dmul>
 8009714:	3601      	adds	r6, #1
 8009716:	2301      	movs	r3, #1
 8009718:	1064      	asrs	r4, r4, #1
 800971a:	3508      	adds	r5, #8
 800971c:	e762      	b.n	80095e4 <_dtoa_r+0x39c>
 800971e:	2602      	movs	r6, #2
 8009720:	e765      	b.n	80095ee <_dtoa_r+0x3a6>
 8009722:	9c03      	ldr	r4, [sp, #12]
 8009724:	46b8      	mov	r8, r7
 8009726:	e784      	b.n	8009632 <_dtoa_r+0x3ea>
 8009728:	4b27      	ldr	r3, [pc, #156]	@ (80097c8 <_dtoa_r+0x580>)
 800972a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800972c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009730:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009734:	4454      	add	r4, sl
 8009736:	2900      	cmp	r1, #0
 8009738:	d054      	beq.n	80097e4 <_dtoa_r+0x59c>
 800973a:	4929      	ldr	r1, [pc, #164]	@ (80097e0 <_dtoa_r+0x598>)
 800973c:	2000      	movs	r0, #0
 800973e:	f7f7 f8a5 	bl	800088c <__aeabi_ddiv>
 8009742:	4633      	mov	r3, r6
 8009744:	462a      	mov	r2, r5
 8009746:	f7f6 fdbf 	bl	80002c8 <__aeabi_dsub>
 800974a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800974e:	4656      	mov	r6, sl
 8009750:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009754:	f7f7 fa20 	bl	8000b98 <__aeabi_d2iz>
 8009758:	4605      	mov	r5, r0
 800975a:	f7f6 ff03 	bl	8000564 <__aeabi_i2d>
 800975e:	4602      	mov	r2, r0
 8009760:	460b      	mov	r3, r1
 8009762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009766:	f7f6 fdaf 	bl	80002c8 <__aeabi_dsub>
 800976a:	3530      	adds	r5, #48	@ 0x30
 800976c:	4602      	mov	r2, r0
 800976e:	460b      	mov	r3, r1
 8009770:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009774:	f806 5b01 	strb.w	r5, [r6], #1
 8009778:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800977c:	f7f7 f9ce 	bl	8000b1c <__aeabi_dcmplt>
 8009780:	2800      	cmp	r0, #0
 8009782:	d172      	bne.n	800986a <_dtoa_r+0x622>
 8009784:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009788:	4911      	ldr	r1, [pc, #68]	@ (80097d0 <_dtoa_r+0x588>)
 800978a:	2000      	movs	r0, #0
 800978c:	f7f6 fd9c 	bl	80002c8 <__aeabi_dsub>
 8009790:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009794:	f7f7 f9c2 	bl	8000b1c <__aeabi_dcmplt>
 8009798:	2800      	cmp	r0, #0
 800979a:	f040 80b4 	bne.w	8009906 <_dtoa_r+0x6be>
 800979e:	42a6      	cmp	r6, r4
 80097a0:	f43f af70 	beq.w	8009684 <_dtoa_r+0x43c>
 80097a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80097a8:	4b0a      	ldr	r3, [pc, #40]	@ (80097d4 <_dtoa_r+0x58c>)
 80097aa:	2200      	movs	r2, #0
 80097ac:	f7f6 ff44 	bl	8000638 <__aeabi_dmul>
 80097b0:	4b08      	ldr	r3, [pc, #32]	@ (80097d4 <_dtoa_r+0x58c>)
 80097b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80097b6:	2200      	movs	r2, #0
 80097b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097bc:	f7f6 ff3c 	bl	8000638 <__aeabi_dmul>
 80097c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80097c4:	e7c4      	b.n	8009750 <_dtoa_r+0x508>
 80097c6:	bf00      	nop
 80097c8:	0800d538 	.word	0x0800d538
 80097cc:	0800d510 	.word	0x0800d510
 80097d0:	3ff00000 	.word	0x3ff00000
 80097d4:	40240000 	.word	0x40240000
 80097d8:	401c0000 	.word	0x401c0000
 80097dc:	40140000 	.word	0x40140000
 80097e0:	3fe00000 	.word	0x3fe00000
 80097e4:	4631      	mov	r1, r6
 80097e6:	4628      	mov	r0, r5
 80097e8:	f7f6 ff26 	bl	8000638 <__aeabi_dmul>
 80097ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80097f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80097f2:	4656      	mov	r6, sl
 80097f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097f8:	f7f7 f9ce 	bl	8000b98 <__aeabi_d2iz>
 80097fc:	4605      	mov	r5, r0
 80097fe:	f7f6 feb1 	bl	8000564 <__aeabi_i2d>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800980a:	f7f6 fd5d 	bl	80002c8 <__aeabi_dsub>
 800980e:	3530      	adds	r5, #48	@ 0x30
 8009810:	f806 5b01 	strb.w	r5, [r6], #1
 8009814:	4602      	mov	r2, r0
 8009816:	460b      	mov	r3, r1
 8009818:	42a6      	cmp	r6, r4
 800981a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800981e:	f04f 0200 	mov.w	r2, #0
 8009822:	d124      	bne.n	800986e <_dtoa_r+0x626>
 8009824:	4baf      	ldr	r3, [pc, #700]	@ (8009ae4 <_dtoa_r+0x89c>)
 8009826:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800982a:	f7f6 fd4f 	bl	80002cc <__adddf3>
 800982e:	4602      	mov	r2, r0
 8009830:	460b      	mov	r3, r1
 8009832:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009836:	f7f7 f98f 	bl	8000b58 <__aeabi_dcmpgt>
 800983a:	2800      	cmp	r0, #0
 800983c:	d163      	bne.n	8009906 <_dtoa_r+0x6be>
 800983e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009842:	49a8      	ldr	r1, [pc, #672]	@ (8009ae4 <_dtoa_r+0x89c>)
 8009844:	2000      	movs	r0, #0
 8009846:	f7f6 fd3f 	bl	80002c8 <__aeabi_dsub>
 800984a:	4602      	mov	r2, r0
 800984c:	460b      	mov	r3, r1
 800984e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009852:	f7f7 f963 	bl	8000b1c <__aeabi_dcmplt>
 8009856:	2800      	cmp	r0, #0
 8009858:	f43f af14 	beq.w	8009684 <_dtoa_r+0x43c>
 800985c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800985e:	1e73      	subs	r3, r6, #1
 8009860:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009862:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009866:	2b30      	cmp	r3, #48	@ 0x30
 8009868:	d0f8      	beq.n	800985c <_dtoa_r+0x614>
 800986a:	4647      	mov	r7, r8
 800986c:	e03b      	b.n	80098e6 <_dtoa_r+0x69e>
 800986e:	4b9e      	ldr	r3, [pc, #632]	@ (8009ae8 <_dtoa_r+0x8a0>)
 8009870:	f7f6 fee2 	bl	8000638 <__aeabi_dmul>
 8009874:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009878:	e7bc      	b.n	80097f4 <_dtoa_r+0x5ac>
 800987a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800987e:	4656      	mov	r6, sl
 8009880:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009884:	4620      	mov	r0, r4
 8009886:	4629      	mov	r1, r5
 8009888:	f7f7 f800 	bl	800088c <__aeabi_ddiv>
 800988c:	f7f7 f984 	bl	8000b98 <__aeabi_d2iz>
 8009890:	4680      	mov	r8, r0
 8009892:	f7f6 fe67 	bl	8000564 <__aeabi_i2d>
 8009896:	e9dd 2300 	ldrd	r2, r3, [sp]
 800989a:	f7f6 fecd 	bl	8000638 <__aeabi_dmul>
 800989e:	4602      	mov	r2, r0
 80098a0:	460b      	mov	r3, r1
 80098a2:	4620      	mov	r0, r4
 80098a4:	4629      	mov	r1, r5
 80098a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80098aa:	f7f6 fd0d 	bl	80002c8 <__aeabi_dsub>
 80098ae:	f806 4b01 	strb.w	r4, [r6], #1
 80098b2:	9d03      	ldr	r5, [sp, #12]
 80098b4:	eba6 040a 	sub.w	r4, r6, sl
 80098b8:	42a5      	cmp	r5, r4
 80098ba:	4602      	mov	r2, r0
 80098bc:	460b      	mov	r3, r1
 80098be:	d133      	bne.n	8009928 <_dtoa_r+0x6e0>
 80098c0:	f7f6 fd04 	bl	80002cc <__adddf3>
 80098c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098c8:	4604      	mov	r4, r0
 80098ca:	460d      	mov	r5, r1
 80098cc:	f7f7 f944 	bl	8000b58 <__aeabi_dcmpgt>
 80098d0:	b9c0      	cbnz	r0, 8009904 <_dtoa_r+0x6bc>
 80098d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098d6:	4620      	mov	r0, r4
 80098d8:	4629      	mov	r1, r5
 80098da:	f7f7 f915 	bl	8000b08 <__aeabi_dcmpeq>
 80098de:	b110      	cbz	r0, 80098e6 <_dtoa_r+0x69e>
 80098e0:	f018 0f01 	tst.w	r8, #1
 80098e4:	d10e      	bne.n	8009904 <_dtoa_r+0x6bc>
 80098e6:	9902      	ldr	r1, [sp, #8]
 80098e8:	4648      	mov	r0, r9
 80098ea:	f000 fbbd 	bl	800a068 <_Bfree>
 80098ee:	2300      	movs	r3, #0
 80098f0:	7033      	strb	r3, [r6, #0]
 80098f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80098f4:	3701      	adds	r7, #1
 80098f6:	601f      	str	r7, [r3, #0]
 80098f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	f000 824b 	beq.w	8009d96 <_dtoa_r+0xb4e>
 8009900:	601e      	str	r6, [r3, #0]
 8009902:	e248      	b.n	8009d96 <_dtoa_r+0xb4e>
 8009904:	46b8      	mov	r8, r7
 8009906:	4633      	mov	r3, r6
 8009908:	461e      	mov	r6, r3
 800990a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800990e:	2a39      	cmp	r2, #57	@ 0x39
 8009910:	d106      	bne.n	8009920 <_dtoa_r+0x6d8>
 8009912:	459a      	cmp	sl, r3
 8009914:	d1f8      	bne.n	8009908 <_dtoa_r+0x6c0>
 8009916:	2230      	movs	r2, #48	@ 0x30
 8009918:	f108 0801 	add.w	r8, r8, #1
 800991c:	f88a 2000 	strb.w	r2, [sl]
 8009920:	781a      	ldrb	r2, [r3, #0]
 8009922:	3201      	adds	r2, #1
 8009924:	701a      	strb	r2, [r3, #0]
 8009926:	e7a0      	b.n	800986a <_dtoa_r+0x622>
 8009928:	4b6f      	ldr	r3, [pc, #444]	@ (8009ae8 <_dtoa_r+0x8a0>)
 800992a:	2200      	movs	r2, #0
 800992c:	f7f6 fe84 	bl	8000638 <__aeabi_dmul>
 8009930:	2200      	movs	r2, #0
 8009932:	2300      	movs	r3, #0
 8009934:	4604      	mov	r4, r0
 8009936:	460d      	mov	r5, r1
 8009938:	f7f7 f8e6 	bl	8000b08 <__aeabi_dcmpeq>
 800993c:	2800      	cmp	r0, #0
 800993e:	d09f      	beq.n	8009880 <_dtoa_r+0x638>
 8009940:	e7d1      	b.n	80098e6 <_dtoa_r+0x69e>
 8009942:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009944:	2a00      	cmp	r2, #0
 8009946:	f000 80ea 	beq.w	8009b1e <_dtoa_r+0x8d6>
 800994a:	9a07      	ldr	r2, [sp, #28]
 800994c:	2a01      	cmp	r2, #1
 800994e:	f300 80cd 	bgt.w	8009aec <_dtoa_r+0x8a4>
 8009952:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009954:	2a00      	cmp	r2, #0
 8009956:	f000 80c1 	beq.w	8009adc <_dtoa_r+0x894>
 800995a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800995e:	9c08      	ldr	r4, [sp, #32]
 8009960:	9e00      	ldr	r6, [sp, #0]
 8009962:	9a00      	ldr	r2, [sp, #0]
 8009964:	441a      	add	r2, r3
 8009966:	9200      	str	r2, [sp, #0]
 8009968:	9a06      	ldr	r2, [sp, #24]
 800996a:	2101      	movs	r1, #1
 800996c:	441a      	add	r2, r3
 800996e:	4648      	mov	r0, r9
 8009970:	9206      	str	r2, [sp, #24]
 8009972:	f000 fc77 	bl	800a264 <__i2b>
 8009976:	4605      	mov	r5, r0
 8009978:	b166      	cbz	r6, 8009994 <_dtoa_r+0x74c>
 800997a:	9b06      	ldr	r3, [sp, #24]
 800997c:	2b00      	cmp	r3, #0
 800997e:	dd09      	ble.n	8009994 <_dtoa_r+0x74c>
 8009980:	42b3      	cmp	r3, r6
 8009982:	9a00      	ldr	r2, [sp, #0]
 8009984:	bfa8      	it	ge
 8009986:	4633      	movge	r3, r6
 8009988:	1ad2      	subs	r2, r2, r3
 800998a:	9200      	str	r2, [sp, #0]
 800998c:	9a06      	ldr	r2, [sp, #24]
 800998e:	1af6      	subs	r6, r6, r3
 8009990:	1ad3      	subs	r3, r2, r3
 8009992:	9306      	str	r3, [sp, #24]
 8009994:	9b08      	ldr	r3, [sp, #32]
 8009996:	b30b      	cbz	r3, 80099dc <_dtoa_r+0x794>
 8009998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800999a:	2b00      	cmp	r3, #0
 800999c:	f000 80c6 	beq.w	8009b2c <_dtoa_r+0x8e4>
 80099a0:	2c00      	cmp	r4, #0
 80099a2:	f000 80c0 	beq.w	8009b26 <_dtoa_r+0x8de>
 80099a6:	4629      	mov	r1, r5
 80099a8:	4622      	mov	r2, r4
 80099aa:	4648      	mov	r0, r9
 80099ac:	f000 fd12 	bl	800a3d4 <__pow5mult>
 80099b0:	9a02      	ldr	r2, [sp, #8]
 80099b2:	4601      	mov	r1, r0
 80099b4:	4605      	mov	r5, r0
 80099b6:	4648      	mov	r0, r9
 80099b8:	f000 fc6a 	bl	800a290 <__multiply>
 80099bc:	9902      	ldr	r1, [sp, #8]
 80099be:	4680      	mov	r8, r0
 80099c0:	4648      	mov	r0, r9
 80099c2:	f000 fb51 	bl	800a068 <_Bfree>
 80099c6:	9b08      	ldr	r3, [sp, #32]
 80099c8:	1b1b      	subs	r3, r3, r4
 80099ca:	9308      	str	r3, [sp, #32]
 80099cc:	f000 80b1 	beq.w	8009b32 <_dtoa_r+0x8ea>
 80099d0:	9a08      	ldr	r2, [sp, #32]
 80099d2:	4641      	mov	r1, r8
 80099d4:	4648      	mov	r0, r9
 80099d6:	f000 fcfd 	bl	800a3d4 <__pow5mult>
 80099da:	9002      	str	r0, [sp, #8]
 80099dc:	2101      	movs	r1, #1
 80099de:	4648      	mov	r0, r9
 80099e0:	f000 fc40 	bl	800a264 <__i2b>
 80099e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099e6:	4604      	mov	r4, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	f000 81d8 	beq.w	8009d9e <_dtoa_r+0xb56>
 80099ee:	461a      	mov	r2, r3
 80099f0:	4601      	mov	r1, r0
 80099f2:	4648      	mov	r0, r9
 80099f4:	f000 fcee 	bl	800a3d4 <__pow5mult>
 80099f8:	9b07      	ldr	r3, [sp, #28]
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	4604      	mov	r4, r0
 80099fe:	f300 809f 	bgt.w	8009b40 <_dtoa_r+0x8f8>
 8009a02:	9b04      	ldr	r3, [sp, #16]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	f040 8097 	bne.w	8009b38 <_dtoa_r+0x8f0>
 8009a0a:	9b05      	ldr	r3, [sp, #20]
 8009a0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f040 8093 	bne.w	8009b3c <_dtoa_r+0x8f4>
 8009a16:	9b05      	ldr	r3, [sp, #20]
 8009a18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009a1c:	0d1b      	lsrs	r3, r3, #20
 8009a1e:	051b      	lsls	r3, r3, #20
 8009a20:	b133      	cbz	r3, 8009a30 <_dtoa_r+0x7e8>
 8009a22:	9b00      	ldr	r3, [sp, #0]
 8009a24:	3301      	adds	r3, #1
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	9b06      	ldr	r3, [sp, #24]
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	9306      	str	r3, [sp, #24]
 8009a2e:	2301      	movs	r3, #1
 8009a30:	9308      	str	r3, [sp, #32]
 8009a32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	f000 81b8 	beq.w	8009daa <_dtoa_r+0xb62>
 8009a3a:	6923      	ldr	r3, [r4, #16]
 8009a3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009a40:	6918      	ldr	r0, [r3, #16]
 8009a42:	f000 fbc3 	bl	800a1cc <__hi0bits>
 8009a46:	f1c0 0020 	rsb	r0, r0, #32
 8009a4a:	9b06      	ldr	r3, [sp, #24]
 8009a4c:	4418      	add	r0, r3
 8009a4e:	f010 001f 	ands.w	r0, r0, #31
 8009a52:	f000 8082 	beq.w	8009b5a <_dtoa_r+0x912>
 8009a56:	f1c0 0320 	rsb	r3, r0, #32
 8009a5a:	2b04      	cmp	r3, #4
 8009a5c:	dd73      	ble.n	8009b46 <_dtoa_r+0x8fe>
 8009a5e:	9b00      	ldr	r3, [sp, #0]
 8009a60:	f1c0 001c 	rsb	r0, r0, #28
 8009a64:	4403      	add	r3, r0
 8009a66:	9300      	str	r3, [sp, #0]
 8009a68:	9b06      	ldr	r3, [sp, #24]
 8009a6a:	4403      	add	r3, r0
 8009a6c:	4406      	add	r6, r0
 8009a6e:	9306      	str	r3, [sp, #24]
 8009a70:	9b00      	ldr	r3, [sp, #0]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	dd05      	ble.n	8009a82 <_dtoa_r+0x83a>
 8009a76:	9902      	ldr	r1, [sp, #8]
 8009a78:	461a      	mov	r2, r3
 8009a7a:	4648      	mov	r0, r9
 8009a7c:	f000 fd04 	bl	800a488 <__lshift>
 8009a80:	9002      	str	r0, [sp, #8]
 8009a82:	9b06      	ldr	r3, [sp, #24]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	dd05      	ble.n	8009a94 <_dtoa_r+0x84c>
 8009a88:	4621      	mov	r1, r4
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	4648      	mov	r0, r9
 8009a8e:	f000 fcfb 	bl	800a488 <__lshift>
 8009a92:	4604      	mov	r4, r0
 8009a94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d061      	beq.n	8009b5e <_dtoa_r+0x916>
 8009a9a:	9802      	ldr	r0, [sp, #8]
 8009a9c:	4621      	mov	r1, r4
 8009a9e:	f000 fd5f 	bl	800a560 <__mcmp>
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	da5b      	bge.n	8009b5e <_dtoa_r+0x916>
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	9902      	ldr	r1, [sp, #8]
 8009aaa:	220a      	movs	r2, #10
 8009aac:	4648      	mov	r0, r9
 8009aae:	f000 fafd 	bl	800a0ac <__multadd>
 8009ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ab4:	9002      	str	r0, [sp, #8]
 8009ab6:	f107 38ff 	add.w	r8, r7, #4294967295
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	f000 8177 	beq.w	8009dae <_dtoa_r+0xb66>
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	220a      	movs	r2, #10
 8009ac6:	4648      	mov	r0, r9
 8009ac8:	f000 faf0 	bl	800a0ac <__multadd>
 8009acc:	f1bb 0f00 	cmp.w	fp, #0
 8009ad0:	4605      	mov	r5, r0
 8009ad2:	dc6f      	bgt.n	8009bb4 <_dtoa_r+0x96c>
 8009ad4:	9b07      	ldr	r3, [sp, #28]
 8009ad6:	2b02      	cmp	r3, #2
 8009ad8:	dc49      	bgt.n	8009b6e <_dtoa_r+0x926>
 8009ada:	e06b      	b.n	8009bb4 <_dtoa_r+0x96c>
 8009adc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009ade:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009ae2:	e73c      	b.n	800995e <_dtoa_r+0x716>
 8009ae4:	3fe00000 	.word	0x3fe00000
 8009ae8:	40240000 	.word	0x40240000
 8009aec:	9b03      	ldr	r3, [sp, #12]
 8009aee:	1e5c      	subs	r4, r3, #1
 8009af0:	9b08      	ldr	r3, [sp, #32]
 8009af2:	42a3      	cmp	r3, r4
 8009af4:	db09      	blt.n	8009b0a <_dtoa_r+0x8c2>
 8009af6:	1b1c      	subs	r4, r3, r4
 8009af8:	9b03      	ldr	r3, [sp, #12]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	f6bf af30 	bge.w	8009960 <_dtoa_r+0x718>
 8009b00:	9b00      	ldr	r3, [sp, #0]
 8009b02:	9a03      	ldr	r2, [sp, #12]
 8009b04:	1a9e      	subs	r6, r3, r2
 8009b06:	2300      	movs	r3, #0
 8009b08:	e72b      	b.n	8009962 <_dtoa_r+0x71a>
 8009b0a:	9b08      	ldr	r3, [sp, #32]
 8009b0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009b0e:	9408      	str	r4, [sp, #32]
 8009b10:	1ae3      	subs	r3, r4, r3
 8009b12:	441a      	add	r2, r3
 8009b14:	9e00      	ldr	r6, [sp, #0]
 8009b16:	9b03      	ldr	r3, [sp, #12]
 8009b18:	920d      	str	r2, [sp, #52]	@ 0x34
 8009b1a:	2400      	movs	r4, #0
 8009b1c:	e721      	b.n	8009962 <_dtoa_r+0x71a>
 8009b1e:	9c08      	ldr	r4, [sp, #32]
 8009b20:	9e00      	ldr	r6, [sp, #0]
 8009b22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009b24:	e728      	b.n	8009978 <_dtoa_r+0x730>
 8009b26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009b2a:	e751      	b.n	80099d0 <_dtoa_r+0x788>
 8009b2c:	9a08      	ldr	r2, [sp, #32]
 8009b2e:	9902      	ldr	r1, [sp, #8]
 8009b30:	e750      	b.n	80099d4 <_dtoa_r+0x78c>
 8009b32:	f8cd 8008 	str.w	r8, [sp, #8]
 8009b36:	e751      	b.n	80099dc <_dtoa_r+0x794>
 8009b38:	2300      	movs	r3, #0
 8009b3a:	e779      	b.n	8009a30 <_dtoa_r+0x7e8>
 8009b3c:	9b04      	ldr	r3, [sp, #16]
 8009b3e:	e777      	b.n	8009a30 <_dtoa_r+0x7e8>
 8009b40:	2300      	movs	r3, #0
 8009b42:	9308      	str	r3, [sp, #32]
 8009b44:	e779      	b.n	8009a3a <_dtoa_r+0x7f2>
 8009b46:	d093      	beq.n	8009a70 <_dtoa_r+0x828>
 8009b48:	9a00      	ldr	r2, [sp, #0]
 8009b4a:	331c      	adds	r3, #28
 8009b4c:	441a      	add	r2, r3
 8009b4e:	9200      	str	r2, [sp, #0]
 8009b50:	9a06      	ldr	r2, [sp, #24]
 8009b52:	441a      	add	r2, r3
 8009b54:	441e      	add	r6, r3
 8009b56:	9206      	str	r2, [sp, #24]
 8009b58:	e78a      	b.n	8009a70 <_dtoa_r+0x828>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	e7f4      	b.n	8009b48 <_dtoa_r+0x900>
 8009b5e:	9b03      	ldr	r3, [sp, #12]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	46b8      	mov	r8, r7
 8009b64:	dc20      	bgt.n	8009ba8 <_dtoa_r+0x960>
 8009b66:	469b      	mov	fp, r3
 8009b68:	9b07      	ldr	r3, [sp, #28]
 8009b6a:	2b02      	cmp	r3, #2
 8009b6c:	dd1e      	ble.n	8009bac <_dtoa_r+0x964>
 8009b6e:	f1bb 0f00 	cmp.w	fp, #0
 8009b72:	f47f adb1 	bne.w	80096d8 <_dtoa_r+0x490>
 8009b76:	4621      	mov	r1, r4
 8009b78:	465b      	mov	r3, fp
 8009b7a:	2205      	movs	r2, #5
 8009b7c:	4648      	mov	r0, r9
 8009b7e:	f000 fa95 	bl	800a0ac <__multadd>
 8009b82:	4601      	mov	r1, r0
 8009b84:	4604      	mov	r4, r0
 8009b86:	9802      	ldr	r0, [sp, #8]
 8009b88:	f000 fcea 	bl	800a560 <__mcmp>
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	f77f ada3 	ble.w	80096d8 <_dtoa_r+0x490>
 8009b92:	4656      	mov	r6, sl
 8009b94:	2331      	movs	r3, #49	@ 0x31
 8009b96:	f806 3b01 	strb.w	r3, [r6], #1
 8009b9a:	f108 0801 	add.w	r8, r8, #1
 8009b9e:	e59f      	b.n	80096e0 <_dtoa_r+0x498>
 8009ba0:	9c03      	ldr	r4, [sp, #12]
 8009ba2:	46b8      	mov	r8, r7
 8009ba4:	4625      	mov	r5, r4
 8009ba6:	e7f4      	b.n	8009b92 <_dtoa_r+0x94a>
 8009ba8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	f000 8101 	beq.w	8009db6 <_dtoa_r+0xb6e>
 8009bb4:	2e00      	cmp	r6, #0
 8009bb6:	dd05      	ble.n	8009bc4 <_dtoa_r+0x97c>
 8009bb8:	4629      	mov	r1, r5
 8009bba:	4632      	mov	r2, r6
 8009bbc:	4648      	mov	r0, r9
 8009bbe:	f000 fc63 	bl	800a488 <__lshift>
 8009bc2:	4605      	mov	r5, r0
 8009bc4:	9b08      	ldr	r3, [sp, #32]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d05c      	beq.n	8009c84 <_dtoa_r+0xa3c>
 8009bca:	6869      	ldr	r1, [r5, #4]
 8009bcc:	4648      	mov	r0, r9
 8009bce:	f000 fa0b 	bl	8009fe8 <_Balloc>
 8009bd2:	4606      	mov	r6, r0
 8009bd4:	b928      	cbnz	r0, 8009be2 <_dtoa_r+0x99a>
 8009bd6:	4b82      	ldr	r3, [pc, #520]	@ (8009de0 <_dtoa_r+0xb98>)
 8009bd8:	4602      	mov	r2, r0
 8009bda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009bde:	f7ff bb4a 	b.w	8009276 <_dtoa_r+0x2e>
 8009be2:	692a      	ldr	r2, [r5, #16]
 8009be4:	3202      	adds	r2, #2
 8009be6:	0092      	lsls	r2, r2, #2
 8009be8:	f105 010c 	add.w	r1, r5, #12
 8009bec:	300c      	adds	r0, #12
 8009bee:	f002 fae9 	bl	800c1c4 <memcpy>
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	4631      	mov	r1, r6
 8009bf6:	4648      	mov	r0, r9
 8009bf8:	f000 fc46 	bl	800a488 <__lshift>
 8009bfc:	f10a 0301 	add.w	r3, sl, #1
 8009c00:	9300      	str	r3, [sp, #0]
 8009c02:	eb0a 030b 	add.w	r3, sl, fp
 8009c06:	9308      	str	r3, [sp, #32]
 8009c08:	9b04      	ldr	r3, [sp, #16]
 8009c0a:	f003 0301 	and.w	r3, r3, #1
 8009c0e:	462f      	mov	r7, r5
 8009c10:	9306      	str	r3, [sp, #24]
 8009c12:	4605      	mov	r5, r0
 8009c14:	9b00      	ldr	r3, [sp, #0]
 8009c16:	9802      	ldr	r0, [sp, #8]
 8009c18:	4621      	mov	r1, r4
 8009c1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8009c1e:	f7ff fa89 	bl	8009134 <quorem>
 8009c22:	4603      	mov	r3, r0
 8009c24:	3330      	adds	r3, #48	@ 0x30
 8009c26:	9003      	str	r0, [sp, #12]
 8009c28:	4639      	mov	r1, r7
 8009c2a:	9802      	ldr	r0, [sp, #8]
 8009c2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c2e:	f000 fc97 	bl	800a560 <__mcmp>
 8009c32:	462a      	mov	r2, r5
 8009c34:	9004      	str	r0, [sp, #16]
 8009c36:	4621      	mov	r1, r4
 8009c38:	4648      	mov	r0, r9
 8009c3a:	f000 fcad 	bl	800a598 <__mdiff>
 8009c3e:	68c2      	ldr	r2, [r0, #12]
 8009c40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c42:	4606      	mov	r6, r0
 8009c44:	bb02      	cbnz	r2, 8009c88 <_dtoa_r+0xa40>
 8009c46:	4601      	mov	r1, r0
 8009c48:	9802      	ldr	r0, [sp, #8]
 8009c4a:	f000 fc89 	bl	800a560 <__mcmp>
 8009c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c50:	4602      	mov	r2, r0
 8009c52:	4631      	mov	r1, r6
 8009c54:	4648      	mov	r0, r9
 8009c56:	920c      	str	r2, [sp, #48]	@ 0x30
 8009c58:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c5a:	f000 fa05 	bl	800a068 <_Bfree>
 8009c5e:	9b07      	ldr	r3, [sp, #28]
 8009c60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009c62:	9e00      	ldr	r6, [sp, #0]
 8009c64:	ea42 0103 	orr.w	r1, r2, r3
 8009c68:	9b06      	ldr	r3, [sp, #24]
 8009c6a:	4319      	orrs	r1, r3
 8009c6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c6e:	d10d      	bne.n	8009c8c <_dtoa_r+0xa44>
 8009c70:	2b39      	cmp	r3, #57	@ 0x39
 8009c72:	d027      	beq.n	8009cc4 <_dtoa_r+0xa7c>
 8009c74:	9a04      	ldr	r2, [sp, #16]
 8009c76:	2a00      	cmp	r2, #0
 8009c78:	dd01      	ble.n	8009c7e <_dtoa_r+0xa36>
 8009c7a:	9b03      	ldr	r3, [sp, #12]
 8009c7c:	3331      	adds	r3, #49	@ 0x31
 8009c7e:	f88b 3000 	strb.w	r3, [fp]
 8009c82:	e52e      	b.n	80096e2 <_dtoa_r+0x49a>
 8009c84:	4628      	mov	r0, r5
 8009c86:	e7b9      	b.n	8009bfc <_dtoa_r+0x9b4>
 8009c88:	2201      	movs	r2, #1
 8009c8a:	e7e2      	b.n	8009c52 <_dtoa_r+0xa0a>
 8009c8c:	9904      	ldr	r1, [sp, #16]
 8009c8e:	2900      	cmp	r1, #0
 8009c90:	db04      	blt.n	8009c9c <_dtoa_r+0xa54>
 8009c92:	9807      	ldr	r0, [sp, #28]
 8009c94:	4301      	orrs	r1, r0
 8009c96:	9806      	ldr	r0, [sp, #24]
 8009c98:	4301      	orrs	r1, r0
 8009c9a:	d120      	bne.n	8009cde <_dtoa_r+0xa96>
 8009c9c:	2a00      	cmp	r2, #0
 8009c9e:	ddee      	ble.n	8009c7e <_dtoa_r+0xa36>
 8009ca0:	9902      	ldr	r1, [sp, #8]
 8009ca2:	9300      	str	r3, [sp, #0]
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	4648      	mov	r0, r9
 8009ca8:	f000 fbee 	bl	800a488 <__lshift>
 8009cac:	4621      	mov	r1, r4
 8009cae:	9002      	str	r0, [sp, #8]
 8009cb0:	f000 fc56 	bl	800a560 <__mcmp>
 8009cb4:	2800      	cmp	r0, #0
 8009cb6:	9b00      	ldr	r3, [sp, #0]
 8009cb8:	dc02      	bgt.n	8009cc0 <_dtoa_r+0xa78>
 8009cba:	d1e0      	bne.n	8009c7e <_dtoa_r+0xa36>
 8009cbc:	07da      	lsls	r2, r3, #31
 8009cbe:	d5de      	bpl.n	8009c7e <_dtoa_r+0xa36>
 8009cc0:	2b39      	cmp	r3, #57	@ 0x39
 8009cc2:	d1da      	bne.n	8009c7a <_dtoa_r+0xa32>
 8009cc4:	2339      	movs	r3, #57	@ 0x39
 8009cc6:	f88b 3000 	strb.w	r3, [fp]
 8009cca:	4633      	mov	r3, r6
 8009ccc:	461e      	mov	r6, r3
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009cd4:	2a39      	cmp	r2, #57	@ 0x39
 8009cd6:	d04e      	beq.n	8009d76 <_dtoa_r+0xb2e>
 8009cd8:	3201      	adds	r2, #1
 8009cda:	701a      	strb	r2, [r3, #0]
 8009cdc:	e501      	b.n	80096e2 <_dtoa_r+0x49a>
 8009cde:	2a00      	cmp	r2, #0
 8009ce0:	dd03      	ble.n	8009cea <_dtoa_r+0xaa2>
 8009ce2:	2b39      	cmp	r3, #57	@ 0x39
 8009ce4:	d0ee      	beq.n	8009cc4 <_dtoa_r+0xa7c>
 8009ce6:	3301      	adds	r3, #1
 8009ce8:	e7c9      	b.n	8009c7e <_dtoa_r+0xa36>
 8009cea:	9a00      	ldr	r2, [sp, #0]
 8009cec:	9908      	ldr	r1, [sp, #32]
 8009cee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009cf2:	428a      	cmp	r2, r1
 8009cf4:	d028      	beq.n	8009d48 <_dtoa_r+0xb00>
 8009cf6:	9902      	ldr	r1, [sp, #8]
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	220a      	movs	r2, #10
 8009cfc:	4648      	mov	r0, r9
 8009cfe:	f000 f9d5 	bl	800a0ac <__multadd>
 8009d02:	42af      	cmp	r7, r5
 8009d04:	9002      	str	r0, [sp, #8]
 8009d06:	f04f 0300 	mov.w	r3, #0
 8009d0a:	f04f 020a 	mov.w	r2, #10
 8009d0e:	4639      	mov	r1, r7
 8009d10:	4648      	mov	r0, r9
 8009d12:	d107      	bne.n	8009d24 <_dtoa_r+0xadc>
 8009d14:	f000 f9ca 	bl	800a0ac <__multadd>
 8009d18:	4607      	mov	r7, r0
 8009d1a:	4605      	mov	r5, r0
 8009d1c:	9b00      	ldr	r3, [sp, #0]
 8009d1e:	3301      	adds	r3, #1
 8009d20:	9300      	str	r3, [sp, #0]
 8009d22:	e777      	b.n	8009c14 <_dtoa_r+0x9cc>
 8009d24:	f000 f9c2 	bl	800a0ac <__multadd>
 8009d28:	4629      	mov	r1, r5
 8009d2a:	4607      	mov	r7, r0
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	220a      	movs	r2, #10
 8009d30:	4648      	mov	r0, r9
 8009d32:	f000 f9bb 	bl	800a0ac <__multadd>
 8009d36:	4605      	mov	r5, r0
 8009d38:	e7f0      	b.n	8009d1c <_dtoa_r+0xad4>
 8009d3a:	f1bb 0f00 	cmp.w	fp, #0
 8009d3e:	bfcc      	ite	gt
 8009d40:	465e      	movgt	r6, fp
 8009d42:	2601      	movle	r6, #1
 8009d44:	4456      	add	r6, sl
 8009d46:	2700      	movs	r7, #0
 8009d48:	9902      	ldr	r1, [sp, #8]
 8009d4a:	9300      	str	r3, [sp, #0]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	4648      	mov	r0, r9
 8009d50:	f000 fb9a 	bl	800a488 <__lshift>
 8009d54:	4621      	mov	r1, r4
 8009d56:	9002      	str	r0, [sp, #8]
 8009d58:	f000 fc02 	bl	800a560 <__mcmp>
 8009d5c:	2800      	cmp	r0, #0
 8009d5e:	dcb4      	bgt.n	8009cca <_dtoa_r+0xa82>
 8009d60:	d102      	bne.n	8009d68 <_dtoa_r+0xb20>
 8009d62:	9b00      	ldr	r3, [sp, #0]
 8009d64:	07db      	lsls	r3, r3, #31
 8009d66:	d4b0      	bmi.n	8009cca <_dtoa_r+0xa82>
 8009d68:	4633      	mov	r3, r6
 8009d6a:	461e      	mov	r6, r3
 8009d6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d70:	2a30      	cmp	r2, #48	@ 0x30
 8009d72:	d0fa      	beq.n	8009d6a <_dtoa_r+0xb22>
 8009d74:	e4b5      	b.n	80096e2 <_dtoa_r+0x49a>
 8009d76:	459a      	cmp	sl, r3
 8009d78:	d1a8      	bne.n	8009ccc <_dtoa_r+0xa84>
 8009d7a:	2331      	movs	r3, #49	@ 0x31
 8009d7c:	f108 0801 	add.w	r8, r8, #1
 8009d80:	f88a 3000 	strb.w	r3, [sl]
 8009d84:	e4ad      	b.n	80096e2 <_dtoa_r+0x49a>
 8009d86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009d88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009de4 <_dtoa_r+0xb9c>
 8009d8c:	b11b      	cbz	r3, 8009d96 <_dtoa_r+0xb4e>
 8009d8e:	f10a 0308 	add.w	r3, sl, #8
 8009d92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009d94:	6013      	str	r3, [r2, #0]
 8009d96:	4650      	mov	r0, sl
 8009d98:	b017      	add	sp, #92	@ 0x5c
 8009d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9e:	9b07      	ldr	r3, [sp, #28]
 8009da0:	2b01      	cmp	r3, #1
 8009da2:	f77f ae2e 	ble.w	8009a02 <_dtoa_r+0x7ba>
 8009da6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009da8:	9308      	str	r3, [sp, #32]
 8009daa:	2001      	movs	r0, #1
 8009dac:	e64d      	b.n	8009a4a <_dtoa_r+0x802>
 8009dae:	f1bb 0f00 	cmp.w	fp, #0
 8009db2:	f77f aed9 	ble.w	8009b68 <_dtoa_r+0x920>
 8009db6:	4656      	mov	r6, sl
 8009db8:	9802      	ldr	r0, [sp, #8]
 8009dba:	4621      	mov	r1, r4
 8009dbc:	f7ff f9ba 	bl	8009134 <quorem>
 8009dc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009dc4:	f806 3b01 	strb.w	r3, [r6], #1
 8009dc8:	eba6 020a 	sub.w	r2, r6, sl
 8009dcc:	4593      	cmp	fp, r2
 8009dce:	ddb4      	ble.n	8009d3a <_dtoa_r+0xaf2>
 8009dd0:	9902      	ldr	r1, [sp, #8]
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	220a      	movs	r2, #10
 8009dd6:	4648      	mov	r0, r9
 8009dd8:	f000 f968 	bl	800a0ac <__multadd>
 8009ddc:	9002      	str	r0, [sp, #8]
 8009dde:	e7eb      	b.n	8009db8 <_dtoa_r+0xb70>
 8009de0:	0800d3c3 	.word	0x0800d3c3
 8009de4:	0800d347 	.word	0x0800d347

08009de8 <_free_r>:
 8009de8:	b538      	push	{r3, r4, r5, lr}
 8009dea:	4605      	mov	r5, r0
 8009dec:	2900      	cmp	r1, #0
 8009dee:	d041      	beq.n	8009e74 <_free_r+0x8c>
 8009df0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009df4:	1f0c      	subs	r4, r1, #4
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	bfb8      	it	lt
 8009dfa:	18e4      	addlt	r4, r4, r3
 8009dfc:	f000 f8e8 	bl	8009fd0 <__malloc_lock>
 8009e00:	4a1d      	ldr	r2, [pc, #116]	@ (8009e78 <_free_r+0x90>)
 8009e02:	6813      	ldr	r3, [r2, #0]
 8009e04:	b933      	cbnz	r3, 8009e14 <_free_r+0x2c>
 8009e06:	6063      	str	r3, [r4, #4]
 8009e08:	6014      	str	r4, [r2, #0]
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e10:	f000 b8e4 	b.w	8009fdc <__malloc_unlock>
 8009e14:	42a3      	cmp	r3, r4
 8009e16:	d908      	bls.n	8009e2a <_free_r+0x42>
 8009e18:	6820      	ldr	r0, [r4, #0]
 8009e1a:	1821      	adds	r1, r4, r0
 8009e1c:	428b      	cmp	r3, r1
 8009e1e:	bf01      	itttt	eq
 8009e20:	6819      	ldreq	r1, [r3, #0]
 8009e22:	685b      	ldreq	r3, [r3, #4]
 8009e24:	1809      	addeq	r1, r1, r0
 8009e26:	6021      	streq	r1, [r4, #0]
 8009e28:	e7ed      	b.n	8009e06 <_free_r+0x1e>
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	685b      	ldr	r3, [r3, #4]
 8009e2e:	b10b      	cbz	r3, 8009e34 <_free_r+0x4c>
 8009e30:	42a3      	cmp	r3, r4
 8009e32:	d9fa      	bls.n	8009e2a <_free_r+0x42>
 8009e34:	6811      	ldr	r1, [r2, #0]
 8009e36:	1850      	adds	r0, r2, r1
 8009e38:	42a0      	cmp	r0, r4
 8009e3a:	d10b      	bne.n	8009e54 <_free_r+0x6c>
 8009e3c:	6820      	ldr	r0, [r4, #0]
 8009e3e:	4401      	add	r1, r0
 8009e40:	1850      	adds	r0, r2, r1
 8009e42:	4283      	cmp	r3, r0
 8009e44:	6011      	str	r1, [r2, #0]
 8009e46:	d1e0      	bne.n	8009e0a <_free_r+0x22>
 8009e48:	6818      	ldr	r0, [r3, #0]
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	6053      	str	r3, [r2, #4]
 8009e4e:	4408      	add	r0, r1
 8009e50:	6010      	str	r0, [r2, #0]
 8009e52:	e7da      	b.n	8009e0a <_free_r+0x22>
 8009e54:	d902      	bls.n	8009e5c <_free_r+0x74>
 8009e56:	230c      	movs	r3, #12
 8009e58:	602b      	str	r3, [r5, #0]
 8009e5a:	e7d6      	b.n	8009e0a <_free_r+0x22>
 8009e5c:	6820      	ldr	r0, [r4, #0]
 8009e5e:	1821      	adds	r1, r4, r0
 8009e60:	428b      	cmp	r3, r1
 8009e62:	bf04      	itt	eq
 8009e64:	6819      	ldreq	r1, [r3, #0]
 8009e66:	685b      	ldreq	r3, [r3, #4]
 8009e68:	6063      	str	r3, [r4, #4]
 8009e6a:	bf04      	itt	eq
 8009e6c:	1809      	addeq	r1, r1, r0
 8009e6e:	6021      	streq	r1, [r4, #0]
 8009e70:	6054      	str	r4, [r2, #4]
 8009e72:	e7ca      	b.n	8009e0a <_free_r+0x22>
 8009e74:	bd38      	pop	{r3, r4, r5, pc}
 8009e76:	bf00      	nop
 8009e78:	200005dc 	.word	0x200005dc

08009e7c <malloc>:
 8009e7c:	4b02      	ldr	r3, [pc, #8]	@ (8009e88 <malloc+0xc>)
 8009e7e:	4601      	mov	r1, r0
 8009e80:	6818      	ldr	r0, [r3, #0]
 8009e82:	f000 b825 	b.w	8009ed0 <_malloc_r>
 8009e86:	bf00      	nop
 8009e88:	20000030 	.word	0x20000030

08009e8c <sbrk_aligned>:
 8009e8c:	b570      	push	{r4, r5, r6, lr}
 8009e8e:	4e0f      	ldr	r6, [pc, #60]	@ (8009ecc <sbrk_aligned+0x40>)
 8009e90:	460c      	mov	r4, r1
 8009e92:	6831      	ldr	r1, [r6, #0]
 8009e94:	4605      	mov	r5, r0
 8009e96:	b911      	cbnz	r1, 8009e9e <sbrk_aligned+0x12>
 8009e98:	f002 f984 	bl	800c1a4 <_sbrk_r>
 8009e9c:	6030      	str	r0, [r6, #0]
 8009e9e:	4621      	mov	r1, r4
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	f002 f97f 	bl	800c1a4 <_sbrk_r>
 8009ea6:	1c43      	adds	r3, r0, #1
 8009ea8:	d103      	bne.n	8009eb2 <sbrk_aligned+0x26>
 8009eaa:	f04f 34ff 	mov.w	r4, #4294967295
 8009eae:	4620      	mov	r0, r4
 8009eb0:	bd70      	pop	{r4, r5, r6, pc}
 8009eb2:	1cc4      	adds	r4, r0, #3
 8009eb4:	f024 0403 	bic.w	r4, r4, #3
 8009eb8:	42a0      	cmp	r0, r4
 8009eba:	d0f8      	beq.n	8009eae <sbrk_aligned+0x22>
 8009ebc:	1a21      	subs	r1, r4, r0
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	f002 f970 	bl	800c1a4 <_sbrk_r>
 8009ec4:	3001      	adds	r0, #1
 8009ec6:	d1f2      	bne.n	8009eae <sbrk_aligned+0x22>
 8009ec8:	e7ef      	b.n	8009eaa <sbrk_aligned+0x1e>
 8009eca:	bf00      	nop
 8009ecc:	200005d8 	.word	0x200005d8

08009ed0 <_malloc_r>:
 8009ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ed4:	1ccd      	adds	r5, r1, #3
 8009ed6:	f025 0503 	bic.w	r5, r5, #3
 8009eda:	3508      	adds	r5, #8
 8009edc:	2d0c      	cmp	r5, #12
 8009ede:	bf38      	it	cc
 8009ee0:	250c      	movcc	r5, #12
 8009ee2:	2d00      	cmp	r5, #0
 8009ee4:	4606      	mov	r6, r0
 8009ee6:	db01      	blt.n	8009eec <_malloc_r+0x1c>
 8009ee8:	42a9      	cmp	r1, r5
 8009eea:	d904      	bls.n	8009ef6 <_malloc_r+0x26>
 8009eec:	230c      	movs	r3, #12
 8009eee:	6033      	str	r3, [r6, #0]
 8009ef0:	2000      	movs	r0, #0
 8009ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ef6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009fcc <_malloc_r+0xfc>
 8009efa:	f000 f869 	bl	8009fd0 <__malloc_lock>
 8009efe:	f8d8 3000 	ldr.w	r3, [r8]
 8009f02:	461c      	mov	r4, r3
 8009f04:	bb44      	cbnz	r4, 8009f58 <_malloc_r+0x88>
 8009f06:	4629      	mov	r1, r5
 8009f08:	4630      	mov	r0, r6
 8009f0a:	f7ff ffbf 	bl	8009e8c <sbrk_aligned>
 8009f0e:	1c43      	adds	r3, r0, #1
 8009f10:	4604      	mov	r4, r0
 8009f12:	d158      	bne.n	8009fc6 <_malloc_r+0xf6>
 8009f14:	f8d8 4000 	ldr.w	r4, [r8]
 8009f18:	4627      	mov	r7, r4
 8009f1a:	2f00      	cmp	r7, #0
 8009f1c:	d143      	bne.n	8009fa6 <_malloc_r+0xd6>
 8009f1e:	2c00      	cmp	r4, #0
 8009f20:	d04b      	beq.n	8009fba <_malloc_r+0xea>
 8009f22:	6823      	ldr	r3, [r4, #0]
 8009f24:	4639      	mov	r1, r7
 8009f26:	4630      	mov	r0, r6
 8009f28:	eb04 0903 	add.w	r9, r4, r3
 8009f2c:	f002 f93a 	bl	800c1a4 <_sbrk_r>
 8009f30:	4581      	cmp	r9, r0
 8009f32:	d142      	bne.n	8009fba <_malloc_r+0xea>
 8009f34:	6821      	ldr	r1, [r4, #0]
 8009f36:	1a6d      	subs	r5, r5, r1
 8009f38:	4629      	mov	r1, r5
 8009f3a:	4630      	mov	r0, r6
 8009f3c:	f7ff ffa6 	bl	8009e8c <sbrk_aligned>
 8009f40:	3001      	adds	r0, #1
 8009f42:	d03a      	beq.n	8009fba <_malloc_r+0xea>
 8009f44:	6823      	ldr	r3, [r4, #0]
 8009f46:	442b      	add	r3, r5
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	f8d8 3000 	ldr.w	r3, [r8]
 8009f4e:	685a      	ldr	r2, [r3, #4]
 8009f50:	bb62      	cbnz	r2, 8009fac <_malloc_r+0xdc>
 8009f52:	f8c8 7000 	str.w	r7, [r8]
 8009f56:	e00f      	b.n	8009f78 <_malloc_r+0xa8>
 8009f58:	6822      	ldr	r2, [r4, #0]
 8009f5a:	1b52      	subs	r2, r2, r5
 8009f5c:	d420      	bmi.n	8009fa0 <_malloc_r+0xd0>
 8009f5e:	2a0b      	cmp	r2, #11
 8009f60:	d917      	bls.n	8009f92 <_malloc_r+0xc2>
 8009f62:	1961      	adds	r1, r4, r5
 8009f64:	42a3      	cmp	r3, r4
 8009f66:	6025      	str	r5, [r4, #0]
 8009f68:	bf18      	it	ne
 8009f6a:	6059      	strne	r1, [r3, #4]
 8009f6c:	6863      	ldr	r3, [r4, #4]
 8009f6e:	bf08      	it	eq
 8009f70:	f8c8 1000 	streq.w	r1, [r8]
 8009f74:	5162      	str	r2, [r4, r5]
 8009f76:	604b      	str	r3, [r1, #4]
 8009f78:	4630      	mov	r0, r6
 8009f7a:	f000 f82f 	bl	8009fdc <__malloc_unlock>
 8009f7e:	f104 000b 	add.w	r0, r4, #11
 8009f82:	1d23      	adds	r3, r4, #4
 8009f84:	f020 0007 	bic.w	r0, r0, #7
 8009f88:	1ac2      	subs	r2, r0, r3
 8009f8a:	bf1c      	itt	ne
 8009f8c:	1a1b      	subne	r3, r3, r0
 8009f8e:	50a3      	strne	r3, [r4, r2]
 8009f90:	e7af      	b.n	8009ef2 <_malloc_r+0x22>
 8009f92:	6862      	ldr	r2, [r4, #4]
 8009f94:	42a3      	cmp	r3, r4
 8009f96:	bf0c      	ite	eq
 8009f98:	f8c8 2000 	streq.w	r2, [r8]
 8009f9c:	605a      	strne	r2, [r3, #4]
 8009f9e:	e7eb      	b.n	8009f78 <_malloc_r+0xa8>
 8009fa0:	4623      	mov	r3, r4
 8009fa2:	6864      	ldr	r4, [r4, #4]
 8009fa4:	e7ae      	b.n	8009f04 <_malloc_r+0x34>
 8009fa6:	463c      	mov	r4, r7
 8009fa8:	687f      	ldr	r7, [r7, #4]
 8009faa:	e7b6      	b.n	8009f1a <_malloc_r+0x4a>
 8009fac:	461a      	mov	r2, r3
 8009fae:	685b      	ldr	r3, [r3, #4]
 8009fb0:	42a3      	cmp	r3, r4
 8009fb2:	d1fb      	bne.n	8009fac <_malloc_r+0xdc>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	6053      	str	r3, [r2, #4]
 8009fb8:	e7de      	b.n	8009f78 <_malloc_r+0xa8>
 8009fba:	230c      	movs	r3, #12
 8009fbc:	6033      	str	r3, [r6, #0]
 8009fbe:	4630      	mov	r0, r6
 8009fc0:	f000 f80c 	bl	8009fdc <__malloc_unlock>
 8009fc4:	e794      	b.n	8009ef0 <_malloc_r+0x20>
 8009fc6:	6005      	str	r5, [r0, #0]
 8009fc8:	e7d6      	b.n	8009f78 <_malloc_r+0xa8>
 8009fca:	bf00      	nop
 8009fcc:	200005dc 	.word	0x200005dc

08009fd0 <__malloc_lock>:
 8009fd0:	4801      	ldr	r0, [pc, #4]	@ (8009fd8 <__malloc_lock+0x8>)
 8009fd2:	f7ff b8a6 	b.w	8009122 <__retarget_lock_acquire_recursive>
 8009fd6:	bf00      	nop
 8009fd8:	200005d4 	.word	0x200005d4

08009fdc <__malloc_unlock>:
 8009fdc:	4801      	ldr	r0, [pc, #4]	@ (8009fe4 <__malloc_unlock+0x8>)
 8009fde:	f7ff b8a1 	b.w	8009124 <__retarget_lock_release_recursive>
 8009fe2:	bf00      	nop
 8009fe4:	200005d4 	.word	0x200005d4

08009fe8 <_Balloc>:
 8009fe8:	b570      	push	{r4, r5, r6, lr}
 8009fea:	69c6      	ldr	r6, [r0, #28]
 8009fec:	4604      	mov	r4, r0
 8009fee:	460d      	mov	r5, r1
 8009ff0:	b976      	cbnz	r6, 800a010 <_Balloc+0x28>
 8009ff2:	2010      	movs	r0, #16
 8009ff4:	f7ff ff42 	bl	8009e7c <malloc>
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	61e0      	str	r0, [r4, #28]
 8009ffc:	b920      	cbnz	r0, 800a008 <_Balloc+0x20>
 8009ffe:	4b18      	ldr	r3, [pc, #96]	@ (800a060 <_Balloc+0x78>)
 800a000:	4818      	ldr	r0, [pc, #96]	@ (800a064 <_Balloc+0x7c>)
 800a002:	216b      	movs	r1, #107	@ 0x6b
 800a004:	f002 f8f4 	bl	800c1f0 <__assert_func>
 800a008:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a00c:	6006      	str	r6, [r0, #0]
 800a00e:	60c6      	str	r6, [r0, #12]
 800a010:	69e6      	ldr	r6, [r4, #28]
 800a012:	68f3      	ldr	r3, [r6, #12]
 800a014:	b183      	cbz	r3, 800a038 <_Balloc+0x50>
 800a016:	69e3      	ldr	r3, [r4, #28]
 800a018:	68db      	ldr	r3, [r3, #12]
 800a01a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a01e:	b9b8      	cbnz	r0, 800a050 <_Balloc+0x68>
 800a020:	2101      	movs	r1, #1
 800a022:	fa01 f605 	lsl.w	r6, r1, r5
 800a026:	1d72      	adds	r2, r6, #5
 800a028:	0092      	lsls	r2, r2, #2
 800a02a:	4620      	mov	r0, r4
 800a02c:	f002 f8fe 	bl	800c22c <_calloc_r>
 800a030:	b160      	cbz	r0, 800a04c <_Balloc+0x64>
 800a032:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a036:	e00e      	b.n	800a056 <_Balloc+0x6e>
 800a038:	2221      	movs	r2, #33	@ 0x21
 800a03a:	2104      	movs	r1, #4
 800a03c:	4620      	mov	r0, r4
 800a03e:	f002 f8f5 	bl	800c22c <_calloc_r>
 800a042:	69e3      	ldr	r3, [r4, #28]
 800a044:	60f0      	str	r0, [r6, #12]
 800a046:	68db      	ldr	r3, [r3, #12]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d1e4      	bne.n	800a016 <_Balloc+0x2e>
 800a04c:	2000      	movs	r0, #0
 800a04e:	bd70      	pop	{r4, r5, r6, pc}
 800a050:	6802      	ldr	r2, [r0, #0]
 800a052:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a056:	2300      	movs	r3, #0
 800a058:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a05c:	e7f7      	b.n	800a04e <_Balloc+0x66>
 800a05e:	bf00      	nop
 800a060:	0800d354 	.word	0x0800d354
 800a064:	0800d3d4 	.word	0x0800d3d4

0800a068 <_Bfree>:
 800a068:	b570      	push	{r4, r5, r6, lr}
 800a06a:	69c6      	ldr	r6, [r0, #28]
 800a06c:	4605      	mov	r5, r0
 800a06e:	460c      	mov	r4, r1
 800a070:	b976      	cbnz	r6, 800a090 <_Bfree+0x28>
 800a072:	2010      	movs	r0, #16
 800a074:	f7ff ff02 	bl	8009e7c <malloc>
 800a078:	4602      	mov	r2, r0
 800a07a:	61e8      	str	r0, [r5, #28]
 800a07c:	b920      	cbnz	r0, 800a088 <_Bfree+0x20>
 800a07e:	4b09      	ldr	r3, [pc, #36]	@ (800a0a4 <_Bfree+0x3c>)
 800a080:	4809      	ldr	r0, [pc, #36]	@ (800a0a8 <_Bfree+0x40>)
 800a082:	218f      	movs	r1, #143	@ 0x8f
 800a084:	f002 f8b4 	bl	800c1f0 <__assert_func>
 800a088:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a08c:	6006      	str	r6, [r0, #0]
 800a08e:	60c6      	str	r6, [r0, #12]
 800a090:	b13c      	cbz	r4, 800a0a2 <_Bfree+0x3a>
 800a092:	69eb      	ldr	r3, [r5, #28]
 800a094:	6862      	ldr	r2, [r4, #4]
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a09c:	6021      	str	r1, [r4, #0]
 800a09e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a0a2:	bd70      	pop	{r4, r5, r6, pc}
 800a0a4:	0800d354 	.word	0x0800d354
 800a0a8:	0800d3d4 	.word	0x0800d3d4

0800a0ac <__multadd>:
 800a0ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0b0:	690d      	ldr	r5, [r1, #16]
 800a0b2:	4607      	mov	r7, r0
 800a0b4:	460c      	mov	r4, r1
 800a0b6:	461e      	mov	r6, r3
 800a0b8:	f101 0c14 	add.w	ip, r1, #20
 800a0bc:	2000      	movs	r0, #0
 800a0be:	f8dc 3000 	ldr.w	r3, [ip]
 800a0c2:	b299      	uxth	r1, r3
 800a0c4:	fb02 6101 	mla	r1, r2, r1, r6
 800a0c8:	0c1e      	lsrs	r6, r3, #16
 800a0ca:	0c0b      	lsrs	r3, r1, #16
 800a0cc:	fb02 3306 	mla	r3, r2, r6, r3
 800a0d0:	b289      	uxth	r1, r1
 800a0d2:	3001      	adds	r0, #1
 800a0d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a0d8:	4285      	cmp	r5, r0
 800a0da:	f84c 1b04 	str.w	r1, [ip], #4
 800a0de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a0e2:	dcec      	bgt.n	800a0be <__multadd+0x12>
 800a0e4:	b30e      	cbz	r6, 800a12a <__multadd+0x7e>
 800a0e6:	68a3      	ldr	r3, [r4, #8]
 800a0e8:	42ab      	cmp	r3, r5
 800a0ea:	dc19      	bgt.n	800a120 <__multadd+0x74>
 800a0ec:	6861      	ldr	r1, [r4, #4]
 800a0ee:	4638      	mov	r0, r7
 800a0f0:	3101      	adds	r1, #1
 800a0f2:	f7ff ff79 	bl	8009fe8 <_Balloc>
 800a0f6:	4680      	mov	r8, r0
 800a0f8:	b928      	cbnz	r0, 800a106 <__multadd+0x5a>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	4b0c      	ldr	r3, [pc, #48]	@ (800a130 <__multadd+0x84>)
 800a0fe:	480d      	ldr	r0, [pc, #52]	@ (800a134 <__multadd+0x88>)
 800a100:	21ba      	movs	r1, #186	@ 0xba
 800a102:	f002 f875 	bl	800c1f0 <__assert_func>
 800a106:	6922      	ldr	r2, [r4, #16]
 800a108:	3202      	adds	r2, #2
 800a10a:	f104 010c 	add.w	r1, r4, #12
 800a10e:	0092      	lsls	r2, r2, #2
 800a110:	300c      	adds	r0, #12
 800a112:	f002 f857 	bl	800c1c4 <memcpy>
 800a116:	4621      	mov	r1, r4
 800a118:	4638      	mov	r0, r7
 800a11a:	f7ff ffa5 	bl	800a068 <_Bfree>
 800a11e:	4644      	mov	r4, r8
 800a120:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a124:	3501      	adds	r5, #1
 800a126:	615e      	str	r6, [r3, #20]
 800a128:	6125      	str	r5, [r4, #16]
 800a12a:	4620      	mov	r0, r4
 800a12c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a130:	0800d3c3 	.word	0x0800d3c3
 800a134:	0800d3d4 	.word	0x0800d3d4

0800a138 <__s2b>:
 800a138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a13c:	460c      	mov	r4, r1
 800a13e:	4615      	mov	r5, r2
 800a140:	461f      	mov	r7, r3
 800a142:	2209      	movs	r2, #9
 800a144:	3308      	adds	r3, #8
 800a146:	4606      	mov	r6, r0
 800a148:	fb93 f3f2 	sdiv	r3, r3, r2
 800a14c:	2100      	movs	r1, #0
 800a14e:	2201      	movs	r2, #1
 800a150:	429a      	cmp	r2, r3
 800a152:	db09      	blt.n	800a168 <__s2b+0x30>
 800a154:	4630      	mov	r0, r6
 800a156:	f7ff ff47 	bl	8009fe8 <_Balloc>
 800a15a:	b940      	cbnz	r0, 800a16e <__s2b+0x36>
 800a15c:	4602      	mov	r2, r0
 800a15e:	4b19      	ldr	r3, [pc, #100]	@ (800a1c4 <__s2b+0x8c>)
 800a160:	4819      	ldr	r0, [pc, #100]	@ (800a1c8 <__s2b+0x90>)
 800a162:	21d3      	movs	r1, #211	@ 0xd3
 800a164:	f002 f844 	bl	800c1f0 <__assert_func>
 800a168:	0052      	lsls	r2, r2, #1
 800a16a:	3101      	adds	r1, #1
 800a16c:	e7f0      	b.n	800a150 <__s2b+0x18>
 800a16e:	9b08      	ldr	r3, [sp, #32]
 800a170:	6143      	str	r3, [r0, #20]
 800a172:	2d09      	cmp	r5, #9
 800a174:	f04f 0301 	mov.w	r3, #1
 800a178:	6103      	str	r3, [r0, #16]
 800a17a:	dd16      	ble.n	800a1aa <__s2b+0x72>
 800a17c:	f104 0909 	add.w	r9, r4, #9
 800a180:	46c8      	mov	r8, r9
 800a182:	442c      	add	r4, r5
 800a184:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a188:	4601      	mov	r1, r0
 800a18a:	3b30      	subs	r3, #48	@ 0x30
 800a18c:	220a      	movs	r2, #10
 800a18e:	4630      	mov	r0, r6
 800a190:	f7ff ff8c 	bl	800a0ac <__multadd>
 800a194:	45a0      	cmp	r8, r4
 800a196:	d1f5      	bne.n	800a184 <__s2b+0x4c>
 800a198:	f1a5 0408 	sub.w	r4, r5, #8
 800a19c:	444c      	add	r4, r9
 800a19e:	1b2d      	subs	r5, r5, r4
 800a1a0:	1963      	adds	r3, r4, r5
 800a1a2:	42bb      	cmp	r3, r7
 800a1a4:	db04      	blt.n	800a1b0 <__s2b+0x78>
 800a1a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1aa:	340a      	adds	r4, #10
 800a1ac:	2509      	movs	r5, #9
 800a1ae:	e7f6      	b.n	800a19e <__s2b+0x66>
 800a1b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a1b4:	4601      	mov	r1, r0
 800a1b6:	3b30      	subs	r3, #48	@ 0x30
 800a1b8:	220a      	movs	r2, #10
 800a1ba:	4630      	mov	r0, r6
 800a1bc:	f7ff ff76 	bl	800a0ac <__multadd>
 800a1c0:	e7ee      	b.n	800a1a0 <__s2b+0x68>
 800a1c2:	bf00      	nop
 800a1c4:	0800d3c3 	.word	0x0800d3c3
 800a1c8:	0800d3d4 	.word	0x0800d3d4

0800a1cc <__hi0bits>:
 800a1cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	bf36      	itet	cc
 800a1d4:	0403      	lslcc	r3, r0, #16
 800a1d6:	2000      	movcs	r0, #0
 800a1d8:	2010      	movcc	r0, #16
 800a1da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a1de:	bf3c      	itt	cc
 800a1e0:	021b      	lslcc	r3, r3, #8
 800a1e2:	3008      	addcc	r0, #8
 800a1e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1e8:	bf3c      	itt	cc
 800a1ea:	011b      	lslcc	r3, r3, #4
 800a1ec:	3004      	addcc	r0, #4
 800a1ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1f2:	bf3c      	itt	cc
 800a1f4:	009b      	lslcc	r3, r3, #2
 800a1f6:	3002      	addcc	r0, #2
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	db05      	blt.n	800a208 <__hi0bits+0x3c>
 800a1fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a200:	f100 0001 	add.w	r0, r0, #1
 800a204:	bf08      	it	eq
 800a206:	2020      	moveq	r0, #32
 800a208:	4770      	bx	lr

0800a20a <__lo0bits>:
 800a20a:	6803      	ldr	r3, [r0, #0]
 800a20c:	4602      	mov	r2, r0
 800a20e:	f013 0007 	ands.w	r0, r3, #7
 800a212:	d00b      	beq.n	800a22c <__lo0bits+0x22>
 800a214:	07d9      	lsls	r1, r3, #31
 800a216:	d421      	bmi.n	800a25c <__lo0bits+0x52>
 800a218:	0798      	lsls	r0, r3, #30
 800a21a:	bf49      	itett	mi
 800a21c:	085b      	lsrmi	r3, r3, #1
 800a21e:	089b      	lsrpl	r3, r3, #2
 800a220:	2001      	movmi	r0, #1
 800a222:	6013      	strmi	r3, [r2, #0]
 800a224:	bf5c      	itt	pl
 800a226:	6013      	strpl	r3, [r2, #0]
 800a228:	2002      	movpl	r0, #2
 800a22a:	4770      	bx	lr
 800a22c:	b299      	uxth	r1, r3
 800a22e:	b909      	cbnz	r1, 800a234 <__lo0bits+0x2a>
 800a230:	0c1b      	lsrs	r3, r3, #16
 800a232:	2010      	movs	r0, #16
 800a234:	b2d9      	uxtb	r1, r3
 800a236:	b909      	cbnz	r1, 800a23c <__lo0bits+0x32>
 800a238:	3008      	adds	r0, #8
 800a23a:	0a1b      	lsrs	r3, r3, #8
 800a23c:	0719      	lsls	r1, r3, #28
 800a23e:	bf04      	itt	eq
 800a240:	091b      	lsreq	r3, r3, #4
 800a242:	3004      	addeq	r0, #4
 800a244:	0799      	lsls	r1, r3, #30
 800a246:	bf04      	itt	eq
 800a248:	089b      	lsreq	r3, r3, #2
 800a24a:	3002      	addeq	r0, #2
 800a24c:	07d9      	lsls	r1, r3, #31
 800a24e:	d403      	bmi.n	800a258 <__lo0bits+0x4e>
 800a250:	085b      	lsrs	r3, r3, #1
 800a252:	f100 0001 	add.w	r0, r0, #1
 800a256:	d003      	beq.n	800a260 <__lo0bits+0x56>
 800a258:	6013      	str	r3, [r2, #0]
 800a25a:	4770      	bx	lr
 800a25c:	2000      	movs	r0, #0
 800a25e:	4770      	bx	lr
 800a260:	2020      	movs	r0, #32
 800a262:	4770      	bx	lr

0800a264 <__i2b>:
 800a264:	b510      	push	{r4, lr}
 800a266:	460c      	mov	r4, r1
 800a268:	2101      	movs	r1, #1
 800a26a:	f7ff febd 	bl	8009fe8 <_Balloc>
 800a26e:	4602      	mov	r2, r0
 800a270:	b928      	cbnz	r0, 800a27e <__i2b+0x1a>
 800a272:	4b05      	ldr	r3, [pc, #20]	@ (800a288 <__i2b+0x24>)
 800a274:	4805      	ldr	r0, [pc, #20]	@ (800a28c <__i2b+0x28>)
 800a276:	f240 1145 	movw	r1, #325	@ 0x145
 800a27a:	f001 ffb9 	bl	800c1f0 <__assert_func>
 800a27e:	2301      	movs	r3, #1
 800a280:	6144      	str	r4, [r0, #20]
 800a282:	6103      	str	r3, [r0, #16]
 800a284:	bd10      	pop	{r4, pc}
 800a286:	bf00      	nop
 800a288:	0800d3c3 	.word	0x0800d3c3
 800a28c:	0800d3d4 	.word	0x0800d3d4

0800a290 <__multiply>:
 800a290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a294:	4617      	mov	r7, r2
 800a296:	690a      	ldr	r2, [r1, #16]
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	bfa8      	it	ge
 800a29e:	463b      	movge	r3, r7
 800a2a0:	4689      	mov	r9, r1
 800a2a2:	bfa4      	itt	ge
 800a2a4:	460f      	movge	r7, r1
 800a2a6:	4699      	movge	r9, r3
 800a2a8:	693d      	ldr	r5, [r7, #16]
 800a2aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	6879      	ldr	r1, [r7, #4]
 800a2b2:	eb05 060a 	add.w	r6, r5, sl
 800a2b6:	42b3      	cmp	r3, r6
 800a2b8:	b085      	sub	sp, #20
 800a2ba:	bfb8      	it	lt
 800a2bc:	3101      	addlt	r1, #1
 800a2be:	f7ff fe93 	bl	8009fe8 <_Balloc>
 800a2c2:	b930      	cbnz	r0, 800a2d2 <__multiply+0x42>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	4b41      	ldr	r3, [pc, #260]	@ (800a3cc <__multiply+0x13c>)
 800a2c8:	4841      	ldr	r0, [pc, #260]	@ (800a3d0 <__multiply+0x140>)
 800a2ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a2ce:	f001 ff8f 	bl	800c1f0 <__assert_func>
 800a2d2:	f100 0414 	add.w	r4, r0, #20
 800a2d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a2da:	4623      	mov	r3, r4
 800a2dc:	2200      	movs	r2, #0
 800a2de:	4573      	cmp	r3, lr
 800a2e0:	d320      	bcc.n	800a324 <__multiply+0x94>
 800a2e2:	f107 0814 	add.w	r8, r7, #20
 800a2e6:	f109 0114 	add.w	r1, r9, #20
 800a2ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a2ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a2f2:	9302      	str	r3, [sp, #8]
 800a2f4:	1beb      	subs	r3, r5, r7
 800a2f6:	3b15      	subs	r3, #21
 800a2f8:	f023 0303 	bic.w	r3, r3, #3
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	3715      	adds	r7, #21
 800a300:	42bd      	cmp	r5, r7
 800a302:	bf38      	it	cc
 800a304:	2304      	movcc	r3, #4
 800a306:	9301      	str	r3, [sp, #4]
 800a308:	9b02      	ldr	r3, [sp, #8]
 800a30a:	9103      	str	r1, [sp, #12]
 800a30c:	428b      	cmp	r3, r1
 800a30e:	d80c      	bhi.n	800a32a <__multiply+0x9a>
 800a310:	2e00      	cmp	r6, #0
 800a312:	dd03      	ble.n	800a31c <__multiply+0x8c>
 800a314:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d055      	beq.n	800a3c8 <__multiply+0x138>
 800a31c:	6106      	str	r6, [r0, #16]
 800a31e:	b005      	add	sp, #20
 800a320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a324:	f843 2b04 	str.w	r2, [r3], #4
 800a328:	e7d9      	b.n	800a2de <__multiply+0x4e>
 800a32a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a32e:	f1ba 0f00 	cmp.w	sl, #0
 800a332:	d01f      	beq.n	800a374 <__multiply+0xe4>
 800a334:	46c4      	mov	ip, r8
 800a336:	46a1      	mov	r9, r4
 800a338:	2700      	movs	r7, #0
 800a33a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a33e:	f8d9 3000 	ldr.w	r3, [r9]
 800a342:	fa1f fb82 	uxth.w	fp, r2
 800a346:	b29b      	uxth	r3, r3
 800a348:	fb0a 330b 	mla	r3, sl, fp, r3
 800a34c:	443b      	add	r3, r7
 800a34e:	f8d9 7000 	ldr.w	r7, [r9]
 800a352:	0c12      	lsrs	r2, r2, #16
 800a354:	0c3f      	lsrs	r7, r7, #16
 800a356:	fb0a 7202 	mla	r2, sl, r2, r7
 800a35a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a35e:	b29b      	uxth	r3, r3
 800a360:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a364:	4565      	cmp	r5, ip
 800a366:	f849 3b04 	str.w	r3, [r9], #4
 800a36a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a36e:	d8e4      	bhi.n	800a33a <__multiply+0xaa>
 800a370:	9b01      	ldr	r3, [sp, #4]
 800a372:	50e7      	str	r7, [r4, r3]
 800a374:	9b03      	ldr	r3, [sp, #12]
 800a376:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a37a:	3104      	adds	r1, #4
 800a37c:	f1b9 0f00 	cmp.w	r9, #0
 800a380:	d020      	beq.n	800a3c4 <__multiply+0x134>
 800a382:	6823      	ldr	r3, [r4, #0]
 800a384:	4647      	mov	r7, r8
 800a386:	46a4      	mov	ip, r4
 800a388:	f04f 0a00 	mov.w	sl, #0
 800a38c:	f8b7 b000 	ldrh.w	fp, [r7]
 800a390:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a394:	fb09 220b 	mla	r2, r9, fp, r2
 800a398:	4452      	add	r2, sl
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3a0:	f84c 3b04 	str.w	r3, [ip], #4
 800a3a4:	f857 3b04 	ldr.w	r3, [r7], #4
 800a3a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3ac:	f8bc 3000 	ldrh.w	r3, [ip]
 800a3b0:	fb09 330a 	mla	r3, r9, sl, r3
 800a3b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a3b8:	42bd      	cmp	r5, r7
 800a3ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3be:	d8e5      	bhi.n	800a38c <__multiply+0xfc>
 800a3c0:	9a01      	ldr	r2, [sp, #4]
 800a3c2:	50a3      	str	r3, [r4, r2]
 800a3c4:	3404      	adds	r4, #4
 800a3c6:	e79f      	b.n	800a308 <__multiply+0x78>
 800a3c8:	3e01      	subs	r6, #1
 800a3ca:	e7a1      	b.n	800a310 <__multiply+0x80>
 800a3cc:	0800d3c3 	.word	0x0800d3c3
 800a3d0:	0800d3d4 	.word	0x0800d3d4

0800a3d4 <__pow5mult>:
 800a3d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3d8:	4615      	mov	r5, r2
 800a3da:	f012 0203 	ands.w	r2, r2, #3
 800a3de:	4607      	mov	r7, r0
 800a3e0:	460e      	mov	r6, r1
 800a3e2:	d007      	beq.n	800a3f4 <__pow5mult+0x20>
 800a3e4:	4c25      	ldr	r4, [pc, #148]	@ (800a47c <__pow5mult+0xa8>)
 800a3e6:	3a01      	subs	r2, #1
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a3ee:	f7ff fe5d 	bl	800a0ac <__multadd>
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	10ad      	asrs	r5, r5, #2
 800a3f6:	d03d      	beq.n	800a474 <__pow5mult+0xa0>
 800a3f8:	69fc      	ldr	r4, [r7, #28]
 800a3fa:	b97c      	cbnz	r4, 800a41c <__pow5mult+0x48>
 800a3fc:	2010      	movs	r0, #16
 800a3fe:	f7ff fd3d 	bl	8009e7c <malloc>
 800a402:	4602      	mov	r2, r0
 800a404:	61f8      	str	r0, [r7, #28]
 800a406:	b928      	cbnz	r0, 800a414 <__pow5mult+0x40>
 800a408:	4b1d      	ldr	r3, [pc, #116]	@ (800a480 <__pow5mult+0xac>)
 800a40a:	481e      	ldr	r0, [pc, #120]	@ (800a484 <__pow5mult+0xb0>)
 800a40c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a410:	f001 feee 	bl	800c1f0 <__assert_func>
 800a414:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a418:	6004      	str	r4, [r0, #0]
 800a41a:	60c4      	str	r4, [r0, #12]
 800a41c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a420:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a424:	b94c      	cbnz	r4, 800a43a <__pow5mult+0x66>
 800a426:	f240 2171 	movw	r1, #625	@ 0x271
 800a42a:	4638      	mov	r0, r7
 800a42c:	f7ff ff1a 	bl	800a264 <__i2b>
 800a430:	2300      	movs	r3, #0
 800a432:	f8c8 0008 	str.w	r0, [r8, #8]
 800a436:	4604      	mov	r4, r0
 800a438:	6003      	str	r3, [r0, #0]
 800a43a:	f04f 0900 	mov.w	r9, #0
 800a43e:	07eb      	lsls	r3, r5, #31
 800a440:	d50a      	bpl.n	800a458 <__pow5mult+0x84>
 800a442:	4631      	mov	r1, r6
 800a444:	4622      	mov	r2, r4
 800a446:	4638      	mov	r0, r7
 800a448:	f7ff ff22 	bl	800a290 <__multiply>
 800a44c:	4631      	mov	r1, r6
 800a44e:	4680      	mov	r8, r0
 800a450:	4638      	mov	r0, r7
 800a452:	f7ff fe09 	bl	800a068 <_Bfree>
 800a456:	4646      	mov	r6, r8
 800a458:	106d      	asrs	r5, r5, #1
 800a45a:	d00b      	beq.n	800a474 <__pow5mult+0xa0>
 800a45c:	6820      	ldr	r0, [r4, #0]
 800a45e:	b938      	cbnz	r0, 800a470 <__pow5mult+0x9c>
 800a460:	4622      	mov	r2, r4
 800a462:	4621      	mov	r1, r4
 800a464:	4638      	mov	r0, r7
 800a466:	f7ff ff13 	bl	800a290 <__multiply>
 800a46a:	6020      	str	r0, [r4, #0]
 800a46c:	f8c0 9000 	str.w	r9, [r0]
 800a470:	4604      	mov	r4, r0
 800a472:	e7e4      	b.n	800a43e <__pow5mult+0x6a>
 800a474:	4630      	mov	r0, r6
 800a476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a47a:	bf00      	nop
 800a47c:	0800d500 	.word	0x0800d500
 800a480:	0800d354 	.word	0x0800d354
 800a484:	0800d3d4 	.word	0x0800d3d4

0800a488 <__lshift>:
 800a488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a48c:	460c      	mov	r4, r1
 800a48e:	6849      	ldr	r1, [r1, #4]
 800a490:	6923      	ldr	r3, [r4, #16]
 800a492:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a496:	68a3      	ldr	r3, [r4, #8]
 800a498:	4607      	mov	r7, r0
 800a49a:	4691      	mov	r9, r2
 800a49c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a4a0:	f108 0601 	add.w	r6, r8, #1
 800a4a4:	42b3      	cmp	r3, r6
 800a4a6:	db0b      	blt.n	800a4c0 <__lshift+0x38>
 800a4a8:	4638      	mov	r0, r7
 800a4aa:	f7ff fd9d 	bl	8009fe8 <_Balloc>
 800a4ae:	4605      	mov	r5, r0
 800a4b0:	b948      	cbnz	r0, 800a4c6 <__lshift+0x3e>
 800a4b2:	4602      	mov	r2, r0
 800a4b4:	4b28      	ldr	r3, [pc, #160]	@ (800a558 <__lshift+0xd0>)
 800a4b6:	4829      	ldr	r0, [pc, #164]	@ (800a55c <__lshift+0xd4>)
 800a4b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a4bc:	f001 fe98 	bl	800c1f0 <__assert_func>
 800a4c0:	3101      	adds	r1, #1
 800a4c2:	005b      	lsls	r3, r3, #1
 800a4c4:	e7ee      	b.n	800a4a4 <__lshift+0x1c>
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	f100 0114 	add.w	r1, r0, #20
 800a4cc:	f100 0210 	add.w	r2, r0, #16
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	4553      	cmp	r3, sl
 800a4d4:	db33      	blt.n	800a53e <__lshift+0xb6>
 800a4d6:	6920      	ldr	r0, [r4, #16]
 800a4d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a4dc:	f104 0314 	add.w	r3, r4, #20
 800a4e0:	f019 091f 	ands.w	r9, r9, #31
 800a4e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a4e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a4ec:	d02b      	beq.n	800a546 <__lshift+0xbe>
 800a4ee:	f1c9 0e20 	rsb	lr, r9, #32
 800a4f2:	468a      	mov	sl, r1
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	6818      	ldr	r0, [r3, #0]
 800a4f8:	fa00 f009 	lsl.w	r0, r0, r9
 800a4fc:	4310      	orrs	r0, r2
 800a4fe:	f84a 0b04 	str.w	r0, [sl], #4
 800a502:	f853 2b04 	ldr.w	r2, [r3], #4
 800a506:	459c      	cmp	ip, r3
 800a508:	fa22 f20e 	lsr.w	r2, r2, lr
 800a50c:	d8f3      	bhi.n	800a4f6 <__lshift+0x6e>
 800a50e:	ebac 0304 	sub.w	r3, ip, r4
 800a512:	3b15      	subs	r3, #21
 800a514:	f023 0303 	bic.w	r3, r3, #3
 800a518:	3304      	adds	r3, #4
 800a51a:	f104 0015 	add.w	r0, r4, #21
 800a51e:	4560      	cmp	r0, ip
 800a520:	bf88      	it	hi
 800a522:	2304      	movhi	r3, #4
 800a524:	50ca      	str	r2, [r1, r3]
 800a526:	b10a      	cbz	r2, 800a52c <__lshift+0xa4>
 800a528:	f108 0602 	add.w	r6, r8, #2
 800a52c:	3e01      	subs	r6, #1
 800a52e:	4638      	mov	r0, r7
 800a530:	612e      	str	r6, [r5, #16]
 800a532:	4621      	mov	r1, r4
 800a534:	f7ff fd98 	bl	800a068 <_Bfree>
 800a538:	4628      	mov	r0, r5
 800a53a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a53e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a542:	3301      	adds	r3, #1
 800a544:	e7c5      	b.n	800a4d2 <__lshift+0x4a>
 800a546:	3904      	subs	r1, #4
 800a548:	f853 2b04 	ldr.w	r2, [r3], #4
 800a54c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a550:	459c      	cmp	ip, r3
 800a552:	d8f9      	bhi.n	800a548 <__lshift+0xc0>
 800a554:	e7ea      	b.n	800a52c <__lshift+0xa4>
 800a556:	bf00      	nop
 800a558:	0800d3c3 	.word	0x0800d3c3
 800a55c:	0800d3d4 	.word	0x0800d3d4

0800a560 <__mcmp>:
 800a560:	690a      	ldr	r2, [r1, #16]
 800a562:	4603      	mov	r3, r0
 800a564:	6900      	ldr	r0, [r0, #16]
 800a566:	1a80      	subs	r0, r0, r2
 800a568:	b530      	push	{r4, r5, lr}
 800a56a:	d10e      	bne.n	800a58a <__mcmp+0x2a>
 800a56c:	3314      	adds	r3, #20
 800a56e:	3114      	adds	r1, #20
 800a570:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a574:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a578:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a57c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a580:	4295      	cmp	r5, r2
 800a582:	d003      	beq.n	800a58c <__mcmp+0x2c>
 800a584:	d205      	bcs.n	800a592 <__mcmp+0x32>
 800a586:	f04f 30ff 	mov.w	r0, #4294967295
 800a58a:	bd30      	pop	{r4, r5, pc}
 800a58c:	42a3      	cmp	r3, r4
 800a58e:	d3f3      	bcc.n	800a578 <__mcmp+0x18>
 800a590:	e7fb      	b.n	800a58a <__mcmp+0x2a>
 800a592:	2001      	movs	r0, #1
 800a594:	e7f9      	b.n	800a58a <__mcmp+0x2a>
	...

0800a598 <__mdiff>:
 800a598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	4689      	mov	r9, r1
 800a59e:	4606      	mov	r6, r0
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	4648      	mov	r0, r9
 800a5a4:	4614      	mov	r4, r2
 800a5a6:	f7ff ffdb 	bl	800a560 <__mcmp>
 800a5aa:	1e05      	subs	r5, r0, #0
 800a5ac:	d112      	bne.n	800a5d4 <__mdiff+0x3c>
 800a5ae:	4629      	mov	r1, r5
 800a5b0:	4630      	mov	r0, r6
 800a5b2:	f7ff fd19 	bl	8009fe8 <_Balloc>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	b928      	cbnz	r0, 800a5c6 <__mdiff+0x2e>
 800a5ba:	4b3f      	ldr	r3, [pc, #252]	@ (800a6b8 <__mdiff+0x120>)
 800a5bc:	f240 2137 	movw	r1, #567	@ 0x237
 800a5c0:	483e      	ldr	r0, [pc, #248]	@ (800a6bc <__mdiff+0x124>)
 800a5c2:	f001 fe15 	bl	800c1f0 <__assert_func>
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a5cc:	4610      	mov	r0, r2
 800a5ce:	b003      	add	sp, #12
 800a5d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d4:	bfbc      	itt	lt
 800a5d6:	464b      	movlt	r3, r9
 800a5d8:	46a1      	movlt	r9, r4
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a5e0:	bfba      	itte	lt
 800a5e2:	461c      	movlt	r4, r3
 800a5e4:	2501      	movlt	r5, #1
 800a5e6:	2500      	movge	r5, #0
 800a5e8:	f7ff fcfe 	bl	8009fe8 <_Balloc>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	b918      	cbnz	r0, 800a5f8 <__mdiff+0x60>
 800a5f0:	4b31      	ldr	r3, [pc, #196]	@ (800a6b8 <__mdiff+0x120>)
 800a5f2:	f240 2145 	movw	r1, #581	@ 0x245
 800a5f6:	e7e3      	b.n	800a5c0 <__mdiff+0x28>
 800a5f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a5fc:	6926      	ldr	r6, [r4, #16]
 800a5fe:	60c5      	str	r5, [r0, #12]
 800a600:	f109 0310 	add.w	r3, r9, #16
 800a604:	f109 0514 	add.w	r5, r9, #20
 800a608:	f104 0e14 	add.w	lr, r4, #20
 800a60c:	f100 0b14 	add.w	fp, r0, #20
 800a610:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a614:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a618:	9301      	str	r3, [sp, #4]
 800a61a:	46d9      	mov	r9, fp
 800a61c:	f04f 0c00 	mov.w	ip, #0
 800a620:	9b01      	ldr	r3, [sp, #4]
 800a622:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a626:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a62a:	9301      	str	r3, [sp, #4]
 800a62c:	fa1f f38a 	uxth.w	r3, sl
 800a630:	4619      	mov	r1, r3
 800a632:	b283      	uxth	r3, r0
 800a634:	1acb      	subs	r3, r1, r3
 800a636:	0c00      	lsrs	r0, r0, #16
 800a638:	4463      	add	r3, ip
 800a63a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a63e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a642:	b29b      	uxth	r3, r3
 800a644:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a648:	4576      	cmp	r6, lr
 800a64a:	f849 3b04 	str.w	r3, [r9], #4
 800a64e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a652:	d8e5      	bhi.n	800a620 <__mdiff+0x88>
 800a654:	1b33      	subs	r3, r6, r4
 800a656:	3b15      	subs	r3, #21
 800a658:	f023 0303 	bic.w	r3, r3, #3
 800a65c:	3415      	adds	r4, #21
 800a65e:	3304      	adds	r3, #4
 800a660:	42a6      	cmp	r6, r4
 800a662:	bf38      	it	cc
 800a664:	2304      	movcc	r3, #4
 800a666:	441d      	add	r5, r3
 800a668:	445b      	add	r3, fp
 800a66a:	461e      	mov	r6, r3
 800a66c:	462c      	mov	r4, r5
 800a66e:	4544      	cmp	r4, r8
 800a670:	d30e      	bcc.n	800a690 <__mdiff+0xf8>
 800a672:	f108 0103 	add.w	r1, r8, #3
 800a676:	1b49      	subs	r1, r1, r5
 800a678:	f021 0103 	bic.w	r1, r1, #3
 800a67c:	3d03      	subs	r5, #3
 800a67e:	45a8      	cmp	r8, r5
 800a680:	bf38      	it	cc
 800a682:	2100      	movcc	r1, #0
 800a684:	440b      	add	r3, r1
 800a686:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a68a:	b191      	cbz	r1, 800a6b2 <__mdiff+0x11a>
 800a68c:	6117      	str	r7, [r2, #16]
 800a68e:	e79d      	b.n	800a5cc <__mdiff+0x34>
 800a690:	f854 1b04 	ldr.w	r1, [r4], #4
 800a694:	46e6      	mov	lr, ip
 800a696:	0c08      	lsrs	r0, r1, #16
 800a698:	fa1c fc81 	uxtah	ip, ip, r1
 800a69c:	4471      	add	r1, lr
 800a69e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a6a2:	b289      	uxth	r1, r1
 800a6a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a6a8:	f846 1b04 	str.w	r1, [r6], #4
 800a6ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a6b0:	e7dd      	b.n	800a66e <__mdiff+0xd6>
 800a6b2:	3f01      	subs	r7, #1
 800a6b4:	e7e7      	b.n	800a686 <__mdiff+0xee>
 800a6b6:	bf00      	nop
 800a6b8:	0800d3c3 	.word	0x0800d3c3
 800a6bc:	0800d3d4 	.word	0x0800d3d4

0800a6c0 <__ulp>:
 800a6c0:	b082      	sub	sp, #8
 800a6c2:	ed8d 0b00 	vstr	d0, [sp]
 800a6c6:	9a01      	ldr	r2, [sp, #4]
 800a6c8:	4b0f      	ldr	r3, [pc, #60]	@ (800a708 <__ulp+0x48>)
 800a6ca:	4013      	ands	r3, r2
 800a6cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	dc08      	bgt.n	800a6e6 <__ulp+0x26>
 800a6d4:	425b      	negs	r3, r3
 800a6d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a6da:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a6de:	da04      	bge.n	800a6ea <__ulp+0x2a>
 800a6e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a6e4:	4113      	asrs	r3, r2
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	e008      	b.n	800a6fc <__ulp+0x3c>
 800a6ea:	f1a2 0314 	sub.w	r3, r2, #20
 800a6ee:	2b1e      	cmp	r3, #30
 800a6f0:	bfda      	itte	le
 800a6f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a6f6:	40da      	lsrle	r2, r3
 800a6f8:	2201      	movgt	r2, #1
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	4610      	mov	r0, r2
 800a700:	ec41 0b10 	vmov	d0, r0, r1
 800a704:	b002      	add	sp, #8
 800a706:	4770      	bx	lr
 800a708:	7ff00000 	.word	0x7ff00000

0800a70c <__b2d>:
 800a70c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a710:	6906      	ldr	r6, [r0, #16]
 800a712:	f100 0814 	add.w	r8, r0, #20
 800a716:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a71a:	1f37      	subs	r7, r6, #4
 800a71c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a720:	4610      	mov	r0, r2
 800a722:	f7ff fd53 	bl	800a1cc <__hi0bits>
 800a726:	f1c0 0320 	rsb	r3, r0, #32
 800a72a:	280a      	cmp	r0, #10
 800a72c:	600b      	str	r3, [r1, #0]
 800a72e:	491b      	ldr	r1, [pc, #108]	@ (800a79c <__b2d+0x90>)
 800a730:	dc15      	bgt.n	800a75e <__b2d+0x52>
 800a732:	f1c0 0c0b 	rsb	ip, r0, #11
 800a736:	fa22 f30c 	lsr.w	r3, r2, ip
 800a73a:	45b8      	cmp	r8, r7
 800a73c:	ea43 0501 	orr.w	r5, r3, r1
 800a740:	bf34      	ite	cc
 800a742:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a746:	2300      	movcs	r3, #0
 800a748:	3015      	adds	r0, #21
 800a74a:	fa02 f000 	lsl.w	r0, r2, r0
 800a74e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a752:	4303      	orrs	r3, r0
 800a754:	461c      	mov	r4, r3
 800a756:	ec45 4b10 	vmov	d0, r4, r5
 800a75a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a75e:	45b8      	cmp	r8, r7
 800a760:	bf3a      	itte	cc
 800a762:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a766:	f1a6 0708 	subcc.w	r7, r6, #8
 800a76a:	2300      	movcs	r3, #0
 800a76c:	380b      	subs	r0, #11
 800a76e:	d012      	beq.n	800a796 <__b2d+0x8a>
 800a770:	f1c0 0120 	rsb	r1, r0, #32
 800a774:	fa23 f401 	lsr.w	r4, r3, r1
 800a778:	4082      	lsls	r2, r0
 800a77a:	4322      	orrs	r2, r4
 800a77c:	4547      	cmp	r7, r8
 800a77e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a782:	bf8c      	ite	hi
 800a784:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a788:	2200      	movls	r2, #0
 800a78a:	4083      	lsls	r3, r0
 800a78c:	40ca      	lsrs	r2, r1
 800a78e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a792:	4313      	orrs	r3, r2
 800a794:	e7de      	b.n	800a754 <__b2d+0x48>
 800a796:	ea42 0501 	orr.w	r5, r2, r1
 800a79a:	e7db      	b.n	800a754 <__b2d+0x48>
 800a79c:	3ff00000 	.word	0x3ff00000

0800a7a0 <__d2b>:
 800a7a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a7a4:	460f      	mov	r7, r1
 800a7a6:	2101      	movs	r1, #1
 800a7a8:	ec59 8b10 	vmov	r8, r9, d0
 800a7ac:	4616      	mov	r6, r2
 800a7ae:	f7ff fc1b 	bl	8009fe8 <_Balloc>
 800a7b2:	4604      	mov	r4, r0
 800a7b4:	b930      	cbnz	r0, 800a7c4 <__d2b+0x24>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	4b23      	ldr	r3, [pc, #140]	@ (800a848 <__d2b+0xa8>)
 800a7ba:	4824      	ldr	r0, [pc, #144]	@ (800a84c <__d2b+0xac>)
 800a7bc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a7c0:	f001 fd16 	bl	800c1f0 <__assert_func>
 800a7c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a7c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a7cc:	b10d      	cbz	r5, 800a7d2 <__d2b+0x32>
 800a7ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a7d2:	9301      	str	r3, [sp, #4]
 800a7d4:	f1b8 0300 	subs.w	r3, r8, #0
 800a7d8:	d023      	beq.n	800a822 <__d2b+0x82>
 800a7da:	4668      	mov	r0, sp
 800a7dc:	9300      	str	r3, [sp, #0]
 800a7de:	f7ff fd14 	bl	800a20a <__lo0bits>
 800a7e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a7e6:	b1d0      	cbz	r0, 800a81e <__d2b+0x7e>
 800a7e8:	f1c0 0320 	rsb	r3, r0, #32
 800a7ec:	fa02 f303 	lsl.w	r3, r2, r3
 800a7f0:	430b      	orrs	r3, r1
 800a7f2:	40c2      	lsrs	r2, r0
 800a7f4:	6163      	str	r3, [r4, #20]
 800a7f6:	9201      	str	r2, [sp, #4]
 800a7f8:	9b01      	ldr	r3, [sp, #4]
 800a7fa:	61a3      	str	r3, [r4, #24]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	bf0c      	ite	eq
 800a800:	2201      	moveq	r2, #1
 800a802:	2202      	movne	r2, #2
 800a804:	6122      	str	r2, [r4, #16]
 800a806:	b1a5      	cbz	r5, 800a832 <__d2b+0x92>
 800a808:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a80c:	4405      	add	r5, r0
 800a80e:	603d      	str	r5, [r7, #0]
 800a810:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a814:	6030      	str	r0, [r6, #0]
 800a816:	4620      	mov	r0, r4
 800a818:	b003      	add	sp, #12
 800a81a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a81e:	6161      	str	r1, [r4, #20]
 800a820:	e7ea      	b.n	800a7f8 <__d2b+0x58>
 800a822:	a801      	add	r0, sp, #4
 800a824:	f7ff fcf1 	bl	800a20a <__lo0bits>
 800a828:	9b01      	ldr	r3, [sp, #4]
 800a82a:	6163      	str	r3, [r4, #20]
 800a82c:	3020      	adds	r0, #32
 800a82e:	2201      	movs	r2, #1
 800a830:	e7e8      	b.n	800a804 <__d2b+0x64>
 800a832:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a836:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a83a:	6038      	str	r0, [r7, #0]
 800a83c:	6918      	ldr	r0, [r3, #16]
 800a83e:	f7ff fcc5 	bl	800a1cc <__hi0bits>
 800a842:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a846:	e7e5      	b.n	800a814 <__d2b+0x74>
 800a848:	0800d3c3 	.word	0x0800d3c3
 800a84c:	0800d3d4 	.word	0x0800d3d4

0800a850 <__ratio>:
 800a850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a854:	b085      	sub	sp, #20
 800a856:	e9cd 1000 	strd	r1, r0, [sp]
 800a85a:	a902      	add	r1, sp, #8
 800a85c:	f7ff ff56 	bl	800a70c <__b2d>
 800a860:	9800      	ldr	r0, [sp, #0]
 800a862:	a903      	add	r1, sp, #12
 800a864:	ec55 4b10 	vmov	r4, r5, d0
 800a868:	f7ff ff50 	bl	800a70c <__b2d>
 800a86c:	9b01      	ldr	r3, [sp, #4]
 800a86e:	6919      	ldr	r1, [r3, #16]
 800a870:	9b00      	ldr	r3, [sp, #0]
 800a872:	691b      	ldr	r3, [r3, #16]
 800a874:	1ac9      	subs	r1, r1, r3
 800a876:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a87a:	1a9b      	subs	r3, r3, r2
 800a87c:	ec5b ab10 	vmov	sl, fp, d0
 800a880:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a884:	2b00      	cmp	r3, #0
 800a886:	bfce      	itee	gt
 800a888:	462a      	movgt	r2, r5
 800a88a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a88e:	465a      	movle	r2, fp
 800a890:	462f      	mov	r7, r5
 800a892:	46d9      	mov	r9, fp
 800a894:	bfcc      	ite	gt
 800a896:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a89a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a89e:	464b      	mov	r3, r9
 800a8a0:	4652      	mov	r2, sl
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	4639      	mov	r1, r7
 800a8a6:	f7f5 fff1 	bl	800088c <__aeabi_ddiv>
 800a8aa:	ec41 0b10 	vmov	d0, r0, r1
 800a8ae:	b005      	add	sp, #20
 800a8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a8b4 <__copybits>:
 800a8b4:	3901      	subs	r1, #1
 800a8b6:	b570      	push	{r4, r5, r6, lr}
 800a8b8:	1149      	asrs	r1, r1, #5
 800a8ba:	6914      	ldr	r4, [r2, #16]
 800a8bc:	3101      	adds	r1, #1
 800a8be:	f102 0314 	add.w	r3, r2, #20
 800a8c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a8c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a8ca:	1f05      	subs	r5, r0, #4
 800a8cc:	42a3      	cmp	r3, r4
 800a8ce:	d30c      	bcc.n	800a8ea <__copybits+0x36>
 800a8d0:	1aa3      	subs	r3, r4, r2
 800a8d2:	3b11      	subs	r3, #17
 800a8d4:	f023 0303 	bic.w	r3, r3, #3
 800a8d8:	3211      	adds	r2, #17
 800a8da:	42a2      	cmp	r2, r4
 800a8dc:	bf88      	it	hi
 800a8de:	2300      	movhi	r3, #0
 800a8e0:	4418      	add	r0, r3
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	4288      	cmp	r0, r1
 800a8e6:	d305      	bcc.n	800a8f4 <__copybits+0x40>
 800a8e8:	bd70      	pop	{r4, r5, r6, pc}
 800a8ea:	f853 6b04 	ldr.w	r6, [r3], #4
 800a8ee:	f845 6f04 	str.w	r6, [r5, #4]!
 800a8f2:	e7eb      	b.n	800a8cc <__copybits+0x18>
 800a8f4:	f840 3b04 	str.w	r3, [r0], #4
 800a8f8:	e7f4      	b.n	800a8e4 <__copybits+0x30>

0800a8fa <__any_on>:
 800a8fa:	f100 0214 	add.w	r2, r0, #20
 800a8fe:	6900      	ldr	r0, [r0, #16]
 800a900:	114b      	asrs	r3, r1, #5
 800a902:	4298      	cmp	r0, r3
 800a904:	b510      	push	{r4, lr}
 800a906:	db11      	blt.n	800a92c <__any_on+0x32>
 800a908:	dd0a      	ble.n	800a920 <__any_on+0x26>
 800a90a:	f011 011f 	ands.w	r1, r1, #31
 800a90e:	d007      	beq.n	800a920 <__any_on+0x26>
 800a910:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a914:	fa24 f001 	lsr.w	r0, r4, r1
 800a918:	fa00 f101 	lsl.w	r1, r0, r1
 800a91c:	428c      	cmp	r4, r1
 800a91e:	d10b      	bne.n	800a938 <__any_on+0x3e>
 800a920:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a924:	4293      	cmp	r3, r2
 800a926:	d803      	bhi.n	800a930 <__any_on+0x36>
 800a928:	2000      	movs	r0, #0
 800a92a:	bd10      	pop	{r4, pc}
 800a92c:	4603      	mov	r3, r0
 800a92e:	e7f7      	b.n	800a920 <__any_on+0x26>
 800a930:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a934:	2900      	cmp	r1, #0
 800a936:	d0f5      	beq.n	800a924 <__any_on+0x2a>
 800a938:	2001      	movs	r0, #1
 800a93a:	e7f6      	b.n	800a92a <__any_on+0x30>

0800a93c <sulp>:
 800a93c:	b570      	push	{r4, r5, r6, lr}
 800a93e:	4604      	mov	r4, r0
 800a940:	460d      	mov	r5, r1
 800a942:	ec45 4b10 	vmov	d0, r4, r5
 800a946:	4616      	mov	r6, r2
 800a948:	f7ff feba 	bl	800a6c0 <__ulp>
 800a94c:	ec51 0b10 	vmov	r0, r1, d0
 800a950:	b17e      	cbz	r6, 800a972 <sulp+0x36>
 800a952:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a956:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	dd09      	ble.n	800a972 <sulp+0x36>
 800a95e:	051b      	lsls	r3, r3, #20
 800a960:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a964:	2400      	movs	r4, #0
 800a966:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a96a:	4622      	mov	r2, r4
 800a96c:	462b      	mov	r3, r5
 800a96e:	f7f5 fe63 	bl	8000638 <__aeabi_dmul>
 800a972:	ec41 0b10 	vmov	d0, r0, r1
 800a976:	bd70      	pop	{r4, r5, r6, pc}

0800a978 <_strtod_l>:
 800a978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97c:	b09f      	sub	sp, #124	@ 0x7c
 800a97e:	460c      	mov	r4, r1
 800a980:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a982:	2200      	movs	r2, #0
 800a984:	921a      	str	r2, [sp, #104]	@ 0x68
 800a986:	9005      	str	r0, [sp, #20]
 800a988:	f04f 0a00 	mov.w	sl, #0
 800a98c:	f04f 0b00 	mov.w	fp, #0
 800a990:	460a      	mov	r2, r1
 800a992:	9219      	str	r2, [sp, #100]	@ 0x64
 800a994:	7811      	ldrb	r1, [r2, #0]
 800a996:	292b      	cmp	r1, #43	@ 0x2b
 800a998:	d04a      	beq.n	800aa30 <_strtod_l+0xb8>
 800a99a:	d838      	bhi.n	800aa0e <_strtod_l+0x96>
 800a99c:	290d      	cmp	r1, #13
 800a99e:	d832      	bhi.n	800aa06 <_strtod_l+0x8e>
 800a9a0:	2908      	cmp	r1, #8
 800a9a2:	d832      	bhi.n	800aa0a <_strtod_l+0x92>
 800a9a4:	2900      	cmp	r1, #0
 800a9a6:	d03b      	beq.n	800aa20 <_strtod_l+0xa8>
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	920e      	str	r2, [sp, #56]	@ 0x38
 800a9ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a9ae:	782a      	ldrb	r2, [r5, #0]
 800a9b0:	2a30      	cmp	r2, #48	@ 0x30
 800a9b2:	f040 80b2 	bne.w	800ab1a <_strtod_l+0x1a2>
 800a9b6:	786a      	ldrb	r2, [r5, #1]
 800a9b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a9bc:	2a58      	cmp	r2, #88	@ 0x58
 800a9be:	d16e      	bne.n	800aa9e <_strtod_l+0x126>
 800a9c0:	9302      	str	r3, [sp, #8]
 800a9c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9c4:	9301      	str	r3, [sp, #4]
 800a9c6:	ab1a      	add	r3, sp, #104	@ 0x68
 800a9c8:	9300      	str	r3, [sp, #0]
 800a9ca:	4a8f      	ldr	r2, [pc, #572]	@ (800ac08 <_strtod_l+0x290>)
 800a9cc:	9805      	ldr	r0, [sp, #20]
 800a9ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a9d0:	a919      	add	r1, sp, #100	@ 0x64
 800a9d2:	f001 fca7 	bl	800c324 <__gethex>
 800a9d6:	f010 060f 	ands.w	r6, r0, #15
 800a9da:	4604      	mov	r4, r0
 800a9dc:	d005      	beq.n	800a9ea <_strtod_l+0x72>
 800a9de:	2e06      	cmp	r6, #6
 800a9e0:	d128      	bne.n	800aa34 <_strtod_l+0xbc>
 800a9e2:	3501      	adds	r5, #1
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	9519      	str	r5, [sp, #100]	@ 0x64
 800a9e8:	930e      	str	r3, [sp, #56]	@ 0x38
 800a9ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	f040 858e 	bne.w	800b50e <_strtod_l+0xb96>
 800a9f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9f4:	b1cb      	cbz	r3, 800aa2a <_strtod_l+0xb2>
 800a9f6:	4652      	mov	r2, sl
 800a9f8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a9fc:	ec43 2b10 	vmov	d0, r2, r3
 800aa00:	b01f      	add	sp, #124	@ 0x7c
 800aa02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa06:	2920      	cmp	r1, #32
 800aa08:	d1ce      	bne.n	800a9a8 <_strtod_l+0x30>
 800aa0a:	3201      	adds	r2, #1
 800aa0c:	e7c1      	b.n	800a992 <_strtod_l+0x1a>
 800aa0e:	292d      	cmp	r1, #45	@ 0x2d
 800aa10:	d1ca      	bne.n	800a9a8 <_strtod_l+0x30>
 800aa12:	2101      	movs	r1, #1
 800aa14:	910e      	str	r1, [sp, #56]	@ 0x38
 800aa16:	1c51      	adds	r1, r2, #1
 800aa18:	9119      	str	r1, [sp, #100]	@ 0x64
 800aa1a:	7852      	ldrb	r2, [r2, #1]
 800aa1c:	2a00      	cmp	r2, #0
 800aa1e:	d1c5      	bne.n	800a9ac <_strtod_l+0x34>
 800aa20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aa22:	9419      	str	r4, [sp, #100]	@ 0x64
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	f040 8570 	bne.w	800b50a <_strtod_l+0xb92>
 800aa2a:	4652      	mov	r2, sl
 800aa2c:	465b      	mov	r3, fp
 800aa2e:	e7e5      	b.n	800a9fc <_strtod_l+0x84>
 800aa30:	2100      	movs	r1, #0
 800aa32:	e7ef      	b.n	800aa14 <_strtod_l+0x9c>
 800aa34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aa36:	b13a      	cbz	r2, 800aa48 <_strtod_l+0xd0>
 800aa38:	2135      	movs	r1, #53	@ 0x35
 800aa3a:	a81c      	add	r0, sp, #112	@ 0x70
 800aa3c:	f7ff ff3a 	bl	800a8b4 <__copybits>
 800aa40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa42:	9805      	ldr	r0, [sp, #20]
 800aa44:	f7ff fb10 	bl	800a068 <_Bfree>
 800aa48:	3e01      	subs	r6, #1
 800aa4a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800aa4c:	2e04      	cmp	r6, #4
 800aa4e:	d806      	bhi.n	800aa5e <_strtod_l+0xe6>
 800aa50:	e8df f006 	tbb	[pc, r6]
 800aa54:	201d0314 	.word	0x201d0314
 800aa58:	14          	.byte	0x14
 800aa59:	00          	.byte	0x00
 800aa5a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800aa5e:	05e1      	lsls	r1, r4, #23
 800aa60:	bf48      	it	mi
 800aa62:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800aa66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aa6a:	0d1b      	lsrs	r3, r3, #20
 800aa6c:	051b      	lsls	r3, r3, #20
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d1bb      	bne.n	800a9ea <_strtod_l+0x72>
 800aa72:	f7fe fb2b 	bl	80090cc <__errno>
 800aa76:	2322      	movs	r3, #34	@ 0x22
 800aa78:	6003      	str	r3, [r0, #0]
 800aa7a:	e7b6      	b.n	800a9ea <_strtod_l+0x72>
 800aa7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800aa80:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800aa84:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800aa88:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800aa8c:	e7e7      	b.n	800aa5e <_strtod_l+0xe6>
 800aa8e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ac10 <_strtod_l+0x298>
 800aa92:	e7e4      	b.n	800aa5e <_strtod_l+0xe6>
 800aa94:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800aa98:	f04f 3aff 	mov.w	sl, #4294967295
 800aa9c:	e7df      	b.n	800aa5e <_strtod_l+0xe6>
 800aa9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aaa0:	1c5a      	adds	r2, r3, #1
 800aaa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800aaa4:	785b      	ldrb	r3, [r3, #1]
 800aaa6:	2b30      	cmp	r3, #48	@ 0x30
 800aaa8:	d0f9      	beq.n	800aa9e <_strtod_l+0x126>
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d09d      	beq.n	800a9ea <_strtod_l+0x72>
 800aaae:	2301      	movs	r3, #1
 800aab0:	2700      	movs	r7, #0
 800aab2:	9308      	str	r3, [sp, #32]
 800aab4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aab6:	930c      	str	r3, [sp, #48]	@ 0x30
 800aab8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800aaba:	46b9      	mov	r9, r7
 800aabc:	220a      	movs	r2, #10
 800aabe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800aac0:	7805      	ldrb	r5, [r0, #0]
 800aac2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800aac6:	b2d9      	uxtb	r1, r3
 800aac8:	2909      	cmp	r1, #9
 800aaca:	d928      	bls.n	800ab1e <_strtod_l+0x1a6>
 800aacc:	494f      	ldr	r1, [pc, #316]	@ (800ac0c <_strtod_l+0x294>)
 800aace:	2201      	movs	r2, #1
 800aad0:	f7fe faa0 	bl	8009014 <strncmp>
 800aad4:	2800      	cmp	r0, #0
 800aad6:	d032      	beq.n	800ab3e <_strtod_l+0x1c6>
 800aad8:	2000      	movs	r0, #0
 800aada:	462a      	mov	r2, r5
 800aadc:	900a      	str	r0, [sp, #40]	@ 0x28
 800aade:	464d      	mov	r5, r9
 800aae0:	4603      	mov	r3, r0
 800aae2:	2a65      	cmp	r2, #101	@ 0x65
 800aae4:	d001      	beq.n	800aaea <_strtod_l+0x172>
 800aae6:	2a45      	cmp	r2, #69	@ 0x45
 800aae8:	d114      	bne.n	800ab14 <_strtod_l+0x19c>
 800aaea:	b91d      	cbnz	r5, 800aaf4 <_strtod_l+0x17c>
 800aaec:	9a08      	ldr	r2, [sp, #32]
 800aaee:	4302      	orrs	r2, r0
 800aaf0:	d096      	beq.n	800aa20 <_strtod_l+0xa8>
 800aaf2:	2500      	movs	r5, #0
 800aaf4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800aaf6:	1c62      	adds	r2, r4, #1
 800aaf8:	9219      	str	r2, [sp, #100]	@ 0x64
 800aafa:	7862      	ldrb	r2, [r4, #1]
 800aafc:	2a2b      	cmp	r2, #43	@ 0x2b
 800aafe:	d07a      	beq.n	800abf6 <_strtod_l+0x27e>
 800ab00:	2a2d      	cmp	r2, #45	@ 0x2d
 800ab02:	d07e      	beq.n	800ac02 <_strtod_l+0x28a>
 800ab04:	f04f 0c00 	mov.w	ip, #0
 800ab08:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ab0c:	2909      	cmp	r1, #9
 800ab0e:	f240 8085 	bls.w	800ac1c <_strtod_l+0x2a4>
 800ab12:	9419      	str	r4, [sp, #100]	@ 0x64
 800ab14:	f04f 0800 	mov.w	r8, #0
 800ab18:	e0a5      	b.n	800ac66 <_strtod_l+0x2ee>
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	e7c8      	b.n	800aab0 <_strtod_l+0x138>
 800ab1e:	f1b9 0f08 	cmp.w	r9, #8
 800ab22:	bfd8      	it	le
 800ab24:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800ab26:	f100 0001 	add.w	r0, r0, #1
 800ab2a:	bfda      	itte	le
 800ab2c:	fb02 3301 	mlale	r3, r2, r1, r3
 800ab30:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800ab32:	fb02 3707 	mlagt	r7, r2, r7, r3
 800ab36:	f109 0901 	add.w	r9, r9, #1
 800ab3a:	9019      	str	r0, [sp, #100]	@ 0x64
 800ab3c:	e7bf      	b.n	800aabe <_strtod_l+0x146>
 800ab3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab40:	1c5a      	adds	r2, r3, #1
 800ab42:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab44:	785a      	ldrb	r2, [r3, #1]
 800ab46:	f1b9 0f00 	cmp.w	r9, #0
 800ab4a:	d03b      	beq.n	800abc4 <_strtod_l+0x24c>
 800ab4c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ab4e:	464d      	mov	r5, r9
 800ab50:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ab54:	2b09      	cmp	r3, #9
 800ab56:	d912      	bls.n	800ab7e <_strtod_l+0x206>
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e7c2      	b.n	800aae2 <_strtod_l+0x16a>
 800ab5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab5e:	1c5a      	adds	r2, r3, #1
 800ab60:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab62:	785a      	ldrb	r2, [r3, #1]
 800ab64:	3001      	adds	r0, #1
 800ab66:	2a30      	cmp	r2, #48	@ 0x30
 800ab68:	d0f8      	beq.n	800ab5c <_strtod_l+0x1e4>
 800ab6a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ab6e:	2b08      	cmp	r3, #8
 800ab70:	f200 84d2 	bhi.w	800b518 <_strtod_l+0xba0>
 800ab74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab76:	900a      	str	r0, [sp, #40]	@ 0x28
 800ab78:	2000      	movs	r0, #0
 800ab7a:	930c      	str	r3, [sp, #48]	@ 0x30
 800ab7c:	4605      	mov	r5, r0
 800ab7e:	3a30      	subs	r2, #48	@ 0x30
 800ab80:	f100 0301 	add.w	r3, r0, #1
 800ab84:	d018      	beq.n	800abb8 <_strtod_l+0x240>
 800ab86:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab88:	4419      	add	r1, r3
 800ab8a:	910a      	str	r1, [sp, #40]	@ 0x28
 800ab8c:	462e      	mov	r6, r5
 800ab8e:	f04f 0e0a 	mov.w	lr, #10
 800ab92:	1c71      	adds	r1, r6, #1
 800ab94:	eba1 0c05 	sub.w	ip, r1, r5
 800ab98:	4563      	cmp	r3, ip
 800ab9a:	dc15      	bgt.n	800abc8 <_strtod_l+0x250>
 800ab9c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800aba0:	182b      	adds	r3, r5, r0
 800aba2:	2b08      	cmp	r3, #8
 800aba4:	f105 0501 	add.w	r5, r5, #1
 800aba8:	4405      	add	r5, r0
 800abaa:	dc1a      	bgt.n	800abe2 <_strtod_l+0x26a>
 800abac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abae:	230a      	movs	r3, #10
 800abb0:	fb03 2301 	mla	r3, r3, r1, r2
 800abb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abb6:	2300      	movs	r3, #0
 800abb8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800abba:	1c51      	adds	r1, r2, #1
 800abbc:	9119      	str	r1, [sp, #100]	@ 0x64
 800abbe:	7852      	ldrb	r2, [r2, #1]
 800abc0:	4618      	mov	r0, r3
 800abc2:	e7c5      	b.n	800ab50 <_strtod_l+0x1d8>
 800abc4:	4648      	mov	r0, r9
 800abc6:	e7ce      	b.n	800ab66 <_strtod_l+0x1ee>
 800abc8:	2e08      	cmp	r6, #8
 800abca:	dc05      	bgt.n	800abd8 <_strtod_l+0x260>
 800abcc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800abce:	fb0e f606 	mul.w	r6, lr, r6
 800abd2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800abd4:	460e      	mov	r6, r1
 800abd6:	e7dc      	b.n	800ab92 <_strtod_l+0x21a>
 800abd8:	2910      	cmp	r1, #16
 800abda:	bfd8      	it	le
 800abdc:	fb0e f707 	mulle.w	r7, lr, r7
 800abe0:	e7f8      	b.n	800abd4 <_strtod_l+0x25c>
 800abe2:	2b0f      	cmp	r3, #15
 800abe4:	bfdc      	itt	le
 800abe6:	230a      	movle	r3, #10
 800abe8:	fb03 2707 	mlale	r7, r3, r7, r2
 800abec:	e7e3      	b.n	800abb6 <_strtod_l+0x23e>
 800abee:	2300      	movs	r3, #0
 800abf0:	930a      	str	r3, [sp, #40]	@ 0x28
 800abf2:	2301      	movs	r3, #1
 800abf4:	e77a      	b.n	800aaec <_strtod_l+0x174>
 800abf6:	f04f 0c00 	mov.w	ip, #0
 800abfa:	1ca2      	adds	r2, r4, #2
 800abfc:	9219      	str	r2, [sp, #100]	@ 0x64
 800abfe:	78a2      	ldrb	r2, [r4, #2]
 800ac00:	e782      	b.n	800ab08 <_strtod_l+0x190>
 800ac02:	f04f 0c01 	mov.w	ip, #1
 800ac06:	e7f8      	b.n	800abfa <_strtod_l+0x282>
 800ac08:	0800d614 	.word	0x0800d614
 800ac0c:	0800d42d 	.word	0x0800d42d
 800ac10:	7ff00000 	.word	0x7ff00000
 800ac14:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ac16:	1c51      	adds	r1, r2, #1
 800ac18:	9119      	str	r1, [sp, #100]	@ 0x64
 800ac1a:	7852      	ldrb	r2, [r2, #1]
 800ac1c:	2a30      	cmp	r2, #48	@ 0x30
 800ac1e:	d0f9      	beq.n	800ac14 <_strtod_l+0x29c>
 800ac20:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ac24:	2908      	cmp	r1, #8
 800ac26:	f63f af75 	bhi.w	800ab14 <_strtod_l+0x19c>
 800ac2a:	3a30      	subs	r2, #48	@ 0x30
 800ac2c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ac30:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ac32:	f04f 080a 	mov.w	r8, #10
 800ac36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ac38:	1c56      	adds	r6, r2, #1
 800ac3a:	9619      	str	r6, [sp, #100]	@ 0x64
 800ac3c:	7852      	ldrb	r2, [r2, #1]
 800ac3e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ac42:	f1be 0f09 	cmp.w	lr, #9
 800ac46:	d939      	bls.n	800acbc <_strtod_l+0x344>
 800ac48:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ac4a:	1a76      	subs	r6, r6, r1
 800ac4c:	2e08      	cmp	r6, #8
 800ac4e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ac52:	dc03      	bgt.n	800ac5c <_strtod_l+0x2e4>
 800ac54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac56:	4588      	cmp	r8, r1
 800ac58:	bfa8      	it	ge
 800ac5a:	4688      	movge	r8, r1
 800ac5c:	f1bc 0f00 	cmp.w	ip, #0
 800ac60:	d001      	beq.n	800ac66 <_strtod_l+0x2ee>
 800ac62:	f1c8 0800 	rsb	r8, r8, #0
 800ac66:	2d00      	cmp	r5, #0
 800ac68:	d14e      	bne.n	800ad08 <_strtod_l+0x390>
 800ac6a:	9908      	ldr	r1, [sp, #32]
 800ac6c:	4308      	orrs	r0, r1
 800ac6e:	f47f aebc 	bne.w	800a9ea <_strtod_l+0x72>
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	f47f aed4 	bne.w	800aa20 <_strtod_l+0xa8>
 800ac78:	2a69      	cmp	r2, #105	@ 0x69
 800ac7a:	d028      	beq.n	800acce <_strtod_l+0x356>
 800ac7c:	dc25      	bgt.n	800acca <_strtod_l+0x352>
 800ac7e:	2a49      	cmp	r2, #73	@ 0x49
 800ac80:	d025      	beq.n	800acce <_strtod_l+0x356>
 800ac82:	2a4e      	cmp	r2, #78	@ 0x4e
 800ac84:	f47f aecc 	bne.w	800aa20 <_strtod_l+0xa8>
 800ac88:	499a      	ldr	r1, [pc, #616]	@ (800aef4 <_strtod_l+0x57c>)
 800ac8a:	a819      	add	r0, sp, #100	@ 0x64
 800ac8c:	f001 fd6c 	bl	800c768 <__match>
 800ac90:	2800      	cmp	r0, #0
 800ac92:	f43f aec5 	beq.w	800aa20 <_strtod_l+0xa8>
 800ac96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	2b28      	cmp	r3, #40	@ 0x28
 800ac9c:	d12e      	bne.n	800acfc <_strtod_l+0x384>
 800ac9e:	4996      	ldr	r1, [pc, #600]	@ (800aef8 <_strtod_l+0x580>)
 800aca0:	aa1c      	add	r2, sp, #112	@ 0x70
 800aca2:	a819      	add	r0, sp, #100	@ 0x64
 800aca4:	f001 fd74 	bl	800c790 <__hexnan>
 800aca8:	2805      	cmp	r0, #5
 800acaa:	d127      	bne.n	800acfc <_strtod_l+0x384>
 800acac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800acae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800acb2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800acb6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800acba:	e696      	b.n	800a9ea <_strtod_l+0x72>
 800acbc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800acbe:	fb08 2101 	mla	r1, r8, r1, r2
 800acc2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800acc6:	9209      	str	r2, [sp, #36]	@ 0x24
 800acc8:	e7b5      	b.n	800ac36 <_strtod_l+0x2be>
 800acca:	2a6e      	cmp	r2, #110	@ 0x6e
 800accc:	e7da      	b.n	800ac84 <_strtod_l+0x30c>
 800acce:	498b      	ldr	r1, [pc, #556]	@ (800aefc <_strtod_l+0x584>)
 800acd0:	a819      	add	r0, sp, #100	@ 0x64
 800acd2:	f001 fd49 	bl	800c768 <__match>
 800acd6:	2800      	cmp	r0, #0
 800acd8:	f43f aea2 	beq.w	800aa20 <_strtod_l+0xa8>
 800acdc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800acde:	4988      	ldr	r1, [pc, #544]	@ (800af00 <_strtod_l+0x588>)
 800ace0:	3b01      	subs	r3, #1
 800ace2:	a819      	add	r0, sp, #100	@ 0x64
 800ace4:	9319      	str	r3, [sp, #100]	@ 0x64
 800ace6:	f001 fd3f 	bl	800c768 <__match>
 800acea:	b910      	cbnz	r0, 800acf2 <_strtod_l+0x37a>
 800acec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800acee:	3301      	adds	r3, #1
 800acf0:	9319      	str	r3, [sp, #100]	@ 0x64
 800acf2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800af10 <_strtod_l+0x598>
 800acf6:	f04f 0a00 	mov.w	sl, #0
 800acfa:	e676      	b.n	800a9ea <_strtod_l+0x72>
 800acfc:	4881      	ldr	r0, [pc, #516]	@ (800af04 <_strtod_l+0x58c>)
 800acfe:	f001 fa6f 	bl	800c1e0 <nan>
 800ad02:	ec5b ab10 	vmov	sl, fp, d0
 800ad06:	e670      	b.n	800a9ea <_strtod_l+0x72>
 800ad08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad0a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ad0c:	eba8 0303 	sub.w	r3, r8, r3
 800ad10:	f1b9 0f00 	cmp.w	r9, #0
 800ad14:	bf08      	it	eq
 800ad16:	46a9      	moveq	r9, r5
 800ad18:	2d10      	cmp	r5, #16
 800ad1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad1c:	462c      	mov	r4, r5
 800ad1e:	bfa8      	it	ge
 800ad20:	2410      	movge	r4, #16
 800ad22:	f7f5 fc0f 	bl	8000544 <__aeabi_ui2d>
 800ad26:	2d09      	cmp	r5, #9
 800ad28:	4682      	mov	sl, r0
 800ad2a:	468b      	mov	fp, r1
 800ad2c:	dc13      	bgt.n	800ad56 <_strtod_l+0x3de>
 800ad2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	f43f ae5a 	beq.w	800a9ea <_strtod_l+0x72>
 800ad36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad38:	dd78      	ble.n	800ae2c <_strtod_l+0x4b4>
 800ad3a:	2b16      	cmp	r3, #22
 800ad3c:	dc5f      	bgt.n	800adfe <_strtod_l+0x486>
 800ad3e:	4972      	ldr	r1, [pc, #456]	@ (800af08 <_strtod_l+0x590>)
 800ad40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ad44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad48:	4652      	mov	r2, sl
 800ad4a:	465b      	mov	r3, fp
 800ad4c:	f7f5 fc74 	bl	8000638 <__aeabi_dmul>
 800ad50:	4682      	mov	sl, r0
 800ad52:	468b      	mov	fp, r1
 800ad54:	e649      	b.n	800a9ea <_strtod_l+0x72>
 800ad56:	4b6c      	ldr	r3, [pc, #432]	@ (800af08 <_strtod_l+0x590>)
 800ad58:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ad5c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ad60:	f7f5 fc6a 	bl	8000638 <__aeabi_dmul>
 800ad64:	4682      	mov	sl, r0
 800ad66:	4638      	mov	r0, r7
 800ad68:	468b      	mov	fp, r1
 800ad6a:	f7f5 fbeb 	bl	8000544 <__aeabi_ui2d>
 800ad6e:	4602      	mov	r2, r0
 800ad70:	460b      	mov	r3, r1
 800ad72:	4650      	mov	r0, sl
 800ad74:	4659      	mov	r1, fp
 800ad76:	f7f5 faa9 	bl	80002cc <__adddf3>
 800ad7a:	2d0f      	cmp	r5, #15
 800ad7c:	4682      	mov	sl, r0
 800ad7e:	468b      	mov	fp, r1
 800ad80:	ddd5      	ble.n	800ad2e <_strtod_l+0x3b6>
 800ad82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad84:	1b2c      	subs	r4, r5, r4
 800ad86:	441c      	add	r4, r3
 800ad88:	2c00      	cmp	r4, #0
 800ad8a:	f340 8093 	ble.w	800aeb4 <_strtod_l+0x53c>
 800ad8e:	f014 030f 	ands.w	r3, r4, #15
 800ad92:	d00a      	beq.n	800adaa <_strtod_l+0x432>
 800ad94:	495c      	ldr	r1, [pc, #368]	@ (800af08 <_strtod_l+0x590>)
 800ad96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ad9a:	4652      	mov	r2, sl
 800ad9c:	465b      	mov	r3, fp
 800ad9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ada2:	f7f5 fc49 	bl	8000638 <__aeabi_dmul>
 800ada6:	4682      	mov	sl, r0
 800ada8:	468b      	mov	fp, r1
 800adaa:	f034 040f 	bics.w	r4, r4, #15
 800adae:	d073      	beq.n	800ae98 <_strtod_l+0x520>
 800adb0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800adb4:	dd49      	ble.n	800ae4a <_strtod_l+0x4d2>
 800adb6:	2400      	movs	r4, #0
 800adb8:	46a0      	mov	r8, r4
 800adba:	940b      	str	r4, [sp, #44]	@ 0x2c
 800adbc:	46a1      	mov	r9, r4
 800adbe:	9a05      	ldr	r2, [sp, #20]
 800adc0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800af10 <_strtod_l+0x598>
 800adc4:	2322      	movs	r3, #34	@ 0x22
 800adc6:	6013      	str	r3, [r2, #0]
 800adc8:	f04f 0a00 	mov.w	sl, #0
 800adcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800adce:	2b00      	cmp	r3, #0
 800add0:	f43f ae0b 	beq.w	800a9ea <_strtod_l+0x72>
 800add4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800add6:	9805      	ldr	r0, [sp, #20]
 800add8:	f7ff f946 	bl	800a068 <_Bfree>
 800addc:	9805      	ldr	r0, [sp, #20]
 800adde:	4649      	mov	r1, r9
 800ade0:	f7ff f942 	bl	800a068 <_Bfree>
 800ade4:	9805      	ldr	r0, [sp, #20]
 800ade6:	4641      	mov	r1, r8
 800ade8:	f7ff f93e 	bl	800a068 <_Bfree>
 800adec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800adee:	9805      	ldr	r0, [sp, #20]
 800adf0:	f7ff f93a 	bl	800a068 <_Bfree>
 800adf4:	9805      	ldr	r0, [sp, #20]
 800adf6:	4621      	mov	r1, r4
 800adf8:	f7ff f936 	bl	800a068 <_Bfree>
 800adfc:	e5f5      	b.n	800a9ea <_strtod_l+0x72>
 800adfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae00:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ae04:	4293      	cmp	r3, r2
 800ae06:	dbbc      	blt.n	800ad82 <_strtod_l+0x40a>
 800ae08:	4c3f      	ldr	r4, [pc, #252]	@ (800af08 <_strtod_l+0x590>)
 800ae0a:	f1c5 050f 	rsb	r5, r5, #15
 800ae0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ae12:	4652      	mov	r2, sl
 800ae14:	465b      	mov	r3, fp
 800ae16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae1a:	f7f5 fc0d 	bl	8000638 <__aeabi_dmul>
 800ae1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae20:	1b5d      	subs	r5, r3, r5
 800ae22:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ae26:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ae2a:	e78f      	b.n	800ad4c <_strtod_l+0x3d4>
 800ae2c:	3316      	adds	r3, #22
 800ae2e:	dba8      	blt.n	800ad82 <_strtod_l+0x40a>
 800ae30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae32:	eba3 0808 	sub.w	r8, r3, r8
 800ae36:	4b34      	ldr	r3, [pc, #208]	@ (800af08 <_strtod_l+0x590>)
 800ae38:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ae3c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ae40:	4650      	mov	r0, sl
 800ae42:	4659      	mov	r1, fp
 800ae44:	f7f5 fd22 	bl	800088c <__aeabi_ddiv>
 800ae48:	e782      	b.n	800ad50 <_strtod_l+0x3d8>
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	4f2f      	ldr	r7, [pc, #188]	@ (800af0c <_strtod_l+0x594>)
 800ae4e:	1124      	asrs	r4, r4, #4
 800ae50:	4650      	mov	r0, sl
 800ae52:	4659      	mov	r1, fp
 800ae54:	461e      	mov	r6, r3
 800ae56:	2c01      	cmp	r4, #1
 800ae58:	dc21      	bgt.n	800ae9e <_strtod_l+0x526>
 800ae5a:	b10b      	cbz	r3, 800ae60 <_strtod_l+0x4e8>
 800ae5c:	4682      	mov	sl, r0
 800ae5e:	468b      	mov	fp, r1
 800ae60:	492a      	ldr	r1, [pc, #168]	@ (800af0c <_strtod_l+0x594>)
 800ae62:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ae66:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ae6a:	4652      	mov	r2, sl
 800ae6c:	465b      	mov	r3, fp
 800ae6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae72:	f7f5 fbe1 	bl	8000638 <__aeabi_dmul>
 800ae76:	4b26      	ldr	r3, [pc, #152]	@ (800af10 <_strtod_l+0x598>)
 800ae78:	460a      	mov	r2, r1
 800ae7a:	400b      	ands	r3, r1
 800ae7c:	4925      	ldr	r1, [pc, #148]	@ (800af14 <_strtod_l+0x59c>)
 800ae7e:	428b      	cmp	r3, r1
 800ae80:	4682      	mov	sl, r0
 800ae82:	d898      	bhi.n	800adb6 <_strtod_l+0x43e>
 800ae84:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ae88:	428b      	cmp	r3, r1
 800ae8a:	bf86      	itte	hi
 800ae8c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800af18 <_strtod_l+0x5a0>
 800ae90:	f04f 3aff 	movhi.w	sl, #4294967295
 800ae94:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ae98:	2300      	movs	r3, #0
 800ae9a:	9308      	str	r3, [sp, #32]
 800ae9c:	e076      	b.n	800af8c <_strtod_l+0x614>
 800ae9e:	07e2      	lsls	r2, r4, #31
 800aea0:	d504      	bpl.n	800aeac <_strtod_l+0x534>
 800aea2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aea6:	f7f5 fbc7 	bl	8000638 <__aeabi_dmul>
 800aeaa:	2301      	movs	r3, #1
 800aeac:	3601      	adds	r6, #1
 800aeae:	1064      	asrs	r4, r4, #1
 800aeb0:	3708      	adds	r7, #8
 800aeb2:	e7d0      	b.n	800ae56 <_strtod_l+0x4de>
 800aeb4:	d0f0      	beq.n	800ae98 <_strtod_l+0x520>
 800aeb6:	4264      	negs	r4, r4
 800aeb8:	f014 020f 	ands.w	r2, r4, #15
 800aebc:	d00a      	beq.n	800aed4 <_strtod_l+0x55c>
 800aebe:	4b12      	ldr	r3, [pc, #72]	@ (800af08 <_strtod_l+0x590>)
 800aec0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aec4:	4650      	mov	r0, sl
 800aec6:	4659      	mov	r1, fp
 800aec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aecc:	f7f5 fcde 	bl	800088c <__aeabi_ddiv>
 800aed0:	4682      	mov	sl, r0
 800aed2:	468b      	mov	fp, r1
 800aed4:	1124      	asrs	r4, r4, #4
 800aed6:	d0df      	beq.n	800ae98 <_strtod_l+0x520>
 800aed8:	2c1f      	cmp	r4, #31
 800aeda:	dd1f      	ble.n	800af1c <_strtod_l+0x5a4>
 800aedc:	2400      	movs	r4, #0
 800aede:	46a0      	mov	r8, r4
 800aee0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aee2:	46a1      	mov	r9, r4
 800aee4:	9a05      	ldr	r2, [sp, #20]
 800aee6:	2322      	movs	r3, #34	@ 0x22
 800aee8:	f04f 0a00 	mov.w	sl, #0
 800aeec:	f04f 0b00 	mov.w	fp, #0
 800aef0:	6013      	str	r3, [r2, #0]
 800aef2:	e76b      	b.n	800adcc <_strtod_l+0x454>
 800aef4:	0800d31d 	.word	0x0800d31d
 800aef8:	0800d600 	.word	0x0800d600
 800aefc:	0800d315 	.word	0x0800d315
 800af00:	0800d34a 	.word	0x0800d34a
 800af04:	0800d49e 	.word	0x0800d49e
 800af08:	0800d538 	.word	0x0800d538
 800af0c:	0800d510 	.word	0x0800d510
 800af10:	7ff00000 	.word	0x7ff00000
 800af14:	7ca00000 	.word	0x7ca00000
 800af18:	7fefffff 	.word	0x7fefffff
 800af1c:	f014 0310 	ands.w	r3, r4, #16
 800af20:	bf18      	it	ne
 800af22:	236a      	movne	r3, #106	@ 0x6a
 800af24:	4ea9      	ldr	r6, [pc, #676]	@ (800b1cc <_strtod_l+0x854>)
 800af26:	9308      	str	r3, [sp, #32]
 800af28:	4650      	mov	r0, sl
 800af2a:	4659      	mov	r1, fp
 800af2c:	2300      	movs	r3, #0
 800af2e:	07e7      	lsls	r7, r4, #31
 800af30:	d504      	bpl.n	800af3c <_strtod_l+0x5c4>
 800af32:	e9d6 2300 	ldrd	r2, r3, [r6]
 800af36:	f7f5 fb7f 	bl	8000638 <__aeabi_dmul>
 800af3a:	2301      	movs	r3, #1
 800af3c:	1064      	asrs	r4, r4, #1
 800af3e:	f106 0608 	add.w	r6, r6, #8
 800af42:	d1f4      	bne.n	800af2e <_strtod_l+0x5b6>
 800af44:	b10b      	cbz	r3, 800af4a <_strtod_l+0x5d2>
 800af46:	4682      	mov	sl, r0
 800af48:	468b      	mov	fp, r1
 800af4a:	9b08      	ldr	r3, [sp, #32]
 800af4c:	b1b3      	cbz	r3, 800af7c <_strtod_l+0x604>
 800af4e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800af52:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800af56:	2b00      	cmp	r3, #0
 800af58:	4659      	mov	r1, fp
 800af5a:	dd0f      	ble.n	800af7c <_strtod_l+0x604>
 800af5c:	2b1f      	cmp	r3, #31
 800af5e:	dd56      	ble.n	800b00e <_strtod_l+0x696>
 800af60:	2b34      	cmp	r3, #52	@ 0x34
 800af62:	bfde      	ittt	le
 800af64:	f04f 33ff 	movle.w	r3, #4294967295
 800af68:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800af6c:	4093      	lslle	r3, r2
 800af6e:	f04f 0a00 	mov.w	sl, #0
 800af72:	bfcc      	ite	gt
 800af74:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800af78:	ea03 0b01 	andle.w	fp, r3, r1
 800af7c:	2200      	movs	r2, #0
 800af7e:	2300      	movs	r3, #0
 800af80:	4650      	mov	r0, sl
 800af82:	4659      	mov	r1, fp
 800af84:	f7f5 fdc0 	bl	8000b08 <__aeabi_dcmpeq>
 800af88:	2800      	cmp	r0, #0
 800af8a:	d1a7      	bne.n	800aedc <_strtod_l+0x564>
 800af8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af8e:	9300      	str	r3, [sp, #0]
 800af90:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800af92:	9805      	ldr	r0, [sp, #20]
 800af94:	462b      	mov	r3, r5
 800af96:	464a      	mov	r2, r9
 800af98:	f7ff f8ce 	bl	800a138 <__s2b>
 800af9c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800af9e:	2800      	cmp	r0, #0
 800afa0:	f43f af09 	beq.w	800adb6 <_strtod_l+0x43e>
 800afa4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afa6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afa8:	2a00      	cmp	r2, #0
 800afaa:	eba3 0308 	sub.w	r3, r3, r8
 800afae:	bfa8      	it	ge
 800afb0:	2300      	movge	r3, #0
 800afb2:	9312      	str	r3, [sp, #72]	@ 0x48
 800afb4:	2400      	movs	r4, #0
 800afb6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800afba:	9316      	str	r3, [sp, #88]	@ 0x58
 800afbc:	46a0      	mov	r8, r4
 800afbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afc0:	9805      	ldr	r0, [sp, #20]
 800afc2:	6859      	ldr	r1, [r3, #4]
 800afc4:	f7ff f810 	bl	8009fe8 <_Balloc>
 800afc8:	4681      	mov	r9, r0
 800afca:	2800      	cmp	r0, #0
 800afcc:	f43f aef7 	beq.w	800adbe <_strtod_l+0x446>
 800afd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afd2:	691a      	ldr	r2, [r3, #16]
 800afd4:	3202      	adds	r2, #2
 800afd6:	f103 010c 	add.w	r1, r3, #12
 800afda:	0092      	lsls	r2, r2, #2
 800afdc:	300c      	adds	r0, #12
 800afde:	f001 f8f1 	bl	800c1c4 <memcpy>
 800afe2:	ec4b ab10 	vmov	d0, sl, fp
 800afe6:	9805      	ldr	r0, [sp, #20]
 800afe8:	aa1c      	add	r2, sp, #112	@ 0x70
 800afea:	a91b      	add	r1, sp, #108	@ 0x6c
 800afec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800aff0:	f7ff fbd6 	bl	800a7a0 <__d2b>
 800aff4:	901a      	str	r0, [sp, #104]	@ 0x68
 800aff6:	2800      	cmp	r0, #0
 800aff8:	f43f aee1 	beq.w	800adbe <_strtod_l+0x446>
 800affc:	9805      	ldr	r0, [sp, #20]
 800affe:	2101      	movs	r1, #1
 800b000:	f7ff f930 	bl	800a264 <__i2b>
 800b004:	4680      	mov	r8, r0
 800b006:	b948      	cbnz	r0, 800b01c <_strtod_l+0x6a4>
 800b008:	f04f 0800 	mov.w	r8, #0
 800b00c:	e6d7      	b.n	800adbe <_strtod_l+0x446>
 800b00e:	f04f 32ff 	mov.w	r2, #4294967295
 800b012:	fa02 f303 	lsl.w	r3, r2, r3
 800b016:	ea03 0a0a 	and.w	sl, r3, sl
 800b01a:	e7af      	b.n	800af7c <_strtod_l+0x604>
 800b01c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b01e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b020:	2d00      	cmp	r5, #0
 800b022:	bfab      	itete	ge
 800b024:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b026:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b028:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b02a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b02c:	bfac      	ite	ge
 800b02e:	18ef      	addge	r7, r5, r3
 800b030:	1b5e      	sublt	r6, r3, r5
 800b032:	9b08      	ldr	r3, [sp, #32]
 800b034:	1aed      	subs	r5, r5, r3
 800b036:	4415      	add	r5, r2
 800b038:	4b65      	ldr	r3, [pc, #404]	@ (800b1d0 <_strtod_l+0x858>)
 800b03a:	3d01      	subs	r5, #1
 800b03c:	429d      	cmp	r5, r3
 800b03e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b042:	da50      	bge.n	800b0e6 <_strtod_l+0x76e>
 800b044:	1b5b      	subs	r3, r3, r5
 800b046:	2b1f      	cmp	r3, #31
 800b048:	eba2 0203 	sub.w	r2, r2, r3
 800b04c:	f04f 0101 	mov.w	r1, #1
 800b050:	dc3d      	bgt.n	800b0ce <_strtod_l+0x756>
 800b052:	fa01 f303 	lsl.w	r3, r1, r3
 800b056:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b058:	2300      	movs	r3, #0
 800b05a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b05c:	18bd      	adds	r5, r7, r2
 800b05e:	9b08      	ldr	r3, [sp, #32]
 800b060:	42af      	cmp	r7, r5
 800b062:	4416      	add	r6, r2
 800b064:	441e      	add	r6, r3
 800b066:	463b      	mov	r3, r7
 800b068:	bfa8      	it	ge
 800b06a:	462b      	movge	r3, r5
 800b06c:	42b3      	cmp	r3, r6
 800b06e:	bfa8      	it	ge
 800b070:	4633      	movge	r3, r6
 800b072:	2b00      	cmp	r3, #0
 800b074:	bfc2      	ittt	gt
 800b076:	1aed      	subgt	r5, r5, r3
 800b078:	1af6      	subgt	r6, r6, r3
 800b07a:	1aff      	subgt	r7, r7, r3
 800b07c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b07e:	2b00      	cmp	r3, #0
 800b080:	dd16      	ble.n	800b0b0 <_strtod_l+0x738>
 800b082:	4641      	mov	r1, r8
 800b084:	9805      	ldr	r0, [sp, #20]
 800b086:	461a      	mov	r2, r3
 800b088:	f7ff f9a4 	bl	800a3d4 <__pow5mult>
 800b08c:	4680      	mov	r8, r0
 800b08e:	2800      	cmp	r0, #0
 800b090:	d0ba      	beq.n	800b008 <_strtod_l+0x690>
 800b092:	4601      	mov	r1, r0
 800b094:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b096:	9805      	ldr	r0, [sp, #20]
 800b098:	f7ff f8fa 	bl	800a290 <__multiply>
 800b09c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	f43f ae8d 	beq.w	800adbe <_strtod_l+0x446>
 800b0a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b0a6:	9805      	ldr	r0, [sp, #20]
 800b0a8:	f7fe ffde 	bl	800a068 <_Bfree>
 800b0ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0b0:	2d00      	cmp	r5, #0
 800b0b2:	dc1d      	bgt.n	800b0f0 <_strtod_l+0x778>
 800b0b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	dd23      	ble.n	800b102 <_strtod_l+0x78a>
 800b0ba:	4649      	mov	r1, r9
 800b0bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b0be:	9805      	ldr	r0, [sp, #20]
 800b0c0:	f7ff f988 	bl	800a3d4 <__pow5mult>
 800b0c4:	4681      	mov	r9, r0
 800b0c6:	b9e0      	cbnz	r0, 800b102 <_strtod_l+0x78a>
 800b0c8:	f04f 0900 	mov.w	r9, #0
 800b0cc:	e677      	b.n	800adbe <_strtod_l+0x446>
 800b0ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b0d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b0d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b0da:	35e2      	adds	r5, #226	@ 0xe2
 800b0dc:	fa01 f305 	lsl.w	r3, r1, r5
 800b0e0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b0e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b0e4:	e7ba      	b.n	800b05c <_strtod_l+0x6e4>
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b0ee:	e7b5      	b.n	800b05c <_strtod_l+0x6e4>
 800b0f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b0f2:	9805      	ldr	r0, [sp, #20]
 800b0f4:	462a      	mov	r2, r5
 800b0f6:	f7ff f9c7 	bl	800a488 <__lshift>
 800b0fa:	901a      	str	r0, [sp, #104]	@ 0x68
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	d1d9      	bne.n	800b0b4 <_strtod_l+0x73c>
 800b100:	e65d      	b.n	800adbe <_strtod_l+0x446>
 800b102:	2e00      	cmp	r6, #0
 800b104:	dd07      	ble.n	800b116 <_strtod_l+0x79e>
 800b106:	4649      	mov	r1, r9
 800b108:	9805      	ldr	r0, [sp, #20]
 800b10a:	4632      	mov	r2, r6
 800b10c:	f7ff f9bc 	bl	800a488 <__lshift>
 800b110:	4681      	mov	r9, r0
 800b112:	2800      	cmp	r0, #0
 800b114:	d0d8      	beq.n	800b0c8 <_strtod_l+0x750>
 800b116:	2f00      	cmp	r7, #0
 800b118:	dd08      	ble.n	800b12c <_strtod_l+0x7b4>
 800b11a:	4641      	mov	r1, r8
 800b11c:	9805      	ldr	r0, [sp, #20]
 800b11e:	463a      	mov	r2, r7
 800b120:	f7ff f9b2 	bl	800a488 <__lshift>
 800b124:	4680      	mov	r8, r0
 800b126:	2800      	cmp	r0, #0
 800b128:	f43f ae49 	beq.w	800adbe <_strtod_l+0x446>
 800b12c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b12e:	9805      	ldr	r0, [sp, #20]
 800b130:	464a      	mov	r2, r9
 800b132:	f7ff fa31 	bl	800a598 <__mdiff>
 800b136:	4604      	mov	r4, r0
 800b138:	2800      	cmp	r0, #0
 800b13a:	f43f ae40 	beq.w	800adbe <_strtod_l+0x446>
 800b13e:	68c3      	ldr	r3, [r0, #12]
 800b140:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b142:	2300      	movs	r3, #0
 800b144:	60c3      	str	r3, [r0, #12]
 800b146:	4641      	mov	r1, r8
 800b148:	f7ff fa0a 	bl	800a560 <__mcmp>
 800b14c:	2800      	cmp	r0, #0
 800b14e:	da45      	bge.n	800b1dc <_strtod_l+0x864>
 800b150:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b152:	ea53 030a 	orrs.w	r3, r3, sl
 800b156:	d16b      	bne.n	800b230 <_strtod_l+0x8b8>
 800b158:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d167      	bne.n	800b230 <_strtod_l+0x8b8>
 800b160:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b164:	0d1b      	lsrs	r3, r3, #20
 800b166:	051b      	lsls	r3, r3, #20
 800b168:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b16c:	d960      	bls.n	800b230 <_strtod_l+0x8b8>
 800b16e:	6963      	ldr	r3, [r4, #20]
 800b170:	b913      	cbnz	r3, 800b178 <_strtod_l+0x800>
 800b172:	6923      	ldr	r3, [r4, #16]
 800b174:	2b01      	cmp	r3, #1
 800b176:	dd5b      	ble.n	800b230 <_strtod_l+0x8b8>
 800b178:	4621      	mov	r1, r4
 800b17a:	2201      	movs	r2, #1
 800b17c:	9805      	ldr	r0, [sp, #20]
 800b17e:	f7ff f983 	bl	800a488 <__lshift>
 800b182:	4641      	mov	r1, r8
 800b184:	4604      	mov	r4, r0
 800b186:	f7ff f9eb 	bl	800a560 <__mcmp>
 800b18a:	2800      	cmp	r0, #0
 800b18c:	dd50      	ble.n	800b230 <_strtod_l+0x8b8>
 800b18e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b192:	9a08      	ldr	r2, [sp, #32]
 800b194:	0d1b      	lsrs	r3, r3, #20
 800b196:	051b      	lsls	r3, r3, #20
 800b198:	2a00      	cmp	r2, #0
 800b19a:	d06a      	beq.n	800b272 <_strtod_l+0x8fa>
 800b19c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b1a0:	d867      	bhi.n	800b272 <_strtod_l+0x8fa>
 800b1a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b1a6:	f67f ae9d 	bls.w	800aee4 <_strtod_l+0x56c>
 800b1aa:	4b0a      	ldr	r3, [pc, #40]	@ (800b1d4 <_strtod_l+0x85c>)
 800b1ac:	4650      	mov	r0, sl
 800b1ae:	4659      	mov	r1, fp
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	f7f5 fa41 	bl	8000638 <__aeabi_dmul>
 800b1b6:	4b08      	ldr	r3, [pc, #32]	@ (800b1d8 <_strtod_l+0x860>)
 800b1b8:	400b      	ands	r3, r1
 800b1ba:	4682      	mov	sl, r0
 800b1bc:	468b      	mov	fp, r1
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	f47f ae08 	bne.w	800add4 <_strtod_l+0x45c>
 800b1c4:	9a05      	ldr	r2, [sp, #20]
 800b1c6:	2322      	movs	r3, #34	@ 0x22
 800b1c8:	6013      	str	r3, [r2, #0]
 800b1ca:	e603      	b.n	800add4 <_strtod_l+0x45c>
 800b1cc:	0800d628 	.word	0x0800d628
 800b1d0:	fffffc02 	.word	0xfffffc02
 800b1d4:	39500000 	.word	0x39500000
 800b1d8:	7ff00000 	.word	0x7ff00000
 800b1dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b1e0:	d165      	bne.n	800b2ae <_strtod_l+0x936>
 800b1e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b1e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b1e8:	b35a      	cbz	r2, 800b242 <_strtod_l+0x8ca>
 800b1ea:	4a9f      	ldr	r2, [pc, #636]	@ (800b468 <_strtod_l+0xaf0>)
 800b1ec:	4293      	cmp	r3, r2
 800b1ee:	d12b      	bne.n	800b248 <_strtod_l+0x8d0>
 800b1f0:	9b08      	ldr	r3, [sp, #32]
 800b1f2:	4651      	mov	r1, sl
 800b1f4:	b303      	cbz	r3, 800b238 <_strtod_l+0x8c0>
 800b1f6:	4b9d      	ldr	r3, [pc, #628]	@ (800b46c <_strtod_l+0xaf4>)
 800b1f8:	465a      	mov	r2, fp
 800b1fa:	4013      	ands	r3, r2
 800b1fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b200:	f04f 32ff 	mov.w	r2, #4294967295
 800b204:	d81b      	bhi.n	800b23e <_strtod_l+0x8c6>
 800b206:	0d1b      	lsrs	r3, r3, #20
 800b208:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b20c:	fa02 f303 	lsl.w	r3, r2, r3
 800b210:	4299      	cmp	r1, r3
 800b212:	d119      	bne.n	800b248 <_strtod_l+0x8d0>
 800b214:	4b96      	ldr	r3, [pc, #600]	@ (800b470 <_strtod_l+0xaf8>)
 800b216:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b218:	429a      	cmp	r2, r3
 800b21a:	d102      	bne.n	800b222 <_strtod_l+0x8aa>
 800b21c:	3101      	adds	r1, #1
 800b21e:	f43f adce 	beq.w	800adbe <_strtod_l+0x446>
 800b222:	4b92      	ldr	r3, [pc, #584]	@ (800b46c <_strtod_l+0xaf4>)
 800b224:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b226:	401a      	ands	r2, r3
 800b228:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b22c:	f04f 0a00 	mov.w	sl, #0
 800b230:	9b08      	ldr	r3, [sp, #32]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d1b9      	bne.n	800b1aa <_strtod_l+0x832>
 800b236:	e5cd      	b.n	800add4 <_strtod_l+0x45c>
 800b238:	f04f 33ff 	mov.w	r3, #4294967295
 800b23c:	e7e8      	b.n	800b210 <_strtod_l+0x898>
 800b23e:	4613      	mov	r3, r2
 800b240:	e7e6      	b.n	800b210 <_strtod_l+0x898>
 800b242:	ea53 030a 	orrs.w	r3, r3, sl
 800b246:	d0a2      	beq.n	800b18e <_strtod_l+0x816>
 800b248:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b24a:	b1db      	cbz	r3, 800b284 <_strtod_l+0x90c>
 800b24c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b24e:	4213      	tst	r3, r2
 800b250:	d0ee      	beq.n	800b230 <_strtod_l+0x8b8>
 800b252:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b254:	9a08      	ldr	r2, [sp, #32]
 800b256:	4650      	mov	r0, sl
 800b258:	4659      	mov	r1, fp
 800b25a:	b1bb      	cbz	r3, 800b28c <_strtod_l+0x914>
 800b25c:	f7ff fb6e 	bl	800a93c <sulp>
 800b260:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b264:	ec53 2b10 	vmov	r2, r3, d0
 800b268:	f7f5 f830 	bl	80002cc <__adddf3>
 800b26c:	4682      	mov	sl, r0
 800b26e:	468b      	mov	fp, r1
 800b270:	e7de      	b.n	800b230 <_strtod_l+0x8b8>
 800b272:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b276:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b27a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b27e:	f04f 3aff 	mov.w	sl, #4294967295
 800b282:	e7d5      	b.n	800b230 <_strtod_l+0x8b8>
 800b284:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b286:	ea13 0f0a 	tst.w	r3, sl
 800b28a:	e7e1      	b.n	800b250 <_strtod_l+0x8d8>
 800b28c:	f7ff fb56 	bl	800a93c <sulp>
 800b290:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b294:	ec53 2b10 	vmov	r2, r3, d0
 800b298:	f7f5 f816 	bl	80002c8 <__aeabi_dsub>
 800b29c:	2200      	movs	r2, #0
 800b29e:	2300      	movs	r3, #0
 800b2a0:	4682      	mov	sl, r0
 800b2a2:	468b      	mov	fp, r1
 800b2a4:	f7f5 fc30 	bl	8000b08 <__aeabi_dcmpeq>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	d0c1      	beq.n	800b230 <_strtod_l+0x8b8>
 800b2ac:	e61a      	b.n	800aee4 <_strtod_l+0x56c>
 800b2ae:	4641      	mov	r1, r8
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	f7ff facd 	bl	800a850 <__ratio>
 800b2b6:	ec57 6b10 	vmov	r6, r7, d0
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b2c0:	4630      	mov	r0, r6
 800b2c2:	4639      	mov	r1, r7
 800b2c4:	f7f5 fc34 	bl	8000b30 <__aeabi_dcmple>
 800b2c8:	2800      	cmp	r0, #0
 800b2ca:	d06f      	beq.n	800b3ac <_strtod_l+0xa34>
 800b2cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d17a      	bne.n	800b3c8 <_strtod_l+0xa50>
 800b2d2:	f1ba 0f00 	cmp.w	sl, #0
 800b2d6:	d158      	bne.n	800b38a <_strtod_l+0xa12>
 800b2d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d15a      	bne.n	800b398 <_strtod_l+0xa20>
 800b2e2:	4b64      	ldr	r3, [pc, #400]	@ (800b474 <_strtod_l+0xafc>)
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	4630      	mov	r0, r6
 800b2e8:	4639      	mov	r1, r7
 800b2ea:	f7f5 fc17 	bl	8000b1c <__aeabi_dcmplt>
 800b2ee:	2800      	cmp	r0, #0
 800b2f0:	d159      	bne.n	800b3a6 <_strtod_l+0xa2e>
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	4639      	mov	r1, r7
 800b2f6:	4b60      	ldr	r3, [pc, #384]	@ (800b478 <_strtod_l+0xb00>)
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	f7f5 f99d 	bl	8000638 <__aeabi_dmul>
 800b2fe:	4606      	mov	r6, r0
 800b300:	460f      	mov	r7, r1
 800b302:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b306:	9606      	str	r6, [sp, #24]
 800b308:	9307      	str	r3, [sp, #28]
 800b30a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b30e:	4d57      	ldr	r5, [pc, #348]	@ (800b46c <_strtod_l+0xaf4>)
 800b310:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b314:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b316:	401d      	ands	r5, r3
 800b318:	4b58      	ldr	r3, [pc, #352]	@ (800b47c <_strtod_l+0xb04>)
 800b31a:	429d      	cmp	r5, r3
 800b31c:	f040 80b2 	bne.w	800b484 <_strtod_l+0xb0c>
 800b320:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b322:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b326:	ec4b ab10 	vmov	d0, sl, fp
 800b32a:	f7ff f9c9 	bl	800a6c0 <__ulp>
 800b32e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b332:	ec51 0b10 	vmov	r0, r1, d0
 800b336:	f7f5 f97f 	bl	8000638 <__aeabi_dmul>
 800b33a:	4652      	mov	r2, sl
 800b33c:	465b      	mov	r3, fp
 800b33e:	f7f4 ffc5 	bl	80002cc <__adddf3>
 800b342:	460b      	mov	r3, r1
 800b344:	4949      	ldr	r1, [pc, #292]	@ (800b46c <_strtod_l+0xaf4>)
 800b346:	4a4e      	ldr	r2, [pc, #312]	@ (800b480 <_strtod_l+0xb08>)
 800b348:	4019      	ands	r1, r3
 800b34a:	4291      	cmp	r1, r2
 800b34c:	4682      	mov	sl, r0
 800b34e:	d942      	bls.n	800b3d6 <_strtod_l+0xa5e>
 800b350:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b352:	4b47      	ldr	r3, [pc, #284]	@ (800b470 <_strtod_l+0xaf8>)
 800b354:	429a      	cmp	r2, r3
 800b356:	d103      	bne.n	800b360 <_strtod_l+0x9e8>
 800b358:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b35a:	3301      	adds	r3, #1
 800b35c:	f43f ad2f 	beq.w	800adbe <_strtod_l+0x446>
 800b360:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b470 <_strtod_l+0xaf8>
 800b364:	f04f 3aff 	mov.w	sl, #4294967295
 800b368:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b36a:	9805      	ldr	r0, [sp, #20]
 800b36c:	f7fe fe7c 	bl	800a068 <_Bfree>
 800b370:	9805      	ldr	r0, [sp, #20]
 800b372:	4649      	mov	r1, r9
 800b374:	f7fe fe78 	bl	800a068 <_Bfree>
 800b378:	9805      	ldr	r0, [sp, #20]
 800b37a:	4641      	mov	r1, r8
 800b37c:	f7fe fe74 	bl	800a068 <_Bfree>
 800b380:	9805      	ldr	r0, [sp, #20]
 800b382:	4621      	mov	r1, r4
 800b384:	f7fe fe70 	bl	800a068 <_Bfree>
 800b388:	e619      	b.n	800afbe <_strtod_l+0x646>
 800b38a:	f1ba 0f01 	cmp.w	sl, #1
 800b38e:	d103      	bne.n	800b398 <_strtod_l+0xa20>
 800b390:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b392:	2b00      	cmp	r3, #0
 800b394:	f43f ada6 	beq.w	800aee4 <_strtod_l+0x56c>
 800b398:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b448 <_strtod_l+0xad0>
 800b39c:	4f35      	ldr	r7, [pc, #212]	@ (800b474 <_strtod_l+0xafc>)
 800b39e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b3a2:	2600      	movs	r6, #0
 800b3a4:	e7b1      	b.n	800b30a <_strtod_l+0x992>
 800b3a6:	4f34      	ldr	r7, [pc, #208]	@ (800b478 <_strtod_l+0xb00>)
 800b3a8:	2600      	movs	r6, #0
 800b3aa:	e7aa      	b.n	800b302 <_strtod_l+0x98a>
 800b3ac:	4b32      	ldr	r3, [pc, #200]	@ (800b478 <_strtod_l+0xb00>)
 800b3ae:	4630      	mov	r0, r6
 800b3b0:	4639      	mov	r1, r7
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	f7f5 f940 	bl	8000638 <__aeabi_dmul>
 800b3b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3ba:	4606      	mov	r6, r0
 800b3bc:	460f      	mov	r7, r1
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d09f      	beq.n	800b302 <_strtod_l+0x98a>
 800b3c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b3c6:	e7a0      	b.n	800b30a <_strtod_l+0x992>
 800b3c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b450 <_strtod_l+0xad8>
 800b3cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b3d0:	ec57 6b17 	vmov	r6, r7, d7
 800b3d4:	e799      	b.n	800b30a <_strtod_l+0x992>
 800b3d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b3da:	9b08      	ldr	r3, [sp, #32]
 800b3dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d1c1      	bne.n	800b368 <_strtod_l+0x9f0>
 800b3e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b3e8:	0d1b      	lsrs	r3, r3, #20
 800b3ea:	051b      	lsls	r3, r3, #20
 800b3ec:	429d      	cmp	r5, r3
 800b3ee:	d1bb      	bne.n	800b368 <_strtod_l+0x9f0>
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	4639      	mov	r1, r7
 800b3f4:	f7f5 fc80 	bl	8000cf8 <__aeabi_d2lz>
 800b3f8:	f7f5 f8f0 	bl	80005dc <__aeabi_l2d>
 800b3fc:	4602      	mov	r2, r0
 800b3fe:	460b      	mov	r3, r1
 800b400:	4630      	mov	r0, r6
 800b402:	4639      	mov	r1, r7
 800b404:	f7f4 ff60 	bl	80002c8 <__aeabi_dsub>
 800b408:	460b      	mov	r3, r1
 800b40a:	4602      	mov	r2, r0
 800b40c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b410:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b416:	ea46 060a 	orr.w	r6, r6, sl
 800b41a:	431e      	orrs	r6, r3
 800b41c:	d06f      	beq.n	800b4fe <_strtod_l+0xb86>
 800b41e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b458 <_strtod_l+0xae0>)
 800b420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b424:	f7f5 fb7a 	bl	8000b1c <__aeabi_dcmplt>
 800b428:	2800      	cmp	r0, #0
 800b42a:	f47f acd3 	bne.w	800add4 <_strtod_l+0x45c>
 800b42e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b460 <_strtod_l+0xae8>)
 800b430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b434:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b438:	f7f5 fb8e 	bl	8000b58 <__aeabi_dcmpgt>
 800b43c:	2800      	cmp	r0, #0
 800b43e:	d093      	beq.n	800b368 <_strtod_l+0x9f0>
 800b440:	e4c8      	b.n	800add4 <_strtod_l+0x45c>
 800b442:	bf00      	nop
 800b444:	f3af 8000 	nop.w
 800b448:	00000000 	.word	0x00000000
 800b44c:	bff00000 	.word	0xbff00000
 800b450:	00000000 	.word	0x00000000
 800b454:	3ff00000 	.word	0x3ff00000
 800b458:	94a03595 	.word	0x94a03595
 800b45c:	3fdfffff 	.word	0x3fdfffff
 800b460:	35afe535 	.word	0x35afe535
 800b464:	3fe00000 	.word	0x3fe00000
 800b468:	000fffff 	.word	0x000fffff
 800b46c:	7ff00000 	.word	0x7ff00000
 800b470:	7fefffff 	.word	0x7fefffff
 800b474:	3ff00000 	.word	0x3ff00000
 800b478:	3fe00000 	.word	0x3fe00000
 800b47c:	7fe00000 	.word	0x7fe00000
 800b480:	7c9fffff 	.word	0x7c9fffff
 800b484:	9b08      	ldr	r3, [sp, #32]
 800b486:	b323      	cbz	r3, 800b4d2 <_strtod_l+0xb5a>
 800b488:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b48c:	d821      	bhi.n	800b4d2 <_strtod_l+0xb5a>
 800b48e:	a328      	add	r3, pc, #160	@ (adr r3, 800b530 <_strtod_l+0xbb8>)
 800b490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b494:	4630      	mov	r0, r6
 800b496:	4639      	mov	r1, r7
 800b498:	f7f5 fb4a 	bl	8000b30 <__aeabi_dcmple>
 800b49c:	b1a0      	cbz	r0, 800b4c8 <_strtod_l+0xb50>
 800b49e:	4639      	mov	r1, r7
 800b4a0:	4630      	mov	r0, r6
 800b4a2:	f7f5 fba1 	bl	8000be8 <__aeabi_d2uiz>
 800b4a6:	2801      	cmp	r0, #1
 800b4a8:	bf38      	it	cc
 800b4aa:	2001      	movcc	r0, #1
 800b4ac:	f7f5 f84a 	bl	8000544 <__aeabi_ui2d>
 800b4b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4b2:	4606      	mov	r6, r0
 800b4b4:	460f      	mov	r7, r1
 800b4b6:	b9fb      	cbnz	r3, 800b4f8 <_strtod_l+0xb80>
 800b4b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b4bc:	9014      	str	r0, [sp, #80]	@ 0x50
 800b4be:	9315      	str	r3, [sp, #84]	@ 0x54
 800b4c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b4c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b4c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b4ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b4ce:	1b5b      	subs	r3, r3, r5
 800b4d0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b4d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b4d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b4da:	f7ff f8f1 	bl	800a6c0 <__ulp>
 800b4de:	4650      	mov	r0, sl
 800b4e0:	ec53 2b10 	vmov	r2, r3, d0
 800b4e4:	4659      	mov	r1, fp
 800b4e6:	f7f5 f8a7 	bl	8000638 <__aeabi_dmul>
 800b4ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b4ee:	f7f4 feed 	bl	80002cc <__adddf3>
 800b4f2:	4682      	mov	sl, r0
 800b4f4:	468b      	mov	fp, r1
 800b4f6:	e770      	b.n	800b3da <_strtod_l+0xa62>
 800b4f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b4fc:	e7e0      	b.n	800b4c0 <_strtod_l+0xb48>
 800b4fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800b538 <_strtod_l+0xbc0>)
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	f7f5 fb0a 	bl	8000b1c <__aeabi_dcmplt>
 800b508:	e798      	b.n	800b43c <_strtod_l+0xac4>
 800b50a:	2300      	movs	r3, #0
 800b50c:	930e      	str	r3, [sp, #56]	@ 0x38
 800b50e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b510:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b512:	6013      	str	r3, [r2, #0]
 800b514:	f7ff ba6d 	b.w	800a9f2 <_strtod_l+0x7a>
 800b518:	2a65      	cmp	r2, #101	@ 0x65
 800b51a:	f43f ab68 	beq.w	800abee <_strtod_l+0x276>
 800b51e:	2a45      	cmp	r2, #69	@ 0x45
 800b520:	f43f ab65 	beq.w	800abee <_strtod_l+0x276>
 800b524:	2301      	movs	r3, #1
 800b526:	f7ff bba0 	b.w	800ac6a <_strtod_l+0x2f2>
 800b52a:	bf00      	nop
 800b52c:	f3af 8000 	nop.w
 800b530:	ffc00000 	.word	0xffc00000
 800b534:	41dfffff 	.word	0x41dfffff
 800b538:	94a03595 	.word	0x94a03595
 800b53c:	3fcfffff 	.word	0x3fcfffff

0800b540 <_strtod_r>:
 800b540:	4b01      	ldr	r3, [pc, #4]	@ (800b548 <_strtod_r+0x8>)
 800b542:	f7ff ba19 	b.w	800a978 <_strtod_l>
 800b546:	bf00      	nop
 800b548:	20000080 	.word	0x20000080

0800b54c <_strtol_l.isra.0>:
 800b54c:	2b24      	cmp	r3, #36	@ 0x24
 800b54e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b552:	4686      	mov	lr, r0
 800b554:	4690      	mov	r8, r2
 800b556:	d801      	bhi.n	800b55c <_strtol_l.isra.0+0x10>
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d106      	bne.n	800b56a <_strtol_l.isra.0+0x1e>
 800b55c:	f7fd fdb6 	bl	80090cc <__errno>
 800b560:	2316      	movs	r3, #22
 800b562:	6003      	str	r3, [r0, #0]
 800b564:	2000      	movs	r0, #0
 800b566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b56a:	4834      	ldr	r0, [pc, #208]	@ (800b63c <_strtol_l.isra.0+0xf0>)
 800b56c:	460d      	mov	r5, r1
 800b56e:	462a      	mov	r2, r5
 800b570:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b574:	5d06      	ldrb	r6, [r0, r4]
 800b576:	f016 0608 	ands.w	r6, r6, #8
 800b57a:	d1f8      	bne.n	800b56e <_strtol_l.isra.0+0x22>
 800b57c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b57e:	d110      	bne.n	800b5a2 <_strtol_l.isra.0+0x56>
 800b580:	782c      	ldrb	r4, [r5, #0]
 800b582:	2601      	movs	r6, #1
 800b584:	1c95      	adds	r5, r2, #2
 800b586:	f033 0210 	bics.w	r2, r3, #16
 800b58a:	d115      	bne.n	800b5b8 <_strtol_l.isra.0+0x6c>
 800b58c:	2c30      	cmp	r4, #48	@ 0x30
 800b58e:	d10d      	bne.n	800b5ac <_strtol_l.isra.0+0x60>
 800b590:	782a      	ldrb	r2, [r5, #0]
 800b592:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b596:	2a58      	cmp	r2, #88	@ 0x58
 800b598:	d108      	bne.n	800b5ac <_strtol_l.isra.0+0x60>
 800b59a:	786c      	ldrb	r4, [r5, #1]
 800b59c:	3502      	adds	r5, #2
 800b59e:	2310      	movs	r3, #16
 800b5a0:	e00a      	b.n	800b5b8 <_strtol_l.isra.0+0x6c>
 800b5a2:	2c2b      	cmp	r4, #43	@ 0x2b
 800b5a4:	bf04      	itt	eq
 800b5a6:	782c      	ldrbeq	r4, [r5, #0]
 800b5a8:	1c95      	addeq	r5, r2, #2
 800b5aa:	e7ec      	b.n	800b586 <_strtol_l.isra.0+0x3a>
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d1f6      	bne.n	800b59e <_strtol_l.isra.0+0x52>
 800b5b0:	2c30      	cmp	r4, #48	@ 0x30
 800b5b2:	bf14      	ite	ne
 800b5b4:	230a      	movne	r3, #10
 800b5b6:	2308      	moveq	r3, #8
 800b5b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b5bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	fbbc f9f3 	udiv	r9, ip, r3
 800b5c6:	4610      	mov	r0, r2
 800b5c8:	fb03 ca19 	mls	sl, r3, r9, ip
 800b5cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b5d0:	2f09      	cmp	r7, #9
 800b5d2:	d80f      	bhi.n	800b5f4 <_strtol_l.isra.0+0xa8>
 800b5d4:	463c      	mov	r4, r7
 800b5d6:	42a3      	cmp	r3, r4
 800b5d8:	dd1b      	ble.n	800b612 <_strtol_l.isra.0+0xc6>
 800b5da:	1c57      	adds	r7, r2, #1
 800b5dc:	d007      	beq.n	800b5ee <_strtol_l.isra.0+0xa2>
 800b5de:	4581      	cmp	r9, r0
 800b5e0:	d314      	bcc.n	800b60c <_strtol_l.isra.0+0xc0>
 800b5e2:	d101      	bne.n	800b5e8 <_strtol_l.isra.0+0x9c>
 800b5e4:	45a2      	cmp	sl, r4
 800b5e6:	db11      	blt.n	800b60c <_strtol_l.isra.0+0xc0>
 800b5e8:	fb00 4003 	mla	r0, r0, r3, r4
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b5f2:	e7eb      	b.n	800b5cc <_strtol_l.isra.0+0x80>
 800b5f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b5f8:	2f19      	cmp	r7, #25
 800b5fa:	d801      	bhi.n	800b600 <_strtol_l.isra.0+0xb4>
 800b5fc:	3c37      	subs	r4, #55	@ 0x37
 800b5fe:	e7ea      	b.n	800b5d6 <_strtol_l.isra.0+0x8a>
 800b600:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b604:	2f19      	cmp	r7, #25
 800b606:	d804      	bhi.n	800b612 <_strtol_l.isra.0+0xc6>
 800b608:	3c57      	subs	r4, #87	@ 0x57
 800b60a:	e7e4      	b.n	800b5d6 <_strtol_l.isra.0+0x8a>
 800b60c:	f04f 32ff 	mov.w	r2, #4294967295
 800b610:	e7ed      	b.n	800b5ee <_strtol_l.isra.0+0xa2>
 800b612:	1c53      	adds	r3, r2, #1
 800b614:	d108      	bne.n	800b628 <_strtol_l.isra.0+0xdc>
 800b616:	2322      	movs	r3, #34	@ 0x22
 800b618:	f8ce 3000 	str.w	r3, [lr]
 800b61c:	4660      	mov	r0, ip
 800b61e:	f1b8 0f00 	cmp.w	r8, #0
 800b622:	d0a0      	beq.n	800b566 <_strtol_l.isra.0+0x1a>
 800b624:	1e69      	subs	r1, r5, #1
 800b626:	e006      	b.n	800b636 <_strtol_l.isra.0+0xea>
 800b628:	b106      	cbz	r6, 800b62c <_strtol_l.isra.0+0xe0>
 800b62a:	4240      	negs	r0, r0
 800b62c:	f1b8 0f00 	cmp.w	r8, #0
 800b630:	d099      	beq.n	800b566 <_strtol_l.isra.0+0x1a>
 800b632:	2a00      	cmp	r2, #0
 800b634:	d1f6      	bne.n	800b624 <_strtol_l.isra.0+0xd8>
 800b636:	f8c8 1000 	str.w	r1, [r8]
 800b63a:	e794      	b.n	800b566 <_strtol_l.isra.0+0x1a>
 800b63c:	0800d651 	.word	0x0800d651

0800b640 <_strtol_r>:
 800b640:	f7ff bf84 	b.w	800b54c <_strtol_l.isra.0>

0800b644 <__ssputs_r>:
 800b644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b648:	688e      	ldr	r6, [r1, #8]
 800b64a:	461f      	mov	r7, r3
 800b64c:	42be      	cmp	r6, r7
 800b64e:	680b      	ldr	r3, [r1, #0]
 800b650:	4682      	mov	sl, r0
 800b652:	460c      	mov	r4, r1
 800b654:	4690      	mov	r8, r2
 800b656:	d82d      	bhi.n	800b6b4 <__ssputs_r+0x70>
 800b658:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b65c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b660:	d026      	beq.n	800b6b0 <__ssputs_r+0x6c>
 800b662:	6965      	ldr	r5, [r4, #20]
 800b664:	6909      	ldr	r1, [r1, #16]
 800b666:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b66a:	eba3 0901 	sub.w	r9, r3, r1
 800b66e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b672:	1c7b      	adds	r3, r7, #1
 800b674:	444b      	add	r3, r9
 800b676:	106d      	asrs	r5, r5, #1
 800b678:	429d      	cmp	r5, r3
 800b67a:	bf38      	it	cc
 800b67c:	461d      	movcc	r5, r3
 800b67e:	0553      	lsls	r3, r2, #21
 800b680:	d527      	bpl.n	800b6d2 <__ssputs_r+0x8e>
 800b682:	4629      	mov	r1, r5
 800b684:	f7fe fc24 	bl	8009ed0 <_malloc_r>
 800b688:	4606      	mov	r6, r0
 800b68a:	b360      	cbz	r0, 800b6e6 <__ssputs_r+0xa2>
 800b68c:	6921      	ldr	r1, [r4, #16]
 800b68e:	464a      	mov	r2, r9
 800b690:	f000 fd98 	bl	800c1c4 <memcpy>
 800b694:	89a3      	ldrh	r3, [r4, #12]
 800b696:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b69a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b69e:	81a3      	strh	r3, [r4, #12]
 800b6a0:	6126      	str	r6, [r4, #16]
 800b6a2:	6165      	str	r5, [r4, #20]
 800b6a4:	444e      	add	r6, r9
 800b6a6:	eba5 0509 	sub.w	r5, r5, r9
 800b6aa:	6026      	str	r6, [r4, #0]
 800b6ac:	60a5      	str	r5, [r4, #8]
 800b6ae:	463e      	mov	r6, r7
 800b6b0:	42be      	cmp	r6, r7
 800b6b2:	d900      	bls.n	800b6b6 <__ssputs_r+0x72>
 800b6b4:	463e      	mov	r6, r7
 800b6b6:	6820      	ldr	r0, [r4, #0]
 800b6b8:	4632      	mov	r2, r6
 800b6ba:	4641      	mov	r1, r8
 800b6bc:	f000 fd57 	bl	800c16e <memmove>
 800b6c0:	68a3      	ldr	r3, [r4, #8]
 800b6c2:	1b9b      	subs	r3, r3, r6
 800b6c4:	60a3      	str	r3, [r4, #8]
 800b6c6:	6823      	ldr	r3, [r4, #0]
 800b6c8:	4433      	add	r3, r6
 800b6ca:	6023      	str	r3, [r4, #0]
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6d2:	462a      	mov	r2, r5
 800b6d4:	f001 f909 	bl	800c8ea <_realloc_r>
 800b6d8:	4606      	mov	r6, r0
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	d1e0      	bne.n	800b6a0 <__ssputs_r+0x5c>
 800b6de:	6921      	ldr	r1, [r4, #16]
 800b6e0:	4650      	mov	r0, sl
 800b6e2:	f7fe fb81 	bl	8009de8 <_free_r>
 800b6e6:	230c      	movs	r3, #12
 800b6e8:	f8ca 3000 	str.w	r3, [sl]
 800b6ec:	89a3      	ldrh	r3, [r4, #12]
 800b6ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6f2:	81a3      	strh	r3, [r4, #12]
 800b6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6f8:	e7e9      	b.n	800b6ce <__ssputs_r+0x8a>
	...

0800b6fc <_svfiprintf_r>:
 800b6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b700:	4698      	mov	r8, r3
 800b702:	898b      	ldrh	r3, [r1, #12]
 800b704:	061b      	lsls	r3, r3, #24
 800b706:	b09d      	sub	sp, #116	@ 0x74
 800b708:	4607      	mov	r7, r0
 800b70a:	460d      	mov	r5, r1
 800b70c:	4614      	mov	r4, r2
 800b70e:	d510      	bpl.n	800b732 <_svfiprintf_r+0x36>
 800b710:	690b      	ldr	r3, [r1, #16]
 800b712:	b973      	cbnz	r3, 800b732 <_svfiprintf_r+0x36>
 800b714:	2140      	movs	r1, #64	@ 0x40
 800b716:	f7fe fbdb 	bl	8009ed0 <_malloc_r>
 800b71a:	6028      	str	r0, [r5, #0]
 800b71c:	6128      	str	r0, [r5, #16]
 800b71e:	b930      	cbnz	r0, 800b72e <_svfiprintf_r+0x32>
 800b720:	230c      	movs	r3, #12
 800b722:	603b      	str	r3, [r7, #0]
 800b724:	f04f 30ff 	mov.w	r0, #4294967295
 800b728:	b01d      	add	sp, #116	@ 0x74
 800b72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b72e:	2340      	movs	r3, #64	@ 0x40
 800b730:	616b      	str	r3, [r5, #20]
 800b732:	2300      	movs	r3, #0
 800b734:	9309      	str	r3, [sp, #36]	@ 0x24
 800b736:	2320      	movs	r3, #32
 800b738:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b73c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b740:	2330      	movs	r3, #48	@ 0x30
 800b742:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b8e0 <_svfiprintf_r+0x1e4>
 800b746:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b74a:	f04f 0901 	mov.w	r9, #1
 800b74e:	4623      	mov	r3, r4
 800b750:	469a      	mov	sl, r3
 800b752:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b756:	b10a      	cbz	r2, 800b75c <_svfiprintf_r+0x60>
 800b758:	2a25      	cmp	r2, #37	@ 0x25
 800b75a:	d1f9      	bne.n	800b750 <_svfiprintf_r+0x54>
 800b75c:	ebba 0b04 	subs.w	fp, sl, r4
 800b760:	d00b      	beq.n	800b77a <_svfiprintf_r+0x7e>
 800b762:	465b      	mov	r3, fp
 800b764:	4622      	mov	r2, r4
 800b766:	4629      	mov	r1, r5
 800b768:	4638      	mov	r0, r7
 800b76a:	f7ff ff6b 	bl	800b644 <__ssputs_r>
 800b76e:	3001      	adds	r0, #1
 800b770:	f000 80a7 	beq.w	800b8c2 <_svfiprintf_r+0x1c6>
 800b774:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b776:	445a      	add	r2, fp
 800b778:	9209      	str	r2, [sp, #36]	@ 0x24
 800b77a:	f89a 3000 	ldrb.w	r3, [sl]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	f000 809f 	beq.w	800b8c2 <_svfiprintf_r+0x1c6>
 800b784:	2300      	movs	r3, #0
 800b786:	f04f 32ff 	mov.w	r2, #4294967295
 800b78a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b78e:	f10a 0a01 	add.w	sl, sl, #1
 800b792:	9304      	str	r3, [sp, #16]
 800b794:	9307      	str	r3, [sp, #28]
 800b796:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b79a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b79c:	4654      	mov	r4, sl
 800b79e:	2205      	movs	r2, #5
 800b7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a4:	484e      	ldr	r0, [pc, #312]	@ (800b8e0 <_svfiprintf_r+0x1e4>)
 800b7a6:	f7f4 fd33 	bl	8000210 <memchr>
 800b7aa:	9a04      	ldr	r2, [sp, #16]
 800b7ac:	b9d8      	cbnz	r0, 800b7e6 <_svfiprintf_r+0xea>
 800b7ae:	06d0      	lsls	r0, r2, #27
 800b7b0:	bf44      	itt	mi
 800b7b2:	2320      	movmi	r3, #32
 800b7b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7b8:	0711      	lsls	r1, r2, #28
 800b7ba:	bf44      	itt	mi
 800b7bc:	232b      	movmi	r3, #43	@ 0x2b
 800b7be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b7c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7c8:	d015      	beq.n	800b7f6 <_svfiprintf_r+0xfa>
 800b7ca:	9a07      	ldr	r2, [sp, #28]
 800b7cc:	4654      	mov	r4, sl
 800b7ce:	2000      	movs	r0, #0
 800b7d0:	f04f 0c0a 	mov.w	ip, #10
 800b7d4:	4621      	mov	r1, r4
 800b7d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7da:	3b30      	subs	r3, #48	@ 0x30
 800b7dc:	2b09      	cmp	r3, #9
 800b7de:	d94b      	bls.n	800b878 <_svfiprintf_r+0x17c>
 800b7e0:	b1b0      	cbz	r0, 800b810 <_svfiprintf_r+0x114>
 800b7e2:	9207      	str	r2, [sp, #28]
 800b7e4:	e014      	b.n	800b810 <_svfiprintf_r+0x114>
 800b7e6:	eba0 0308 	sub.w	r3, r0, r8
 800b7ea:	fa09 f303 	lsl.w	r3, r9, r3
 800b7ee:	4313      	orrs	r3, r2
 800b7f0:	9304      	str	r3, [sp, #16]
 800b7f2:	46a2      	mov	sl, r4
 800b7f4:	e7d2      	b.n	800b79c <_svfiprintf_r+0xa0>
 800b7f6:	9b03      	ldr	r3, [sp, #12]
 800b7f8:	1d19      	adds	r1, r3, #4
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	9103      	str	r1, [sp, #12]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	bfbb      	ittet	lt
 800b802:	425b      	neglt	r3, r3
 800b804:	f042 0202 	orrlt.w	r2, r2, #2
 800b808:	9307      	strge	r3, [sp, #28]
 800b80a:	9307      	strlt	r3, [sp, #28]
 800b80c:	bfb8      	it	lt
 800b80e:	9204      	strlt	r2, [sp, #16]
 800b810:	7823      	ldrb	r3, [r4, #0]
 800b812:	2b2e      	cmp	r3, #46	@ 0x2e
 800b814:	d10a      	bne.n	800b82c <_svfiprintf_r+0x130>
 800b816:	7863      	ldrb	r3, [r4, #1]
 800b818:	2b2a      	cmp	r3, #42	@ 0x2a
 800b81a:	d132      	bne.n	800b882 <_svfiprintf_r+0x186>
 800b81c:	9b03      	ldr	r3, [sp, #12]
 800b81e:	1d1a      	adds	r2, r3, #4
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	9203      	str	r2, [sp, #12]
 800b824:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b828:	3402      	adds	r4, #2
 800b82a:	9305      	str	r3, [sp, #20]
 800b82c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b8f0 <_svfiprintf_r+0x1f4>
 800b830:	7821      	ldrb	r1, [r4, #0]
 800b832:	2203      	movs	r2, #3
 800b834:	4650      	mov	r0, sl
 800b836:	f7f4 fceb 	bl	8000210 <memchr>
 800b83a:	b138      	cbz	r0, 800b84c <_svfiprintf_r+0x150>
 800b83c:	9b04      	ldr	r3, [sp, #16]
 800b83e:	eba0 000a 	sub.w	r0, r0, sl
 800b842:	2240      	movs	r2, #64	@ 0x40
 800b844:	4082      	lsls	r2, r0
 800b846:	4313      	orrs	r3, r2
 800b848:	3401      	adds	r4, #1
 800b84a:	9304      	str	r3, [sp, #16]
 800b84c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b850:	4824      	ldr	r0, [pc, #144]	@ (800b8e4 <_svfiprintf_r+0x1e8>)
 800b852:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b856:	2206      	movs	r2, #6
 800b858:	f7f4 fcda 	bl	8000210 <memchr>
 800b85c:	2800      	cmp	r0, #0
 800b85e:	d036      	beq.n	800b8ce <_svfiprintf_r+0x1d2>
 800b860:	4b21      	ldr	r3, [pc, #132]	@ (800b8e8 <_svfiprintf_r+0x1ec>)
 800b862:	bb1b      	cbnz	r3, 800b8ac <_svfiprintf_r+0x1b0>
 800b864:	9b03      	ldr	r3, [sp, #12]
 800b866:	3307      	adds	r3, #7
 800b868:	f023 0307 	bic.w	r3, r3, #7
 800b86c:	3308      	adds	r3, #8
 800b86e:	9303      	str	r3, [sp, #12]
 800b870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b872:	4433      	add	r3, r6
 800b874:	9309      	str	r3, [sp, #36]	@ 0x24
 800b876:	e76a      	b.n	800b74e <_svfiprintf_r+0x52>
 800b878:	fb0c 3202 	mla	r2, ip, r2, r3
 800b87c:	460c      	mov	r4, r1
 800b87e:	2001      	movs	r0, #1
 800b880:	e7a8      	b.n	800b7d4 <_svfiprintf_r+0xd8>
 800b882:	2300      	movs	r3, #0
 800b884:	3401      	adds	r4, #1
 800b886:	9305      	str	r3, [sp, #20]
 800b888:	4619      	mov	r1, r3
 800b88a:	f04f 0c0a 	mov.w	ip, #10
 800b88e:	4620      	mov	r0, r4
 800b890:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b894:	3a30      	subs	r2, #48	@ 0x30
 800b896:	2a09      	cmp	r2, #9
 800b898:	d903      	bls.n	800b8a2 <_svfiprintf_r+0x1a6>
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d0c6      	beq.n	800b82c <_svfiprintf_r+0x130>
 800b89e:	9105      	str	r1, [sp, #20]
 800b8a0:	e7c4      	b.n	800b82c <_svfiprintf_r+0x130>
 800b8a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8a6:	4604      	mov	r4, r0
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e7f0      	b.n	800b88e <_svfiprintf_r+0x192>
 800b8ac:	ab03      	add	r3, sp, #12
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	462a      	mov	r2, r5
 800b8b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b8ec <_svfiprintf_r+0x1f0>)
 800b8b4:	a904      	add	r1, sp, #16
 800b8b6:	4638      	mov	r0, r7
 800b8b8:	f7fc fc18 	bl	80080ec <_printf_float>
 800b8bc:	1c42      	adds	r2, r0, #1
 800b8be:	4606      	mov	r6, r0
 800b8c0:	d1d6      	bne.n	800b870 <_svfiprintf_r+0x174>
 800b8c2:	89ab      	ldrh	r3, [r5, #12]
 800b8c4:	065b      	lsls	r3, r3, #25
 800b8c6:	f53f af2d 	bmi.w	800b724 <_svfiprintf_r+0x28>
 800b8ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8cc:	e72c      	b.n	800b728 <_svfiprintf_r+0x2c>
 800b8ce:	ab03      	add	r3, sp, #12
 800b8d0:	9300      	str	r3, [sp, #0]
 800b8d2:	462a      	mov	r2, r5
 800b8d4:	4b05      	ldr	r3, [pc, #20]	@ (800b8ec <_svfiprintf_r+0x1f0>)
 800b8d6:	a904      	add	r1, sp, #16
 800b8d8:	4638      	mov	r0, r7
 800b8da:	f7fc fe9f 	bl	800861c <_printf_i>
 800b8de:	e7ed      	b.n	800b8bc <_svfiprintf_r+0x1c0>
 800b8e0:	0800d42f 	.word	0x0800d42f
 800b8e4:	0800d439 	.word	0x0800d439
 800b8e8:	080080ed 	.word	0x080080ed
 800b8ec:	0800b645 	.word	0x0800b645
 800b8f0:	0800d435 	.word	0x0800d435

0800b8f4 <_sungetc_r>:
 800b8f4:	b538      	push	{r3, r4, r5, lr}
 800b8f6:	1c4b      	adds	r3, r1, #1
 800b8f8:	4614      	mov	r4, r2
 800b8fa:	d103      	bne.n	800b904 <_sungetc_r+0x10>
 800b8fc:	f04f 35ff 	mov.w	r5, #4294967295
 800b900:	4628      	mov	r0, r5
 800b902:	bd38      	pop	{r3, r4, r5, pc}
 800b904:	8993      	ldrh	r3, [r2, #12]
 800b906:	f023 0320 	bic.w	r3, r3, #32
 800b90a:	8193      	strh	r3, [r2, #12]
 800b90c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b90e:	6852      	ldr	r2, [r2, #4]
 800b910:	b2cd      	uxtb	r5, r1
 800b912:	b18b      	cbz	r3, 800b938 <_sungetc_r+0x44>
 800b914:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b916:	4293      	cmp	r3, r2
 800b918:	dd08      	ble.n	800b92c <_sungetc_r+0x38>
 800b91a:	6823      	ldr	r3, [r4, #0]
 800b91c:	1e5a      	subs	r2, r3, #1
 800b91e:	6022      	str	r2, [r4, #0]
 800b920:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b924:	6863      	ldr	r3, [r4, #4]
 800b926:	3301      	adds	r3, #1
 800b928:	6063      	str	r3, [r4, #4]
 800b92a:	e7e9      	b.n	800b900 <_sungetc_r+0xc>
 800b92c:	4621      	mov	r1, r4
 800b92e:	f000 fbe4 	bl	800c0fa <__submore>
 800b932:	2800      	cmp	r0, #0
 800b934:	d0f1      	beq.n	800b91a <_sungetc_r+0x26>
 800b936:	e7e1      	b.n	800b8fc <_sungetc_r+0x8>
 800b938:	6921      	ldr	r1, [r4, #16]
 800b93a:	6823      	ldr	r3, [r4, #0]
 800b93c:	b151      	cbz	r1, 800b954 <_sungetc_r+0x60>
 800b93e:	4299      	cmp	r1, r3
 800b940:	d208      	bcs.n	800b954 <_sungetc_r+0x60>
 800b942:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b946:	42a9      	cmp	r1, r5
 800b948:	d104      	bne.n	800b954 <_sungetc_r+0x60>
 800b94a:	3b01      	subs	r3, #1
 800b94c:	3201      	adds	r2, #1
 800b94e:	6023      	str	r3, [r4, #0]
 800b950:	6062      	str	r2, [r4, #4]
 800b952:	e7d5      	b.n	800b900 <_sungetc_r+0xc>
 800b954:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800b958:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b95c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b95e:	2303      	movs	r3, #3
 800b960:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b962:	4623      	mov	r3, r4
 800b964:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b968:	6023      	str	r3, [r4, #0]
 800b96a:	2301      	movs	r3, #1
 800b96c:	e7dc      	b.n	800b928 <_sungetc_r+0x34>

0800b96e <__ssrefill_r>:
 800b96e:	b510      	push	{r4, lr}
 800b970:	460c      	mov	r4, r1
 800b972:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b974:	b169      	cbz	r1, 800b992 <__ssrefill_r+0x24>
 800b976:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b97a:	4299      	cmp	r1, r3
 800b97c:	d001      	beq.n	800b982 <__ssrefill_r+0x14>
 800b97e:	f7fe fa33 	bl	8009de8 <_free_r>
 800b982:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b984:	6063      	str	r3, [r4, #4]
 800b986:	2000      	movs	r0, #0
 800b988:	6360      	str	r0, [r4, #52]	@ 0x34
 800b98a:	b113      	cbz	r3, 800b992 <__ssrefill_r+0x24>
 800b98c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800b98e:	6023      	str	r3, [r4, #0]
 800b990:	bd10      	pop	{r4, pc}
 800b992:	6923      	ldr	r3, [r4, #16]
 800b994:	6023      	str	r3, [r4, #0]
 800b996:	2300      	movs	r3, #0
 800b998:	6063      	str	r3, [r4, #4]
 800b99a:	89a3      	ldrh	r3, [r4, #12]
 800b99c:	f043 0320 	orr.w	r3, r3, #32
 800b9a0:	81a3      	strh	r3, [r4, #12]
 800b9a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b9a6:	e7f3      	b.n	800b990 <__ssrefill_r+0x22>

0800b9a8 <__ssvfiscanf_r>:
 800b9a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ac:	460c      	mov	r4, r1
 800b9ae:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800b9b2:	2100      	movs	r1, #0
 800b9b4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800b9b8:	49a6      	ldr	r1, [pc, #664]	@ (800bc54 <__ssvfiscanf_r+0x2ac>)
 800b9ba:	91a0      	str	r1, [sp, #640]	@ 0x280
 800b9bc:	f10d 0804 	add.w	r8, sp, #4
 800b9c0:	49a5      	ldr	r1, [pc, #660]	@ (800bc58 <__ssvfiscanf_r+0x2b0>)
 800b9c2:	4fa6      	ldr	r7, [pc, #664]	@ (800bc5c <__ssvfiscanf_r+0x2b4>)
 800b9c4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800b9c8:	4606      	mov	r6, r0
 800b9ca:	91a1      	str	r1, [sp, #644]	@ 0x284
 800b9cc:	9300      	str	r3, [sp, #0]
 800b9ce:	f892 9000 	ldrb.w	r9, [r2]
 800b9d2:	f1b9 0f00 	cmp.w	r9, #0
 800b9d6:	f000 8158 	beq.w	800bc8a <__ssvfiscanf_r+0x2e2>
 800b9da:	f817 3009 	ldrb.w	r3, [r7, r9]
 800b9de:	f013 0308 	ands.w	r3, r3, #8
 800b9e2:	f102 0501 	add.w	r5, r2, #1
 800b9e6:	d019      	beq.n	800ba1c <__ssvfiscanf_r+0x74>
 800b9e8:	6863      	ldr	r3, [r4, #4]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	dd0f      	ble.n	800ba0e <__ssvfiscanf_r+0x66>
 800b9ee:	6823      	ldr	r3, [r4, #0]
 800b9f0:	781a      	ldrb	r2, [r3, #0]
 800b9f2:	5cba      	ldrb	r2, [r7, r2]
 800b9f4:	0712      	lsls	r2, r2, #28
 800b9f6:	d401      	bmi.n	800b9fc <__ssvfiscanf_r+0x54>
 800b9f8:	462a      	mov	r2, r5
 800b9fa:	e7e8      	b.n	800b9ce <__ssvfiscanf_r+0x26>
 800b9fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b9fe:	3201      	adds	r2, #1
 800ba00:	9245      	str	r2, [sp, #276]	@ 0x114
 800ba02:	6862      	ldr	r2, [r4, #4]
 800ba04:	3301      	adds	r3, #1
 800ba06:	3a01      	subs	r2, #1
 800ba08:	6062      	str	r2, [r4, #4]
 800ba0a:	6023      	str	r3, [r4, #0]
 800ba0c:	e7ec      	b.n	800b9e8 <__ssvfiscanf_r+0x40>
 800ba0e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ba10:	4621      	mov	r1, r4
 800ba12:	4630      	mov	r0, r6
 800ba14:	4798      	blx	r3
 800ba16:	2800      	cmp	r0, #0
 800ba18:	d0e9      	beq.n	800b9ee <__ssvfiscanf_r+0x46>
 800ba1a:	e7ed      	b.n	800b9f8 <__ssvfiscanf_r+0x50>
 800ba1c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800ba20:	f040 8085 	bne.w	800bb2e <__ssvfiscanf_r+0x186>
 800ba24:	9341      	str	r3, [sp, #260]	@ 0x104
 800ba26:	9343      	str	r3, [sp, #268]	@ 0x10c
 800ba28:	7853      	ldrb	r3, [r2, #1]
 800ba2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba2c:	bf02      	ittt	eq
 800ba2e:	2310      	moveq	r3, #16
 800ba30:	1c95      	addeq	r5, r2, #2
 800ba32:	9341      	streq	r3, [sp, #260]	@ 0x104
 800ba34:	220a      	movs	r2, #10
 800ba36:	46aa      	mov	sl, r5
 800ba38:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ba3c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800ba40:	2b09      	cmp	r3, #9
 800ba42:	d91e      	bls.n	800ba82 <__ssvfiscanf_r+0xda>
 800ba44:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800bc60 <__ssvfiscanf_r+0x2b8>
 800ba48:	2203      	movs	r2, #3
 800ba4a:	4658      	mov	r0, fp
 800ba4c:	f7f4 fbe0 	bl	8000210 <memchr>
 800ba50:	b138      	cbz	r0, 800ba62 <__ssvfiscanf_r+0xba>
 800ba52:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ba54:	eba0 000b 	sub.w	r0, r0, fp
 800ba58:	2301      	movs	r3, #1
 800ba5a:	4083      	lsls	r3, r0
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	9341      	str	r3, [sp, #260]	@ 0x104
 800ba60:	4655      	mov	r5, sl
 800ba62:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ba66:	2b78      	cmp	r3, #120	@ 0x78
 800ba68:	d806      	bhi.n	800ba78 <__ssvfiscanf_r+0xd0>
 800ba6a:	2b57      	cmp	r3, #87	@ 0x57
 800ba6c:	d810      	bhi.n	800ba90 <__ssvfiscanf_r+0xe8>
 800ba6e:	2b25      	cmp	r3, #37	@ 0x25
 800ba70:	d05d      	beq.n	800bb2e <__ssvfiscanf_r+0x186>
 800ba72:	d857      	bhi.n	800bb24 <__ssvfiscanf_r+0x17c>
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d075      	beq.n	800bb64 <__ssvfiscanf_r+0x1bc>
 800ba78:	2303      	movs	r3, #3
 800ba7a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ba7c:	230a      	movs	r3, #10
 800ba7e:	9342      	str	r3, [sp, #264]	@ 0x108
 800ba80:	e088      	b.n	800bb94 <__ssvfiscanf_r+0x1ec>
 800ba82:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800ba84:	fb02 1103 	mla	r1, r2, r3, r1
 800ba88:	3930      	subs	r1, #48	@ 0x30
 800ba8a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ba8c:	4655      	mov	r5, sl
 800ba8e:	e7d2      	b.n	800ba36 <__ssvfiscanf_r+0x8e>
 800ba90:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800ba94:	2a20      	cmp	r2, #32
 800ba96:	d8ef      	bhi.n	800ba78 <__ssvfiscanf_r+0xd0>
 800ba98:	a101      	add	r1, pc, #4	@ (adr r1, 800baa0 <__ssvfiscanf_r+0xf8>)
 800ba9a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ba9e:	bf00      	nop
 800baa0:	0800bb73 	.word	0x0800bb73
 800baa4:	0800ba79 	.word	0x0800ba79
 800baa8:	0800ba79 	.word	0x0800ba79
 800baac:	0800bbcd 	.word	0x0800bbcd
 800bab0:	0800ba79 	.word	0x0800ba79
 800bab4:	0800ba79 	.word	0x0800ba79
 800bab8:	0800ba79 	.word	0x0800ba79
 800babc:	0800ba79 	.word	0x0800ba79
 800bac0:	0800ba79 	.word	0x0800ba79
 800bac4:	0800ba79 	.word	0x0800ba79
 800bac8:	0800ba79 	.word	0x0800ba79
 800bacc:	0800bbe3 	.word	0x0800bbe3
 800bad0:	0800bbc9 	.word	0x0800bbc9
 800bad4:	0800bb2b 	.word	0x0800bb2b
 800bad8:	0800bb2b 	.word	0x0800bb2b
 800badc:	0800bb2b 	.word	0x0800bb2b
 800bae0:	0800ba79 	.word	0x0800ba79
 800bae4:	0800bb85 	.word	0x0800bb85
 800bae8:	0800ba79 	.word	0x0800ba79
 800baec:	0800ba79 	.word	0x0800ba79
 800baf0:	0800ba79 	.word	0x0800ba79
 800baf4:	0800ba79 	.word	0x0800ba79
 800baf8:	0800bbf3 	.word	0x0800bbf3
 800bafc:	0800bb8d 	.word	0x0800bb8d
 800bb00:	0800bb6b 	.word	0x0800bb6b
 800bb04:	0800ba79 	.word	0x0800ba79
 800bb08:	0800ba79 	.word	0x0800ba79
 800bb0c:	0800bbef 	.word	0x0800bbef
 800bb10:	0800ba79 	.word	0x0800ba79
 800bb14:	0800bbc9 	.word	0x0800bbc9
 800bb18:	0800ba79 	.word	0x0800ba79
 800bb1c:	0800ba79 	.word	0x0800ba79
 800bb20:	0800bb73 	.word	0x0800bb73
 800bb24:	3b45      	subs	r3, #69	@ 0x45
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	d8a6      	bhi.n	800ba78 <__ssvfiscanf_r+0xd0>
 800bb2a:	2305      	movs	r3, #5
 800bb2c:	e031      	b.n	800bb92 <__ssvfiscanf_r+0x1ea>
 800bb2e:	6863      	ldr	r3, [r4, #4]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	dd0d      	ble.n	800bb50 <__ssvfiscanf_r+0x1a8>
 800bb34:	6823      	ldr	r3, [r4, #0]
 800bb36:	781a      	ldrb	r2, [r3, #0]
 800bb38:	454a      	cmp	r2, r9
 800bb3a:	f040 80a6 	bne.w	800bc8a <__ssvfiscanf_r+0x2e2>
 800bb3e:	3301      	adds	r3, #1
 800bb40:	6862      	ldr	r2, [r4, #4]
 800bb42:	6023      	str	r3, [r4, #0]
 800bb44:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800bb46:	3a01      	subs	r2, #1
 800bb48:	3301      	adds	r3, #1
 800bb4a:	6062      	str	r2, [r4, #4]
 800bb4c:	9345      	str	r3, [sp, #276]	@ 0x114
 800bb4e:	e753      	b.n	800b9f8 <__ssvfiscanf_r+0x50>
 800bb50:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bb52:	4621      	mov	r1, r4
 800bb54:	4630      	mov	r0, r6
 800bb56:	4798      	blx	r3
 800bb58:	2800      	cmp	r0, #0
 800bb5a:	d0eb      	beq.n	800bb34 <__ssvfiscanf_r+0x18c>
 800bb5c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	f040 808b 	bne.w	800bc7a <__ssvfiscanf_r+0x2d2>
 800bb64:	f04f 30ff 	mov.w	r0, #4294967295
 800bb68:	e08b      	b.n	800bc82 <__ssvfiscanf_r+0x2da>
 800bb6a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bb6c:	f042 0220 	orr.w	r2, r2, #32
 800bb70:	9241      	str	r2, [sp, #260]	@ 0x104
 800bb72:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bb74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bb78:	9241      	str	r2, [sp, #260]	@ 0x104
 800bb7a:	2210      	movs	r2, #16
 800bb7c:	2b6e      	cmp	r3, #110	@ 0x6e
 800bb7e:	9242      	str	r2, [sp, #264]	@ 0x108
 800bb80:	d902      	bls.n	800bb88 <__ssvfiscanf_r+0x1e0>
 800bb82:	e005      	b.n	800bb90 <__ssvfiscanf_r+0x1e8>
 800bb84:	2300      	movs	r3, #0
 800bb86:	9342      	str	r3, [sp, #264]	@ 0x108
 800bb88:	2303      	movs	r3, #3
 800bb8a:	e002      	b.n	800bb92 <__ssvfiscanf_r+0x1ea>
 800bb8c:	2308      	movs	r3, #8
 800bb8e:	9342      	str	r3, [sp, #264]	@ 0x108
 800bb90:	2304      	movs	r3, #4
 800bb92:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bb94:	6863      	ldr	r3, [r4, #4]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	dd39      	ble.n	800bc0e <__ssvfiscanf_r+0x266>
 800bb9a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800bb9c:	0659      	lsls	r1, r3, #25
 800bb9e:	d404      	bmi.n	800bbaa <__ssvfiscanf_r+0x202>
 800bba0:	6823      	ldr	r3, [r4, #0]
 800bba2:	781a      	ldrb	r2, [r3, #0]
 800bba4:	5cba      	ldrb	r2, [r7, r2]
 800bba6:	0712      	lsls	r2, r2, #28
 800bba8:	d438      	bmi.n	800bc1c <__ssvfiscanf_r+0x274>
 800bbaa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800bbac:	2b02      	cmp	r3, #2
 800bbae:	dc47      	bgt.n	800bc40 <__ssvfiscanf_r+0x298>
 800bbb0:	466b      	mov	r3, sp
 800bbb2:	4622      	mov	r2, r4
 800bbb4:	a941      	add	r1, sp, #260	@ 0x104
 800bbb6:	4630      	mov	r0, r6
 800bbb8:	f000 f86c 	bl	800bc94 <_scanf_chars>
 800bbbc:	2801      	cmp	r0, #1
 800bbbe:	d064      	beq.n	800bc8a <__ssvfiscanf_r+0x2e2>
 800bbc0:	2802      	cmp	r0, #2
 800bbc2:	f47f af19 	bne.w	800b9f8 <__ssvfiscanf_r+0x50>
 800bbc6:	e7c9      	b.n	800bb5c <__ssvfiscanf_r+0x1b4>
 800bbc8:	220a      	movs	r2, #10
 800bbca:	e7d7      	b.n	800bb7c <__ssvfiscanf_r+0x1d4>
 800bbcc:	4629      	mov	r1, r5
 800bbce:	4640      	mov	r0, r8
 800bbd0:	f000 fa5a 	bl	800c088 <__sccl>
 800bbd4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800bbd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbda:	9341      	str	r3, [sp, #260]	@ 0x104
 800bbdc:	4605      	mov	r5, r0
 800bbde:	2301      	movs	r3, #1
 800bbe0:	e7d7      	b.n	800bb92 <__ssvfiscanf_r+0x1ea>
 800bbe2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800bbe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbe8:	9341      	str	r3, [sp, #260]	@ 0x104
 800bbea:	2300      	movs	r3, #0
 800bbec:	e7d1      	b.n	800bb92 <__ssvfiscanf_r+0x1ea>
 800bbee:	2302      	movs	r3, #2
 800bbf0:	e7cf      	b.n	800bb92 <__ssvfiscanf_r+0x1ea>
 800bbf2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800bbf4:	06c3      	lsls	r3, r0, #27
 800bbf6:	f53f aeff 	bmi.w	800b9f8 <__ssvfiscanf_r+0x50>
 800bbfa:	9b00      	ldr	r3, [sp, #0]
 800bbfc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800bbfe:	1d19      	adds	r1, r3, #4
 800bc00:	9100      	str	r1, [sp, #0]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	07c0      	lsls	r0, r0, #31
 800bc06:	bf4c      	ite	mi
 800bc08:	801a      	strhmi	r2, [r3, #0]
 800bc0a:	601a      	strpl	r2, [r3, #0]
 800bc0c:	e6f4      	b.n	800b9f8 <__ssvfiscanf_r+0x50>
 800bc0e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bc10:	4621      	mov	r1, r4
 800bc12:	4630      	mov	r0, r6
 800bc14:	4798      	blx	r3
 800bc16:	2800      	cmp	r0, #0
 800bc18:	d0bf      	beq.n	800bb9a <__ssvfiscanf_r+0x1f2>
 800bc1a:	e79f      	b.n	800bb5c <__ssvfiscanf_r+0x1b4>
 800bc1c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800bc1e:	3201      	adds	r2, #1
 800bc20:	9245      	str	r2, [sp, #276]	@ 0x114
 800bc22:	6862      	ldr	r2, [r4, #4]
 800bc24:	3a01      	subs	r2, #1
 800bc26:	2a00      	cmp	r2, #0
 800bc28:	6062      	str	r2, [r4, #4]
 800bc2a:	dd02      	ble.n	800bc32 <__ssvfiscanf_r+0x28a>
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	6023      	str	r3, [r4, #0]
 800bc30:	e7b6      	b.n	800bba0 <__ssvfiscanf_r+0x1f8>
 800bc32:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bc34:	4621      	mov	r1, r4
 800bc36:	4630      	mov	r0, r6
 800bc38:	4798      	blx	r3
 800bc3a:	2800      	cmp	r0, #0
 800bc3c:	d0b0      	beq.n	800bba0 <__ssvfiscanf_r+0x1f8>
 800bc3e:	e78d      	b.n	800bb5c <__ssvfiscanf_r+0x1b4>
 800bc40:	2b04      	cmp	r3, #4
 800bc42:	dc0f      	bgt.n	800bc64 <__ssvfiscanf_r+0x2bc>
 800bc44:	466b      	mov	r3, sp
 800bc46:	4622      	mov	r2, r4
 800bc48:	a941      	add	r1, sp, #260	@ 0x104
 800bc4a:	4630      	mov	r0, r6
 800bc4c:	f000 f87c 	bl	800bd48 <_scanf_i>
 800bc50:	e7b4      	b.n	800bbbc <__ssvfiscanf_r+0x214>
 800bc52:	bf00      	nop
 800bc54:	0800b8f5 	.word	0x0800b8f5
 800bc58:	0800b96f 	.word	0x0800b96f
 800bc5c:	0800d651 	.word	0x0800d651
 800bc60:	0800d435 	.word	0x0800d435
 800bc64:	4b0a      	ldr	r3, [pc, #40]	@ (800bc90 <__ssvfiscanf_r+0x2e8>)
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	f43f aec6 	beq.w	800b9f8 <__ssvfiscanf_r+0x50>
 800bc6c:	466b      	mov	r3, sp
 800bc6e:	4622      	mov	r2, r4
 800bc70:	a941      	add	r1, sp, #260	@ 0x104
 800bc72:	4630      	mov	r0, r6
 800bc74:	f7fc fdf0 	bl	8008858 <_scanf_float>
 800bc78:	e7a0      	b.n	800bbbc <__ssvfiscanf_r+0x214>
 800bc7a:	89a3      	ldrh	r3, [r4, #12]
 800bc7c:	065b      	lsls	r3, r3, #25
 800bc7e:	f53f af71 	bmi.w	800bb64 <__ssvfiscanf_r+0x1bc>
 800bc82:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800bc86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc8a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800bc8c:	e7f9      	b.n	800bc82 <__ssvfiscanf_r+0x2da>
 800bc8e:	bf00      	nop
 800bc90:	08008859 	.word	0x08008859

0800bc94 <_scanf_chars>:
 800bc94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc98:	4615      	mov	r5, r2
 800bc9a:	688a      	ldr	r2, [r1, #8]
 800bc9c:	4680      	mov	r8, r0
 800bc9e:	460c      	mov	r4, r1
 800bca0:	b932      	cbnz	r2, 800bcb0 <_scanf_chars+0x1c>
 800bca2:	698a      	ldr	r2, [r1, #24]
 800bca4:	2a00      	cmp	r2, #0
 800bca6:	bf14      	ite	ne
 800bca8:	f04f 32ff 	movne.w	r2, #4294967295
 800bcac:	2201      	moveq	r2, #1
 800bcae:	608a      	str	r2, [r1, #8]
 800bcb0:	6822      	ldr	r2, [r4, #0]
 800bcb2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800bd44 <_scanf_chars+0xb0>
 800bcb6:	06d1      	lsls	r1, r2, #27
 800bcb8:	bf5f      	itttt	pl
 800bcba:	681a      	ldrpl	r2, [r3, #0]
 800bcbc:	1d11      	addpl	r1, r2, #4
 800bcbe:	6019      	strpl	r1, [r3, #0]
 800bcc0:	6816      	ldrpl	r6, [r2, #0]
 800bcc2:	2700      	movs	r7, #0
 800bcc4:	69a0      	ldr	r0, [r4, #24]
 800bcc6:	b188      	cbz	r0, 800bcec <_scanf_chars+0x58>
 800bcc8:	2801      	cmp	r0, #1
 800bcca:	d107      	bne.n	800bcdc <_scanf_chars+0x48>
 800bccc:	682b      	ldr	r3, [r5, #0]
 800bcce:	781a      	ldrb	r2, [r3, #0]
 800bcd0:	6963      	ldr	r3, [r4, #20]
 800bcd2:	5c9b      	ldrb	r3, [r3, r2]
 800bcd4:	b953      	cbnz	r3, 800bcec <_scanf_chars+0x58>
 800bcd6:	2f00      	cmp	r7, #0
 800bcd8:	d031      	beq.n	800bd3e <_scanf_chars+0xaa>
 800bcda:	e022      	b.n	800bd22 <_scanf_chars+0x8e>
 800bcdc:	2802      	cmp	r0, #2
 800bcde:	d120      	bne.n	800bd22 <_scanf_chars+0x8e>
 800bce0:	682b      	ldr	r3, [r5, #0]
 800bce2:	781b      	ldrb	r3, [r3, #0]
 800bce4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800bce8:	071b      	lsls	r3, r3, #28
 800bcea:	d41a      	bmi.n	800bd22 <_scanf_chars+0x8e>
 800bcec:	6823      	ldr	r3, [r4, #0]
 800bcee:	06da      	lsls	r2, r3, #27
 800bcf0:	bf5e      	ittt	pl
 800bcf2:	682b      	ldrpl	r3, [r5, #0]
 800bcf4:	781b      	ldrbpl	r3, [r3, #0]
 800bcf6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800bcfa:	682a      	ldr	r2, [r5, #0]
 800bcfc:	686b      	ldr	r3, [r5, #4]
 800bcfe:	3201      	adds	r2, #1
 800bd00:	602a      	str	r2, [r5, #0]
 800bd02:	68a2      	ldr	r2, [r4, #8]
 800bd04:	3b01      	subs	r3, #1
 800bd06:	3a01      	subs	r2, #1
 800bd08:	606b      	str	r3, [r5, #4]
 800bd0a:	3701      	adds	r7, #1
 800bd0c:	60a2      	str	r2, [r4, #8]
 800bd0e:	b142      	cbz	r2, 800bd22 <_scanf_chars+0x8e>
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	dcd7      	bgt.n	800bcc4 <_scanf_chars+0x30>
 800bd14:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800bd18:	4629      	mov	r1, r5
 800bd1a:	4640      	mov	r0, r8
 800bd1c:	4798      	blx	r3
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	d0d0      	beq.n	800bcc4 <_scanf_chars+0x30>
 800bd22:	6823      	ldr	r3, [r4, #0]
 800bd24:	f013 0310 	ands.w	r3, r3, #16
 800bd28:	d105      	bne.n	800bd36 <_scanf_chars+0xa2>
 800bd2a:	68e2      	ldr	r2, [r4, #12]
 800bd2c:	3201      	adds	r2, #1
 800bd2e:	60e2      	str	r2, [r4, #12]
 800bd30:	69a2      	ldr	r2, [r4, #24]
 800bd32:	b102      	cbz	r2, 800bd36 <_scanf_chars+0xa2>
 800bd34:	7033      	strb	r3, [r6, #0]
 800bd36:	6923      	ldr	r3, [r4, #16]
 800bd38:	443b      	add	r3, r7
 800bd3a:	6123      	str	r3, [r4, #16]
 800bd3c:	2000      	movs	r0, #0
 800bd3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd42:	bf00      	nop
 800bd44:	0800d651 	.word	0x0800d651

0800bd48 <_scanf_i>:
 800bd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd4c:	4698      	mov	r8, r3
 800bd4e:	4b74      	ldr	r3, [pc, #464]	@ (800bf20 <_scanf_i+0x1d8>)
 800bd50:	460c      	mov	r4, r1
 800bd52:	4682      	mov	sl, r0
 800bd54:	4616      	mov	r6, r2
 800bd56:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bd5a:	b087      	sub	sp, #28
 800bd5c:	ab03      	add	r3, sp, #12
 800bd5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bd62:	4b70      	ldr	r3, [pc, #448]	@ (800bf24 <_scanf_i+0x1dc>)
 800bd64:	69a1      	ldr	r1, [r4, #24]
 800bd66:	4a70      	ldr	r2, [pc, #448]	@ (800bf28 <_scanf_i+0x1e0>)
 800bd68:	2903      	cmp	r1, #3
 800bd6a:	bf08      	it	eq
 800bd6c:	461a      	moveq	r2, r3
 800bd6e:	68a3      	ldr	r3, [r4, #8]
 800bd70:	9201      	str	r2, [sp, #4]
 800bd72:	1e5a      	subs	r2, r3, #1
 800bd74:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bd78:	bf88      	it	hi
 800bd7a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bd7e:	4627      	mov	r7, r4
 800bd80:	bf82      	ittt	hi
 800bd82:	eb03 0905 	addhi.w	r9, r3, r5
 800bd86:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bd8a:	60a3      	strhi	r3, [r4, #8]
 800bd8c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800bd90:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800bd94:	bf98      	it	ls
 800bd96:	f04f 0900 	movls.w	r9, #0
 800bd9a:	6023      	str	r3, [r4, #0]
 800bd9c:	463d      	mov	r5, r7
 800bd9e:	f04f 0b00 	mov.w	fp, #0
 800bda2:	6831      	ldr	r1, [r6, #0]
 800bda4:	ab03      	add	r3, sp, #12
 800bda6:	7809      	ldrb	r1, [r1, #0]
 800bda8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800bdac:	2202      	movs	r2, #2
 800bdae:	f7f4 fa2f 	bl	8000210 <memchr>
 800bdb2:	b328      	cbz	r0, 800be00 <_scanf_i+0xb8>
 800bdb4:	f1bb 0f01 	cmp.w	fp, #1
 800bdb8:	d159      	bne.n	800be6e <_scanf_i+0x126>
 800bdba:	6862      	ldr	r2, [r4, #4]
 800bdbc:	b92a      	cbnz	r2, 800bdca <_scanf_i+0x82>
 800bdbe:	6822      	ldr	r2, [r4, #0]
 800bdc0:	2108      	movs	r1, #8
 800bdc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bdc6:	6061      	str	r1, [r4, #4]
 800bdc8:	6022      	str	r2, [r4, #0]
 800bdca:	6822      	ldr	r2, [r4, #0]
 800bdcc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800bdd0:	6022      	str	r2, [r4, #0]
 800bdd2:	68a2      	ldr	r2, [r4, #8]
 800bdd4:	1e51      	subs	r1, r2, #1
 800bdd6:	60a1      	str	r1, [r4, #8]
 800bdd8:	b192      	cbz	r2, 800be00 <_scanf_i+0xb8>
 800bdda:	6832      	ldr	r2, [r6, #0]
 800bddc:	1c51      	adds	r1, r2, #1
 800bdde:	6031      	str	r1, [r6, #0]
 800bde0:	7812      	ldrb	r2, [r2, #0]
 800bde2:	f805 2b01 	strb.w	r2, [r5], #1
 800bde6:	6872      	ldr	r2, [r6, #4]
 800bde8:	3a01      	subs	r2, #1
 800bdea:	2a00      	cmp	r2, #0
 800bdec:	6072      	str	r2, [r6, #4]
 800bdee:	dc07      	bgt.n	800be00 <_scanf_i+0xb8>
 800bdf0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800bdf4:	4631      	mov	r1, r6
 800bdf6:	4650      	mov	r0, sl
 800bdf8:	4790      	blx	r2
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	f040 8085 	bne.w	800bf0a <_scanf_i+0x1c2>
 800be00:	f10b 0b01 	add.w	fp, fp, #1
 800be04:	f1bb 0f03 	cmp.w	fp, #3
 800be08:	d1cb      	bne.n	800bda2 <_scanf_i+0x5a>
 800be0a:	6863      	ldr	r3, [r4, #4]
 800be0c:	b90b      	cbnz	r3, 800be12 <_scanf_i+0xca>
 800be0e:	230a      	movs	r3, #10
 800be10:	6063      	str	r3, [r4, #4]
 800be12:	6863      	ldr	r3, [r4, #4]
 800be14:	4945      	ldr	r1, [pc, #276]	@ (800bf2c <_scanf_i+0x1e4>)
 800be16:	6960      	ldr	r0, [r4, #20]
 800be18:	1ac9      	subs	r1, r1, r3
 800be1a:	f000 f935 	bl	800c088 <__sccl>
 800be1e:	f04f 0b00 	mov.w	fp, #0
 800be22:	68a3      	ldr	r3, [r4, #8]
 800be24:	6822      	ldr	r2, [r4, #0]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d03d      	beq.n	800bea6 <_scanf_i+0x15e>
 800be2a:	6831      	ldr	r1, [r6, #0]
 800be2c:	6960      	ldr	r0, [r4, #20]
 800be2e:	f891 c000 	ldrb.w	ip, [r1]
 800be32:	f810 000c 	ldrb.w	r0, [r0, ip]
 800be36:	2800      	cmp	r0, #0
 800be38:	d035      	beq.n	800bea6 <_scanf_i+0x15e>
 800be3a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800be3e:	d124      	bne.n	800be8a <_scanf_i+0x142>
 800be40:	0510      	lsls	r0, r2, #20
 800be42:	d522      	bpl.n	800be8a <_scanf_i+0x142>
 800be44:	f10b 0b01 	add.w	fp, fp, #1
 800be48:	f1b9 0f00 	cmp.w	r9, #0
 800be4c:	d003      	beq.n	800be56 <_scanf_i+0x10e>
 800be4e:	3301      	adds	r3, #1
 800be50:	f109 39ff 	add.w	r9, r9, #4294967295
 800be54:	60a3      	str	r3, [r4, #8]
 800be56:	6873      	ldr	r3, [r6, #4]
 800be58:	3b01      	subs	r3, #1
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	6073      	str	r3, [r6, #4]
 800be5e:	dd1b      	ble.n	800be98 <_scanf_i+0x150>
 800be60:	6833      	ldr	r3, [r6, #0]
 800be62:	3301      	adds	r3, #1
 800be64:	6033      	str	r3, [r6, #0]
 800be66:	68a3      	ldr	r3, [r4, #8]
 800be68:	3b01      	subs	r3, #1
 800be6a:	60a3      	str	r3, [r4, #8]
 800be6c:	e7d9      	b.n	800be22 <_scanf_i+0xda>
 800be6e:	f1bb 0f02 	cmp.w	fp, #2
 800be72:	d1ae      	bne.n	800bdd2 <_scanf_i+0x8a>
 800be74:	6822      	ldr	r2, [r4, #0]
 800be76:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800be7a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800be7e:	d1c4      	bne.n	800be0a <_scanf_i+0xc2>
 800be80:	2110      	movs	r1, #16
 800be82:	6061      	str	r1, [r4, #4]
 800be84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800be88:	e7a2      	b.n	800bdd0 <_scanf_i+0x88>
 800be8a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800be8e:	6022      	str	r2, [r4, #0]
 800be90:	780b      	ldrb	r3, [r1, #0]
 800be92:	f805 3b01 	strb.w	r3, [r5], #1
 800be96:	e7de      	b.n	800be56 <_scanf_i+0x10e>
 800be98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800be9c:	4631      	mov	r1, r6
 800be9e:	4650      	mov	r0, sl
 800bea0:	4798      	blx	r3
 800bea2:	2800      	cmp	r0, #0
 800bea4:	d0df      	beq.n	800be66 <_scanf_i+0x11e>
 800bea6:	6823      	ldr	r3, [r4, #0]
 800bea8:	05d9      	lsls	r1, r3, #23
 800beaa:	d50d      	bpl.n	800bec8 <_scanf_i+0x180>
 800beac:	42bd      	cmp	r5, r7
 800beae:	d909      	bls.n	800bec4 <_scanf_i+0x17c>
 800beb0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800beb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800beb8:	4632      	mov	r2, r6
 800beba:	4650      	mov	r0, sl
 800bebc:	4798      	blx	r3
 800bebe:	f105 39ff 	add.w	r9, r5, #4294967295
 800bec2:	464d      	mov	r5, r9
 800bec4:	42bd      	cmp	r5, r7
 800bec6:	d028      	beq.n	800bf1a <_scanf_i+0x1d2>
 800bec8:	6822      	ldr	r2, [r4, #0]
 800beca:	f012 0210 	ands.w	r2, r2, #16
 800bece:	d113      	bne.n	800bef8 <_scanf_i+0x1b0>
 800bed0:	702a      	strb	r2, [r5, #0]
 800bed2:	6863      	ldr	r3, [r4, #4]
 800bed4:	9e01      	ldr	r6, [sp, #4]
 800bed6:	4639      	mov	r1, r7
 800bed8:	4650      	mov	r0, sl
 800beda:	47b0      	blx	r6
 800bedc:	f8d8 3000 	ldr.w	r3, [r8]
 800bee0:	6821      	ldr	r1, [r4, #0]
 800bee2:	1d1a      	adds	r2, r3, #4
 800bee4:	f8c8 2000 	str.w	r2, [r8]
 800bee8:	f011 0f20 	tst.w	r1, #32
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	d00f      	beq.n	800bf10 <_scanf_i+0x1c8>
 800bef0:	6018      	str	r0, [r3, #0]
 800bef2:	68e3      	ldr	r3, [r4, #12]
 800bef4:	3301      	adds	r3, #1
 800bef6:	60e3      	str	r3, [r4, #12]
 800bef8:	6923      	ldr	r3, [r4, #16]
 800befa:	1bed      	subs	r5, r5, r7
 800befc:	445d      	add	r5, fp
 800befe:	442b      	add	r3, r5
 800bf00:	6123      	str	r3, [r4, #16]
 800bf02:	2000      	movs	r0, #0
 800bf04:	b007      	add	sp, #28
 800bf06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf0a:	f04f 0b00 	mov.w	fp, #0
 800bf0e:	e7ca      	b.n	800bea6 <_scanf_i+0x15e>
 800bf10:	07ca      	lsls	r2, r1, #31
 800bf12:	bf4c      	ite	mi
 800bf14:	8018      	strhmi	r0, [r3, #0]
 800bf16:	6018      	strpl	r0, [r3, #0]
 800bf18:	e7eb      	b.n	800bef2 <_scanf_i+0x1aa>
 800bf1a:	2001      	movs	r0, #1
 800bf1c:	e7f2      	b.n	800bf04 <_scanf_i+0x1bc>
 800bf1e:	bf00      	nop
 800bf20:	0800d2ec 	.word	0x0800d2ec
 800bf24:	0800b641 	.word	0x0800b641
 800bf28:	0800ca25 	.word	0x0800ca25
 800bf2c:	0800d450 	.word	0x0800d450

0800bf30 <__sflush_r>:
 800bf30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf38:	0716      	lsls	r6, r2, #28
 800bf3a:	4605      	mov	r5, r0
 800bf3c:	460c      	mov	r4, r1
 800bf3e:	d454      	bmi.n	800bfea <__sflush_r+0xba>
 800bf40:	684b      	ldr	r3, [r1, #4]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	dc02      	bgt.n	800bf4c <__sflush_r+0x1c>
 800bf46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	dd48      	ble.n	800bfde <__sflush_r+0xae>
 800bf4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf4e:	2e00      	cmp	r6, #0
 800bf50:	d045      	beq.n	800bfde <__sflush_r+0xae>
 800bf52:	2300      	movs	r3, #0
 800bf54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bf58:	682f      	ldr	r7, [r5, #0]
 800bf5a:	6a21      	ldr	r1, [r4, #32]
 800bf5c:	602b      	str	r3, [r5, #0]
 800bf5e:	d030      	beq.n	800bfc2 <__sflush_r+0x92>
 800bf60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bf62:	89a3      	ldrh	r3, [r4, #12]
 800bf64:	0759      	lsls	r1, r3, #29
 800bf66:	d505      	bpl.n	800bf74 <__sflush_r+0x44>
 800bf68:	6863      	ldr	r3, [r4, #4]
 800bf6a:	1ad2      	subs	r2, r2, r3
 800bf6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf6e:	b10b      	cbz	r3, 800bf74 <__sflush_r+0x44>
 800bf70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf72:	1ad2      	subs	r2, r2, r3
 800bf74:	2300      	movs	r3, #0
 800bf76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf78:	6a21      	ldr	r1, [r4, #32]
 800bf7a:	4628      	mov	r0, r5
 800bf7c:	47b0      	blx	r6
 800bf7e:	1c43      	adds	r3, r0, #1
 800bf80:	89a3      	ldrh	r3, [r4, #12]
 800bf82:	d106      	bne.n	800bf92 <__sflush_r+0x62>
 800bf84:	6829      	ldr	r1, [r5, #0]
 800bf86:	291d      	cmp	r1, #29
 800bf88:	d82b      	bhi.n	800bfe2 <__sflush_r+0xb2>
 800bf8a:	4a2a      	ldr	r2, [pc, #168]	@ (800c034 <__sflush_r+0x104>)
 800bf8c:	40ca      	lsrs	r2, r1
 800bf8e:	07d6      	lsls	r6, r2, #31
 800bf90:	d527      	bpl.n	800bfe2 <__sflush_r+0xb2>
 800bf92:	2200      	movs	r2, #0
 800bf94:	6062      	str	r2, [r4, #4]
 800bf96:	04d9      	lsls	r1, r3, #19
 800bf98:	6922      	ldr	r2, [r4, #16]
 800bf9a:	6022      	str	r2, [r4, #0]
 800bf9c:	d504      	bpl.n	800bfa8 <__sflush_r+0x78>
 800bf9e:	1c42      	adds	r2, r0, #1
 800bfa0:	d101      	bne.n	800bfa6 <__sflush_r+0x76>
 800bfa2:	682b      	ldr	r3, [r5, #0]
 800bfa4:	b903      	cbnz	r3, 800bfa8 <__sflush_r+0x78>
 800bfa6:	6560      	str	r0, [r4, #84]	@ 0x54
 800bfa8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bfaa:	602f      	str	r7, [r5, #0]
 800bfac:	b1b9      	cbz	r1, 800bfde <__sflush_r+0xae>
 800bfae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bfb2:	4299      	cmp	r1, r3
 800bfb4:	d002      	beq.n	800bfbc <__sflush_r+0x8c>
 800bfb6:	4628      	mov	r0, r5
 800bfb8:	f7fd ff16 	bl	8009de8 <_free_r>
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	6363      	str	r3, [r4, #52]	@ 0x34
 800bfc0:	e00d      	b.n	800bfde <__sflush_r+0xae>
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	4628      	mov	r0, r5
 800bfc6:	47b0      	blx	r6
 800bfc8:	4602      	mov	r2, r0
 800bfca:	1c50      	adds	r0, r2, #1
 800bfcc:	d1c9      	bne.n	800bf62 <__sflush_r+0x32>
 800bfce:	682b      	ldr	r3, [r5, #0]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d0c6      	beq.n	800bf62 <__sflush_r+0x32>
 800bfd4:	2b1d      	cmp	r3, #29
 800bfd6:	d001      	beq.n	800bfdc <__sflush_r+0xac>
 800bfd8:	2b16      	cmp	r3, #22
 800bfda:	d11e      	bne.n	800c01a <__sflush_r+0xea>
 800bfdc:	602f      	str	r7, [r5, #0]
 800bfde:	2000      	movs	r0, #0
 800bfe0:	e022      	b.n	800c028 <__sflush_r+0xf8>
 800bfe2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfe6:	b21b      	sxth	r3, r3
 800bfe8:	e01b      	b.n	800c022 <__sflush_r+0xf2>
 800bfea:	690f      	ldr	r7, [r1, #16]
 800bfec:	2f00      	cmp	r7, #0
 800bfee:	d0f6      	beq.n	800bfde <__sflush_r+0xae>
 800bff0:	0793      	lsls	r3, r2, #30
 800bff2:	680e      	ldr	r6, [r1, #0]
 800bff4:	bf08      	it	eq
 800bff6:	694b      	ldreq	r3, [r1, #20]
 800bff8:	600f      	str	r7, [r1, #0]
 800bffa:	bf18      	it	ne
 800bffc:	2300      	movne	r3, #0
 800bffe:	eba6 0807 	sub.w	r8, r6, r7
 800c002:	608b      	str	r3, [r1, #8]
 800c004:	f1b8 0f00 	cmp.w	r8, #0
 800c008:	dde9      	ble.n	800bfde <__sflush_r+0xae>
 800c00a:	6a21      	ldr	r1, [r4, #32]
 800c00c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c00e:	4643      	mov	r3, r8
 800c010:	463a      	mov	r2, r7
 800c012:	4628      	mov	r0, r5
 800c014:	47b0      	blx	r6
 800c016:	2800      	cmp	r0, #0
 800c018:	dc08      	bgt.n	800c02c <__sflush_r+0xfc>
 800c01a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c01e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c022:	81a3      	strh	r3, [r4, #12]
 800c024:	f04f 30ff 	mov.w	r0, #4294967295
 800c028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c02c:	4407      	add	r7, r0
 800c02e:	eba8 0800 	sub.w	r8, r8, r0
 800c032:	e7e7      	b.n	800c004 <__sflush_r+0xd4>
 800c034:	20400001 	.word	0x20400001

0800c038 <_fflush_r>:
 800c038:	b538      	push	{r3, r4, r5, lr}
 800c03a:	690b      	ldr	r3, [r1, #16]
 800c03c:	4605      	mov	r5, r0
 800c03e:	460c      	mov	r4, r1
 800c040:	b913      	cbnz	r3, 800c048 <_fflush_r+0x10>
 800c042:	2500      	movs	r5, #0
 800c044:	4628      	mov	r0, r5
 800c046:	bd38      	pop	{r3, r4, r5, pc}
 800c048:	b118      	cbz	r0, 800c052 <_fflush_r+0x1a>
 800c04a:	6a03      	ldr	r3, [r0, #32]
 800c04c:	b90b      	cbnz	r3, 800c052 <_fflush_r+0x1a>
 800c04e:	f7fc fe9d 	bl	8008d8c <__sinit>
 800c052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d0f3      	beq.n	800c042 <_fflush_r+0xa>
 800c05a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c05c:	07d0      	lsls	r0, r2, #31
 800c05e:	d404      	bmi.n	800c06a <_fflush_r+0x32>
 800c060:	0599      	lsls	r1, r3, #22
 800c062:	d402      	bmi.n	800c06a <_fflush_r+0x32>
 800c064:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c066:	f7fd f85c 	bl	8009122 <__retarget_lock_acquire_recursive>
 800c06a:	4628      	mov	r0, r5
 800c06c:	4621      	mov	r1, r4
 800c06e:	f7ff ff5f 	bl	800bf30 <__sflush_r>
 800c072:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c074:	07da      	lsls	r2, r3, #31
 800c076:	4605      	mov	r5, r0
 800c078:	d4e4      	bmi.n	800c044 <_fflush_r+0xc>
 800c07a:	89a3      	ldrh	r3, [r4, #12]
 800c07c:	059b      	lsls	r3, r3, #22
 800c07e:	d4e1      	bmi.n	800c044 <_fflush_r+0xc>
 800c080:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c082:	f7fd f84f 	bl	8009124 <__retarget_lock_release_recursive>
 800c086:	e7dd      	b.n	800c044 <_fflush_r+0xc>

0800c088 <__sccl>:
 800c088:	b570      	push	{r4, r5, r6, lr}
 800c08a:	780b      	ldrb	r3, [r1, #0]
 800c08c:	4604      	mov	r4, r0
 800c08e:	2b5e      	cmp	r3, #94	@ 0x5e
 800c090:	bf0b      	itete	eq
 800c092:	784b      	ldrbeq	r3, [r1, #1]
 800c094:	1c4a      	addne	r2, r1, #1
 800c096:	1c8a      	addeq	r2, r1, #2
 800c098:	2100      	movne	r1, #0
 800c09a:	bf08      	it	eq
 800c09c:	2101      	moveq	r1, #1
 800c09e:	3801      	subs	r0, #1
 800c0a0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c0a4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c0a8:	42a8      	cmp	r0, r5
 800c0aa:	d1fb      	bne.n	800c0a4 <__sccl+0x1c>
 800c0ac:	b90b      	cbnz	r3, 800c0b2 <__sccl+0x2a>
 800c0ae:	1e50      	subs	r0, r2, #1
 800c0b0:	bd70      	pop	{r4, r5, r6, pc}
 800c0b2:	f081 0101 	eor.w	r1, r1, #1
 800c0b6:	54e1      	strb	r1, [r4, r3]
 800c0b8:	4610      	mov	r0, r2
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c0c0:	2d2d      	cmp	r5, #45	@ 0x2d
 800c0c2:	d005      	beq.n	800c0d0 <__sccl+0x48>
 800c0c4:	2d5d      	cmp	r5, #93	@ 0x5d
 800c0c6:	d016      	beq.n	800c0f6 <__sccl+0x6e>
 800c0c8:	2d00      	cmp	r5, #0
 800c0ca:	d0f1      	beq.n	800c0b0 <__sccl+0x28>
 800c0cc:	462b      	mov	r3, r5
 800c0ce:	e7f2      	b.n	800c0b6 <__sccl+0x2e>
 800c0d0:	7846      	ldrb	r6, [r0, #1]
 800c0d2:	2e5d      	cmp	r6, #93	@ 0x5d
 800c0d4:	d0fa      	beq.n	800c0cc <__sccl+0x44>
 800c0d6:	42b3      	cmp	r3, r6
 800c0d8:	dcf8      	bgt.n	800c0cc <__sccl+0x44>
 800c0da:	3002      	adds	r0, #2
 800c0dc:	461a      	mov	r2, r3
 800c0de:	3201      	adds	r2, #1
 800c0e0:	4296      	cmp	r6, r2
 800c0e2:	54a1      	strb	r1, [r4, r2]
 800c0e4:	dcfb      	bgt.n	800c0de <__sccl+0x56>
 800c0e6:	1af2      	subs	r2, r6, r3
 800c0e8:	3a01      	subs	r2, #1
 800c0ea:	1c5d      	adds	r5, r3, #1
 800c0ec:	42b3      	cmp	r3, r6
 800c0ee:	bfa8      	it	ge
 800c0f0:	2200      	movge	r2, #0
 800c0f2:	18ab      	adds	r3, r5, r2
 800c0f4:	e7e1      	b.n	800c0ba <__sccl+0x32>
 800c0f6:	4610      	mov	r0, r2
 800c0f8:	e7da      	b.n	800c0b0 <__sccl+0x28>

0800c0fa <__submore>:
 800c0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0fe:	460c      	mov	r4, r1
 800c100:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c102:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c106:	4299      	cmp	r1, r3
 800c108:	d11d      	bne.n	800c146 <__submore+0x4c>
 800c10a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c10e:	f7fd fedf 	bl	8009ed0 <_malloc_r>
 800c112:	b918      	cbnz	r0, 800c11c <__submore+0x22>
 800c114:	f04f 30ff 	mov.w	r0, #4294967295
 800c118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c11c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c120:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c122:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c126:	6360      	str	r0, [r4, #52]	@ 0x34
 800c128:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c12c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c130:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800c134:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c138:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800c13c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c140:	6020      	str	r0, [r4, #0]
 800c142:	2000      	movs	r0, #0
 800c144:	e7e8      	b.n	800c118 <__submore+0x1e>
 800c146:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c148:	0077      	lsls	r7, r6, #1
 800c14a:	463a      	mov	r2, r7
 800c14c:	f000 fbcd 	bl	800c8ea <_realloc_r>
 800c150:	4605      	mov	r5, r0
 800c152:	2800      	cmp	r0, #0
 800c154:	d0de      	beq.n	800c114 <__submore+0x1a>
 800c156:	eb00 0806 	add.w	r8, r0, r6
 800c15a:	4601      	mov	r1, r0
 800c15c:	4632      	mov	r2, r6
 800c15e:	4640      	mov	r0, r8
 800c160:	f000 f830 	bl	800c1c4 <memcpy>
 800c164:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c168:	f8c4 8000 	str.w	r8, [r4]
 800c16c:	e7e9      	b.n	800c142 <__submore+0x48>

0800c16e <memmove>:
 800c16e:	4288      	cmp	r0, r1
 800c170:	b510      	push	{r4, lr}
 800c172:	eb01 0402 	add.w	r4, r1, r2
 800c176:	d902      	bls.n	800c17e <memmove+0x10>
 800c178:	4284      	cmp	r4, r0
 800c17a:	4623      	mov	r3, r4
 800c17c:	d807      	bhi.n	800c18e <memmove+0x20>
 800c17e:	1e43      	subs	r3, r0, #1
 800c180:	42a1      	cmp	r1, r4
 800c182:	d008      	beq.n	800c196 <memmove+0x28>
 800c184:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c188:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c18c:	e7f8      	b.n	800c180 <memmove+0x12>
 800c18e:	4402      	add	r2, r0
 800c190:	4601      	mov	r1, r0
 800c192:	428a      	cmp	r2, r1
 800c194:	d100      	bne.n	800c198 <memmove+0x2a>
 800c196:	bd10      	pop	{r4, pc}
 800c198:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c19c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c1a0:	e7f7      	b.n	800c192 <memmove+0x24>
	...

0800c1a4 <_sbrk_r>:
 800c1a4:	b538      	push	{r3, r4, r5, lr}
 800c1a6:	4d06      	ldr	r5, [pc, #24]	@ (800c1c0 <_sbrk_r+0x1c>)
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	4604      	mov	r4, r0
 800c1ac:	4608      	mov	r0, r1
 800c1ae:	602b      	str	r3, [r5, #0]
 800c1b0:	f7f6 fff8 	bl	80031a4 <_sbrk>
 800c1b4:	1c43      	adds	r3, r0, #1
 800c1b6:	d102      	bne.n	800c1be <_sbrk_r+0x1a>
 800c1b8:	682b      	ldr	r3, [r5, #0]
 800c1ba:	b103      	cbz	r3, 800c1be <_sbrk_r+0x1a>
 800c1bc:	6023      	str	r3, [r4, #0]
 800c1be:	bd38      	pop	{r3, r4, r5, pc}
 800c1c0:	200005d0 	.word	0x200005d0

0800c1c4 <memcpy>:
 800c1c4:	440a      	add	r2, r1
 800c1c6:	4291      	cmp	r1, r2
 800c1c8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c1cc:	d100      	bne.n	800c1d0 <memcpy+0xc>
 800c1ce:	4770      	bx	lr
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1da:	4291      	cmp	r1, r2
 800c1dc:	d1f9      	bne.n	800c1d2 <memcpy+0xe>
 800c1de:	bd10      	pop	{r4, pc}

0800c1e0 <nan>:
 800c1e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c1e8 <nan+0x8>
 800c1e4:	4770      	bx	lr
 800c1e6:	bf00      	nop
 800c1e8:	00000000 	.word	0x00000000
 800c1ec:	7ff80000 	.word	0x7ff80000

0800c1f0 <__assert_func>:
 800c1f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1f2:	4614      	mov	r4, r2
 800c1f4:	461a      	mov	r2, r3
 800c1f6:	4b09      	ldr	r3, [pc, #36]	@ (800c21c <__assert_func+0x2c>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	4605      	mov	r5, r0
 800c1fc:	68d8      	ldr	r0, [r3, #12]
 800c1fe:	b14c      	cbz	r4, 800c214 <__assert_func+0x24>
 800c200:	4b07      	ldr	r3, [pc, #28]	@ (800c220 <__assert_func+0x30>)
 800c202:	9100      	str	r1, [sp, #0]
 800c204:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c208:	4906      	ldr	r1, [pc, #24]	@ (800c224 <__assert_func+0x34>)
 800c20a:	462b      	mov	r3, r5
 800c20c:	f000 fc1a 	bl	800ca44 <fiprintf>
 800c210:	f000 fc2a 	bl	800ca68 <abort>
 800c214:	4b04      	ldr	r3, [pc, #16]	@ (800c228 <__assert_func+0x38>)
 800c216:	461c      	mov	r4, r3
 800c218:	e7f3      	b.n	800c202 <__assert_func+0x12>
 800c21a:	bf00      	nop
 800c21c:	20000030 	.word	0x20000030
 800c220:	0800d463 	.word	0x0800d463
 800c224:	0800d470 	.word	0x0800d470
 800c228:	0800d49e 	.word	0x0800d49e

0800c22c <_calloc_r>:
 800c22c:	b570      	push	{r4, r5, r6, lr}
 800c22e:	fba1 5402 	umull	r5, r4, r1, r2
 800c232:	b934      	cbnz	r4, 800c242 <_calloc_r+0x16>
 800c234:	4629      	mov	r1, r5
 800c236:	f7fd fe4b 	bl	8009ed0 <_malloc_r>
 800c23a:	4606      	mov	r6, r0
 800c23c:	b928      	cbnz	r0, 800c24a <_calloc_r+0x1e>
 800c23e:	4630      	mov	r0, r6
 800c240:	bd70      	pop	{r4, r5, r6, pc}
 800c242:	220c      	movs	r2, #12
 800c244:	6002      	str	r2, [r0, #0]
 800c246:	2600      	movs	r6, #0
 800c248:	e7f9      	b.n	800c23e <_calloc_r+0x12>
 800c24a:	462a      	mov	r2, r5
 800c24c:	4621      	mov	r1, r4
 800c24e:	f7fc fed9 	bl	8009004 <memset>
 800c252:	e7f4      	b.n	800c23e <_calloc_r+0x12>

0800c254 <rshift>:
 800c254:	6903      	ldr	r3, [r0, #16]
 800c256:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c25a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c25e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c262:	f100 0414 	add.w	r4, r0, #20
 800c266:	dd45      	ble.n	800c2f4 <rshift+0xa0>
 800c268:	f011 011f 	ands.w	r1, r1, #31
 800c26c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c270:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c274:	d10c      	bne.n	800c290 <rshift+0x3c>
 800c276:	f100 0710 	add.w	r7, r0, #16
 800c27a:	4629      	mov	r1, r5
 800c27c:	42b1      	cmp	r1, r6
 800c27e:	d334      	bcc.n	800c2ea <rshift+0x96>
 800c280:	1a9b      	subs	r3, r3, r2
 800c282:	009b      	lsls	r3, r3, #2
 800c284:	1eea      	subs	r2, r5, #3
 800c286:	4296      	cmp	r6, r2
 800c288:	bf38      	it	cc
 800c28a:	2300      	movcc	r3, #0
 800c28c:	4423      	add	r3, r4
 800c28e:	e015      	b.n	800c2bc <rshift+0x68>
 800c290:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c294:	f1c1 0820 	rsb	r8, r1, #32
 800c298:	40cf      	lsrs	r7, r1
 800c29a:	f105 0e04 	add.w	lr, r5, #4
 800c29e:	46a1      	mov	r9, r4
 800c2a0:	4576      	cmp	r6, lr
 800c2a2:	46f4      	mov	ip, lr
 800c2a4:	d815      	bhi.n	800c2d2 <rshift+0x7e>
 800c2a6:	1a9a      	subs	r2, r3, r2
 800c2a8:	0092      	lsls	r2, r2, #2
 800c2aa:	3a04      	subs	r2, #4
 800c2ac:	3501      	adds	r5, #1
 800c2ae:	42ae      	cmp	r6, r5
 800c2b0:	bf38      	it	cc
 800c2b2:	2200      	movcc	r2, #0
 800c2b4:	18a3      	adds	r3, r4, r2
 800c2b6:	50a7      	str	r7, [r4, r2]
 800c2b8:	b107      	cbz	r7, 800c2bc <rshift+0x68>
 800c2ba:	3304      	adds	r3, #4
 800c2bc:	1b1a      	subs	r2, r3, r4
 800c2be:	42a3      	cmp	r3, r4
 800c2c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c2c4:	bf08      	it	eq
 800c2c6:	2300      	moveq	r3, #0
 800c2c8:	6102      	str	r2, [r0, #16]
 800c2ca:	bf08      	it	eq
 800c2cc:	6143      	streq	r3, [r0, #20]
 800c2ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c2d2:	f8dc c000 	ldr.w	ip, [ip]
 800c2d6:	fa0c fc08 	lsl.w	ip, ip, r8
 800c2da:	ea4c 0707 	orr.w	r7, ip, r7
 800c2de:	f849 7b04 	str.w	r7, [r9], #4
 800c2e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2e6:	40cf      	lsrs	r7, r1
 800c2e8:	e7da      	b.n	800c2a0 <rshift+0x4c>
 800c2ea:	f851 cb04 	ldr.w	ip, [r1], #4
 800c2ee:	f847 cf04 	str.w	ip, [r7, #4]!
 800c2f2:	e7c3      	b.n	800c27c <rshift+0x28>
 800c2f4:	4623      	mov	r3, r4
 800c2f6:	e7e1      	b.n	800c2bc <rshift+0x68>

0800c2f8 <__hexdig_fun>:
 800c2f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c2fc:	2b09      	cmp	r3, #9
 800c2fe:	d802      	bhi.n	800c306 <__hexdig_fun+0xe>
 800c300:	3820      	subs	r0, #32
 800c302:	b2c0      	uxtb	r0, r0
 800c304:	4770      	bx	lr
 800c306:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c30a:	2b05      	cmp	r3, #5
 800c30c:	d801      	bhi.n	800c312 <__hexdig_fun+0x1a>
 800c30e:	3847      	subs	r0, #71	@ 0x47
 800c310:	e7f7      	b.n	800c302 <__hexdig_fun+0xa>
 800c312:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c316:	2b05      	cmp	r3, #5
 800c318:	d801      	bhi.n	800c31e <__hexdig_fun+0x26>
 800c31a:	3827      	subs	r0, #39	@ 0x27
 800c31c:	e7f1      	b.n	800c302 <__hexdig_fun+0xa>
 800c31e:	2000      	movs	r0, #0
 800c320:	4770      	bx	lr
	...

0800c324 <__gethex>:
 800c324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c328:	b085      	sub	sp, #20
 800c32a:	468a      	mov	sl, r1
 800c32c:	9302      	str	r3, [sp, #8]
 800c32e:	680b      	ldr	r3, [r1, #0]
 800c330:	9001      	str	r0, [sp, #4]
 800c332:	4690      	mov	r8, r2
 800c334:	1c9c      	adds	r4, r3, #2
 800c336:	46a1      	mov	r9, r4
 800c338:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c33c:	2830      	cmp	r0, #48	@ 0x30
 800c33e:	d0fa      	beq.n	800c336 <__gethex+0x12>
 800c340:	eba9 0303 	sub.w	r3, r9, r3
 800c344:	f1a3 0b02 	sub.w	fp, r3, #2
 800c348:	f7ff ffd6 	bl	800c2f8 <__hexdig_fun>
 800c34c:	4605      	mov	r5, r0
 800c34e:	2800      	cmp	r0, #0
 800c350:	d168      	bne.n	800c424 <__gethex+0x100>
 800c352:	49a0      	ldr	r1, [pc, #640]	@ (800c5d4 <__gethex+0x2b0>)
 800c354:	2201      	movs	r2, #1
 800c356:	4648      	mov	r0, r9
 800c358:	f7fc fe5c 	bl	8009014 <strncmp>
 800c35c:	4607      	mov	r7, r0
 800c35e:	2800      	cmp	r0, #0
 800c360:	d167      	bne.n	800c432 <__gethex+0x10e>
 800c362:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c366:	4626      	mov	r6, r4
 800c368:	f7ff ffc6 	bl	800c2f8 <__hexdig_fun>
 800c36c:	2800      	cmp	r0, #0
 800c36e:	d062      	beq.n	800c436 <__gethex+0x112>
 800c370:	4623      	mov	r3, r4
 800c372:	7818      	ldrb	r0, [r3, #0]
 800c374:	2830      	cmp	r0, #48	@ 0x30
 800c376:	4699      	mov	r9, r3
 800c378:	f103 0301 	add.w	r3, r3, #1
 800c37c:	d0f9      	beq.n	800c372 <__gethex+0x4e>
 800c37e:	f7ff ffbb 	bl	800c2f8 <__hexdig_fun>
 800c382:	fab0 f580 	clz	r5, r0
 800c386:	096d      	lsrs	r5, r5, #5
 800c388:	f04f 0b01 	mov.w	fp, #1
 800c38c:	464a      	mov	r2, r9
 800c38e:	4616      	mov	r6, r2
 800c390:	3201      	adds	r2, #1
 800c392:	7830      	ldrb	r0, [r6, #0]
 800c394:	f7ff ffb0 	bl	800c2f8 <__hexdig_fun>
 800c398:	2800      	cmp	r0, #0
 800c39a:	d1f8      	bne.n	800c38e <__gethex+0x6a>
 800c39c:	498d      	ldr	r1, [pc, #564]	@ (800c5d4 <__gethex+0x2b0>)
 800c39e:	2201      	movs	r2, #1
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	f7fc fe37 	bl	8009014 <strncmp>
 800c3a6:	2800      	cmp	r0, #0
 800c3a8:	d13f      	bne.n	800c42a <__gethex+0x106>
 800c3aa:	b944      	cbnz	r4, 800c3be <__gethex+0x9a>
 800c3ac:	1c74      	adds	r4, r6, #1
 800c3ae:	4622      	mov	r2, r4
 800c3b0:	4616      	mov	r6, r2
 800c3b2:	3201      	adds	r2, #1
 800c3b4:	7830      	ldrb	r0, [r6, #0]
 800c3b6:	f7ff ff9f 	bl	800c2f8 <__hexdig_fun>
 800c3ba:	2800      	cmp	r0, #0
 800c3bc:	d1f8      	bne.n	800c3b0 <__gethex+0x8c>
 800c3be:	1ba4      	subs	r4, r4, r6
 800c3c0:	00a7      	lsls	r7, r4, #2
 800c3c2:	7833      	ldrb	r3, [r6, #0]
 800c3c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c3c8:	2b50      	cmp	r3, #80	@ 0x50
 800c3ca:	d13e      	bne.n	800c44a <__gethex+0x126>
 800c3cc:	7873      	ldrb	r3, [r6, #1]
 800c3ce:	2b2b      	cmp	r3, #43	@ 0x2b
 800c3d0:	d033      	beq.n	800c43a <__gethex+0x116>
 800c3d2:	2b2d      	cmp	r3, #45	@ 0x2d
 800c3d4:	d034      	beq.n	800c440 <__gethex+0x11c>
 800c3d6:	1c71      	adds	r1, r6, #1
 800c3d8:	2400      	movs	r4, #0
 800c3da:	7808      	ldrb	r0, [r1, #0]
 800c3dc:	f7ff ff8c 	bl	800c2f8 <__hexdig_fun>
 800c3e0:	1e43      	subs	r3, r0, #1
 800c3e2:	b2db      	uxtb	r3, r3
 800c3e4:	2b18      	cmp	r3, #24
 800c3e6:	d830      	bhi.n	800c44a <__gethex+0x126>
 800c3e8:	f1a0 0210 	sub.w	r2, r0, #16
 800c3ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c3f0:	f7ff ff82 	bl	800c2f8 <__hexdig_fun>
 800c3f4:	f100 3cff 	add.w	ip, r0, #4294967295
 800c3f8:	fa5f fc8c 	uxtb.w	ip, ip
 800c3fc:	f1bc 0f18 	cmp.w	ip, #24
 800c400:	f04f 030a 	mov.w	r3, #10
 800c404:	d91e      	bls.n	800c444 <__gethex+0x120>
 800c406:	b104      	cbz	r4, 800c40a <__gethex+0xe6>
 800c408:	4252      	negs	r2, r2
 800c40a:	4417      	add	r7, r2
 800c40c:	f8ca 1000 	str.w	r1, [sl]
 800c410:	b1ed      	cbz	r5, 800c44e <__gethex+0x12a>
 800c412:	f1bb 0f00 	cmp.w	fp, #0
 800c416:	bf0c      	ite	eq
 800c418:	2506      	moveq	r5, #6
 800c41a:	2500      	movne	r5, #0
 800c41c:	4628      	mov	r0, r5
 800c41e:	b005      	add	sp, #20
 800c420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c424:	2500      	movs	r5, #0
 800c426:	462c      	mov	r4, r5
 800c428:	e7b0      	b.n	800c38c <__gethex+0x68>
 800c42a:	2c00      	cmp	r4, #0
 800c42c:	d1c7      	bne.n	800c3be <__gethex+0x9a>
 800c42e:	4627      	mov	r7, r4
 800c430:	e7c7      	b.n	800c3c2 <__gethex+0x9e>
 800c432:	464e      	mov	r6, r9
 800c434:	462f      	mov	r7, r5
 800c436:	2501      	movs	r5, #1
 800c438:	e7c3      	b.n	800c3c2 <__gethex+0x9e>
 800c43a:	2400      	movs	r4, #0
 800c43c:	1cb1      	adds	r1, r6, #2
 800c43e:	e7cc      	b.n	800c3da <__gethex+0xb6>
 800c440:	2401      	movs	r4, #1
 800c442:	e7fb      	b.n	800c43c <__gethex+0x118>
 800c444:	fb03 0002 	mla	r0, r3, r2, r0
 800c448:	e7ce      	b.n	800c3e8 <__gethex+0xc4>
 800c44a:	4631      	mov	r1, r6
 800c44c:	e7de      	b.n	800c40c <__gethex+0xe8>
 800c44e:	eba6 0309 	sub.w	r3, r6, r9
 800c452:	3b01      	subs	r3, #1
 800c454:	4629      	mov	r1, r5
 800c456:	2b07      	cmp	r3, #7
 800c458:	dc0a      	bgt.n	800c470 <__gethex+0x14c>
 800c45a:	9801      	ldr	r0, [sp, #4]
 800c45c:	f7fd fdc4 	bl	8009fe8 <_Balloc>
 800c460:	4604      	mov	r4, r0
 800c462:	b940      	cbnz	r0, 800c476 <__gethex+0x152>
 800c464:	4b5c      	ldr	r3, [pc, #368]	@ (800c5d8 <__gethex+0x2b4>)
 800c466:	4602      	mov	r2, r0
 800c468:	21e4      	movs	r1, #228	@ 0xe4
 800c46a:	485c      	ldr	r0, [pc, #368]	@ (800c5dc <__gethex+0x2b8>)
 800c46c:	f7ff fec0 	bl	800c1f0 <__assert_func>
 800c470:	3101      	adds	r1, #1
 800c472:	105b      	asrs	r3, r3, #1
 800c474:	e7ef      	b.n	800c456 <__gethex+0x132>
 800c476:	f100 0a14 	add.w	sl, r0, #20
 800c47a:	2300      	movs	r3, #0
 800c47c:	4655      	mov	r5, sl
 800c47e:	469b      	mov	fp, r3
 800c480:	45b1      	cmp	r9, r6
 800c482:	d337      	bcc.n	800c4f4 <__gethex+0x1d0>
 800c484:	f845 bb04 	str.w	fp, [r5], #4
 800c488:	eba5 050a 	sub.w	r5, r5, sl
 800c48c:	10ad      	asrs	r5, r5, #2
 800c48e:	6125      	str	r5, [r4, #16]
 800c490:	4658      	mov	r0, fp
 800c492:	f7fd fe9b 	bl	800a1cc <__hi0bits>
 800c496:	016d      	lsls	r5, r5, #5
 800c498:	f8d8 6000 	ldr.w	r6, [r8]
 800c49c:	1a2d      	subs	r5, r5, r0
 800c49e:	42b5      	cmp	r5, r6
 800c4a0:	dd54      	ble.n	800c54c <__gethex+0x228>
 800c4a2:	1bad      	subs	r5, r5, r6
 800c4a4:	4629      	mov	r1, r5
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	f7fe fa27 	bl	800a8fa <__any_on>
 800c4ac:	4681      	mov	r9, r0
 800c4ae:	b178      	cbz	r0, 800c4d0 <__gethex+0x1ac>
 800c4b0:	1e6b      	subs	r3, r5, #1
 800c4b2:	1159      	asrs	r1, r3, #5
 800c4b4:	f003 021f 	and.w	r2, r3, #31
 800c4b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c4bc:	f04f 0901 	mov.w	r9, #1
 800c4c0:	fa09 f202 	lsl.w	r2, r9, r2
 800c4c4:	420a      	tst	r2, r1
 800c4c6:	d003      	beq.n	800c4d0 <__gethex+0x1ac>
 800c4c8:	454b      	cmp	r3, r9
 800c4ca:	dc36      	bgt.n	800c53a <__gethex+0x216>
 800c4cc:	f04f 0902 	mov.w	r9, #2
 800c4d0:	4629      	mov	r1, r5
 800c4d2:	4620      	mov	r0, r4
 800c4d4:	f7ff febe 	bl	800c254 <rshift>
 800c4d8:	442f      	add	r7, r5
 800c4da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c4de:	42bb      	cmp	r3, r7
 800c4e0:	da42      	bge.n	800c568 <__gethex+0x244>
 800c4e2:	9801      	ldr	r0, [sp, #4]
 800c4e4:	4621      	mov	r1, r4
 800c4e6:	f7fd fdbf 	bl	800a068 <_Bfree>
 800c4ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	6013      	str	r3, [r2, #0]
 800c4f0:	25a3      	movs	r5, #163	@ 0xa3
 800c4f2:	e793      	b.n	800c41c <__gethex+0xf8>
 800c4f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c4f8:	2a2e      	cmp	r2, #46	@ 0x2e
 800c4fa:	d012      	beq.n	800c522 <__gethex+0x1fe>
 800c4fc:	2b20      	cmp	r3, #32
 800c4fe:	d104      	bne.n	800c50a <__gethex+0x1e6>
 800c500:	f845 bb04 	str.w	fp, [r5], #4
 800c504:	f04f 0b00 	mov.w	fp, #0
 800c508:	465b      	mov	r3, fp
 800c50a:	7830      	ldrb	r0, [r6, #0]
 800c50c:	9303      	str	r3, [sp, #12]
 800c50e:	f7ff fef3 	bl	800c2f8 <__hexdig_fun>
 800c512:	9b03      	ldr	r3, [sp, #12]
 800c514:	f000 000f 	and.w	r0, r0, #15
 800c518:	4098      	lsls	r0, r3
 800c51a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c51e:	3304      	adds	r3, #4
 800c520:	e7ae      	b.n	800c480 <__gethex+0x15c>
 800c522:	45b1      	cmp	r9, r6
 800c524:	d8ea      	bhi.n	800c4fc <__gethex+0x1d8>
 800c526:	492b      	ldr	r1, [pc, #172]	@ (800c5d4 <__gethex+0x2b0>)
 800c528:	9303      	str	r3, [sp, #12]
 800c52a:	2201      	movs	r2, #1
 800c52c:	4630      	mov	r0, r6
 800c52e:	f7fc fd71 	bl	8009014 <strncmp>
 800c532:	9b03      	ldr	r3, [sp, #12]
 800c534:	2800      	cmp	r0, #0
 800c536:	d1e1      	bne.n	800c4fc <__gethex+0x1d8>
 800c538:	e7a2      	b.n	800c480 <__gethex+0x15c>
 800c53a:	1ea9      	subs	r1, r5, #2
 800c53c:	4620      	mov	r0, r4
 800c53e:	f7fe f9dc 	bl	800a8fa <__any_on>
 800c542:	2800      	cmp	r0, #0
 800c544:	d0c2      	beq.n	800c4cc <__gethex+0x1a8>
 800c546:	f04f 0903 	mov.w	r9, #3
 800c54a:	e7c1      	b.n	800c4d0 <__gethex+0x1ac>
 800c54c:	da09      	bge.n	800c562 <__gethex+0x23e>
 800c54e:	1b75      	subs	r5, r6, r5
 800c550:	4621      	mov	r1, r4
 800c552:	9801      	ldr	r0, [sp, #4]
 800c554:	462a      	mov	r2, r5
 800c556:	f7fd ff97 	bl	800a488 <__lshift>
 800c55a:	1b7f      	subs	r7, r7, r5
 800c55c:	4604      	mov	r4, r0
 800c55e:	f100 0a14 	add.w	sl, r0, #20
 800c562:	f04f 0900 	mov.w	r9, #0
 800c566:	e7b8      	b.n	800c4da <__gethex+0x1b6>
 800c568:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c56c:	42bd      	cmp	r5, r7
 800c56e:	dd6f      	ble.n	800c650 <__gethex+0x32c>
 800c570:	1bed      	subs	r5, r5, r7
 800c572:	42ae      	cmp	r6, r5
 800c574:	dc34      	bgt.n	800c5e0 <__gethex+0x2bc>
 800c576:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c57a:	2b02      	cmp	r3, #2
 800c57c:	d022      	beq.n	800c5c4 <__gethex+0x2a0>
 800c57e:	2b03      	cmp	r3, #3
 800c580:	d024      	beq.n	800c5cc <__gethex+0x2a8>
 800c582:	2b01      	cmp	r3, #1
 800c584:	d115      	bne.n	800c5b2 <__gethex+0x28e>
 800c586:	42ae      	cmp	r6, r5
 800c588:	d113      	bne.n	800c5b2 <__gethex+0x28e>
 800c58a:	2e01      	cmp	r6, #1
 800c58c:	d10b      	bne.n	800c5a6 <__gethex+0x282>
 800c58e:	9a02      	ldr	r2, [sp, #8]
 800c590:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c594:	6013      	str	r3, [r2, #0]
 800c596:	2301      	movs	r3, #1
 800c598:	6123      	str	r3, [r4, #16]
 800c59a:	f8ca 3000 	str.w	r3, [sl]
 800c59e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5a0:	2562      	movs	r5, #98	@ 0x62
 800c5a2:	601c      	str	r4, [r3, #0]
 800c5a4:	e73a      	b.n	800c41c <__gethex+0xf8>
 800c5a6:	1e71      	subs	r1, r6, #1
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	f7fe f9a6 	bl	800a8fa <__any_on>
 800c5ae:	2800      	cmp	r0, #0
 800c5b0:	d1ed      	bne.n	800c58e <__gethex+0x26a>
 800c5b2:	9801      	ldr	r0, [sp, #4]
 800c5b4:	4621      	mov	r1, r4
 800c5b6:	f7fd fd57 	bl	800a068 <_Bfree>
 800c5ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5bc:	2300      	movs	r3, #0
 800c5be:	6013      	str	r3, [r2, #0]
 800c5c0:	2550      	movs	r5, #80	@ 0x50
 800c5c2:	e72b      	b.n	800c41c <__gethex+0xf8>
 800c5c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d1f3      	bne.n	800c5b2 <__gethex+0x28e>
 800c5ca:	e7e0      	b.n	800c58e <__gethex+0x26a>
 800c5cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d1dd      	bne.n	800c58e <__gethex+0x26a>
 800c5d2:	e7ee      	b.n	800c5b2 <__gethex+0x28e>
 800c5d4:	0800d42d 	.word	0x0800d42d
 800c5d8:	0800d3c3 	.word	0x0800d3c3
 800c5dc:	0800d49f 	.word	0x0800d49f
 800c5e0:	1e6f      	subs	r7, r5, #1
 800c5e2:	f1b9 0f00 	cmp.w	r9, #0
 800c5e6:	d130      	bne.n	800c64a <__gethex+0x326>
 800c5e8:	b127      	cbz	r7, 800c5f4 <__gethex+0x2d0>
 800c5ea:	4639      	mov	r1, r7
 800c5ec:	4620      	mov	r0, r4
 800c5ee:	f7fe f984 	bl	800a8fa <__any_on>
 800c5f2:	4681      	mov	r9, r0
 800c5f4:	117a      	asrs	r2, r7, #5
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c5fc:	f007 071f 	and.w	r7, r7, #31
 800c600:	40bb      	lsls	r3, r7
 800c602:	4213      	tst	r3, r2
 800c604:	4629      	mov	r1, r5
 800c606:	4620      	mov	r0, r4
 800c608:	bf18      	it	ne
 800c60a:	f049 0902 	orrne.w	r9, r9, #2
 800c60e:	f7ff fe21 	bl	800c254 <rshift>
 800c612:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c616:	1b76      	subs	r6, r6, r5
 800c618:	2502      	movs	r5, #2
 800c61a:	f1b9 0f00 	cmp.w	r9, #0
 800c61e:	d047      	beq.n	800c6b0 <__gethex+0x38c>
 800c620:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c624:	2b02      	cmp	r3, #2
 800c626:	d015      	beq.n	800c654 <__gethex+0x330>
 800c628:	2b03      	cmp	r3, #3
 800c62a:	d017      	beq.n	800c65c <__gethex+0x338>
 800c62c:	2b01      	cmp	r3, #1
 800c62e:	d109      	bne.n	800c644 <__gethex+0x320>
 800c630:	f019 0f02 	tst.w	r9, #2
 800c634:	d006      	beq.n	800c644 <__gethex+0x320>
 800c636:	f8da 3000 	ldr.w	r3, [sl]
 800c63a:	ea49 0903 	orr.w	r9, r9, r3
 800c63e:	f019 0f01 	tst.w	r9, #1
 800c642:	d10e      	bne.n	800c662 <__gethex+0x33e>
 800c644:	f045 0510 	orr.w	r5, r5, #16
 800c648:	e032      	b.n	800c6b0 <__gethex+0x38c>
 800c64a:	f04f 0901 	mov.w	r9, #1
 800c64e:	e7d1      	b.n	800c5f4 <__gethex+0x2d0>
 800c650:	2501      	movs	r5, #1
 800c652:	e7e2      	b.n	800c61a <__gethex+0x2f6>
 800c654:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c656:	f1c3 0301 	rsb	r3, r3, #1
 800c65a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c65c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d0f0      	beq.n	800c644 <__gethex+0x320>
 800c662:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c666:	f104 0314 	add.w	r3, r4, #20
 800c66a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c66e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c672:	f04f 0c00 	mov.w	ip, #0
 800c676:	4618      	mov	r0, r3
 800c678:	f853 2b04 	ldr.w	r2, [r3], #4
 800c67c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c680:	d01b      	beq.n	800c6ba <__gethex+0x396>
 800c682:	3201      	adds	r2, #1
 800c684:	6002      	str	r2, [r0, #0]
 800c686:	2d02      	cmp	r5, #2
 800c688:	f104 0314 	add.w	r3, r4, #20
 800c68c:	d13c      	bne.n	800c708 <__gethex+0x3e4>
 800c68e:	f8d8 2000 	ldr.w	r2, [r8]
 800c692:	3a01      	subs	r2, #1
 800c694:	42b2      	cmp	r2, r6
 800c696:	d109      	bne.n	800c6ac <__gethex+0x388>
 800c698:	1171      	asrs	r1, r6, #5
 800c69a:	2201      	movs	r2, #1
 800c69c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c6a0:	f006 061f 	and.w	r6, r6, #31
 800c6a4:	fa02 f606 	lsl.w	r6, r2, r6
 800c6a8:	421e      	tst	r6, r3
 800c6aa:	d13a      	bne.n	800c722 <__gethex+0x3fe>
 800c6ac:	f045 0520 	orr.w	r5, r5, #32
 800c6b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6b2:	601c      	str	r4, [r3, #0]
 800c6b4:	9b02      	ldr	r3, [sp, #8]
 800c6b6:	601f      	str	r7, [r3, #0]
 800c6b8:	e6b0      	b.n	800c41c <__gethex+0xf8>
 800c6ba:	4299      	cmp	r1, r3
 800c6bc:	f843 cc04 	str.w	ip, [r3, #-4]
 800c6c0:	d8d9      	bhi.n	800c676 <__gethex+0x352>
 800c6c2:	68a3      	ldr	r3, [r4, #8]
 800c6c4:	459b      	cmp	fp, r3
 800c6c6:	db17      	blt.n	800c6f8 <__gethex+0x3d4>
 800c6c8:	6861      	ldr	r1, [r4, #4]
 800c6ca:	9801      	ldr	r0, [sp, #4]
 800c6cc:	3101      	adds	r1, #1
 800c6ce:	f7fd fc8b 	bl	8009fe8 <_Balloc>
 800c6d2:	4681      	mov	r9, r0
 800c6d4:	b918      	cbnz	r0, 800c6de <__gethex+0x3ba>
 800c6d6:	4b1a      	ldr	r3, [pc, #104]	@ (800c740 <__gethex+0x41c>)
 800c6d8:	4602      	mov	r2, r0
 800c6da:	2184      	movs	r1, #132	@ 0x84
 800c6dc:	e6c5      	b.n	800c46a <__gethex+0x146>
 800c6de:	6922      	ldr	r2, [r4, #16]
 800c6e0:	3202      	adds	r2, #2
 800c6e2:	f104 010c 	add.w	r1, r4, #12
 800c6e6:	0092      	lsls	r2, r2, #2
 800c6e8:	300c      	adds	r0, #12
 800c6ea:	f7ff fd6b 	bl	800c1c4 <memcpy>
 800c6ee:	4621      	mov	r1, r4
 800c6f0:	9801      	ldr	r0, [sp, #4]
 800c6f2:	f7fd fcb9 	bl	800a068 <_Bfree>
 800c6f6:	464c      	mov	r4, r9
 800c6f8:	6923      	ldr	r3, [r4, #16]
 800c6fa:	1c5a      	adds	r2, r3, #1
 800c6fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c700:	6122      	str	r2, [r4, #16]
 800c702:	2201      	movs	r2, #1
 800c704:	615a      	str	r2, [r3, #20]
 800c706:	e7be      	b.n	800c686 <__gethex+0x362>
 800c708:	6922      	ldr	r2, [r4, #16]
 800c70a:	455a      	cmp	r2, fp
 800c70c:	dd0b      	ble.n	800c726 <__gethex+0x402>
 800c70e:	2101      	movs	r1, #1
 800c710:	4620      	mov	r0, r4
 800c712:	f7ff fd9f 	bl	800c254 <rshift>
 800c716:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c71a:	3701      	adds	r7, #1
 800c71c:	42bb      	cmp	r3, r7
 800c71e:	f6ff aee0 	blt.w	800c4e2 <__gethex+0x1be>
 800c722:	2501      	movs	r5, #1
 800c724:	e7c2      	b.n	800c6ac <__gethex+0x388>
 800c726:	f016 061f 	ands.w	r6, r6, #31
 800c72a:	d0fa      	beq.n	800c722 <__gethex+0x3fe>
 800c72c:	4453      	add	r3, sl
 800c72e:	f1c6 0620 	rsb	r6, r6, #32
 800c732:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c736:	f7fd fd49 	bl	800a1cc <__hi0bits>
 800c73a:	42b0      	cmp	r0, r6
 800c73c:	dbe7      	blt.n	800c70e <__gethex+0x3ea>
 800c73e:	e7f0      	b.n	800c722 <__gethex+0x3fe>
 800c740:	0800d3c3 	.word	0x0800d3c3

0800c744 <L_shift>:
 800c744:	f1c2 0208 	rsb	r2, r2, #8
 800c748:	0092      	lsls	r2, r2, #2
 800c74a:	b570      	push	{r4, r5, r6, lr}
 800c74c:	f1c2 0620 	rsb	r6, r2, #32
 800c750:	6843      	ldr	r3, [r0, #4]
 800c752:	6804      	ldr	r4, [r0, #0]
 800c754:	fa03 f506 	lsl.w	r5, r3, r6
 800c758:	432c      	orrs	r4, r5
 800c75a:	40d3      	lsrs	r3, r2
 800c75c:	6004      	str	r4, [r0, #0]
 800c75e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c762:	4288      	cmp	r0, r1
 800c764:	d3f4      	bcc.n	800c750 <L_shift+0xc>
 800c766:	bd70      	pop	{r4, r5, r6, pc}

0800c768 <__match>:
 800c768:	b530      	push	{r4, r5, lr}
 800c76a:	6803      	ldr	r3, [r0, #0]
 800c76c:	3301      	adds	r3, #1
 800c76e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c772:	b914      	cbnz	r4, 800c77a <__match+0x12>
 800c774:	6003      	str	r3, [r0, #0]
 800c776:	2001      	movs	r0, #1
 800c778:	bd30      	pop	{r4, r5, pc}
 800c77a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c77e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c782:	2d19      	cmp	r5, #25
 800c784:	bf98      	it	ls
 800c786:	3220      	addls	r2, #32
 800c788:	42a2      	cmp	r2, r4
 800c78a:	d0f0      	beq.n	800c76e <__match+0x6>
 800c78c:	2000      	movs	r0, #0
 800c78e:	e7f3      	b.n	800c778 <__match+0x10>

0800c790 <__hexnan>:
 800c790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c794:	680b      	ldr	r3, [r1, #0]
 800c796:	6801      	ldr	r1, [r0, #0]
 800c798:	115e      	asrs	r6, r3, #5
 800c79a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c79e:	f013 031f 	ands.w	r3, r3, #31
 800c7a2:	b087      	sub	sp, #28
 800c7a4:	bf18      	it	ne
 800c7a6:	3604      	addne	r6, #4
 800c7a8:	2500      	movs	r5, #0
 800c7aa:	1f37      	subs	r7, r6, #4
 800c7ac:	4682      	mov	sl, r0
 800c7ae:	4690      	mov	r8, r2
 800c7b0:	9301      	str	r3, [sp, #4]
 800c7b2:	f846 5c04 	str.w	r5, [r6, #-4]
 800c7b6:	46b9      	mov	r9, r7
 800c7b8:	463c      	mov	r4, r7
 800c7ba:	9502      	str	r5, [sp, #8]
 800c7bc:	46ab      	mov	fp, r5
 800c7be:	784a      	ldrb	r2, [r1, #1]
 800c7c0:	1c4b      	adds	r3, r1, #1
 800c7c2:	9303      	str	r3, [sp, #12]
 800c7c4:	b342      	cbz	r2, 800c818 <__hexnan+0x88>
 800c7c6:	4610      	mov	r0, r2
 800c7c8:	9105      	str	r1, [sp, #20]
 800c7ca:	9204      	str	r2, [sp, #16]
 800c7cc:	f7ff fd94 	bl	800c2f8 <__hexdig_fun>
 800c7d0:	2800      	cmp	r0, #0
 800c7d2:	d151      	bne.n	800c878 <__hexnan+0xe8>
 800c7d4:	9a04      	ldr	r2, [sp, #16]
 800c7d6:	9905      	ldr	r1, [sp, #20]
 800c7d8:	2a20      	cmp	r2, #32
 800c7da:	d818      	bhi.n	800c80e <__hexnan+0x7e>
 800c7dc:	9b02      	ldr	r3, [sp, #8]
 800c7de:	459b      	cmp	fp, r3
 800c7e0:	dd13      	ble.n	800c80a <__hexnan+0x7a>
 800c7e2:	454c      	cmp	r4, r9
 800c7e4:	d206      	bcs.n	800c7f4 <__hexnan+0x64>
 800c7e6:	2d07      	cmp	r5, #7
 800c7e8:	dc04      	bgt.n	800c7f4 <__hexnan+0x64>
 800c7ea:	462a      	mov	r2, r5
 800c7ec:	4649      	mov	r1, r9
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	f7ff ffa8 	bl	800c744 <L_shift>
 800c7f4:	4544      	cmp	r4, r8
 800c7f6:	d952      	bls.n	800c89e <__hexnan+0x10e>
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	f1a4 0904 	sub.w	r9, r4, #4
 800c7fe:	f844 3c04 	str.w	r3, [r4, #-4]
 800c802:	f8cd b008 	str.w	fp, [sp, #8]
 800c806:	464c      	mov	r4, r9
 800c808:	461d      	mov	r5, r3
 800c80a:	9903      	ldr	r1, [sp, #12]
 800c80c:	e7d7      	b.n	800c7be <__hexnan+0x2e>
 800c80e:	2a29      	cmp	r2, #41	@ 0x29
 800c810:	d157      	bne.n	800c8c2 <__hexnan+0x132>
 800c812:	3102      	adds	r1, #2
 800c814:	f8ca 1000 	str.w	r1, [sl]
 800c818:	f1bb 0f00 	cmp.w	fp, #0
 800c81c:	d051      	beq.n	800c8c2 <__hexnan+0x132>
 800c81e:	454c      	cmp	r4, r9
 800c820:	d206      	bcs.n	800c830 <__hexnan+0xa0>
 800c822:	2d07      	cmp	r5, #7
 800c824:	dc04      	bgt.n	800c830 <__hexnan+0xa0>
 800c826:	462a      	mov	r2, r5
 800c828:	4649      	mov	r1, r9
 800c82a:	4620      	mov	r0, r4
 800c82c:	f7ff ff8a 	bl	800c744 <L_shift>
 800c830:	4544      	cmp	r4, r8
 800c832:	d936      	bls.n	800c8a2 <__hexnan+0x112>
 800c834:	f1a8 0204 	sub.w	r2, r8, #4
 800c838:	4623      	mov	r3, r4
 800c83a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c83e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c842:	429f      	cmp	r7, r3
 800c844:	d2f9      	bcs.n	800c83a <__hexnan+0xaa>
 800c846:	1b3b      	subs	r3, r7, r4
 800c848:	f023 0303 	bic.w	r3, r3, #3
 800c84c:	3304      	adds	r3, #4
 800c84e:	3401      	adds	r4, #1
 800c850:	3e03      	subs	r6, #3
 800c852:	42b4      	cmp	r4, r6
 800c854:	bf88      	it	hi
 800c856:	2304      	movhi	r3, #4
 800c858:	4443      	add	r3, r8
 800c85a:	2200      	movs	r2, #0
 800c85c:	f843 2b04 	str.w	r2, [r3], #4
 800c860:	429f      	cmp	r7, r3
 800c862:	d2fb      	bcs.n	800c85c <__hexnan+0xcc>
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	b91b      	cbnz	r3, 800c870 <__hexnan+0xe0>
 800c868:	4547      	cmp	r7, r8
 800c86a:	d128      	bne.n	800c8be <__hexnan+0x12e>
 800c86c:	2301      	movs	r3, #1
 800c86e:	603b      	str	r3, [r7, #0]
 800c870:	2005      	movs	r0, #5
 800c872:	b007      	add	sp, #28
 800c874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c878:	3501      	adds	r5, #1
 800c87a:	2d08      	cmp	r5, #8
 800c87c:	f10b 0b01 	add.w	fp, fp, #1
 800c880:	dd06      	ble.n	800c890 <__hexnan+0x100>
 800c882:	4544      	cmp	r4, r8
 800c884:	d9c1      	bls.n	800c80a <__hexnan+0x7a>
 800c886:	2300      	movs	r3, #0
 800c888:	f844 3c04 	str.w	r3, [r4, #-4]
 800c88c:	2501      	movs	r5, #1
 800c88e:	3c04      	subs	r4, #4
 800c890:	6822      	ldr	r2, [r4, #0]
 800c892:	f000 000f 	and.w	r0, r0, #15
 800c896:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c89a:	6020      	str	r0, [r4, #0]
 800c89c:	e7b5      	b.n	800c80a <__hexnan+0x7a>
 800c89e:	2508      	movs	r5, #8
 800c8a0:	e7b3      	b.n	800c80a <__hexnan+0x7a>
 800c8a2:	9b01      	ldr	r3, [sp, #4]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d0dd      	beq.n	800c864 <__hexnan+0xd4>
 800c8a8:	f1c3 0320 	rsb	r3, r3, #32
 800c8ac:	f04f 32ff 	mov.w	r2, #4294967295
 800c8b0:	40da      	lsrs	r2, r3
 800c8b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c8b6:	4013      	ands	r3, r2
 800c8b8:	f846 3c04 	str.w	r3, [r6, #-4]
 800c8bc:	e7d2      	b.n	800c864 <__hexnan+0xd4>
 800c8be:	3f04      	subs	r7, #4
 800c8c0:	e7d0      	b.n	800c864 <__hexnan+0xd4>
 800c8c2:	2004      	movs	r0, #4
 800c8c4:	e7d5      	b.n	800c872 <__hexnan+0xe2>

0800c8c6 <__ascii_mbtowc>:
 800c8c6:	b082      	sub	sp, #8
 800c8c8:	b901      	cbnz	r1, 800c8cc <__ascii_mbtowc+0x6>
 800c8ca:	a901      	add	r1, sp, #4
 800c8cc:	b142      	cbz	r2, 800c8e0 <__ascii_mbtowc+0x1a>
 800c8ce:	b14b      	cbz	r3, 800c8e4 <__ascii_mbtowc+0x1e>
 800c8d0:	7813      	ldrb	r3, [r2, #0]
 800c8d2:	600b      	str	r3, [r1, #0]
 800c8d4:	7812      	ldrb	r2, [r2, #0]
 800c8d6:	1e10      	subs	r0, r2, #0
 800c8d8:	bf18      	it	ne
 800c8da:	2001      	movne	r0, #1
 800c8dc:	b002      	add	sp, #8
 800c8de:	4770      	bx	lr
 800c8e0:	4610      	mov	r0, r2
 800c8e2:	e7fb      	b.n	800c8dc <__ascii_mbtowc+0x16>
 800c8e4:	f06f 0001 	mvn.w	r0, #1
 800c8e8:	e7f8      	b.n	800c8dc <__ascii_mbtowc+0x16>

0800c8ea <_realloc_r>:
 800c8ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ee:	4607      	mov	r7, r0
 800c8f0:	4614      	mov	r4, r2
 800c8f2:	460d      	mov	r5, r1
 800c8f4:	b921      	cbnz	r1, 800c900 <_realloc_r+0x16>
 800c8f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8fa:	4611      	mov	r1, r2
 800c8fc:	f7fd bae8 	b.w	8009ed0 <_malloc_r>
 800c900:	b92a      	cbnz	r2, 800c90e <_realloc_r+0x24>
 800c902:	f7fd fa71 	bl	8009de8 <_free_r>
 800c906:	4625      	mov	r5, r4
 800c908:	4628      	mov	r0, r5
 800c90a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c90e:	f000 f8b2 	bl	800ca76 <_malloc_usable_size_r>
 800c912:	4284      	cmp	r4, r0
 800c914:	4606      	mov	r6, r0
 800c916:	d802      	bhi.n	800c91e <_realloc_r+0x34>
 800c918:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c91c:	d8f4      	bhi.n	800c908 <_realloc_r+0x1e>
 800c91e:	4621      	mov	r1, r4
 800c920:	4638      	mov	r0, r7
 800c922:	f7fd fad5 	bl	8009ed0 <_malloc_r>
 800c926:	4680      	mov	r8, r0
 800c928:	b908      	cbnz	r0, 800c92e <_realloc_r+0x44>
 800c92a:	4645      	mov	r5, r8
 800c92c:	e7ec      	b.n	800c908 <_realloc_r+0x1e>
 800c92e:	42b4      	cmp	r4, r6
 800c930:	4622      	mov	r2, r4
 800c932:	4629      	mov	r1, r5
 800c934:	bf28      	it	cs
 800c936:	4632      	movcs	r2, r6
 800c938:	f7ff fc44 	bl	800c1c4 <memcpy>
 800c93c:	4629      	mov	r1, r5
 800c93e:	4638      	mov	r0, r7
 800c940:	f7fd fa52 	bl	8009de8 <_free_r>
 800c944:	e7f1      	b.n	800c92a <_realloc_r+0x40>
	...

0800c948 <_strtoul_l.isra.0>:
 800c948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c94c:	4e34      	ldr	r6, [pc, #208]	@ (800ca20 <_strtoul_l.isra.0+0xd8>)
 800c94e:	4686      	mov	lr, r0
 800c950:	460d      	mov	r5, r1
 800c952:	4628      	mov	r0, r5
 800c954:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c958:	5d37      	ldrb	r7, [r6, r4]
 800c95a:	f017 0708 	ands.w	r7, r7, #8
 800c95e:	d1f8      	bne.n	800c952 <_strtoul_l.isra.0+0xa>
 800c960:	2c2d      	cmp	r4, #45	@ 0x2d
 800c962:	d110      	bne.n	800c986 <_strtoul_l.isra.0+0x3e>
 800c964:	782c      	ldrb	r4, [r5, #0]
 800c966:	2701      	movs	r7, #1
 800c968:	1c85      	adds	r5, r0, #2
 800c96a:	f033 0010 	bics.w	r0, r3, #16
 800c96e:	d115      	bne.n	800c99c <_strtoul_l.isra.0+0x54>
 800c970:	2c30      	cmp	r4, #48	@ 0x30
 800c972:	d10d      	bne.n	800c990 <_strtoul_l.isra.0+0x48>
 800c974:	7828      	ldrb	r0, [r5, #0]
 800c976:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800c97a:	2858      	cmp	r0, #88	@ 0x58
 800c97c:	d108      	bne.n	800c990 <_strtoul_l.isra.0+0x48>
 800c97e:	786c      	ldrb	r4, [r5, #1]
 800c980:	3502      	adds	r5, #2
 800c982:	2310      	movs	r3, #16
 800c984:	e00a      	b.n	800c99c <_strtoul_l.isra.0+0x54>
 800c986:	2c2b      	cmp	r4, #43	@ 0x2b
 800c988:	bf04      	itt	eq
 800c98a:	782c      	ldrbeq	r4, [r5, #0]
 800c98c:	1c85      	addeq	r5, r0, #2
 800c98e:	e7ec      	b.n	800c96a <_strtoul_l.isra.0+0x22>
 800c990:	2b00      	cmp	r3, #0
 800c992:	d1f6      	bne.n	800c982 <_strtoul_l.isra.0+0x3a>
 800c994:	2c30      	cmp	r4, #48	@ 0x30
 800c996:	bf14      	ite	ne
 800c998:	230a      	movne	r3, #10
 800c99a:	2308      	moveq	r3, #8
 800c99c:	f04f 38ff 	mov.w	r8, #4294967295
 800c9a0:	2600      	movs	r6, #0
 800c9a2:	fbb8 f8f3 	udiv	r8, r8, r3
 800c9a6:	fb03 f908 	mul.w	r9, r3, r8
 800c9aa:	ea6f 0909 	mvn.w	r9, r9
 800c9ae:	4630      	mov	r0, r6
 800c9b0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800c9b4:	f1bc 0f09 	cmp.w	ip, #9
 800c9b8:	d810      	bhi.n	800c9dc <_strtoul_l.isra.0+0x94>
 800c9ba:	4664      	mov	r4, ip
 800c9bc:	42a3      	cmp	r3, r4
 800c9be:	dd1e      	ble.n	800c9fe <_strtoul_l.isra.0+0xb6>
 800c9c0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800c9c4:	d007      	beq.n	800c9d6 <_strtoul_l.isra.0+0x8e>
 800c9c6:	4580      	cmp	r8, r0
 800c9c8:	d316      	bcc.n	800c9f8 <_strtoul_l.isra.0+0xb0>
 800c9ca:	d101      	bne.n	800c9d0 <_strtoul_l.isra.0+0x88>
 800c9cc:	45a1      	cmp	r9, r4
 800c9ce:	db13      	blt.n	800c9f8 <_strtoul_l.isra.0+0xb0>
 800c9d0:	fb00 4003 	mla	r0, r0, r3, r4
 800c9d4:	2601      	movs	r6, #1
 800c9d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9da:	e7e9      	b.n	800c9b0 <_strtoul_l.isra.0+0x68>
 800c9dc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800c9e0:	f1bc 0f19 	cmp.w	ip, #25
 800c9e4:	d801      	bhi.n	800c9ea <_strtoul_l.isra.0+0xa2>
 800c9e6:	3c37      	subs	r4, #55	@ 0x37
 800c9e8:	e7e8      	b.n	800c9bc <_strtoul_l.isra.0+0x74>
 800c9ea:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800c9ee:	f1bc 0f19 	cmp.w	ip, #25
 800c9f2:	d804      	bhi.n	800c9fe <_strtoul_l.isra.0+0xb6>
 800c9f4:	3c57      	subs	r4, #87	@ 0x57
 800c9f6:	e7e1      	b.n	800c9bc <_strtoul_l.isra.0+0x74>
 800c9f8:	f04f 36ff 	mov.w	r6, #4294967295
 800c9fc:	e7eb      	b.n	800c9d6 <_strtoul_l.isra.0+0x8e>
 800c9fe:	1c73      	adds	r3, r6, #1
 800ca00:	d106      	bne.n	800ca10 <_strtoul_l.isra.0+0xc8>
 800ca02:	2322      	movs	r3, #34	@ 0x22
 800ca04:	f8ce 3000 	str.w	r3, [lr]
 800ca08:	4630      	mov	r0, r6
 800ca0a:	b932      	cbnz	r2, 800ca1a <_strtoul_l.isra.0+0xd2>
 800ca0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca10:	b107      	cbz	r7, 800ca14 <_strtoul_l.isra.0+0xcc>
 800ca12:	4240      	negs	r0, r0
 800ca14:	2a00      	cmp	r2, #0
 800ca16:	d0f9      	beq.n	800ca0c <_strtoul_l.isra.0+0xc4>
 800ca18:	b106      	cbz	r6, 800ca1c <_strtoul_l.isra.0+0xd4>
 800ca1a:	1e69      	subs	r1, r5, #1
 800ca1c:	6011      	str	r1, [r2, #0]
 800ca1e:	e7f5      	b.n	800ca0c <_strtoul_l.isra.0+0xc4>
 800ca20:	0800d651 	.word	0x0800d651

0800ca24 <_strtoul_r>:
 800ca24:	f7ff bf90 	b.w	800c948 <_strtoul_l.isra.0>

0800ca28 <__ascii_wctomb>:
 800ca28:	4603      	mov	r3, r0
 800ca2a:	4608      	mov	r0, r1
 800ca2c:	b141      	cbz	r1, 800ca40 <__ascii_wctomb+0x18>
 800ca2e:	2aff      	cmp	r2, #255	@ 0xff
 800ca30:	d904      	bls.n	800ca3c <__ascii_wctomb+0x14>
 800ca32:	228a      	movs	r2, #138	@ 0x8a
 800ca34:	601a      	str	r2, [r3, #0]
 800ca36:	f04f 30ff 	mov.w	r0, #4294967295
 800ca3a:	4770      	bx	lr
 800ca3c:	700a      	strb	r2, [r1, #0]
 800ca3e:	2001      	movs	r0, #1
 800ca40:	4770      	bx	lr
	...

0800ca44 <fiprintf>:
 800ca44:	b40e      	push	{r1, r2, r3}
 800ca46:	b503      	push	{r0, r1, lr}
 800ca48:	4601      	mov	r1, r0
 800ca4a:	ab03      	add	r3, sp, #12
 800ca4c:	4805      	ldr	r0, [pc, #20]	@ (800ca64 <fiprintf+0x20>)
 800ca4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca52:	6800      	ldr	r0, [r0, #0]
 800ca54:	9301      	str	r3, [sp, #4]
 800ca56:	f000 f83f 	bl	800cad8 <_vfiprintf_r>
 800ca5a:	b002      	add	sp, #8
 800ca5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca60:	b003      	add	sp, #12
 800ca62:	4770      	bx	lr
 800ca64:	20000030 	.word	0x20000030

0800ca68 <abort>:
 800ca68:	b508      	push	{r3, lr}
 800ca6a:	2006      	movs	r0, #6
 800ca6c:	f000 fa08 	bl	800ce80 <raise>
 800ca70:	2001      	movs	r0, #1
 800ca72:	f7f6 fb1e 	bl	80030b2 <_exit>

0800ca76 <_malloc_usable_size_r>:
 800ca76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca7a:	1f18      	subs	r0, r3, #4
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	bfbc      	itt	lt
 800ca80:	580b      	ldrlt	r3, [r1, r0]
 800ca82:	18c0      	addlt	r0, r0, r3
 800ca84:	4770      	bx	lr

0800ca86 <__sfputc_r>:
 800ca86:	6893      	ldr	r3, [r2, #8]
 800ca88:	3b01      	subs	r3, #1
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	b410      	push	{r4}
 800ca8e:	6093      	str	r3, [r2, #8]
 800ca90:	da08      	bge.n	800caa4 <__sfputc_r+0x1e>
 800ca92:	6994      	ldr	r4, [r2, #24]
 800ca94:	42a3      	cmp	r3, r4
 800ca96:	db01      	blt.n	800ca9c <__sfputc_r+0x16>
 800ca98:	290a      	cmp	r1, #10
 800ca9a:	d103      	bne.n	800caa4 <__sfputc_r+0x1e>
 800ca9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800caa0:	f000 b932 	b.w	800cd08 <__swbuf_r>
 800caa4:	6813      	ldr	r3, [r2, #0]
 800caa6:	1c58      	adds	r0, r3, #1
 800caa8:	6010      	str	r0, [r2, #0]
 800caaa:	7019      	strb	r1, [r3, #0]
 800caac:	4608      	mov	r0, r1
 800caae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cab2:	4770      	bx	lr

0800cab4 <__sfputs_r>:
 800cab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cab6:	4606      	mov	r6, r0
 800cab8:	460f      	mov	r7, r1
 800caba:	4614      	mov	r4, r2
 800cabc:	18d5      	adds	r5, r2, r3
 800cabe:	42ac      	cmp	r4, r5
 800cac0:	d101      	bne.n	800cac6 <__sfputs_r+0x12>
 800cac2:	2000      	movs	r0, #0
 800cac4:	e007      	b.n	800cad6 <__sfputs_r+0x22>
 800cac6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caca:	463a      	mov	r2, r7
 800cacc:	4630      	mov	r0, r6
 800cace:	f7ff ffda 	bl	800ca86 <__sfputc_r>
 800cad2:	1c43      	adds	r3, r0, #1
 800cad4:	d1f3      	bne.n	800cabe <__sfputs_r+0xa>
 800cad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cad8 <_vfiprintf_r>:
 800cad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cadc:	460d      	mov	r5, r1
 800cade:	b09d      	sub	sp, #116	@ 0x74
 800cae0:	4614      	mov	r4, r2
 800cae2:	4698      	mov	r8, r3
 800cae4:	4606      	mov	r6, r0
 800cae6:	b118      	cbz	r0, 800caf0 <_vfiprintf_r+0x18>
 800cae8:	6a03      	ldr	r3, [r0, #32]
 800caea:	b90b      	cbnz	r3, 800caf0 <_vfiprintf_r+0x18>
 800caec:	f7fc f94e 	bl	8008d8c <__sinit>
 800caf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caf2:	07d9      	lsls	r1, r3, #31
 800caf4:	d405      	bmi.n	800cb02 <_vfiprintf_r+0x2a>
 800caf6:	89ab      	ldrh	r3, [r5, #12]
 800caf8:	059a      	lsls	r2, r3, #22
 800cafa:	d402      	bmi.n	800cb02 <_vfiprintf_r+0x2a>
 800cafc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cafe:	f7fc fb10 	bl	8009122 <__retarget_lock_acquire_recursive>
 800cb02:	89ab      	ldrh	r3, [r5, #12]
 800cb04:	071b      	lsls	r3, r3, #28
 800cb06:	d501      	bpl.n	800cb0c <_vfiprintf_r+0x34>
 800cb08:	692b      	ldr	r3, [r5, #16]
 800cb0a:	b99b      	cbnz	r3, 800cb34 <_vfiprintf_r+0x5c>
 800cb0c:	4629      	mov	r1, r5
 800cb0e:	4630      	mov	r0, r6
 800cb10:	f000 f938 	bl	800cd84 <__swsetup_r>
 800cb14:	b170      	cbz	r0, 800cb34 <_vfiprintf_r+0x5c>
 800cb16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb18:	07dc      	lsls	r4, r3, #31
 800cb1a:	d504      	bpl.n	800cb26 <_vfiprintf_r+0x4e>
 800cb1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb20:	b01d      	add	sp, #116	@ 0x74
 800cb22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb26:	89ab      	ldrh	r3, [r5, #12]
 800cb28:	0598      	lsls	r0, r3, #22
 800cb2a:	d4f7      	bmi.n	800cb1c <_vfiprintf_r+0x44>
 800cb2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb2e:	f7fc faf9 	bl	8009124 <__retarget_lock_release_recursive>
 800cb32:	e7f3      	b.n	800cb1c <_vfiprintf_r+0x44>
 800cb34:	2300      	movs	r3, #0
 800cb36:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb38:	2320      	movs	r3, #32
 800cb3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb42:	2330      	movs	r3, #48	@ 0x30
 800cb44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ccf4 <_vfiprintf_r+0x21c>
 800cb48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb4c:	f04f 0901 	mov.w	r9, #1
 800cb50:	4623      	mov	r3, r4
 800cb52:	469a      	mov	sl, r3
 800cb54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb58:	b10a      	cbz	r2, 800cb5e <_vfiprintf_r+0x86>
 800cb5a:	2a25      	cmp	r2, #37	@ 0x25
 800cb5c:	d1f9      	bne.n	800cb52 <_vfiprintf_r+0x7a>
 800cb5e:	ebba 0b04 	subs.w	fp, sl, r4
 800cb62:	d00b      	beq.n	800cb7c <_vfiprintf_r+0xa4>
 800cb64:	465b      	mov	r3, fp
 800cb66:	4622      	mov	r2, r4
 800cb68:	4629      	mov	r1, r5
 800cb6a:	4630      	mov	r0, r6
 800cb6c:	f7ff ffa2 	bl	800cab4 <__sfputs_r>
 800cb70:	3001      	adds	r0, #1
 800cb72:	f000 80a7 	beq.w	800ccc4 <_vfiprintf_r+0x1ec>
 800cb76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb78:	445a      	add	r2, fp
 800cb7a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb7c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	f000 809f 	beq.w	800ccc4 <_vfiprintf_r+0x1ec>
 800cb86:	2300      	movs	r3, #0
 800cb88:	f04f 32ff 	mov.w	r2, #4294967295
 800cb8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb90:	f10a 0a01 	add.w	sl, sl, #1
 800cb94:	9304      	str	r3, [sp, #16]
 800cb96:	9307      	str	r3, [sp, #28]
 800cb98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cb9c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb9e:	4654      	mov	r4, sl
 800cba0:	2205      	movs	r2, #5
 800cba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cba6:	4853      	ldr	r0, [pc, #332]	@ (800ccf4 <_vfiprintf_r+0x21c>)
 800cba8:	f7f3 fb32 	bl	8000210 <memchr>
 800cbac:	9a04      	ldr	r2, [sp, #16]
 800cbae:	b9d8      	cbnz	r0, 800cbe8 <_vfiprintf_r+0x110>
 800cbb0:	06d1      	lsls	r1, r2, #27
 800cbb2:	bf44      	itt	mi
 800cbb4:	2320      	movmi	r3, #32
 800cbb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbba:	0713      	lsls	r3, r2, #28
 800cbbc:	bf44      	itt	mi
 800cbbe:	232b      	movmi	r3, #43	@ 0x2b
 800cbc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbc4:	f89a 3000 	ldrb.w	r3, [sl]
 800cbc8:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbca:	d015      	beq.n	800cbf8 <_vfiprintf_r+0x120>
 800cbcc:	9a07      	ldr	r2, [sp, #28]
 800cbce:	4654      	mov	r4, sl
 800cbd0:	2000      	movs	r0, #0
 800cbd2:	f04f 0c0a 	mov.w	ip, #10
 800cbd6:	4621      	mov	r1, r4
 800cbd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbdc:	3b30      	subs	r3, #48	@ 0x30
 800cbde:	2b09      	cmp	r3, #9
 800cbe0:	d94b      	bls.n	800cc7a <_vfiprintf_r+0x1a2>
 800cbe2:	b1b0      	cbz	r0, 800cc12 <_vfiprintf_r+0x13a>
 800cbe4:	9207      	str	r2, [sp, #28]
 800cbe6:	e014      	b.n	800cc12 <_vfiprintf_r+0x13a>
 800cbe8:	eba0 0308 	sub.w	r3, r0, r8
 800cbec:	fa09 f303 	lsl.w	r3, r9, r3
 800cbf0:	4313      	orrs	r3, r2
 800cbf2:	9304      	str	r3, [sp, #16]
 800cbf4:	46a2      	mov	sl, r4
 800cbf6:	e7d2      	b.n	800cb9e <_vfiprintf_r+0xc6>
 800cbf8:	9b03      	ldr	r3, [sp, #12]
 800cbfa:	1d19      	adds	r1, r3, #4
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	9103      	str	r1, [sp, #12]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	bfbb      	ittet	lt
 800cc04:	425b      	neglt	r3, r3
 800cc06:	f042 0202 	orrlt.w	r2, r2, #2
 800cc0a:	9307      	strge	r3, [sp, #28]
 800cc0c:	9307      	strlt	r3, [sp, #28]
 800cc0e:	bfb8      	it	lt
 800cc10:	9204      	strlt	r2, [sp, #16]
 800cc12:	7823      	ldrb	r3, [r4, #0]
 800cc14:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc16:	d10a      	bne.n	800cc2e <_vfiprintf_r+0x156>
 800cc18:	7863      	ldrb	r3, [r4, #1]
 800cc1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc1c:	d132      	bne.n	800cc84 <_vfiprintf_r+0x1ac>
 800cc1e:	9b03      	ldr	r3, [sp, #12]
 800cc20:	1d1a      	adds	r2, r3, #4
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	9203      	str	r2, [sp, #12]
 800cc26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cc2a:	3402      	adds	r4, #2
 800cc2c:	9305      	str	r3, [sp, #20]
 800cc2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cd04 <_vfiprintf_r+0x22c>
 800cc32:	7821      	ldrb	r1, [r4, #0]
 800cc34:	2203      	movs	r2, #3
 800cc36:	4650      	mov	r0, sl
 800cc38:	f7f3 faea 	bl	8000210 <memchr>
 800cc3c:	b138      	cbz	r0, 800cc4e <_vfiprintf_r+0x176>
 800cc3e:	9b04      	ldr	r3, [sp, #16]
 800cc40:	eba0 000a 	sub.w	r0, r0, sl
 800cc44:	2240      	movs	r2, #64	@ 0x40
 800cc46:	4082      	lsls	r2, r0
 800cc48:	4313      	orrs	r3, r2
 800cc4a:	3401      	adds	r4, #1
 800cc4c:	9304      	str	r3, [sp, #16]
 800cc4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc52:	4829      	ldr	r0, [pc, #164]	@ (800ccf8 <_vfiprintf_r+0x220>)
 800cc54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc58:	2206      	movs	r2, #6
 800cc5a:	f7f3 fad9 	bl	8000210 <memchr>
 800cc5e:	2800      	cmp	r0, #0
 800cc60:	d03f      	beq.n	800cce2 <_vfiprintf_r+0x20a>
 800cc62:	4b26      	ldr	r3, [pc, #152]	@ (800ccfc <_vfiprintf_r+0x224>)
 800cc64:	bb1b      	cbnz	r3, 800ccae <_vfiprintf_r+0x1d6>
 800cc66:	9b03      	ldr	r3, [sp, #12]
 800cc68:	3307      	adds	r3, #7
 800cc6a:	f023 0307 	bic.w	r3, r3, #7
 800cc6e:	3308      	adds	r3, #8
 800cc70:	9303      	str	r3, [sp, #12]
 800cc72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc74:	443b      	add	r3, r7
 800cc76:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc78:	e76a      	b.n	800cb50 <_vfiprintf_r+0x78>
 800cc7a:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc7e:	460c      	mov	r4, r1
 800cc80:	2001      	movs	r0, #1
 800cc82:	e7a8      	b.n	800cbd6 <_vfiprintf_r+0xfe>
 800cc84:	2300      	movs	r3, #0
 800cc86:	3401      	adds	r4, #1
 800cc88:	9305      	str	r3, [sp, #20]
 800cc8a:	4619      	mov	r1, r3
 800cc8c:	f04f 0c0a 	mov.w	ip, #10
 800cc90:	4620      	mov	r0, r4
 800cc92:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc96:	3a30      	subs	r2, #48	@ 0x30
 800cc98:	2a09      	cmp	r2, #9
 800cc9a:	d903      	bls.n	800cca4 <_vfiprintf_r+0x1cc>
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d0c6      	beq.n	800cc2e <_vfiprintf_r+0x156>
 800cca0:	9105      	str	r1, [sp, #20]
 800cca2:	e7c4      	b.n	800cc2e <_vfiprintf_r+0x156>
 800cca4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cca8:	4604      	mov	r4, r0
 800ccaa:	2301      	movs	r3, #1
 800ccac:	e7f0      	b.n	800cc90 <_vfiprintf_r+0x1b8>
 800ccae:	ab03      	add	r3, sp, #12
 800ccb0:	9300      	str	r3, [sp, #0]
 800ccb2:	462a      	mov	r2, r5
 800ccb4:	4b12      	ldr	r3, [pc, #72]	@ (800cd00 <_vfiprintf_r+0x228>)
 800ccb6:	a904      	add	r1, sp, #16
 800ccb8:	4630      	mov	r0, r6
 800ccba:	f7fb fa17 	bl	80080ec <_printf_float>
 800ccbe:	4607      	mov	r7, r0
 800ccc0:	1c78      	adds	r0, r7, #1
 800ccc2:	d1d6      	bne.n	800cc72 <_vfiprintf_r+0x19a>
 800ccc4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ccc6:	07d9      	lsls	r1, r3, #31
 800ccc8:	d405      	bmi.n	800ccd6 <_vfiprintf_r+0x1fe>
 800ccca:	89ab      	ldrh	r3, [r5, #12]
 800cccc:	059a      	lsls	r2, r3, #22
 800ccce:	d402      	bmi.n	800ccd6 <_vfiprintf_r+0x1fe>
 800ccd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccd2:	f7fc fa27 	bl	8009124 <__retarget_lock_release_recursive>
 800ccd6:	89ab      	ldrh	r3, [r5, #12]
 800ccd8:	065b      	lsls	r3, r3, #25
 800ccda:	f53f af1f 	bmi.w	800cb1c <_vfiprintf_r+0x44>
 800ccde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cce0:	e71e      	b.n	800cb20 <_vfiprintf_r+0x48>
 800cce2:	ab03      	add	r3, sp, #12
 800cce4:	9300      	str	r3, [sp, #0]
 800cce6:	462a      	mov	r2, r5
 800cce8:	4b05      	ldr	r3, [pc, #20]	@ (800cd00 <_vfiprintf_r+0x228>)
 800ccea:	a904      	add	r1, sp, #16
 800ccec:	4630      	mov	r0, r6
 800ccee:	f7fb fc95 	bl	800861c <_printf_i>
 800ccf2:	e7e4      	b.n	800ccbe <_vfiprintf_r+0x1e6>
 800ccf4:	0800d42f 	.word	0x0800d42f
 800ccf8:	0800d439 	.word	0x0800d439
 800ccfc:	080080ed 	.word	0x080080ed
 800cd00:	0800cab5 	.word	0x0800cab5
 800cd04:	0800d435 	.word	0x0800d435

0800cd08 <__swbuf_r>:
 800cd08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd0a:	460e      	mov	r6, r1
 800cd0c:	4614      	mov	r4, r2
 800cd0e:	4605      	mov	r5, r0
 800cd10:	b118      	cbz	r0, 800cd1a <__swbuf_r+0x12>
 800cd12:	6a03      	ldr	r3, [r0, #32]
 800cd14:	b90b      	cbnz	r3, 800cd1a <__swbuf_r+0x12>
 800cd16:	f7fc f839 	bl	8008d8c <__sinit>
 800cd1a:	69a3      	ldr	r3, [r4, #24]
 800cd1c:	60a3      	str	r3, [r4, #8]
 800cd1e:	89a3      	ldrh	r3, [r4, #12]
 800cd20:	071a      	lsls	r2, r3, #28
 800cd22:	d501      	bpl.n	800cd28 <__swbuf_r+0x20>
 800cd24:	6923      	ldr	r3, [r4, #16]
 800cd26:	b943      	cbnz	r3, 800cd3a <__swbuf_r+0x32>
 800cd28:	4621      	mov	r1, r4
 800cd2a:	4628      	mov	r0, r5
 800cd2c:	f000 f82a 	bl	800cd84 <__swsetup_r>
 800cd30:	b118      	cbz	r0, 800cd3a <__swbuf_r+0x32>
 800cd32:	f04f 37ff 	mov.w	r7, #4294967295
 800cd36:	4638      	mov	r0, r7
 800cd38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd3a:	6823      	ldr	r3, [r4, #0]
 800cd3c:	6922      	ldr	r2, [r4, #16]
 800cd3e:	1a98      	subs	r0, r3, r2
 800cd40:	6963      	ldr	r3, [r4, #20]
 800cd42:	b2f6      	uxtb	r6, r6
 800cd44:	4283      	cmp	r3, r0
 800cd46:	4637      	mov	r7, r6
 800cd48:	dc05      	bgt.n	800cd56 <__swbuf_r+0x4e>
 800cd4a:	4621      	mov	r1, r4
 800cd4c:	4628      	mov	r0, r5
 800cd4e:	f7ff f973 	bl	800c038 <_fflush_r>
 800cd52:	2800      	cmp	r0, #0
 800cd54:	d1ed      	bne.n	800cd32 <__swbuf_r+0x2a>
 800cd56:	68a3      	ldr	r3, [r4, #8]
 800cd58:	3b01      	subs	r3, #1
 800cd5a:	60a3      	str	r3, [r4, #8]
 800cd5c:	6823      	ldr	r3, [r4, #0]
 800cd5e:	1c5a      	adds	r2, r3, #1
 800cd60:	6022      	str	r2, [r4, #0]
 800cd62:	701e      	strb	r6, [r3, #0]
 800cd64:	6962      	ldr	r2, [r4, #20]
 800cd66:	1c43      	adds	r3, r0, #1
 800cd68:	429a      	cmp	r2, r3
 800cd6a:	d004      	beq.n	800cd76 <__swbuf_r+0x6e>
 800cd6c:	89a3      	ldrh	r3, [r4, #12]
 800cd6e:	07db      	lsls	r3, r3, #31
 800cd70:	d5e1      	bpl.n	800cd36 <__swbuf_r+0x2e>
 800cd72:	2e0a      	cmp	r6, #10
 800cd74:	d1df      	bne.n	800cd36 <__swbuf_r+0x2e>
 800cd76:	4621      	mov	r1, r4
 800cd78:	4628      	mov	r0, r5
 800cd7a:	f7ff f95d 	bl	800c038 <_fflush_r>
 800cd7e:	2800      	cmp	r0, #0
 800cd80:	d0d9      	beq.n	800cd36 <__swbuf_r+0x2e>
 800cd82:	e7d6      	b.n	800cd32 <__swbuf_r+0x2a>

0800cd84 <__swsetup_r>:
 800cd84:	b538      	push	{r3, r4, r5, lr}
 800cd86:	4b29      	ldr	r3, [pc, #164]	@ (800ce2c <__swsetup_r+0xa8>)
 800cd88:	4605      	mov	r5, r0
 800cd8a:	6818      	ldr	r0, [r3, #0]
 800cd8c:	460c      	mov	r4, r1
 800cd8e:	b118      	cbz	r0, 800cd98 <__swsetup_r+0x14>
 800cd90:	6a03      	ldr	r3, [r0, #32]
 800cd92:	b90b      	cbnz	r3, 800cd98 <__swsetup_r+0x14>
 800cd94:	f7fb fffa 	bl	8008d8c <__sinit>
 800cd98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd9c:	0719      	lsls	r1, r3, #28
 800cd9e:	d422      	bmi.n	800cde6 <__swsetup_r+0x62>
 800cda0:	06da      	lsls	r2, r3, #27
 800cda2:	d407      	bmi.n	800cdb4 <__swsetup_r+0x30>
 800cda4:	2209      	movs	r2, #9
 800cda6:	602a      	str	r2, [r5, #0]
 800cda8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdac:	81a3      	strh	r3, [r4, #12]
 800cdae:	f04f 30ff 	mov.w	r0, #4294967295
 800cdb2:	e033      	b.n	800ce1c <__swsetup_r+0x98>
 800cdb4:	0758      	lsls	r0, r3, #29
 800cdb6:	d512      	bpl.n	800cdde <__swsetup_r+0x5a>
 800cdb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cdba:	b141      	cbz	r1, 800cdce <__swsetup_r+0x4a>
 800cdbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cdc0:	4299      	cmp	r1, r3
 800cdc2:	d002      	beq.n	800cdca <__swsetup_r+0x46>
 800cdc4:	4628      	mov	r0, r5
 800cdc6:	f7fd f80f 	bl	8009de8 <_free_r>
 800cdca:	2300      	movs	r3, #0
 800cdcc:	6363      	str	r3, [r4, #52]	@ 0x34
 800cdce:	89a3      	ldrh	r3, [r4, #12]
 800cdd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cdd4:	81a3      	strh	r3, [r4, #12]
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	6063      	str	r3, [r4, #4]
 800cdda:	6923      	ldr	r3, [r4, #16]
 800cddc:	6023      	str	r3, [r4, #0]
 800cdde:	89a3      	ldrh	r3, [r4, #12]
 800cde0:	f043 0308 	orr.w	r3, r3, #8
 800cde4:	81a3      	strh	r3, [r4, #12]
 800cde6:	6923      	ldr	r3, [r4, #16]
 800cde8:	b94b      	cbnz	r3, 800cdfe <__swsetup_r+0x7a>
 800cdea:	89a3      	ldrh	r3, [r4, #12]
 800cdec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cdf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cdf4:	d003      	beq.n	800cdfe <__swsetup_r+0x7a>
 800cdf6:	4621      	mov	r1, r4
 800cdf8:	4628      	mov	r0, r5
 800cdfa:	f000 f883 	bl	800cf04 <__smakebuf_r>
 800cdfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce02:	f013 0201 	ands.w	r2, r3, #1
 800ce06:	d00a      	beq.n	800ce1e <__swsetup_r+0x9a>
 800ce08:	2200      	movs	r2, #0
 800ce0a:	60a2      	str	r2, [r4, #8]
 800ce0c:	6962      	ldr	r2, [r4, #20]
 800ce0e:	4252      	negs	r2, r2
 800ce10:	61a2      	str	r2, [r4, #24]
 800ce12:	6922      	ldr	r2, [r4, #16]
 800ce14:	b942      	cbnz	r2, 800ce28 <__swsetup_r+0xa4>
 800ce16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ce1a:	d1c5      	bne.n	800cda8 <__swsetup_r+0x24>
 800ce1c:	bd38      	pop	{r3, r4, r5, pc}
 800ce1e:	0799      	lsls	r1, r3, #30
 800ce20:	bf58      	it	pl
 800ce22:	6962      	ldrpl	r2, [r4, #20]
 800ce24:	60a2      	str	r2, [r4, #8]
 800ce26:	e7f4      	b.n	800ce12 <__swsetup_r+0x8e>
 800ce28:	2000      	movs	r0, #0
 800ce2a:	e7f7      	b.n	800ce1c <__swsetup_r+0x98>
 800ce2c:	20000030 	.word	0x20000030

0800ce30 <_raise_r>:
 800ce30:	291f      	cmp	r1, #31
 800ce32:	b538      	push	{r3, r4, r5, lr}
 800ce34:	4605      	mov	r5, r0
 800ce36:	460c      	mov	r4, r1
 800ce38:	d904      	bls.n	800ce44 <_raise_r+0x14>
 800ce3a:	2316      	movs	r3, #22
 800ce3c:	6003      	str	r3, [r0, #0]
 800ce3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ce42:	bd38      	pop	{r3, r4, r5, pc}
 800ce44:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ce46:	b112      	cbz	r2, 800ce4e <_raise_r+0x1e>
 800ce48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce4c:	b94b      	cbnz	r3, 800ce62 <_raise_r+0x32>
 800ce4e:	4628      	mov	r0, r5
 800ce50:	f000 f830 	bl	800ceb4 <_getpid_r>
 800ce54:	4622      	mov	r2, r4
 800ce56:	4601      	mov	r1, r0
 800ce58:	4628      	mov	r0, r5
 800ce5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce5e:	f000 b817 	b.w	800ce90 <_kill_r>
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	d00a      	beq.n	800ce7c <_raise_r+0x4c>
 800ce66:	1c59      	adds	r1, r3, #1
 800ce68:	d103      	bne.n	800ce72 <_raise_r+0x42>
 800ce6a:	2316      	movs	r3, #22
 800ce6c:	6003      	str	r3, [r0, #0]
 800ce6e:	2001      	movs	r0, #1
 800ce70:	e7e7      	b.n	800ce42 <_raise_r+0x12>
 800ce72:	2100      	movs	r1, #0
 800ce74:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ce78:	4620      	mov	r0, r4
 800ce7a:	4798      	blx	r3
 800ce7c:	2000      	movs	r0, #0
 800ce7e:	e7e0      	b.n	800ce42 <_raise_r+0x12>

0800ce80 <raise>:
 800ce80:	4b02      	ldr	r3, [pc, #8]	@ (800ce8c <raise+0xc>)
 800ce82:	4601      	mov	r1, r0
 800ce84:	6818      	ldr	r0, [r3, #0]
 800ce86:	f7ff bfd3 	b.w	800ce30 <_raise_r>
 800ce8a:	bf00      	nop
 800ce8c:	20000030 	.word	0x20000030

0800ce90 <_kill_r>:
 800ce90:	b538      	push	{r3, r4, r5, lr}
 800ce92:	4d07      	ldr	r5, [pc, #28]	@ (800ceb0 <_kill_r+0x20>)
 800ce94:	2300      	movs	r3, #0
 800ce96:	4604      	mov	r4, r0
 800ce98:	4608      	mov	r0, r1
 800ce9a:	4611      	mov	r1, r2
 800ce9c:	602b      	str	r3, [r5, #0]
 800ce9e:	f7f6 f8f8 	bl	8003092 <_kill>
 800cea2:	1c43      	adds	r3, r0, #1
 800cea4:	d102      	bne.n	800ceac <_kill_r+0x1c>
 800cea6:	682b      	ldr	r3, [r5, #0]
 800cea8:	b103      	cbz	r3, 800ceac <_kill_r+0x1c>
 800ceaa:	6023      	str	r3, [r4, #0]
 800ceac:	bd38      	pop	{r3, r4, r5, pc}
 800ceae:	bf00      	nop
 800ceb0:	200005d0 	.word	0x200005d0

0800ceb4 <_getpid_r>:
 800ceb4:	f7f6 b8e5 	b.w	8003082 <_getpid>

0800ceb8 <__swhatbuf_r>:
 800ceb8:	b570      	push	{r4, r5, r6, lr}
 800ceba:	460c      	mov	r4, r1
 800cebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cec0:	2900      	cmp	r1, #0
 800cec2:	b096      	sub	sp, #88	@ 0x58
 800cec4:	4615      	mov	r5, r2
 800cec6:	461e      	mov	r6, r3
 800cec8:	da0d      	bge.n	800cee6 <__swhatbuf_r+0x2e>
 800ceca:	89a3      	ldrh	r3, [r4, #12]
 800cecc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ced0:	f04f 0100 	mov.w	r1, #0
 800ced4:	bf14      	ite	ne
 800ced6:	2340      	movne	r3, #64	@ 0x40
 800ced8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cedc:	2000      	movs	r0, #0
 800cede:	6031      	str	r1, [r6, #0]
 800cee0:	602b      	str	r3, [r5, #0]
 800cee2:	b016      	add	sp, #88	@ 0x58
 800cee4:	bd70      	pop	{r4, r5, r6, pc}
 800cee6:	466a      	mov	r2, sp
 800cee8:	f000 f848 	bl	800cf7c <_fstat_r>
 800ceec:	2800      	cmp	r0, #0
 800ceee:	dbec      	blt.n	800ceca <__swhatbuf_r+0x12>
 800cef0:	9901      	ldr	r1, [sp, #4]
 800cef2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cef6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cefa:	4259      	negs	r1, r3
 800cefc:	4159      	adcs	r1, r3
 800cefe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cf02:	e7eb      	b.n	800cedc <__swhatbuf_r+0x24>

0800cf04 <__smakebuf_r>:
 800cf04:	898b      	ldrh	r3, [r1, #12]
 800cf06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf08:	079d      	lsls	r5, r3, #30
 800cf0a:	4606      	mov	r6, r0
 800cf0c:	460c      	mov	r4, r1
 800cf0e:	d507      	bpl.n	800cf20 <__smakebuf_r+0x1c>
 800cf10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cf14:	6023      	str	r3, [r4, #0]
 800cf16:	6123      	str	r3, [r4, #16]
 800cf18:	2301      	movs	r3, #1
 800cf1a:	6163      	str	r3, [r4, #20]
 800cf1c:	b003      	add	sp, #12
 800cf1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf20:	ab01      	add	r3, sp, #4
 800cf22:	466a      	mov	r2, sp
 800cf24:	f7ff ffc8 	bl	800ceb8 <__swhatbuf_r>
 800cf28:	9f00      	ldr	r7, [sp, #0]
 800cf2a:	4605      	mov	r5, r0
 800cf2c:	4639      	mov	r1, r7
 800cf2e:	4630      	mov	r0, r6
 800cf30:	f7fc ffce 	bl	8009ed0 <_malloc_r>
 800cf34:	b948      	cbnz	r0, 800cf4a <__smakebuf_r+0x46>
 800cf36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf3a:	059a      	lsls	r2, r3, #22
 800cf3c:	d4ee      	bmi.n	800cf1c <__smakebuf_r+0x18>
 800cf3e:	f023 0303 	bic.w	r3, r3, #3
 800cf42:	f043 0302 	orr.w	r3, r3, #2
 800cf46:	81a3      	strh	r3, [r4, #12]
 800cf48:	e7e2      	b.n	800cf10 <__smakebuf_r+0xc>
 800cf4a:	89a3      	ldrh	r3, [r4, #12]
 800cf4c:	6020      	str	r0, [r4, #0]
 800cf4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf52:	81a3      	strh	r3, [r4, #12]
 800cf54:	9b01      	ldr	r3, [sp, #4]
 800cf56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cf5a:	b15b      	cbz	r3, 800cf74 <__smakebuf_r+0x70>
 800cf5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf60:	4630      	mov	r0, r6
 800cf62:	f000 f81d 	bl	800cfa0 <_isatty_r>
 800cf66:	b128      	cbz	r0, 800cf74 <__smakebuf_r+0x70>
 800cf68:	89a3      	ldrh	r3, [r4, #12]
 800cf6a:	f023 0303 	bic.w	r3, r3, #3
 800cf6e:	f043 0301 	orr.w	r3, r3, #1
 800cf72:	81a3      	strh	r3, [r4, #12]
 800cf74:	89a3      	ldrh	r3, [r4, #12]
 800cf76:	431d      	orrs	r5, r3
 800cf78:	81a5      	strh	r5, [r4, #12]
 800cf7a:	e7cf      	b.n	800cf1c <__smakebuf_r+0x18>

0800cf7c <_fstat_r>:
 800cf7c:	b538      	push	{r3, r4, r5, lr}
 800cf7e:	4d07      	ldr	r5, [pc, #28]	@ (800cf9c <_fstat_r+0x20>)
 800cf80:	2300      	movs	r3, #0
 800cf82:	4604      	mov	r4, r0
 800cf84:	4608      	mov	r0, r1
 800cf86:	4611      	mov	r1, r2
 800cf88:	602b      	str	r3, [r5, #0]
 800cf8a:	f7f6 f8e2 	bl	8003152 <_fstat>
 800cf8e:	1c43      	adds	r3, r0, #1
 800cf90:	d102      	bne.n	800cf98 <_fstat_r+0x1c>
 800cf92:	682b      	ldr	r3, [r5, #0]
 800cf94:	b103      	cbz	r3, 800cf98 <_fstat_r+0x1c>
 800cf96:	6023      	str	r3, [r4, #0]
 800cf98:	bd38      	pop	{r3, r4, r5, pc}
 800cf9a:	bf00      	nop
 800cf9c:	200005d0 	.word	0x200005d0

0800cfa0 <_isatty_r>:
 800cfa0:	b538      	push	{r3, r4, r5, lr}
 800cfa2:	4d06      	ldr	r5, [pc, #24]	@ (800cfbc <_isatty_r+0x1c>)
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	4604      	mov	r4, r0
 800cfa8:	4608      	mov	r0, r1
 800cfaa:	602b      	str	r3, [r5, #0]
 800cfac:	f7f6 f8e1 	bl	8003172 <_isatty>
 800cfb0:	1c43      	adds	r3, r0, #1
 800cfb2:	d102      	bne.n	800cfba <_isatty_r+0x1a>
 800cfb4:	682b      	ldr	r3, [r5, #0]
 800cfb6:	b103      	cbz	r3, 800cfba <_isatty_r+0x1a>
 800cfb8:	6023      	str	r3, [r4, #0]
 800cfba:	bd38      	pop	{r3, r4, r5, pc}
 800cfbc:	200005d0 	.word	0x200005d0

0800cfc0 <_init>:
 800cfc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfc2:	bf00      	nop
 800cfc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfc6:	bc08      	pop	{r3}
 800cfc8:	469e      	mov	lr, r3
 800cfca:	4770      	bx	lr

0800cfcc <_fini>:
 800cfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfce:	bf00      	nop
 800cfd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfd2:	bc08      	pop	{r3}
 800cfd4:	469e      	mov	lr, r3
 800cfd6:	4770      	bx	lr
