<?xml version="1.0" encoding="UTF-8"?>
<?NLS TYPE="org.eclipse.help.toc"?>
<toc label="Mixed-Language Simulation" topic="topics/MGCChap_MixedLanguageSimulation_id95143c12.html"><topic label="Mixed-Language Simulation" href="topics/MGCChap_MixedLanguageSimulation_id95143c12.html"><topic label="Basic Mixed-Language Flow" href="topics/General_BasicMixedLanguageFlow_id4f7ac5ac.html"/><topic label="Different Compilers with Common Design Libraries" href="topics/Contain_DifferentCompilersCommonDesignLibraries_id96cdda4e.html"><topic label="Case Sensitivity" href="topics/Concept_CaseSensitivity_idcd31b123.html"/><topic label="Hierarchical References" href="topics/General_HierarchicalReferences_idb96cbb93.html"/><topic label="Access Limitations in Mixed-Language Designs" href="topics/General_AccessLimitationsInMixedLanguageDesigns_id42c15e58.html"/></topic><topic label="The SystemVerilog bind Construct in Mixed-Language Designs" href="topics/Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.html"><topic label="Syntax of bind Statement" href="topics/General_SyntaxBindStatement_id342d354f.html"/><topic label="Allowed Bindings" href="topics/General_AllowedBindings_id10317cf7.html"/><topic label="Hierarchical References to a VHDL Object from a Verilog/SystemVerilog Scope" href="topics/General_HierarchicalReferencesVhdlObjectFromVerilogsystemverilogScope_ida7c5f18a.html"/><topic label="Mapping of Types" href="topics/General_MappingTypes_id2d74be00.html"/><topic label="Optimization with SystemVerilog Bind" href="topics/General_OptimizationSystemverilogBind_idcc320bdc.html"/><topic label="Port Mapping with VHDL and Verilog Enumerated Types" href="topics/General_PortMappingVhdlVerilogEnumeratedTypes_id27006aaf.html"/><topic label="VHDL Instance Mapping" href="topics/General_VhdlInstanceMapping_id2505376c.html"/><topic label="Limitations to Bind Support for SystemC" href="topics/General_LimitationsBindSupportSystemc_idd9800e56.html"/></topic><topic label="Optimizing Mixed Designs" href="topics/General_OptimizingMixedDesigns_id2f70f9ab.html"/><topic label="Simulator Resolution Limit" href="topics/General_SimulatorResolutionLimit_id3e98ae5f.html"/><topic label="Runtime Modeling Semantics" href="topics/Contain_RuntimeModelingSemantics_id6f641cae.html"><topic label="Hierarchical References to SystemVerilog" href="topics/General_HierarchicalReferencesSystemverilog_id7ee8a4cd.html"/><topic label="Hierarchical References In Mixed HDL and SystemC Designs" href="topics/General_HierarchicalReferencesInMixedHdlSystemcDesigns_id13df72d0.html"/><topic label="Signal Connections Between Mixed HDL and SystemC Designs" href="topics/General_SignalConnectionsBetweenMixedHdlSystemcDesigns_id6bd528b2.html"/></topic><topic label="Mapping Data Types" href="topics/Contain_MappingDataTypes_id229919b5.html"><topic label="Verilog and SystemVerilog to VHDL Mappings" href="topics/General_VerilogSystemverilogVhdlMappings_idf555c030.html"/><topic label="VHDL To Verilog and SystemVerilog Mappings" href="topics/General_VhdlVerilogSystemverilogMappings_ide53be2fd.html"/><topic label="Verilog or SystemVerilog and SystemC Signal Interaction And Mappings" href="topics/General_VerilogSystemverilogSystemcSignalInteractionMappings_id18a5c771.html"/><topic label="VHDL and SystemC Signal Interaction and Mapping" href="topics/General_VhdlSystemcSignalInteractionMapping_ida00b103d.html"/></topic><topic label="VHDL Instantiating Verilog or SystemVerilog" href="topics/Contain_VhdlInstantiatingVerilogSystemverilog_id13eb3485.html"><topic label="Verilog/SystemVerilog Instantiation Criteria Within VHDL" href="topics/General_VerilogsystemverilogInstantiationCriteriaWithinVhdl_id3dff6f0a.html"/><topic label="Component Declaration for VHDL Instantiating Verilog" href="topics/General_ComponentDeclarationVhdlInstantiatingVerilog_id7d4a0ce0.html"/><topic label="vgencomp Component Declaration when VHDL Instantiates Verilog" href="topics/General_VgencompComponentDeclarationWhenVhdlInstantiatesVerilog_id32537244.html"/><topic label="Modules with Bidirectional Pass Switches" href="topics/General_ModulesBidirectionalPassSwitches_id8bcdc7d9.html"/><topic label="Modules with Unnamed Ports" href="topics/General_ModulesUnnamedPorts_id277265c5.html"/></topic><topic label="Verilog or SystemVerilog Instantiating VHDL" href="topics/Contain_VerilogSystemverilogInstantiatingVhdl_id0e0a2de3.html"><topic label="VHDL Instantiation Criteria Within Verilog" href="topics/General_VhdlInstantiationCriteriaWithinVerilog_id1177667d.html"/><topic label="Entity and Architecture Names and Escaped Identifiers" href="topics/General_EntityArchitectureNamesEscapedIdentifiers_idb33be946.html"/><topic label="Named Port Associations" href="topics/General_NamedPortAssociations_id6ac2ad84.html"/><topic label="Generic Associations" href="topics/General_GenericAssociations_ide32008c3.html"/><topic label="SDF Annotation" href="topics/General_SdfAnnotation_idd40c086d.html"/></topic><topic label="Sharing User-Defined Types" href="topics/Contain_SharingUserDefinedTypes_id1fd77c2b.html"><topic label="Using a Common VHDL Package" href="topics/General_UsingCommonVhdlPackage_id796fecec.html"/><topic label="Using a Common SystemVerilog Package" href="topics/General_UsingCommonSystemverilogPackage_id98152a8a.html"/></topic><topic label="SystemC Instantiating Verilog or SystemVerilog" href="topics/Contain_SystemcInstantiatingVerilogSystemverilog_id4889d79f.html"><topic label="Verilog Instantiation Criteria Within SystemC" href="topics/General_VerilogInstantiationCriteriaWithinSystemc_id91e2034b.html"/><topic label="SystemC Foreign Module (Verilog) Declaration" href="topics/General_SystemcForeignModuleVerilogDeclaration_idf0d92e06.html"/><topic label="Parameter Support for SystemC Instantiating Verilog" href="topics/General_ParameterSupportSystemcInstantiatingVerilog_id98f183ac.html"/></topic><topic label="Verilog or SystemVerilog Instantiating SystemC" href="topics/Contain_VerilogSystemverilogInstantiatingSystemc_id16dae6b0.html"><topic label="SystemC Instantiation Criteria for Verilog" href="topics/General_SystemcInstantiationCriteriaVerilog_id41ea2cea.html"/><topic label="Exporting SystemC Modules for Verilog" href="topics/General_ExportingSystemcModulesVerilog_idb41e8331.html"/><topic label="Parameter Support for Verilog Instantiating SystemC" href="topics/General_ParameterSupportVerilogInstantiatingSystemc_id7aa7ac1b.html"/></topic><topic label="SystemC Instantiating VHDL" href="topics/Contain_SystemcInstantiatingVhdl_ide4255c81.html"><topic label="VHDL Instantiation Criteria Within SystemC" href="topics/General_VhdlInstantiationCriteriaWithinSystemc_id0abb922b.html"/><topic label="SystemC Foreign Module (VHDL) Declaration" href="topics/General_SystemcForeignModuleVhdlDeclaration_id49a3c44d.html"/><topic label="Generic Support for SystemC Instantiating VHDL" href="topics/General_GenericSupportSystemcInstantiatingVhdl_id9a39746c.html"/></topic><topic label="VHDL Instantiating SystemC" href="topics/Contain_VhdlInstantiatingSystemc_idcbf2db1a.html"><topic label="SystemC Instantiation Criteria for VHDL" href="topics/General_SystemcInstantiationCriteriaVhdl_ide0334169.html"/><topic label="Component Declaration for VHDL Instantiating SystemC" href="topics/General_ComponentDeclarationVhdlInstantiatingSystemc_id06713c6c.html"/><topic label="vgencomp Component Declaration when VHDL Instantiates SystemC" href="topics/General_VgencompComponentDeclarationWhenVhdlInstantiatesSystemc_id2a562310.html"/><topic label="Exporting SystemC Modules for VHDL" href="topics/General_ExportingSystemcModulesVhdl_idd352f158.html"/><topic label="Passing Generics From VHDL or Verilog Down to SystemC" href="topics/TaskTop_PassingGenericsFromVhdlVerilogDownSystemc_idf227d018.html"/></topic><topic label="SystemC Procedural Interface to SystemVerilog" href="topics/Contain_SystemcProceduralInterfaceSystemverilog_idb622845a.html"><topic label="Definition of Terms" href="topics/General_DefinitionTerms_idec836bce.html"/><topic label="SystemC DPI Usage Flow" href="topics/General_SystemcDpiUsageFlow_id45c6bb9e.html"/><topic label="SystemC Import Functions" href="topics/General_SystemcImportFunctions_id50dc0bf4.html"/><topic label="Calling SystemVerilog Export Tasks / Functions from SystemC" href="topics/General_CallingSystemverilogExportTasksFunctionsFromSystemc_idd4cee146.html"/><topic label="SystemC Data Type Support in SystemVerilog DPI" href="topics/General_SystemcDataTypeSupportInSystemverilogDpi_ida03f0014.html"/><topic label="SystemC Function Prototype Header File (sc_dpiheader.h)" href="topics/General_SystemcFunctionPrototypeHeaderFileScDpiheaderH_id56065727.html"/><topic label="Support for Multiple SystemVerilog Libraries" href="topics/General_SupportMultipleSystemverilogLibraries_id2c728ae8.html"/><topic label="SystemC DPI Usage Example" href="topics/General_SystemcDpiUsageExample_ide7e1c0e6.html"/></topic></topic><topic label="End-User License Agreement" href="topics/eula1.html"/></toc>