// Generated by CIRCT firtool-1.62.0
module ALU(
  input         clock,
                reset,
  input  [15:0] io_a,
                io_b,
  input  [1:0]  io_fn,
  output [15:0] io_sum
);

  wire [3:0][15:0] _GEN = {{io_a & io_b}, {io_a | io_b}, {io_a - io_b}, {io_a + io_b}};
  assign io_sum = _GEN[io_fn];
endmodule

