#ifndef __SOC_ACPU_BASEADDR_INTERFACE_H__
#define __SOC_ACPU_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif
#define SOC_ACPU_LP_RAM_BASE_ADDR (0xFFFA0000)
#define SOC_ACPU_BOOTROM_BASE_ADDR (0xFFF80000)
#define SOC_ACPU_LP_PCTRL_BASE_ADDR (0xFFC00000)
#define SOC_ACPU_LP_CONFIG_BASE_ADDR (0xFFB8F000)
#define SOC_ACPU_LP_TIMER_BASE_ADDR (0xFFB8E000)
#define SOC_ACPU_LP_WDG_BASE_ADDR (0xFFB8D000)
#define SOC_ACPU_CORE_CRG_BASE_ADDR (0xFFB8B000)
#define SOC_ACPU_func_mbist_BASE_ADDR (0xFFB87000)
#define SOC_ACPU_PERI_CRG_BASE_ADDR (0xFFB85000)
#define SOC_ACPU_APB2SPI_BASE_ADDR (0xFFB84000)
#define SOC_ACPU_UART6_BASE_ADDR (0xFFB82000)
#define SOC_ACPU_PMC_BASE_ADDR (0xFFB81000)
#define SOC_ACPU_TSENSORC_BASE_ADDR (0xFFB80000)
#define SOC_ACPU_DMCPACK3_BASE_ADDR (0xFFB40000)
#define SOC_ACPU_DMCPACK2_BASE_ADDR (0xFFB00000)
#define SOC_ACPU_DMCPACK1_BASE_ADDR (0xFFAC0000)
#define SOC_ACPU_DMCPACK0_BASE_ADDR (0xFFA80000)
#define SOC_ACPU_AHB_RADIO_VIRTUAL_BASE_ADDR (0xFFA40000)
#define SOC_ACPU_SC1_BASE_ADDR (0xFFA08000)
#define SOC_ACPU_SC0_BASE_ADDR (0xFFA00000)
#define SOC_ACPU_QICE_BASE_ADDR (0xFF900000)
#define SOC_ACPU_DDR_XCTRL_APB_BASE_ADDR (0xFF8F0000)
#define SOC_ACPU_DDR_XCTRL_RAM_BASE_ADDR (0xFF8E0000)
#define SOC_ACPU_DDR_XCTRL_AHB_BASE_ADDR (0xFF8C0000)
#define SOC_ACPU_PWR_STAT_BASE_ADDR (0xFF898000)
#define SOC_ACPU_PERF_STAT_BASE_ADDR (0xFF896000)
#define SOC_ACPU_UART0_BASE_ADDR (0xFF894000)
#define SOC_ACPU_I3C4_BASE_ADDR (0xFF890000)
#define SOC_ACPU_I2C7_BASE_ADDR (0xFF88F000)
#define SOC_ACPU_I2C6_BASE_ADDR (0xFF88E000)
#define SOC_ACPU_I2C4_BASE_ADDR (0xFF88D000)
#define SOC_ACPU_I2C3_BASE_ADDR (0xFF88C000)
#define SOC_ACPU_I2C2_BASE_ADDR (0xFF88B000)
#define SOC_ACPU_SPI6_BASE_ADDR (0xFF88A000)
#define SOC_ACPU_SPI4_BASE_ADDR (0xFF889000)
#define SOC_ACPU_SPI1_BASE_ADDR (0xFF888000)
#define SOC_ACPU_UART5_BASE_ADDR (0xFF885000)
#define SOC_ACPU_UART4_BASE_ADDR (0xFF881000)
#define SOC_ACPU_IPC_NS_BASE_ADDR (0xFF870000)
#define SOC_ACPU_IPC_BASE_ADDR (0xFF860000)
#define SOC_ACPU_IPC_NS1_BASE_ADDR (0xFF850000)
#define SOC_ACPU_GPIO2_BASE_ADDR (0xFF812000)
#define SOC_ACPU_PAD_DSI_IOMG_IOCG_BASE_ADDR (0xFF811000)
#define SOC_ACPU_IOC_DSI_IOMG_BASE_ADDR (0xFF810000)
#define SOC_ACPU_GPIO1_BASE_ADDR (0xFF806000)
#define SOC_ACPU_GPIO0_BASE_ADDR (0xFF802000)
#define SOC_ACPU_PAD_PERI_IOMG_IOCG_BASE_ADDR (0xFF801000)
#define SOC_ACPU_IOC_PERI_IOMG_BASE_ADDR (0xFF800000)
#define SOC_ACPU_qic_peri_BASE_ADDR (0xFF7E0000)
#define SOC_ACPU_intr_hub_hsdt0_BASE_ADDR (0xFF7CF000)
#define SOC_ACPU_hsdt0_ctrl_BASE_ADDR (0xFF7CE000)
#define SOC_ACPU_PCTRL_BASE_ADDR (0xFF7CC000)
#define SOC_ACPU_sourcelock_BASE_ADDR (0xFF7CB000)
#define SOC_ACPU_intr_hub_med1_BASE_ADDR (0xFF7CA000)
#define SOC_ACPU_MEDIA1_CTRL_BASE_ADDR (0xFF7C9000)
#define SOC_ACPU_MEDIA2_CTRL_BASE_ADDR (0xFF7C8000)
#define SOC_ACPU_intr_hub_med2_BASE_ADDR (0xFF7C7000)
#define SOC_ACPU_hsdt1_ctrl_BASE_ADDR (0xFF7C6000)
#define SOC_ACPU_intr_hub_hsdt1_BASE_ADDR (0xFF7C5000)
#define SOC_ACPU_intr_hub_peri_BASE_ADDR (0xFF7C3000)
#define SOC_ACPU_QDBS_CFG_BASE_ADDR (0xFF7C2000)
#define SOC_ACPU_intr_hub_npu_BASE_ADDR (0xFF7C1000)
#define SOC_ACPU_NPU_CTRL_BASE_ADDR (0xFF7C0000)
#define SOC_ACPU_MEDIA1_QIC_CFG_BASE_ADDR (0xFF700000)
#define SOC_ACPU_NPU_QIC_CFG_BASE_ADDR (0xFF600000)
#define SOC_ACPU_MEDIA2_QIC_CFG_BASE_ADDR (0xFF500000)
#define SOC_ACPU_LoadMonitor1_BASE_ADDR (0xFF4E8000)
#define SOC_ACPU_LoadMonitor0_BASE_ADDR (0xFF4E7000)
#define SOC_ACPU_ATGC_BASE_ADDR (0xFF4E6000)
#define SOC_ACPU_TZPC_BASE_ADDR (0xFF4E5000)
#define SOC_ACPU_BLPWM3_BASE_ADDR (0xFF4E4000)
#define SOC_ACPU_BLPWM4_BASE_ADDR (0xFF4E3000)
#define SOC_ACPU_WD1_BASE_ADDR (0xFF4E2000)
#define SOC_ACPU_WD0_BASE_ADDR (0xFF4E1000)
#define SOC_ACPU_BLPWM1_BASE_ADDR (0xFF4E0000)
#define SOC_ACPU_TIMER12_BASE_ADDR (0xFF4DF000)
#define SOC_ACPU_TIMER11_BASE_ADDR (0xFF4DE000)
#define SOC_ACPU_TIMER10_BASE_ADDR (0xFF4DD000)
#define SOC_ACPU_TIMER9_BASE_ADDR (0xFF4DC000)
#define SOC_ACPU_MSPC_LOCK_BASE_ADDR (0xFF4DB000)
#define SOC_ACPU_GPIO0_SE_BASE_ADDR (0xFF4C0000)
#define SOC_ACPU_PERI_DMAC_BASE_ADDR (0xFF481000)
#define SOC_ACPU_CODEC_SSI_BASE_ADDR (0xFF480000)
#define SOC_ACPU_CPU_LPCTRL_AHB_BASE_ADDR (0xFF400000)
#define SOC_ACPU_CPU_LPCTRL_APB_BASE_ADDR (0xFF340000)
#define SOC_ACPU_FCMQIC_CFG_BASE_ADDR (0xFF320000)
#define SOC_ACPU_CPU_SUB_CTRL_BASE_ADDR (0xFF311000)
#define SOC_ACPU_CPU_CRG_BASE_ADDR (0xFF310000)
#define SOC_ACPU_CPU_RTM_BASE_ADDR (0xFF308000)
#define SOC_ACPU_FCM_GIC_HW_SPI1_BASE_ADDR (0xFF307000)
#define SOC_ACPU_FCM_LP_MON_CFG_BASE_ADDR (0xFF306000)
#define SOC_ACPU_FCM_LOCAL_GIC_BASE_ADDR (0xFF305000)
#define SOC_ACPU_FCM_GIC_HW_SPI0_BASE_ADDR (0xFF304000)
#define SOC_ACPU_FCM_LOCAL_PERI_BASE_ADDR (0xFF303000)
#define SOC_ACPU_FCM_SECURE_BASE_ADDR (0xFF302000)
#define SOC_ACPU_FCM_P2J_BASE_ADDR (0xFF301000)
#define SOC_ACPU_CPU_PDC_BASE_ADDR (0xFF300000)
#define SOC_ACPU_CORE7_MPAM_BASE_ADDR (0xFF2F0000)
#define SOC_ACPU_CORE7_RAS_BASE_ADDR (0xFF2E0000)
#define SOC_ACPU_CORE6_MPAM_BASE_ADDR (0xFF2D0000)
#define SOC_ACPU_CORE6_RAS_BASE_ADDR (0xFF2C0000)
#define SOC_ACPU_CORE5_MPAM_BASE_ADDR (0xFF2B0000)
#define SOC_ACPU_CORE5_RAS_BASE_ADDR (0xFF2A0000)
#define SOC_ACPU_CORE4_MPAM_BASE_ADDR (0xFF290000)
#define SOC_ACPU_CORE4_RAS_BASE_ADDR (0xFF280000)
#define SOC_ACPU_CORE7_T1_AMU_BASE_ADDR (0xFF277000)
#define SOC_ACPU_CORE7_T0_AMU_BASE_ADDR (0xFF276000)
#define SOC_ACPU_CORE6_T1_AMU_BASE_ADDR (0xFF275000)
#define SOC_ACPU_CORE6_T0_AMU_BASE_ADDR (0xFF274000)
#define SOC_ACPU_CORE5_T1_AMU_BASE_ADDR (0xFF273000)
#define SOC_ACPU_CORE5_T0_AMU_BASE_ADDR (0xFF272000)
#define SOC_ACPU_CORE4_T1_AMU_BASE_ADDR (0xFF271000)
#define SOC_ACPU_CORE4_T0_AMU_BASE_ADDR (0xFF270000)
#define SOC_ACPU_L3_MPAM_NS_BASE_ADDR (0xFF250000)
#define SOC_ACPU_L3_MPAM_S_BASE_ADDR (0xFF240000)
#define SOC_ACPU_L3_RAS_BASE_ADDR (0xFF23C000)
#define SOC_ACPU_L3_FLUSH_BASE_ADDR (0xFF237000)
#define SOC_ACPU_L3_PMU_BASE_ADDR (0xFF234000)
#define SOC_ACPU_L3_PWRCTL_BASE_ADDR (0xFF230000)
#define SOC_ACPU_linx_cluster_djtag_BASE_ADDR (0xFF220000)
#define SOC_ACPU_FCM_LOCAL_IP_BASE_ADDR (0xFF20C000)
#define SOC_ACPU_CORE7_LOCAL_CFG_BASE_ADDR (0xFF20B000)
#define SOC_ACPU_CORE6_LOCAL_CFG_BASE_ADDR (0xFF20A000)
#define SOC_ACPU_CORE5_LOCAL_CFG_BASE_ADDR (0xFF209000)
#define SOC_ACPU_CORE4_LOCAL_CFG_BASE_ADDR (0xFF208000)
#define SOC_ACPU_CORE3_LOCAL_CFG_BASE_ADDR (0xFF207000)
#define SOC_ACPU_CORE2_LOCAL_CFG_BASE_ADDR (0xFF206000)
#define SOC_ACPU_CORE1_LOCAL_CFG_BASE_ADDR (0xFF205000)
#define SOC_ACPU_CORE0_LOCAL_CFG_BASE_ADDR (0xFF204000)
#define SOC_ACPU_FCM_LOCAL_CPU_BASE_ADDR (0xFF201000)
#define SOC_ACPU_GIC600_BASE_ADDR (0xFF000000)
#define SOC_ACPU_GPU_CORE_BASE_ADDR (0xFE000000)
#define SOC_ACPU_CSSYS_APB_BASE_ADDR (0xFC000000)
#define SOC_ACPU_SYSQIC_CFG_PERI_BASE_ADDR (0xFB800000)
#define SOC_ACPU_AO_TCP_BASE_ADDR (0xFB250000)
#define SOC_ACPU_intr_hub_ao_BASE_ADDR (0xFB24F000)
#define SOC_ACPU_BLPWM2_BASE_ADDR (0xFB24C000)
#define SOC_ACPU_BB_DRX_BASE_ADDR (0xFB240000)
#define SOC_ACPU_GPIO8_BASE_ADDR (0xFB236000)
#define SOC_ACPU_GPIO7_BASE_ADDR (0xFB232000)
#define SOC_ACPU_GPIO6_BASE_ADDR (0xFB22E000)
#define SOC_ACPU_GPIO5_BASE_ADDR (0xFB22A000)
#define SOC_ACPU_PAD_AO_IOMG_IOCG_BASE_ADDR (0xFB229000)
#define SOC_ACPU_IOC_AO_IOMG_BASE_ADDR (0xFB228000)
#define SOC_ACPU_AO_I2C9_BASE_ADDR (0xFB227000)
#define SOC_ACPU_CLK_MONITOR_BASE_ADDR (0xFB226000)
#define SOC_ACPU_AO_WDG1_BASE_ADDR (0xFB225000)
#define SOC_ACPU_EFUSEC2_BASE_ADDR (0xFB224000)
#define SOC_ACPU_TIMER17_BASE_ADDR (0xFB223000)
#define SOC_ACPU_TIMER16_BASE_ADDR (0xFB222000)
#define SOC_ACPU_GPIO1_SE_BASE_ADDR (0xFB221000)
#define SOC_ACPU_AO_WDG_BASE_ADDR (0xFB220000)
#define SOC_ACPU_SPI3_BASE_ADDR (0xFB21F000)
#define SOC_ACPU_AO_TZPC_BASE_ADDR (0xFB21E000)
#define SOC_ACPU_AO_LoadMonitor_BASE_ADDR (0xFB21D000)
#define SOC_ACPU_EM_SYNC_TOP_BASE_ADDR (0xFB21C000)
#define SOC_ACPU_SCTRL_BASE_ADDR (0xFB21B000)
#define SOC_ACPU_EFUSEC_BASE_ADDR (0xFB21A000)
#define SOC_ACPU_AO_IPC_NS_BASE_ADDR (0xFB219000)
#define SOC_ACPU_AO_IPC_S_BASE_ADDR (0xFB218000)
#define SOC_ACPU_SYS_CNT_BASE_ADDR (0xFB216000)
#define SOC_ACPU_SPI5_BASE_ADDR (0xFB215000)
#define SOC_ACPU_ACTRL_BASE_ADDR (0xFB214000)
#define SOC_ACPU_SPMI_BASE_ADDR (0xFB210000)
#define SOC_ACPU_HISIMC1_BASE_ADDR (0xFB20F000)
#define SOC_ACPU_HISIMC0_BASE_ADDR (0xFB20E000)
#define SOC_ACPU_RTC1_BASE_ADDR (0xFB20D000)
#define SOC_ACPU_RTC0_BASE_ADDR (0xFB20C000)
#define SOC_ACPU_TIMER15_BASE_ADDR (0xFB20B000)
#define SOC_ACPU_TIMER14_BASE_ADDR (0xFB20A000)
#define SOC_ACPU_TIMER13_BASE_ADDR (0xFB209000)
#define SOC_ACPU_TIMER8_BASE_ADDR (0xFB208000)
#define SOC_ACPU_TIMER7_BASE_ADDR (0xFB207000)
#define SOC_ACPU_TIMER6_BASE_ADDR (0xFB206000)
#define SOC_ACPU_TIMER5_BASE_ADDR (0xFB205000)
#define SOC_ACPU_TIMER4_BASE_ADDR (0xFB204000)
#define SOC_ACPU_TIMER3_BASE_ADDR (0xFB203000)
#define SOC_ACPU_TIMER2_BASE_ADDR (0xFB202000)
#define SOC_ACPU_TIMER1_BASE_ADDR (0xFB201000)
#define SOC_ACPU_TIMER0_BASE_ADDR (0xFB200000)
#define SOC_ACPU_SYSQIC_CFG_AO_BASE_ADDR (0xFB000000)
#define SOC_ACPU_MAD_DSPIF_BASE_ADDR (0xFAF02000)
#define SOC_ACPU_MAD_TIMER_BASE_ADDR (0xFAF01000)
#define SOC_ACPU_MAD_CFG_BASE_ADDR (0xFAF00000)
#define SOC_ACPU_IOMCU_RTC_BASE_ADDR (0xFAE7F000)
#define SOC_ACPU_IOMCU_CONFIG_BASE_ADDR (0xFAE7E000)
#define SOC_ACPU_IOMCU_TIMER_BASE_ADDR (0xFAE7D000)
#define SOC_ACPU_IOMCU_WDG_BASE_ADDR (0xFAE7C000)
#define SOC_ACPU_IOMCU_GPIO3_BASE_ADDR (0xFAE7B000)
#define SOC_ACPU_IOMCU_GPIO2_BASE_ADDR (0xFAE7A000)
#define SOC_ACPU_IOMCU_GPIO1_BASE_ADDR (0xFAE79000)
#define SOC_ACPU_IOMCU_GPIO0_BASE_ADDR (0xFAE78000)
#define SOC_ACPU_IOMCU_DMAC_BASE_ADDR (0xFAE77000)
#define SOC_ACPU_IOMCU_UART7_BASE_ADDR (0xFAE76000)
#define SOC_ACPU_IOMCU_BLPWM0_BASE_ADDR (0xFAE75000)
#define SOC_ACPU_IOMCU_UART3_BASE_ADDR (0xFAE74000)
#define SOC_ACPU_IOMCU_I3C1_BASE_ADDR (0xFAE73000)
#define SOC_ACPU_IOMCU_I2C1_BASE_ADDR (0xFAE72000)
#define SOC_ACPU_IOMCU_I2C0_BASE_ADDR (0xFAE71000)
#define SOC_ACPU_IOMCU_SPI0_BASE_ADDR (0xFAE70000)
#define SOC_ACPU_IOMCU_DTCM1remap_BASE_ADDR (0xFAE6F000)
#define SOC_ACPU_IOMCU_DTCM0remap_BASE_ADDR (0xFAE6E000)
#define SOC_ACPU_IOMCU_ITCMremap_BASE_ADDR (0xFAE6C000)
#define SOC_ACPU_IOMCU_remapctrl_BASE_ADDR (0xFAE6B000)
#define SOC_ACPU_IOMCU_I3C2_BASE_ADDR (0xFAE6A000)
#define SOC_ACPU_IOMCU_UART8_BASE_ADDR (0xFAE69000)
#define SOC_ACPU_IOMCU_SPI2_BASE_ADDR (0xFAE68000)
#define SOC_ACPU_IOMCU_DMMU_BASE_ADDR (0xFAE67000)
#define SOC_ACPU_IOMCU_TIMER2_BASE_ADDR (0xFAE66000)
#define SOC_ACPU_IOMCU_I3C_BASE_ADDR (0xFAE65000)
#define SOC_ACPU_IOMCU_I3C3_BASE_ADDR (0xFAE64000)
#define SOC_ACPU_IOMCU_I2C5_BASE_ADDR (0xFAE63000)
#define SOC_ACPU_IOMCU_I2C8_BASE_ADDR (0xFAE62000)
#define SOC_ACPU_IOMCU_P2J_BASE_ADDR (0xFAE50000)
#define SOC_ACPU_IOMCU_DTCM_BASE_ADDR (0xFAD00000)
#define SOC_ACPU_IOMCU_ITCM_BASE_ADDR (0xFAC00000)
#define SOC_ACPU_MDM_ACCESS_REGION_ASP_RT_BASE_ADDR (0xFABDC000)
#define SOC_ACPU_MDM_ACCESS_REGION_ASP_BASE_ADDR (0xFABDB000)
#define SOC_ACPU_AXI2TDM_CFG_BASE_ADDR (0xFABDA000)
#define SOC_ACPU_ASP_DMMU_RT_BASE_ADDR (0xFABD8000)
#define SOC_ACPU_ASP_MFCC_ACC_BASE_ADDR (0xFABC0000)
#define SOC_ACPU_DSP_ITCM_BASE_ADDR (0xFAB80000)
#define SOC_ACPU_DSP_DTCM_BASE_ADDR (0xFAB58000)
#define SOC_ACPU_soundwire_BASE_ADDR (0xFAB54000)
#define SOC_ACPU_ASP_CODEC_BASE_ADDR (0xFAB52000)
#define SOC_ACPU_SLIMBUS_BASE_ADDR (0xFAB50000)
#define SOC_ACPU_DSD_BASE_ADDR (0xFAB4FC00)
#define SOC_ACPU_ASP_HDMI_SPDIF_BASE_ADDR (0xFAB4EC00)
#define SOC_ACPU_ASP_HDMI_SIO_BASE_ADDR (0xFAB4E800)
#define SOC_ACPU_ASP_HDMI_ASP_BASE_ADDR (0xFAB4E400)
#define SOC_ACPU_ASP_CFG_BASE_ADDR (0xFAB4E000)
#define SOC_ACPU_ASP_WD_BASE_ADDR (0xFAB4D000)
#define SOC_ACPU_ASP_IPC_BASE_ADDR (0xFAB4C000)
#define SOC_ACPU_ASP_DMAC_BASE_ADDR (0xFAB4B000)
#define SOC_ACPU_ASP_TIMER1_BASE_ADDR (0xFAB4A000)
#define SOC_ACPU_ASP_TIMER0_BASE_ADDR (0xFAB49000)
#define SOC_ACPU_ASP_GPIO_BASE_ADDR (0xFAB48000)
#define SOC_ACPU_ASP_DMMU_SRT_BASE_ADDR (0xFAB47000)
#define SOC_ACPU_ASP_MFCC_CFG_BASE_ADDR (0xFAB40000)
#define SOC_ACPU_AXI2TDM_DATA_BASE_ADDR (0xFAB20000)
#define SOC_ACPU_SECRAM_BASE_ADDR (0xFAA80000)
#define SOC_ACPU_UFS_CFG_BASE_ADDR (0xFA400000)
#define SOC_ACPU_UFS_TRACE_UNIT_BASE_ADDR (0xFA3FE000)
#define SOC_ACPU_UFS_SYS_CTRL_BASE_ADDR (0xFA3FD000)
#define SOC_ACPU_UFS_KM_BASE_ADDR (0xFA3FC000)
#define SOC_ACPU_PCIE1_MCU_BASE_ADDR (0xFA310000)
#define SOC_ACPU_PCIE0_MCU_BASE_ADDR (0xFA300000)
#define SOC_ACPU_EPS_REE_BASE_ADDR (0xFA280000)
#define SOC_ACPU_EPS_TEE_BASE_ADDR (0xFA200000)
#define SOC_ACPU_PCIECtrl0_BASE_ADDR (0xF8400000)
#define SOC_ACPU_PCIE0_DBI_BASE_ADDR (0xF8000000)
#define SOC_ACPU_TSP_DSS2_L1TCM_GLOBAL_BASE_ADDR (0xF6080000)
#define SOC_ACPU_TSP_DSS1_L1TCM_GLOBAL_BASE_ADDR (0xF6040000)
#define SOC_ACPU_TSP_DSS0_L1TCM_GLOBAL_BASE_ADDR (0xF6000000)
#define SOC_ACPU_TSP_L1TCM_LOCAL_BASE_ADDR (0xF5F00000)
#define SOC_ACPU_TSP_REG_BASE_ADDR (0xF5800000)
#define SOC_ACPU_TSP_L2M_BASE_ADDR (0xF5000000)
#define SOC_ACPU_MDM_IPCM3_BASE_ADDR (0xF4B5B000)
#define SOC_ACPU_MDM_IPCM2_BASE_ADDR (0xF4B5A000)
#define SOC_ACPU_MDM_IPCM1_BASE_ADDR (0xF4B59000)
#define SOC_ACPU_MDM_IPCM0_BASE_ADDR (0xF4B58000)
#define SOC_ACPU_CICOM_BASE_ADDR (0xF4B57000)
#define SOC_ACPU_UPACC_BASE_ADDR (0xF4B54000)
#define SOC_ACPU_CIPHER_BASE_ADDR (0xF4B50000)
#define SOC_ACPU_L2DLE_BASE_ADDR (0xF4B40000)
#define SOC_ACPU_MDM_EICC1_BASE_ADDR (0xF4B08000)
#define SOC_ACPU_MDM_EICC0_BASE_ADDR (0xF4B00000)
#define SOC_ACPU_MDM_QIC_SOC_DCDR_BASE_ADDR (0xF4A8D000)
#define SOC_ACPU_MDM_SYSCNT_BASE_ADDR (0xF4A3A000)
#define SOC_ACPU_MDM_EDMA1_BASE_ADDR (0xF4A39000)
#define SOC_ACPU_MDM_EDMA0_BASE_ADDR (0xF4A38000)
#define SOC_ACPU_ADDR_MONITOR_BASE_ADDR (0xF4A33000)
#define SOC_ACPU_RRT_BASE_ADDR (0xF4A32000)
#define SOC_ACPU_MDM_LOAD_MON1_BASE_ADDR (0xF4A2D000)
#define SOC_ACPU_MDM_LOAD_MON0_BASE_ADDR (0xF4A2C000)
#define SOC_ACPU_MDM_RTC_BASE_ADDR (0xF4A2A000)
#define SOC_ACPU_MDM_PM_CTRL0_BASE_ADDR (0xF4A29000)
#define SOC_ACPU_MDM_PM_CTRL1_BASE_ADDR (0xF4A28000)
#define SOC_ACPU_MDM_UART1_BASE_ADDR (0xF4A27000)
#define SOC_ACPU_MDM_UART0_BASE_ADDR (0xF4A26000)
#define SOC_ACPU_MDM_TIMER15_BASE_ADDR (0xF4A24000)
#define SOC_ACPU_MDM_TIMER14_BASE_ADDR (0xF4A23000)
#define SOC_ACPU_MDM_TIMER13_BASE_ADDR (0xF4A22000)
#define SOC_ACPU_MDM_TIMER12_BASE_ADDR (0xF4A21000)
#define SOC_ACPU_MDM_TIMER11_BASE_ADDR (0xF4A20000)
#define SOC_ACPU_MDM_TIMER10_BASE_ADDR (0xF4A1F000)
#define SOC_ACPU_MDM_TIMER9_BASE_ADDR (0xF4A1E000)
#define SOC_ACPU_MDM_TIMER8_BASE_ADDR (0xF4A1D000)
#define SOC_ACPU_MDM_TIMER7_BASE_ADDR (0xF4A1C000)
#define SOC_ACPU_MDM_TIMER6_BASE_ADDR (0xF4A1B000)
#define SOC_ACPU_MDM_TIMER5_BASE_ADDR (0xF4A1A000)
#define SOC_ACPU_MDM_TIMER4_BASE_ADDR (0xF4A19000)
#define SOC_ACPU_MDM_TIMER3_BASE_ADDR (0xF4A18000)
#define SOC_ACPU_MDM_TIMER2_BASE_ADDR (0xF4A17000)
#define SOC_ACPU_MDM_TIMER1_BASE_ADDR (0xF4A16000)
#define SOC_ACPU_MDM_TIMER0_BASE_ADDR (0xF4A15000)
#define SOC_ACPU_MDM_WDT15_BASE_ADDR (0xF4A13000)
#define SOC_ACPU_MDM_WDT14_BASE_ADDR (0xF4A12000)
#define SOC_ACPU_MDM_WDT13_BASE_ADDR (0xF4A11000)
#define SOC_ACPU_MDM_WDT12_BASE_ADDR (0xF4A10000)
#define SOC_ACPU_MDM_WDT11_BASE_ADDR (0xF4A0F000)
#define SOC_ACPU_MDM_WDT10_BASE_ADDR (0xF4A0E000)
#define SOC_ACPU_MDM_WDT9_BASE_ADDR (0xF4A0D000)
#define SOC_ACPU_MDM_WDT8_BASE_ADDR (0xF4A0C000)
#define SOC_ACPU_MDM_WDT7_BASE_ADDR (0xF4A0B000)
#define SOC_ACPU_MDM_WDT6_BASE_ADDR (0xF4A0A000)
#define SOC_ACPU_MDM_WDT5_BASE_ADDR (0xF4A09000)
#define SOC_ACPU_MDM_WDT4_BASE_ADDR (0xF4A08000)
#define SOC_ACPU_MDM_WDT3_BASE_ADDR (0xF4A07000)
#define SOC_ACPU_MDM_WDT2_BASE_ADDR (0xF4A06000)
#define SOC_ACPU_MDM_WDT1_BASE_ADDR (0xF4A05000)
#define SOC_ACPU_MDM_WDT0_BASE_ADDR (0xF4A04000)
#define SOC_ACPU_SYS_MDM_BASE_ADDR (0xF4A01000)
#define SOC_ACPU_CRG_MDM_BASE_ADDR (0xF4A00000)
#define SOC_ACPU_SYS_BBP_APB_BASE_ADDR (0xF42D0000)
#define SOC_ACPU_MDM_QIC_BBP_DCDR_BASE_ADDR (0xF4200000)
#define SOC_ACPU_BBP_BASE_ADDR (0xF0000000)
#define SOC_ACPU_USBDP_MCU_BASE_ADDR (0xEFD10000)
#define SOC_ACPU_USB_CTRL_BASE_ADDR (0xEFC00000)
#define SOC_ACPU_GPIO11_BASE_ADDR (0xEFB06000)
#define SOC_ACPU_GPIO10_BASE_ADDR (0xEFB05000)
#define SOC_ACPU_HSDT1_PAD_CTRL_BASE_ADDR (0xEFB04800)
#define SOC_ACPU_HSDT1_PAD_MUX_BASE_ADDR (0xEFB04000)
#define SOC_ACPU_IOC_HSDT1_BASE_ADDR (0xEFB03000)
#define SOC_ACPU_HSDT1_CRG_BASE_ADDR (0xEFB02000)
#define SOC_ACPU_SD3_BASE_ADDR (0xEFB01000)
#define SOC_ACPU_HSDT1_SCTRL_BASE_ADDR (0xEFB00000)
#define SOC_ACPU_USB20_PHY_BASE_ADDR (0xEFAB0000)
#define SOC_ACPU_HIDPTX_BASE_ADDR (0xEFA71000)
#define SOC_ACPU_DP_SCTRL_BASE_ADDR (0xEFA70000)
#define SOC_ACPU_COMBO_PHY_BASE_ADDR (0xEFA40000)
#define SOC_ACPU_USB_SCTRL_BASE_ADDR (0xEFA02000)
#define SOC_ACPU_ISP_ACE_BASE_ADDR (0xEF000000)
#define SOC_ACPU_GPIO3_BASE_ADDR (0xEE267000)
#define SOC_ACPU_HSDT0_PAD_CTRL_BASE_ADDR (0xEE266800)
#define SOC_ACPU_HSDT0_PAD_MUX_BASE_ADDR (0xEE266000)
#define SOC_ACPU_HSDT0_IOC_BASE_ADDR (0xEE265000)
#define SOC_ACPU_HSDT0_SCTRL_BASE_ADDR (0xEE264000)
#define SOC_ACPU_hsdt0_crg_fnpll_pcie_BASE_ADDR (0xEE263000)
#define SOC_ACPU_HSDT0_CRG_BASE_ADDR (0xEE262000)
#define SOC_ACPU_HSDT0_TCU_BASE_ADDR (0xEE200000)
#define SOC_ACPU_PCIE1_APB_CTRL_BASE_ADDR (0xEE1A3000)
#define SOC_ACPU_PCIE1_PHY_BASE_ADDR (0xEE1A0000)
#define SOC_ACPU_PCIE1_TBU_BASE_ADDR (0xEE180000)
#define SOC_ACPU_PCIE0_APB_CTRL_BASE_ADDR (0xEE0A3000)
#define SOC_ACPU_PCIE0_PHY_BASE_ADDR (0xEE0A0000)
#define SOC_ACPU_PCIE0_TBU_BASE_ADDR (0xEE080000)
#define SOC_ACPU_PCIECtrl1_DBI_BASE_ADDR (0xEDC00000)
#define SOC_ACPU_PCIECtrl1_BASE_ADDR (0xEA000000)
#define SOC_ACPU_G3D_BASE_ADDR (0xE9FC0000)
#define SOC_ACPU_GPU_DATA_BUS_CFG_BASE_ADDR (0xE9F80000)
#define SOC_ACPU_GPUQIC_CFG_BASE_ADDR (0xE9F70000)
#define SOC_ACPU_GPU_CTRL_BASE_ADDR (0xE9F61000)
#define SOC_ACPU_GPU_CRG_BASE_ADDR (0xE9F60000)
#define SOC_ACPU_GPU_LPCTRL_APB_BASE_ADDR (0xE9F40000)
#define SOC_ACPU_GPU_LPCTRL_AHB_BASE_ADDR (0xE9F20000)
#define SOC_ACPU_DJTAG_ROUTER_BASE_ADDR (0xE9EFF000)
#define SOC_ACPU_TBU_ISP_ARC_SEC_ADPT_BASE_ADDR (0xE9BE3000)
#define SOC_ACPU_TBU_ISP_ARC_CFG_BASE_ADDR (0xE9BE0000)
#define SOC_ACPU_ISP_HIDMA_BASE_ADDR (0xE9BDA000)
#define SOC_ACPU_ISP_IPC_BASE_ADDR (0xE9BD4000)
#define SOC_ACPU_ISP_SUB_CTRL_BASE_ADDR (0xE9BD3000)
#define SOC_ACPU_ISP_WDT2_BASE_ADDR (0xE9BD2000)
#define SOC_ACPU_ISP_TIMER_BASE_ADDR (0xE9BD1000)
#define SOC_ACPU_ISP_WDT1_BASE_ADDR (0xE9BD0000)
#define SOC_ACPU_ISP_R8_CORE_ITCM_PART3_BASE_ADDR (0xE9BB0000)
#define SOC_ACPU_ISP_R8_CORE_ITCM_PART2_BASE_ADDR (0xE9BA0000)
#define SOC_ACPU_ISP_R8_CORE_DTCM_PART1_BASE_ADDR (0xE9B80000)
#define SOC_ACPU_ISP_R8_CORE_ITCM_PART1_BASE_ADDR (0xE9B70000)
#define SOC_ACPU_ISP_R8_CORE_ITCM_PART0_BASE_ADDR (0xE9B60000)
#define SOC_ACPU_ISP_R8_CORE_DTCM_PART0_BASE_ADDR (0xE9B40000)
#define SOC_ACPU_ISP_Core_CFG_BASE_ADDR (0xE9800000)
#define SOC_ACPU_RYYB_BASE_ADDR (0xE9400000)
#define SOC_ACPU_IDI2AXI_BASE_ADDR (0xE93F2000)
#define SOC_ACPU_MEDIA2_P2J_BASE_ADDR (0xE93F1000)
#define SOC_ACPU_MEDIA2_CRG_BASE_ADDR (0xE93F0000)
#define SOC_ACPU_mini_isp_BASE_ADDR (0xE93E0000)
#define SOC_ACPU_MEDIA2_TCU_BASE_ADDR (0xE9380000)
#define SOC_ACPU_CSI_G_BASE_ADDR (0xE9309000)
#define SOC_ACPU_CSI_F_BASE_ADDR (0xE9308000)
#define SOC_ACPU_CSI_E_BASE_ADDR (0xE9305000)
#define SOC_ACPU_CSI_D_BASE_ADDR (0xE9304000)
#define SOC_ACPU_CSI_C_BASE_ADDR (0xE9303000)
#define SOC_ACPU_CSI_B_BASE_ADDR (0xE9302000)
#define SOC_ACPU_CSI_A_BASE_ADDR (0xE9301000)
#define SOC_ACPU_CSI_adapter_BASE_ADDR (0xE9300000)
#define SOC_ACPU_MCU_ITCM_BASE_ADDR (0xE92B0000)
#define SOC_ACPU_VENC_IPC_BASE_ADDR (0xE92A9000)
#define SOC_ACPU_VENC_UART_BASE_ADDR (0xE92A7000)
#define SOC_ACPU_VENC_TIMER_BASE_ADDR (0xE92A6000)
#define SOC_ACPU_VENC_WDG_BASE_ADDR (0xE92A5000)
#define SOC_ACPU_SUB_CTRL_BASE_ADDR (0xE92A4000)
#define SOC_ACPU_venc_smmu_tbu_BASE_ADDR (0xE92A0000)
#define SOC_ACPU_axidfx_BASE_ADDR (0xE9299000)
#define SOC_ACPU_venc_smmu_pre_BASE_ADDR (0xE9298000)
#define SOC_ACPU_MCU_CTRL_BASE_ADDR (0xE9288000)
#define SOC_ACPU_cdmlst_BASE_ADDR (0xE9287000)
#define SOC_ACPU_debug_ro_reg_BASE_ADDR (0xE9284000)
#define SOC_ACPU_func_read_back_reg_BASE_ADDR (0xE9283000)
#define SOC_ACPU_VENC_core_cfg_BASE_ADDR (0xE9280000)
#define SOC_ACPU_System_Cache_BASE_ADDR (0xE8F00000)
#define SOC_ACPU_MAA_BASE_ADDR (0xE8EC0000)
#define SOC_ACPU_SOCP_BASE_ADDR (0xE8EA0000)
#define SOC_ACPU_MDM_ACCESS_REGION_MDM2AP_BASE_ADDR (0xE8E9D000)
#define SOC_ACPU_MDM_ACCESS_REGION_MAA_BASE_ADDR (0xE8E9C000)
#define SOC_ACPU_MDM_ACCESS_REGION_SOCP_BASE_ADDR (0xE8E9B000)
#define SOC_ACPU_MDM_ACCESS_REGION_SPE_BASE_ADDR (0xE8E9A000)
#define SOC_ACPU_MDM_ACCESS_REGION_EICC_BASE_ADDR (0xE8E99000)
#define SOC_ACPU_MDM_ACCESS_REGION_IPF_BASE_ADDR (0xE8E98000)
#define SOC_ACPU_EICC_BASE_ADDR (0xE8E90000)
#define SOC_ACPU_IPF_BASE_ADDR (0xE8E88000)
#define SOC_ACPU_SPE_BASE_ADDR (0xE8E84000)
#define SOC_ACPU_IPC_MDM_NS_BASE_ADDR (0xE8E81000)
#define SOC_ACPU_IPC_MDM_S_BASE_ADDR (0xE8E80000)
#define SOC_ACPU_SMMU_TBU_BASE_ADDR (0xE8DD7400)
#define SOC_ACPU_SMMU_MASTER_BASE_ADDR (0xE8DD6800)
#define SOC_ACPU_PACK_CMP_BASE_ADDR (0xE8DD6000)
#define SOC_ACPU_EMAR_CFG_VDH_PXP_BASE_ADDR (0xE8DD5000)
#define SOC_ACPU_RWC_ACROSS_CORE_BASE_ADDR (0xE8DD4300)
#define SOC_ACPU_CRC_BASE_ADDR (0xE8DD4200)
#define SOC_ACPU_BPD_BASE_ADDR (0xE8DD4100)
#define SOC_ACPU_EMAR_CFG_VDH_BSP_BASE_ADDR (0xE8DD4000)
#define SOC_ACPU_EMAR_CFG_VDH_BASE_ADDR (0xE8DD3600)
#define SOC_ACPU_VDH_CRC_BASE_ADDR (0xE8DD3400)
#define SOC_ACPU_SCD_BASE_ADDR (0xE8DD3000)
#define SOC_ACPU_MFDE_BASE_ADDR (0xE8DC0000)
#define SOC_ACPU_MEDIA1_TCU_BASE_ADDR (0xE8D03000)
#define SOC_ACPU_MEDIA1_CRG_BASE_ADDR (0xE8D01000)
#define SOC_ACPU_SEC_ADPT_BASE_ADDR (0xE8C63000)
#define SOC_ACPU_TBU_CVDR_BASE_ADDR (0xE8C60000)
#define SOC_ACPU_ORB_ENH_BASE_ADDR (0xE8C10000)
#define SOC_ACPU_CMP_BASE_ADDR (0xE8C0F000)
#define SOC_ACPU_RDR_BASE_ADDR (0xE8C0E000)
#define SOC_ACPU_ARF_BASE_ADDR (0xE8C0C000)
#define SOC_ACPU_KLT_BASE_ADDR (0xE8C0B000)
#define SOC_ACPU_MC_BASE_ADDR (0xE8C09000)
#define SOC_ACPU_CVDR_BASE_ADDR (0xE8C06000)
#define SOC_ACPU_CMDLST_BASE_ADDR (0xE8C05000)
#define SOC_ACPU_TOP_BASE_ADDR (0xE8C04000)
#define SOC_ACPU_JPGDEC_BASE_ADDR (0xE8C01000)
#define SOC_ACPU_JPGENC_BASE_ADDR (0xE8C00000)
#define SOC_ACPU_DSS_BASE_ADDR (0xE8800000)
#define SOC_ACPU_SMMU1_BASE_ADDR (0xE8806000)
#define SOC_ACPU_SMMU0_BASE_ADDR (0xE8802000)
#define SOC_ACPU_smmu_tcu_cfg_BASE_ADDR (0xE5FC0000)
#define SOC_ACPU_aic0_smmu_cfg_BASE_ADDR (0xE5F80000)
#define SOC_ACPU_easc0_cfg_BASE_ADDR (0xE5F34000)
#define SOC_ACPU_dmmu1_cfg_BASE_ADDR (0xE5F31000)
#define SOC_ACPU_dmmu0_cfg_BASE_ADDR (0xE5F30000)
#define SOC_ACPU_npu_tiny_sctrl_BASE_ADDR (0xE5E0C000)
#define SOC_ACPU_npu_lite_sctrl_BASE_ADDR (0xE5E0B000)
#define SOC_ACPU_npu_pcr_BASE_ADDR (0xE5E0A000)
#define SOC_ACPU_dpm_BASE_ADDR (0xE5E08000)
#define SOC_ACPU_lite_hw_exp_irq_ns_BASE_ADDR (0xE5E07000)
#define SOC_ACPU_lite_hw_exp_irq_s_BASE_ADDR (0xE5E06000)
#define SOC_ACPU_uart_BASE_ADDR (0xE5E05000)
#define SOC_ACPU_npu_sysctrl_BASE_ADDR (0xE5E04000)
#define SOC_ACPU_npu_crg_BASE_ADDR (0xE5E03000)
#define SOC_ACPU_npu_tzpc_BASE_ADDR (0xE5E02000)
#define SOC_ACPU_lite_ipc_ns_BASE_ADDR (0xE5E01000)
#define SOC_ACPU_lite_ipc_s_BASE_ADDR (0xE5E00000)
#define SOC_ACPU_aiv0_subsys_cfg_BASE_ADDR (0xE5080000)
#define SOC_ACPU_aic0_subsys_cfg_BASE_ADDR (0xE5000000)
#define SOC_ACPU_hwts_BASE_ADDR (0xE4400000)
#define SOC_ACPU_doorbell_sts_BASE_ADDR (0xE4280000)
#define SOC_ACPU_doorbell_cfg_BASE_ADDR (0xE4200000)
#define SOC_ACPU_ts_tbu_BASE_ADDR (0xE4100000)
#define SOC_ACPU_ts_easc2_BASE_ADDR (0xE400A000)
#define SOC_ACPU_ts_dmmu_cbu_BASE_ADDR (0xE4008000)
#define SOC_ACPU_ts_secure0_BASE_ADDR (0xE4007000)
#define SOC_ACPU_axi_mon_cbu_BASE_ADDR (0xE4005000)
#define SOC_ACPU_tscpu_sysctrl_BASE_ADDR (0xE4002000)
#define SOC_ACPU_tscpu_timer_BASE_ADDR (0xE4001000)
#define SOC_ACPU_tscpu_watchdog_BASE_ADDR (0xE4000000)
#define SOC_ACPU_HISEE_IPC_BASE_ADDR (0xFA830000)
#define SOC_ACPU_HISEE_MAILBOX_BASE_ADDR (0xFA820000)
#define SOC_ACPU_DRAM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif
#endif
