import fault
import magma
import shutil
from peak.assembler import Assembler
from peak import wrap_with_disassembler
from lassen import arch_closure, inst_arch_closure
from lassen.arch import read_arch
from lassen.asm import asm_arch_closure
from lassen.alu import ALU_t_fc
from lassen.mul import MUL_t_fc
from lassen.enables import enables_arch_closure
from hwtypes import Bit, BitVector, Tuple
import os
import sys
import random

class HashableDict(dict):
    def __hash__(self):
        return hash(tuple(sorted(self.keys())))

# with open('examples/conv_3_3_balanced.json') as json_file:
arch = read_arch(str(sys.argv[1]))
# import pdb; pdb.set_trace()
width = arch.input_width
num_inputs = arch.num_inputs


num_outputs = arch.num_outputs

num_alu = arch.num_alu
Inst_fc = inst_arch_closure(arch)
Inst = Inst_fc(Bit.get_family())
Cond_t = Inst.cond
gen_inst = asm_arch_closure(arch)
Mul_t = MUL_t_fc(Bit.get_family())
ALU_t, Signed_t = ALU_t_fc(Bit.get_family())

PE_fc = arch_closure(arch)
PE_bv = PE_fc(Bit.get_family())


Data = BitVector[width]

# create these variables in global space so that we can reuse them easily
inst_name = 'inst'
inst_type = PE_bv.input_t.field_dict[inst_name]

_assembler = Assembler(inst_type)
assembler = _assembler.assemble
disassembler = _assembler.disassemble
width = _assembler.width
layout = _assembler.layout
PE_magma = PE_fc(magma.get_family())
instr_magma_type = type(PE_magma.interface.ports[inst_name])
pe_circuit = wrap_with_disassembler(PE_magma, disassembler, width,
                                         HashableDict(layout),
                                         instr_magma_type)
tester = fault.Tester(pe_circuit, clock=pe_circuit.CLK)
test_dir = "tests/build"

magma.backend.coreir_.CoreIRContextSingleton().reset_instance()
# magma.compile(f"{test_dir}/WrappedPE", pe_circuit, output="coreir-verilog",
#               coreir_libs={"float_DW"})

cw_dir = "/cad/synopsys/dc_shell/J-2014.09-SP3/dw/sim_ver/"   # noqa
CAD_ENV = shutil.which("ncsim") and os.path.isdir(cw_dir)


def copy_file(src_filename, dst_filename, override=False):
    if not override and os.path.isfile(dst_filename):
        return
    shutil.copy(src_filename, dst_filename)


# Define instruction here
num_sim_cycles = 1
alu_list = [ALU_t.Add for _ in range(arch.num_alu)]
mul_list = [MUL_t.Mult0 for _ in range(arch.num_mul)]
mux_list_in0 = [0 for _ in range(arch.num_mux_in0)]
mux_list_in1 = [0 for _ in range(arch.num_mux_in1)]
mux_list_reg = [0 for _ in range(arch.num_reg_mux)]
mux_list_out = [0 for _ in range(arch.num_output_mux)]

Enables_fc = enables_arch_closure(arch)
Enables = Enables_fc(magma.get_family())
RegEnList = Tuple[(Bit for _ in range(arch.num_reg))]

if arch.num_reg > 0:
    RegEnListDefault_temp = [Bit(1) for _ in range(arch.num_reg)]
    RegEnListDefault = Enables(Bit(1), RegEnList(*RegEnListDefault_temp))
else:
    RegEnListDefault = Enables(Bit(1))

mux_list_inst_in0 = []
mux_list_inst_in1 = []
mux_list_inst_reg = []
mux_list_inst_out = []

mux_0_idx = 0
mux_1_idx = 0
for i in range(len(arch.modules)):
    if len(arch.modules[i].in0) > 1:
        mux_list_inst_in0.append(BitVector[magma.math.log2_ceil(len(arch.modules[i].in0))](mux_list_in0[mux_0_idx]))
        mux_0_idx += 1
    if len(arch.modules[i].in1) > 1:   
        mux_list_inst_in1.append(BitVector[magma.math.log2_ceil(len(arch.modules[i].in1))](mux_list_in1[mux_1_idx]))
        mux_1_idx += 1

mux_reg_idx = 0
for i in range(len(arch.regs)):
    if len(arch.regs[i].in_) > 1:
        mux_list_inst_reg.append(BitVector[magma.math.log2_ceil(len(arch.regs[i].in_))](mux_list_reg[mux_reg_idx]))
        mux_reg_idx += 1


mux_out_idx = 0
for i in range(num_outputs):
    if len(arch.outputs[i]) > 1:
        mux_list_inst_out.append(BitVector[magma.math.log2_ceil(len(arch.outputs[i]))](mux_list_out[mux_out_idx]))
        mux_out_idx += 1


inst_gen = gen_inst(alu_list, mul_list, mux_list_inst_in0, mux_list_inst_in1, mux_list_inst_reg, mux_list_inst_out, Signed_t.unsigned, 0, Cond_t.Z)

inputs = [random.randint(0, 2**7) for _ in range(num_inputs)]

inputs_to_PE = [Data(inputs[i]) for i in range(num_inputs)]
print(inputs)

signals = {}
signals_new = {}

for i in arch.regs:
    signals_new[i.id] = 0

for cyc in range(num_sim_cycles):

    signals = signals_new.copy()

    for i in range(num_inputs):
        signals[arch.inputs[i]] = inputs[i]


    mux_idx_in0 = 0
    mux_idx_in1 = 0
    for mod in range(len(arch.modules)):

        if len(arch.modules[mod].in0) == 1:
            in0 = signals[arch.modules[mod].in0[0]]  
        else:
            in0_mux_select = mux_list_in0[mux_idx_in0]
            mux_idx_in0 = mux_idx_in0 + 1
            for mux_inputs in range(len(arch.modules[mod].in0)):
                if in0_mux_select == mux_inputs:
                    in0 = signals[arch.modules[mod].in0[mux_inputs]]

        if len(arch.modules[mod].in1) == 1:
            in1 = signals[arch.modules[mod].in1[0]]  
        else:
            in1_mux_select = mux_list_in1[mux_idx_in1]
            mux_idx_in1 = mux_idx_in1 + 1
            for mux_inputs in range(len(arch.modules[mod].in1)):
                if in1_mux_select == mux_inputs:
                    in1 = signals[arch.modules[mod].in1[mux_inputs]]

        if (arch.modules[mod].type_ == "mul"):
            signals[arch.modules[mod].id] = in0 * in1
        elif (arch.modules[mod].type_ == "alu"):
            signals[arch.modules[mod].id] = in0 + in1
        elif (arch.modules[mod].type_ == "add"):
            signals[arch.modules[mod].id] = in0 + in1

    signals_new = signals.copy()
    mux_idx_reg = 0
    for reg in arch.regs:
        if len(reg.in_) == 1:
            in_ = signals[reg.in_[0]]  
        else:
            in_mux_select = mux_list_reg[mux_idx_reg]
            mux_idx_reg = mux_idx_reg + 1
            for mux_inputs in range(len(reg.in_)):
                if in_mux_select == mux_inputs:
                    in_ = signals[reg.in_[mux_inputs]]
        signals_new[reg.id] = in_


    res_comp = []

    mux_idx_out = 0
    for out in arch.outputs:
        if len(out) == 1:
            res_comp.append(signals[out[0]])
        else:
            out_mux_select = mux_list_out[mux_idx_out]
            mux_idx_out = mux_idx_out + 1
            for out_inputs in range(len(out)):
                if out_mux_select == out_inputs:
                    res_comp.append(signals[out[out_inputs]])

    # for i in range(arch.num_outputs):
    #     res_comp.append(signals[arch.outputs[i]])

    print("Int test result: cycle", cyc, "=", res_comp)

def test_func():
    pe = PE_bv()
    for _ in range(num_sim_cycles):
        res_pe,_, _ = pe(inst_gen, inputs_to_PE)
        # print("functional test result: ", [res_pe[i].value for i in range(num_outputs)])

    # import pdb; pdb.set_trace()
    # Need to advance clock cycles if regs are enabled
    if (arch.enable_input_regs):
        res_pe,_, _ = pe(inst_gen, inputs_to_PE)
    if (arch.enable_output_regs):
        res_pe,_, _ = pe(inst_gen, inputs_to_PE)

    print("functional test result: ", [res_pe[i].value for i in range(num_outputs)])
    assert res_comp == [res_pe[i].value for i in range(num_outputs)] 

def test_rtl():
    tester.clear()
    # Advance timestep past 0 for fp functional model (see rnd logic)
    tester.circuit.ASYNCRESET = 0
    tester.eval()
    tester.circuit.ASYNCRESET = 1
    tester.eval()
    tester.circuit.ASYNCRESET = 0
    tester.eval()

    # import pdb; pdb.set_trace()
    tester.circuit.inst = assembler(inst_gen)
    tester.circuit.CLK = 0
    tester.circuit.enables = RegEnListDefault

    # import pdb; pdb.set_trace()
    tester.circuit.inputs = inputs_to_PE
    tester.eval()

    if (arch.enable_input_regs):
        tester.step(2)

    if (arch.enable_output_regs):
        tester.step(2)

    for _ in range(num_sim_cycles - 1):
        tester.step(2)
        
    tester.circuit.O0.expect(res_comp)
    
        

    if False:
        # use ncsim
        libs = ["DW_fp_mult.v", "DW_fp_add.v", "DW_fp_addsub.v"]
        for filename in libs:
            copy_file(os.path.join(cw_dir, filename),
                      os.path.join(test_dir, filename))
        tester.compile_and_run(target="system-verilog", simulator="ncsim",
                               directory="tests/build/",
                               include_verilog_libraries=libs,
                               skip_compile=False)
    else:
        libs = ["DW_fp_mult.v", "DW_fp_add.v"]
        for filename in libs:
            copy_file(os.path.join("stubs", filename),
                      os.path.join(test_dir, filename))
        # # detect if the PE circuit has been built
        # skip_verilator = os.path.isfile(os.path.join(test_dir, "obj_dir",
        #                                              "VWrappedPE__ALL.a"))
        tester.compile_and_run(target="verilator",
                               directory=test_dir,
                               flags=['-Wno-UNUSED', '-Wno-PINNOCONNECT'],
                               skip_compile=False,
                               skip_verilator=False)
test_func()
test_rtl()

print("SUCCESS: Passed all tests")


