--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.786 ns
From           : GPIO[18]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 28.050 ns
From           : got_sync
To             : DEBUG_LED3
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 15.044 ns
From           : MCLK_12MHZ
To             : CLK_MCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.411 ns
From           : MDOUT
To             : q[0]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : -5.754 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 37.61 MHz ( period = 26.587 ns )
From           : frequency[1]
To             : SPI:Alex_SPI_Tx|data_count[3]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 179

Type           : Clock Setup: 'SPI_SCK'
Slack          : 12.890 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 125.90 MHz ( period = 7.943 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.705 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 242.25 MHz ( period = 4.128 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 32.265 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 59.35 MHz ( period = 16.850 ns )
From           : LessThan3~162_OTERM123
To             : SPI:Alex_SPI_Tx|data_count[3]
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 33.437 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 76.18 MHz ( period = 13.126 ns )
From           : LessThan3~162_OTERM123
To             : SPI:Alex_SPI_Tx|data_count[3]
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -4.843 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : loop_counter[0]
To             : loop_counter[0]
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 19

Type           : Clock Hold: 'IFCLK'
Slack          : -4.830 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : loop_counter[0]
To             : loop_counter[0]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 19

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : -2.981 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : loop_counter[0]
To             : loop_counter[0]
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 17

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 1.610 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 234

--------------------------------------------------------------------------------------

