// Seed: 4164518305
module module_0;
  always id_1 = id_1;
  assign id_2 = 1;
  wor id_3, id_4, id_5;
  assign id_4 = id_1;
  final begin : LABEL_0
    id_2 <= id_1 == id_4;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  always
    if (id_1 - id_1) $display("");
    else if (id_1 - id_1) id_0 <= id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_21(
      1, 1, 1'b0, id_10
  );
  assign id_15 = id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  module_2 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_9,
      id_7,
      id_9,
      id_4,
      id_9,
      id_3,
      id_2,
      id_10,
      id_9,
      id_9,
      id_4,
      id_4,
      id_9,
      id_7,
      id_7,
      id_4,
      id_10
  );
endmodule
