Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/Sem4/CompArch/Lab/Assgt4-CompArch/Test_Control_isim_beh.exe" -prj "D:/Sem4/CompArch/Lab/Assgt4-CompArch/Test_Control_beh.prj" "work.Test_Control" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift8.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift4.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift2.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift16.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift1.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shifter.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Adder4_Unit.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/mult_unit.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Adder4.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Mux.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Multiplier.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/ALU_Basic.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Register_Array.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/PCtr.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Mux4.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/MiniMux.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Mem_WB.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/InMem.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/IF_ID.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/ID_EX.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Flags.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/EX_Mem.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Data_Memory.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/ALU.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Data_Forward.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/DataPath.vhd" into library work
WARNING:HDLCompiler:946 - "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/DataPath.vhd" Line 435: Actual for formal port rw_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/DataPath.vhd" Line 540: Actual for formal port rw_in is neither a static name nor a globally static expression
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Branch_Predictor.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Control.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/Test_Control.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity PCtr [pctr_default]
Compiling architecture behavioral of entity InMem [inmem_default]
Compiling architecture behavioral of entity IF_ID [if_id_default]
Compiling architecture behavioral of entity MiniMux [minimux_default]
Compiling architecture behavioral of entity Register_Array [register_array_default]
Compiling architecture behavioral of entity ID_EX [id_ex_default]
Compiling architecture behavioral of entity Mux [mux_default]
Compiling architecture behavioral of entity Mux4 [mux4_default]
Compiling architecture behavioral of entity shift1 [shift1_default]
Compiling architecture behavioral of entity shift2 [shift2_default]
Compiling architecture behavioral of entity shift4 [shift4_default]
Compiling architecture behavioral of entity shift8 [shift8_default]
Compiling architecture behavioral of entity shift16 [shift16_default]
Compiling architecture behavioral of entity shifter [shifter_default]
Compiling architecture behavioral of entity ALU_Basic [alu_basic_default]
Compiling architecture behavioral of entity mult_unit [mult_unit_default]
Compiling architecture behavioral of entity Adder4_Unit [adder4_unit_default]
Compiling architecture behavioral of entity Adder4 [adder4_default]
Compiling architecture behavioral of entity Multiplier [multiplier_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity EX_Mem [ex_mem_default]
Compiling architecture behavioral of entity Data_Memory [data_memory_default]
Compiling architecture behavioral of entity Mem_WB [mem_wb_default]
Compiling architecture behavioral of entity Flags [flags_default]
Compiling architecture behavioral of entity DataPath [datapath_default]
Compiling architecture behavioral of entity Branch_Predictor [branch_predictor_default]
Compiling architecture behavioral of entity Data_Forward [data_forward_default]
Compiling architecture behavioral of entity Control [control_default]
Compiling architecture behavior of entity test_control
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 62 VHDL Units
Built simulation executable D:/Sem4/CompArch/Lab/Assgt4-CompArch/Test_Control_isim_beh.exe
Fuse Memory Usage: 38968 KB
Fuse CPU Usage: 843 ms
