vendor_name = ModelSim
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_TOP_CTL_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_TOP_CTL_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_CTL_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_BPS_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_CTL_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_BPS_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/inter_ctl_module.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/H2L_DETECT_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.qip
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.qip
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/UART_INTERFACE.cbx.xml
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_uj71.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/altsyncram_knf1.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cmpr_is8.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_t9b.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_aa7.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_u9b.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_vj71.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/altsyncram_mnf1.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cmpr_hs8.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_s9b.tdf
source_file = 1, D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_9a7.tdf
design_name = rx_tx_interface_demo
instance = comp, \U3|U3|U1|Count_BPS[1] , U3|U3|U1|Count_BPS[1], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[11] , U3|U3|U1|Count_BPS[11], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 , U3|U1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[1]~15 , U3|U3|U1|Count_BPS[1]~15, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[11]~36 , U3|U3|U1|Count_BPS[11]~36, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Equal1~1 , U3|U3|U1|Equal1~1, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Add1~0 , U3|U3|U2|Add1~0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~4 , U3|U3|U2|rTX~4, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~5 , U3|U3|U2|rTX~5, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux4~0 , U3|U3|U2|Mux4~0, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb , U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[1]~0 , U1|U1|U2|state_index[1]~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|isDone , U1|U1|U2|isDone, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Mux0~0 , U1|U1|U2|Mux0~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|isCount , U1|U1|U2|isCount, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Mux3~3 , U1|U1|U2|Mux3~3, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|_~2 , U3|U1|scfifo_component|auto_generated|dpfifo|_~2, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|isDone~0 , U1|U1|U2|isDone~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|isDone~1 , U1|U1|U2|isDone~1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|isDone~2 , U1|U1|U2|isDone~2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|isCount~0 , U1|U1|U2|isCount~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|isCount~1 , U1|U1|U2|isCount~1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|isCount~2 , U1|U1|U2|isCount~2, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~2 , U1|U3|scfifo_component|auto_generated|dpfifo|_~2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~7 , U1|U1|U2|Decoder0~7, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux2~2 , U3|U3|U2|Mux2~2, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 , U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, rx_tx_interface_demo, 1
instance = comp, \TX_Pin_Out~output , TX_Pin_Out~output, rx_tx_interface_demo, 1
instance = comp, \LED_OUT[0]~output , LED_OUT[0]~output, rx_tx_interface_demo, 1
instance = comp, \LED_OUT[1]~output , LED_OUT[1]~output, rx_tx_interface_demo, 1
instance = comp, \LED_OUT[2]~output , LED_OUT[2]~output, rx_tx_interface_demo, 1
instance = comp, \LED_OUT[3]~output , LED_OUT[3]~output, rx_tx_interface_demo, 1
instance = comp, \CLK~input , CLK~input, rx_tx_interface_demo, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[0]~13 , U3|U3|U1|Count_BPS[0]~13, rx_tx_interface_demo, 1
instance = comp, \RSTn~input , RSTn~input, rx_tx_interface_demo, 1
instance = comp, \RSTn~inputclkctrl , RSTn~inputclkctrl, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux2~3 , U3|U3|U2|Mux2~3, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|state_index[2] , U3|U3|U2|state_index[2], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux1~0 , U3|U3|U2|Mux1~0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux1~1 , U3|U3|U2|Mux1~1, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|state_index[3] , U3|U3|U2|state_index[3], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|isDone~1 , U3|U3|U2|isDone~1, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|isDone~0 , U3|U3|U2|isDone~0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|isDone~2 , U3|U3|U2|isDone~2, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|isDone , U3|U3|U2|isDone, rx_tx_interface_demo, 1
instance = comp, \U3|U2|state_index[1]~0 , U3|U2|state_index[1]~0, rx_tx_interface_demo, 1
instance = comp, \U3|U2|state_index[1] , U3|U2|state_index[1], rx_tx_interface_demo, 1
instance = comp, \U3|U2|isTX~0 , U3|U2|isTX~0, rx_tx_interface_demo, 1
instance = comp, \U3|U2|isTX , U3|U2|isTX, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[3]~19 , U3|U3|U1|Count_BPS[3]~19, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[3] , U3|U3|U1|Count_BPS[3], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Equal0~0 , U3|U3|U1|Equal0~0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[4]~22 , U3|U3|U1|Count_BPS[4]~22, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[4] , U3|U3|U1|Count_BPS[4], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Equal0~1 , U3|U3|U1|Equal0~1, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[8]~30 , U3|U3|U1|Count_BPS[8]~30, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[9]~32 , U3|U3|U1|Count_BPS[9]~32, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[10]~34 , U3|U3|U1|Count_BPS[10]~34, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[10] , U3|U3|U1|Count_BPS[10], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[12]~38 , U3|U3|U1|Count_BPS[12]~38, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[12] , U3|U3|U1|Count_BPS[12], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[9] , U3|U3|U1|Count_BPS[9], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Equal0~2 , U3|U3|U1|Equal0~2, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Equal0~3 , U3|U3|U1|Equal0~3, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[6]~21 , U3|U3|U1|Count_BPS[6]~21, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[0] , U3|U3|U1|Count_BPS[0], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[2]~17 , U3|U3|U1|Count_BPS[2]~17, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[2] , U3|U3|U1|Count_BPS[2], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[5]~24 , U3|U3|U1|Count_BPS[5]~24, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[5] , U3|U3|U1|Count_BPS[5], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[6]~26 , U3|U3|U1|Count_BPS[6]~26, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[6] , U3|U3|U1|Count_BPS[6], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[7]~28 , U3|U3|U1|Count_BPS[7]~28, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[7] , U3|U3|U1|Count_BPS[7], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Count_BPS[8] , U3|U3|U1|Count_BPS[8], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Equal1~0 , U3|U3|U1|Equal1~0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U1|Equal1~2 , U3|U3|U1|Equal1~2, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux4~1 , U3|U3|U2|Mux4~1, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|state_index[0] , U3|U3|U2|state_index[0], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux3~0 , U3|U3|U2|Mux3~0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|state_index[1] , U3|U3|U2|state_index[1], rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~6 , U3|U3|U2|rTX~6, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~7 , U3|U3|U2|rTX~7, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~0 , U3|U3|U2|rTX~0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~1 , U3|U3|U2|rTX~1, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~feeder , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~feeder, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|_~4 , U3|U1|scfifo_component|auto_generated|dpfifo|_~4, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|_~7 , U3|U1|scfifo_component|auto_generated|dpfifo|_~7, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|_~5 , U3|U1|scfifo_component|auto_generated|dpfifo|_~5, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 , U3|U1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|_~8 , U3|U1|scfifo_component|auto_generated|dpfifo|_~8, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|empty_dff , U3|U1|scfifo_component|auto_generated|dpfifo|empty_dff, rx_tx_interface_demo, 1
instance = comp, \U3|U2|state_index[0]~1 , U3|U2|state_index[0]~1, rx_tx_interface_demo, 1
instance = comp, \U3|U2|state_index[0] , U3|U2|state_index[0], rx_tx_interface_demo, 1
instance = comp, \U3|U2|isRead~0 , U3|U2|isRead~0, rx_tx_interface_demo, 1
instance = comp, \U3|U2|isRead , U3|U2|isRead, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|valid_rreq , U3|U1|scfifo_component|auto_generated|dpfifo|valid_rreq, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|_~3 , U3|U1|scfifo_component|auto_generated|dpfifo|_~3, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|full_dff , U3|U1|scfifo_component|auto_generated|dpfifo|full_dff, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~9 , U1|U3|scfifo_component|auto_generated|dpfifo|_~9, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~3 , U1|U3|scfifo_component|auto_generated|dpfifo|_~3, rx_tx_interface_demo, 1
instance = comp, \U2|state_index[1]~0 , U2|state_index[1]~0, rx_tx_interface_demo, 1
instance = comp, \U2|state_index[1] , U2|state_index[1], rx_tx_interface_demo, 1
instance = comp, \U2|Mux1~0 , U2|Mux1~0, rx_tx_interface_demo, 1
instance = comp, \U2|state_index[2] , U2|state_index[2], rx_tx_interface_demo, 1
instance = comp, \U2|isRead~0 , U2|isRead~0, rx_tx_interface_demo, 1
instance = comp, \U2|isRead~feeder , U2|isRead~feeder, rx_tx_interface_demo, 1
instance = comp, \U2|isRead , U2|isRead, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|valid_rreq , U1|U3|scfifo_component|auto_generated|dpfifo|valid_rreq, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~4 , U1|U3|scfifo_component|auto_generated|dpfifo|_~4, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|full_dff , U1|U3|scfifo_component|auto_generated|dpfifo|full_dff, rx_tx_interface_demo, 1
instance = comp, \U1|U2|state_index[1]~0 , U1|U2|state_index[1]~0, rx_tx_interface_demo, 1
instance = comp, \U1|U2|state_index[1] , U1|U2|state_index[1], rx_tx_interface_demo, 1
instance = comp, \U1|U2|isWrite~0 , U1|U2|isWrite~0, rx_tx_interface_demo, 1
instance = comp, \U1|U2|isWrite , U1|U2|isWrite, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|valid_wreq , U1|U3|scfifo_component|auto_generated|dpfifo|valid_wreq, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~5 , U1|U3|scfifo_component|auto_generated|dpfifo|_~5, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~6 , U1|U3|scfifo_component|auto_generated|dpfifo|_~6, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~7 , U1|U3|scfifo_component|auto_generated|dpfifo|_~7, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 , U1|U3|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~10 , U1|U3|scfifo_component|auto_generated|dpfifo|_~10, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|empty_dff , U1|U3|scfifo_component|auto_generated|dpfifo|empty_dff, rx_tx_interface_demo, 1
instance = comp, \U2|state_index[0]~1 , U2|state_index[0]~1, rx_tx_interface_demo, 1
instance = comp, \U2|state_index[0]~2 , U2|state_index[0]~2, rx_tx_interface_demo, 1
instance = comp, \U2|state_index[0] , U2|state_index[0], rx_tx_interface_demo, 1
instance = comp, \U2|isWrite~0 , U2|isWrite~0, rx_tx_interface_demo, 1
instance = comp, \U2|isWrite , U2|isWrite, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|valid_wreq , U3|U1|scfifo_component|auto_generated|dpfifo|valid_wreq, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[0]~13 , U1|U1|U10|rCount_BPS[0]~13, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[1]~16 , U1|U1|U10|rCount_BPS[1]~16, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|Equal0~1 , U1|U1|U10|Equal0~1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[2]~18 , U1|U1|U10|rCount_BPS[2]~18, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[2] , U1|U1|U10|rCount_BPS[2], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|Equal0~0 , U1|U1|U10|Equal0~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[6]~26 , U1|U1|U10|rCount_BPS[6]~26, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[6] , U1|U1|U10|rCount_BPS[6], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[8]~30 , U1|U1|U10|rCount_BPS[8]~30, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[9]~32 , U1|U1|U10|rCount_BPS[9]~32, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[9] , U1|U1|U10|rCount_BPS[9], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[10]~34 , U1|U1|U10|rCount_BPS[10]~34, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[11]~36 , U1|U1|U10|rCount_BPS[11]~36, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[11] , U1|U1|U10|rCount_BPS[11], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[12]~38 , U1|U1|U10|rCount_BPS[12]~38, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[12] , U1|U1|U10|rCount_BPS[12], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[10] , U1|U1|U10|rCount_BPS[10], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|Equal0~2 , U1|U1|U10|Equal0~2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|Equal0~3 , U1|U1|U10|Equal0~3, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[2]~15 , U1|U1|U10|rCount_BPS[2]~15, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[1] , U1|U1|U10|rCount_BPS[1], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[3]~20 , U1|U1|U10|rCount_BPS[3]~20, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[4]~22 , U1|U1|U10|rCount_BPS[4]~22, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[4] , U1|U1|U10|rCount_BPS[4], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[5]~24 , U1|U1|U10|rCount_BPS[5]~24, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[5] , U1|U1|U10|rCount_BPS[5], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[7]~28 , U1|U1|U10|rCount_BPS[7]~28, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[7] , U1|U1|U10|rCount_BPS[7], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[8] , U1|U1|U10|rCount_BPS[8], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[0] , U1|U1|U10|rCount_BPS[0], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|Equal1~0 , U1|U1|U10|Equal1~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|Equal1~2 , U1|U1|U10|Equal1~2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|rCount_BPS[3] , U1|U1|U10|rCount_BPS[3], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|Equal1~1 , U1|U1|U10|Equal1~1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U10|Equal1~3 , U1|U1|U10|Equal1~3, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~6 , U1|U1|U2|Decoder0~6, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Mux0~1 , U1|U1|U2|Mux0~1, rx_tx_interface_demo, 1
instance = comp, \U1|U2|state_index[0]~1 , U1|U2|state_index[0]~1, rx_tx_interface_demo, 1
instance = comp, \U1|U2|state_index[0] , U1|U2|state_index[0], rx_tx_interface_demo, 1
instance = comp, \U1|U2|isRX~0 , U1|U2|isRX~0, rx_tx_interface_demo, 1
instance = comp, \U1|U2|isRX , U1|U2|isRX, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[3] , U1|U1|U2|state_index[3], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[1]~3 , U1|U1|U2|state_index[1]~3, rx_tx_interface_demo, 1
instance = comp, \RX_Pin_In~input , RX_Pin_In~input, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U1|H2L_F1~0 , U1|U1|U1|H2L_F1~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U1|H2L_F1 , U1|U1|U1|H2L_F1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U1|H2L_F2 , U1|U1|U1|H2L_F2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[1]~1 , U1|U1|U2|state_index[1]~1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[1]~2 , U1|U1|U2|state_index[1]~2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[1]~4 , U1|U1|U2|state_index[1]~4, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[1]~5 , U1|U1|U2|state_index[1]~5, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[1] , U1|U1|U2|state_index[1], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[2]~6 , U1|U1|U2|state_index[2]~6, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[2]~7 , U1|U1|U2|state_index[2]~7, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[2] , U1|U1|U2|state_index[2], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Mux3~0 , U1|U1|U2|Mux3~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Mux3~1 , U1|U1|U2|Mux3~1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Mux3~2 , U1|U1|U2|Mux3~2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Mux3~4 , U1|U1|U2|Mux3~4, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|state_index[0] , U1|U1|U2|state_index[0], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~0 , U1|U1|U2|Decoder0~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~1 , U1|U1|U2|Decoder0~1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~2 , U1|U1|U2|Decoder0~2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[0]~0 , U1|U1|U2|rData[0]~0, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[0] , U1|U1|U2|rData[0], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , U1|U3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[0] , U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[0], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 , U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[1] , U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[1], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|_~8 , U1|U3|scfifo_component|auto_generated|dpfifo|_~8, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 , U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[2] , U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[2], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 , U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[3] , U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[3], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 , U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , U1|U3|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[4] , U1|U3|scfifo_component|auto_generated|dpfifo|low_addressa[4], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 , U1|U3|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[1]~1 , U1|U1|U2|rData[1]~1, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[1] , U1|U1|U2|rData[1], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~3 , U1|U1|U2|Decoder0~3, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~4 , U1|U1|U2|Decoder0~4, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[2]~2 , U1|U1|U2|rData[2]~2, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[2] , U1|U1|U2|rData[2], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~5 , U1|U1|U2|Decoder0~5, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[3]~3 , U1|U1|U2|rData[3]~3, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[3] , U1|U1|U2|rData[3], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~10 , U1|U1|U2|Decoder0~10, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[4]~7 , U1|U1|U2|rData[4]~7, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[4] , U1|U1|U2|rData[4], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[5]~5 , U1|U1|U2|rData[5]~5, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[5] , U1|U1|U2|rData[5], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~8 , U1|U1|U2|Decoder0~8, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[6]~4 , U1|U1|U2|rData[6]~4, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[6] , U1|U1|U2|rData[6], rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|Decoder0~9 , U1|U1|U2|Decoder0~9, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[7]~6 , U1|U1|U2|rData[7]~6, rx_tx_interface_demo, 1
instance = comp, \U1|U1|U2|rData[7] , U1|U1|U2|rData[7], rx_tx_interface_demo, 1
instance = comp, \U1|U3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 , U1|U3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , U3|U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|low_addressa[0] , U3|U1|scfifo_component|auto_generated|dpfifo|low_addressa[0], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 , U3|U1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|_~6 , U3|U1|scfifo_component|auto_generated|dpfifo|_~6, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|low_addressa[1] , U3|U1|scfifo_component|auto_generated|dpfifo|low_addressa[1], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 , U3|U1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|low_addressa[2] , U3|U1|scfifo_component|auto_generated|dpfifo|low_addressa[2], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 , U3|U1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , U3|U1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|low_addressa[3] , U3|U1|scfifo_component|auto_generated|dpfifo|low_addressa[3], rx_tx_interface_demo, 1
instance = comp, \U3|U1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 , U3|U1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux0~2 , U3|U3|U2|Mux0~2, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux0~3 , U3|U3|U2|Mux0~3, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux0~0 , U3|U3|U2|Mux0~0, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|Mux0~1 , U3|U3|U2|Mux0~1, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~2 , U3|U3|U2|rTX~2, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~3 , U3|U3|U2|rTX~3, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX~8 , U3|U3|U2|rTX~8, rx_tx_interface_demo, 1
instance = comp, \U3|U3|U2|rTX , U3|U3|U2|rTX, rx_tx_interface_demo, 1
