<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CPSW Data Structures</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">CPSW Data Structures<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h.html">CPSW CSL-FL</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___v_e_r_s_i_o_n.html">CSL_CPSW_VERSION</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the Time sync submodule's version info.  <a href="struct_c_s_l___c_p_s_w___v_e_r_s_i_o_n.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___c_o_n_t_r_o_l.html">CSL_CPSW_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPSW control register contents.  <a href="struct_c_s_l___c_p_s_w___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___t_h_r_u_r_a_t_e.html">CSL_CPSW_THRURATE</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPSW_THRU_RATE register.  <a href="struct_c_s_l___c_p_s_w___t_h_r_u_r_a_t_e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___c_o_n_t_r_o_l.html">CSL_CPSW_CPPI_P0_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPPI P0 Control register contents.  <a href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___r_x_g_a_p.html">CSL_CPSW_CPPI_P0_RXGAP</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPPI_P0_Rx_Gap register contents. This is applicable only for 2 port switch.  <a href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___r_x_g_a_p.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___f_i_f_o_s_t_a_t_u_s.html">CSL_CPSW_CPPI_P0_FIFOSTATUS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPPI_P0_FIFO_Status register contents. This is not applicable for 2 port switch.  <a href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___f_i_f_o_s_t_a_t_u_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___h_o_s_t_b_l_k_s_p_r_i.html">CSL_CPSW_CPPI_P0_HOSTBLKSPRI</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds <a class="el" href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___h_o_s_t_b_l_k_s_p_r_i.html" title="Holds CSL_CPSW_CPPI_P0_HOSTBLKSPRI register contents. This is not used for 2 port switch...">CSL_CPSW_CPPI_P0_HOSTBLKSPRI</a> register contents. This is not used for 2 port switch.  <a href="struct_c_s_l___c_p_s_w___c_p_p_i___p0___h_o_s_t_b_l_k_s_p_r_i.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___f_l_o_w_c_n_t_l.html">CSL_CPSW_FLOWCNTL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds flow control register contents.  <a href="struct_c_s_l___c_p_s_w___f_l_o_w_c_n_t_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_e_r_s_i_o_n.html">CSL_CPSW_ALE_VERSION</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE submodule's version info.  <a href="struct_c_s_l___c_p_s_w___a_l_e___v_e_r_s_i_o_n.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_r_t_c_o_n_t_r_o_l.html">CSL_CPSW_ALE_PORTCONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE Port control register info.  <a href="struct_c_s_l___c_p_s_w___a_l_e___p_o_r_t_c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___m_c_a_s_t_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_ALE_MCASTADDR_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE Multicast Address Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___m_c_a_s_t_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n_m_c_a_s_t_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_ALE_VLANMCASTADDR_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE VLAN/Multicast Address Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n_m_c_a_s_t_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_ALE_UNICASTADDR_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE Unicast Address Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___o_u_i_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_ALE_OUIADDR_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE OUI Unicast Address Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___o_u_i_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n_u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_ALE_VLANUNICASTADDR_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE VLAN Unicast Address Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n_u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n___e_n_t_r_y.html">CSL_CPSW_ALE_VLAN_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE (Inner) VLAN Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___e_t_h_e_r_t_y_p_e___e_n_t_r_y.html">CSL_CPSW_ALE_ETHERTYPE_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE Ethertype Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___e_t_h_e_r_t_y_p_e___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___i_pv4___e_n_t_r_y.html">CSL_CPSW_ALE_IPv4_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE IPv4 Address Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___i_pv4___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___i_pv6___e_n_t_r_y.html">CSL_CPSW_ALE_IPv6_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE IPv6 Address Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___i_pv6___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___p_o_r_t_s_t_a_t.html">CSL_CPSW_PORTSTAT</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds Port Statistics Enable register contents.  <a href="struct_c_s_l___c_p_s_w___p_o_r_t_s_t_a_t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___t_s_c_n_t_l.html">CSL_CPSW_TSCNTL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds Port Time Sync Control register contents.  <a href="struct_c_s_l___c_p_s_w___t_s_c_n_t_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___t_s_c_o_n_f_i_g.html">CSL_CPSW_TSCONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds Port Time Sync Configuration contents.  <a href="struct_c_s_l___c_p_s_w___t_s_c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___p_o_r_t___c_o_n_t_r_o_l.html">CSL_CPSW_PORT_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPSW Port Control contents.  <a href="struct_c_s_l___c_p_s_w___p_o_r_t___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___r_x___r_a_t_e___l_i_m_i_t___c_o_n_f_i_g.html">CSL_CPSW_RX_RATE_LIMIT_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPSW Port Rx Rate Limit Configuration for CPPI Port Ingress Rate Limitaion Operation.  <a href="struct_c_s_l___c_p_s_w___r_x___r_a_t_e___l_i_m_i_t___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___e_e_e___g_l_o_b___c_o_n_f_i_g.html">CSL_CPSW_EEE_GLOB_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPSW EEE (Energy Efficient Ethernet) Global Configuration.  <a href="struct_c_s_l___c_p_s_w___e_e_e___g_l_o_b___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___e_e_e___p_o_r_t___c_o_n_f_i_g.html">CSL_CPSW_EEE_PORT_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPSW EEE (Energy Efficient Ethernet) Per-Port Configuration.  <a href="struct_c_s_l___c_p_s_w___e_e_e___p_o_r_t___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___e_e_e___p_o_r_t___s_t_a_t_u_s.html">CSL_CPSW_EEE_PORT_STATUS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPSW EEE (Energy Efficient Ethernet) Per-Port STATUS.  <a href="struct_c_s_l___c_p_s_w___e_e_e___p_o_r_t___s_t_a_t_u_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___g_l_o_b___c_o_n_f_i_g.html">CSL_CPSW_ALE_POLICER_GLOB_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPSW Policer Global Configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___g_l_o_b___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html">CSL_CPSW_ALE_POLICER_ENTRY</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE Policer Table entry configuration.  <a href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___s_t_a_t_s.html">CSL_CPSW_STATS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the EMAC statistics.  <a href="struct_c_s_l___c_p_s_w___s_t_a_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___p_t_y_p_e.html">CSL_CPSW_PTYPE</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds CPSW priority type register contents.  <a href="struct_c_s_l___c_p_s_w___p_t_y_p_e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___i_n_t_e_r_v_l_a_n_c_f_g.html">CSL_CPSW_INTERVLANCFG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the Port intervlan configuration info.  <a href="struct_c_s_l___c_p_s_w___i_n_t_e_r_v_l_a_n_c_f_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_g_m_a_c___s_l___f_i_f_o_s_t_a_t_u_s.html">CSL_CPGMAC_SL_FIFOSTATUS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the Enet_Pn_FIFO_Status register contents.  <a href="struct_c_s_l___c_p_g_m_a_c___s_l___f_i_f_o_s_t_a_t_u_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf897d97598159380f6c5784bdae3ac0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gaf897d97598159380f6c5784bdae3ac0b">CSL_CPSW_ALECONTROL_RATELIMIT_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0u)</td></tr>
<tr class="memdesc:gaf897d97598159380f6c5784bdae3ac0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALE control register configuration definitions.  <a href="#gaf897d97598159380f6c5784bdae3ac0b">More...</a><br /></td></tr>
<tr class="separator:gaf897d97598159380f6c5784bdae3ac0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381e959910625dce999ee3ce68c47984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga381e959910625dce999ee3ce68c47984">CSL_CPSW_ALECONTROL_AUTHMODE_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 1u)</td></tr>
<tr class="separator:ga381e959910625dce999ee3ce68c47984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2dba3b6e6e196bd923747c2dba2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga5f2dba3b6e6e196bd923747c2dba2704">CSL_CPSW_ALECONTROL_VLANAWARE_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 2u)</td></tr>
<tr class="separator:ga5f2dba3b6e6e196bd923747c2dba2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9735f18146b6e2858735af3192ce4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gae9735f18146b6e2858735af3192ce4fd">CSL_CPSW_ALECONTROL_RATELIMIT_TX_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 3u)</td></tr>
<tr class="separator:gae9735f18146b6e2858735af3192ce4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f6724942aa5d91bff8d211d2a66a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga48f6724942aa5d91bff8d211d2a66a37">CSL_CPSW_ALECONTROL_OUIDENY_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 5u)</td></tr>
<tr class="separator:ga48f6724942aa5d91bff8d211d2a66a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b4351d616afca1beacedb742d4949d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga61b4351d616afca1beacedb742d4949d">CSL_CPSW_ALECONTROL_VID0MODE_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 6u)</td></tr>
<tr class="separator:ga61b4351d616afca1beacedb742d4949d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa08cc1fe33d032defbe534838b723f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gaa08cc1fe33d032defbe534838b723f2b">CSL_CPSW_ALECONTROL_LEARN_NO_VID_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 7u)</td></tr>
<tr class="separator:gaa08cc1fe33d032defbe534838b723f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb21e6aee7ee90bd2e6cd19619c6b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga6eb21e6aee7ee90bd2e6cd19619c6b7f">CSL_CPSW_ALECONTROL_AGEOUT_NOW_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 29u)</td></tr>
<tr class="separator:ga6eb21e6aee7ee90bd2e6cd19619c6b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4220e3bee10541f0911b1fdeb9bedb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga4220e3bee10541f0911b1fdeb9bedb97">CSL_CPSW_ALECONTROL_CLRTABLE_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 30u)</td></tr>
<tr class="separator:ga4220e3bee10541f0911b1fdeb9bedb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441f3830c7742475622b43e7a67ec43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga441f3830c7742475622b43e7a67ec43a">CSL_CPSW_ALECONTROL_ALE_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 31u)</td></tr>
<tr class="separator:ga441f3830c7742475622b43e7a67ec43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee942470bdfdef0028bf4b0923234bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga3ee942470bdfdef0028bf4b0923234bf">CSL_CPSW_PORTMASK_PORT0_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0u)</td></tr>
<tr class="memdesc:ga3ee942470bdfdef0028bf4b0923234bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Mask definitions.  <a href="#ga3ee942470bdfdef0028bf4b0923234bf">More...</a><br /></td></tr>
<tr class="separator:ga3ee942470bdfdef0028bf4b0923234bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab248898811a01b5e8bde1b03c3a74d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gab248898811a01b5e8bde1b03c3a74d03">CSL_CPSW_PORTMASK_PORT1_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 1u)</td></tr>
<tr class="separator:gab248898811a01b5e8bde1b03c3a74d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa049eedb67f716862987ce8cf81dde3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gaa049eedb67f716862987ce8cf81dde3a">CSL_CPSW_PORTMASK_PORT2_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 2u)</td></tr>
<tr class="separator:gaa049eedb67f716862987ce8cf81dde3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac210d96d335b1ea5598c0524f9b0b072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gac210d96d335b1ea5598c0524f9b0b072">CSL_CPSW_PORTMASK_PORT3_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 3u)</td></tr>
<tr class="separator:gac210d96d335b1ea5598c0524f9b0b072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeede022aae29c6d8eba847ae669f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga86eeede022aae29c6d8eba847ae669f5">CSL_CPSW_PORTMASK_PORT4_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 4u)</td></tr>
<tr class="separator:ga86eeede022aae29c6d8eba847ae669f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f60b0888dd4f205785374f51b716ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga5f60b0888dd4f205785374f51b716ce0">CSL_CPSW_PORTMASK_PORT5_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 5u)</td></tr>
<tr class="separator:ga5f60b0888dd4f205785374f51b716ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afb1cff61bce8922423e18665e0b4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga1afb1cff61bce8922423e18665e0b4f5">CSL_CPSW_PORTMASK_PORT6_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 6u)</td></tr>
<tr class="separator:ga1afb1cff61bce8922423e18665e0b4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b54c9464a6123c791fdddce8b378b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga22b54c9464a6123c791fdddce8b378b9">CSL_CPSW_PORTMASK_PORT7_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 7u)</td></tr>
<tr class="separator:ga22b54c9464a6123c791fdddce8b378b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c36cbfd34828c18bfaf526b545258c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga89c36cbfd34828c18bfaf526b545258c">CSL_CPSW_PORTMASK_PORT8_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 8u)</td></tr>
<tr class="separator:ga89c36cbfd34828c18bfaf526b545258c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547b9ab2f73d3dff48ab7ad7f713da80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga547b9ab2f73d3dff48ab7ad7f713da80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga547b9ab2f73d3dff48ab7ad7f713da80">CSL_ALE_ENTRYTYPE_MAC_ADDR</a>&#160;&#160;&#160;CSL_ALE_ENTRYTYPE_ADDRESS</td></tr>
<tr class="memdesc:ga547b9ab2f73d3dff48ab7ad7f713da80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALE Table entry type: MAC ADDRESS. <br /></td></tr>
<tr class="separator:ga547b9ab2f73d3dff48ab7ad7f713da80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed68d26b1406317762039aebc9c65a1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed68d26b1406317762039aebc9c65a1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gaed68d26b1406317762039aebc9c65a1d">CSL_ALE_ENTRYTYPE_POLICER</a>&#160;&#160;&#160;CSL_ALE_ENTRYTYPE_VLAN</td></tr>
<tr class="memdesc:gaed68d26b1406317762039aebc9c65a1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALE Table entry type: POLICER ENTRY. <br /></td></tr>
<tr class="separator:gaed68d26b1406317762039aebc9c65a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb508c65584f98ef7d48e37530cb3883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gafb508c65584f98ef7d48e37530cb3883">CSL_CPSW_ALE_POLICER_PORT_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 0u)</td></tr>
<tr class="memdesc:gafb508c65584f98ef7d48e37530cb3883"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALE Policer Entry configuration definitions.  <a href="#gafb508c65584f98ef7d48e37530cb3883">More...</a><br /></td></tr>
<tr class="separator:gafb508c65584f98ef7d48e37530cb3883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9719644748b91a9afdc4442ab3e5644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gae9719644748b91a9afdc4442ab3e5644">CSL_CPSW_ALE_POLICER_PRI_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 1u)</td></tr>
<tr class="separator:gae9719644748b91a9afdc4442ab3e5644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ea29b006de352bab67aebba345a838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gad0ea29b006de352bab67aebba345a838">CSL_CPSW_ALE_POLICER_OUI_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 2u)</td></tr>
<tr class="separator:gad0ea29b006de352bab67aebba345a838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e6ce67bf69068cdacd5ac7f1fce1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga39e6ce67bf69068cdacd5ac7f1fce1d7">CSL_CPSW_ALE_POLICER_DST_MAC_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 3u)</td></tr>
<tr class="separator:ga39e6ce67bf69068cdacd5ac7f1fce1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa85fb29db2627a87ea68b442ba435c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gabaa85fb29db2627a87ea68b442ba435c">CSL_CPSW_ALE_POLICER_SRC_MAC_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 4u)</td></tr>
<tr class="separator:gabaa85fb29db2627a87ea68b442ba435c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b3af5f0b4a4c1224504ad32ff2f8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gab7b3af5f0b4a4c1224504ad32ff2f8e7">CSL_CPSW_ALE_POLICER_OVLAN_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 5u)</td></tr>
<tr class="separator:gab7b3af5f0b4a4c1224504ad32ff2f8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f0fad9e39594b14f39c3e61cc80065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gaa4f0fad9e39594b14f39c3e61cc80065">CSL_CPSW_ALE_POLICER_VLAN_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 6u)</td></tr>
<tr class="separator:gaa4f0fad9e39594b14f39c3e61cc80065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c24c646cf6483764d71c7bb0f6cb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga48c24c646cf6483764d71c7bb0f6cb6e">CSL_CPSW_ALE_POLICER_ETHERTYPE_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 7u)</td></tr>
<tr class="separator:ga48c24c646cf6483764d71c7bb0f6cb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2b28c8f98c77dc7d8197aab34f9151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gaff2b28c8f98c77dc7d8197aab34f9151">CSL_CPSW_ALE_POLICER_SRC_IP_VALID</a>&#160;&#160;&#160;( 1 &lt;&lt; 8u)</td></tr>
<tr class="separator:gaff2b28c8f98c77dc7d8197aab34f9151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebfd19b6a034ea64b3e916b0a87aa9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga7ebfd19b6a034ea64b3e916b0a87aa9e">CSL_CPSW_ALE_POLICER_DST_IP_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 9u)</td></tr>
<tr class="separator:ga7ebfd19b6a034ea64b3e916b0a87aa9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575737a9e8ac267c3ce5239d8837f55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga575737a9e8ac267c3ce5239d8837f55d">CSL_CPSW_ALE_POLICER_THREAD_VALID</a>&#160;&#160;&#160;( 1 &lt;&lt; 10u)</td></tr>
<tr class="separator:ga575737a9e8ac267c3ce5239d8837f55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e16d3a5474a9dd59946860113b23bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga09e16d3a5474a9dd59946860113b23bf">CSL_CPSW_ALE_POLICER_PIR_VALID</a>&#160;&#160;&#160;( 1 &lt;&lt; 11u)</td></tr>
<tr class="separator:ga09e16d3a5474a9dd59946860113b23bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c3dd26f6c39eb18bc47363a7062f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gac4c3dd26f6c39eb18bc47363a7062f3a">CSL_CPSW_ALE_POLICER_CIR_VALID</a>&#160;&#160;&#160;( 1 &lt;&lt; 12u)</td></tr>
<tr class="separator:gac4c3dd26f6c39eb18bc47363a7062f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d7cfe2606eb1474b0a1b2f0d19d0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga79d7cfe2606eb1474b0a1b2f0d19d0af">CSL_CPSW_ALE_POLICER_PORT_TRUNK_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 13u)</td></tr>
<tr class="separator:ga79d7cfe2606eb1474b0a1b2f0d19d0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715e2187f651677a844dd019a12ab6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga715e2187f651677a844dd019a12ab6a3">CSL_CPSW_ALE_POLICER_EGRESSOP_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 14u)</td></tr>
<tr class="separator:ga715e2187f651677a844dd019a12ab6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0f537fb59e576d86754a406fac9cd1b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f537fb59e576d86754a406fac9cd1b4"></a>
typedef <a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n___e_n_t_r_y.html">CSL_CPSW_ALE_VLAN_ENTRY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga0f537fb59e576d86754a406fac9cd1b4">CSL_CPSW_ALE_OUTER_VLAN_ENTRY</a></td></tr>
<tr class="memdesc:ga0f537fb59e576d86754a406fac9cd1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the ALE Outer VLAN Table entry configuration. <br /></td></tr>
<tr class="separator:ga0f537fb59e576d86754a406fac9cd1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga77ac42ded816e7c3a780f92e5c96b0c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77ac42ded816e7c3a780f92e5c96b0c8"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga77ac42ded816e7c3a780f92e5c96b0c8">CSL_CPSW_ALETABLE_TYPE</a> </td></tr>
<tr class="memdesc:ga77ac42ded816e7c3a780f92e5c96b0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ALE table types support. <br /></td></tr>
<tr class="separator:ga77ac42ded816e7c3a780f92e5c96b0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d09a0a21ede770428dfeec9661f2db6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d09a0a21ede770428dfeec9661f2db6"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga9d09a0a21ede770428dfeec9661f2db6">CSL_CPSW_ALE_PORTSTATE</a> </td></tr>
<tr class="memdesc:ga9d09a0a21ede770428dfeec9661f2db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ALE port states. <br /></td></tr>
<tr class="separator:ga9d09a0a21ede770428dfeec9661f2db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea23133eb6b1517c106ca3f1a8b7729"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ea23133eb6b1517c106ca3f1a8b7729"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga6ea23133eb6b1517c106ca3f1a8b7729">CSL_CPSW_ALE_ENTRYTYPE</a> </td></tr>
<tr class="memdesc:ga6ea23133eb6b1517c106ca3f1a8b7729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ALE Table Entry types. <br /></td></tr>
<tr class="separator:ga6ea23133eb6b1517c106ca3f1a8b7729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d51f0ede73ad1b0d12a2d15b969246d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d51f0ede73ad1b0d12a2d15b969246d"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga4d51f0ede73ad1b0d12a2d15b969246d">CSL_CPSW_ALE_UCASTTYPE</a> </td></tr>
<tr class="memdesc:ga4d51f0ede73ad1b0d12a2d15b969246d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ALE Unicast types. <br /></td></tr>
<tr class="separator:ga4d51f0ede73ad1b0d12a2d15b969246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08366dceb5ccaea33ad2555f63471d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac08366dceb5ccaea33ad2555f63471d5"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gac08366dceb5ccaea33ad2555f63471d5">CSL_CPSW_ALE_ADDRTYPE</a> </td></tr>
<tr class="memdesc:gac08366dceb5ccaea33ad2555f63471d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ALE Address types. <br /></td></tr>
<tr class="separator:gac08366dceb5ccaea33ad2555f63471d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13963cf3e07219d0a5b09cfb6c376b27"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga13963cf3e07219d0a5b09cfb6c376b27">CSL_CPSW_ALE_POLICER_ENTRYTYPE</a> { , <br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gga13963cf3e07219d0a5b09cfb6c376b27a83133952f4d737b18867380a2a8330b0">CSL_ALE_POLICER_ENTRYTYPE_OVLAN</a>, 
<a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gga13963cf3e07219d0a5b09cfb6c376b27a0148151c19ab742af93bd6c36d87c5b4">CSL_ALE_POLICER_ENTRYTYPE_ETHERTYPE</a>, 
<a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gga13963cf3e07219d0a5b09cfb6c376b27a61d4580716b01fdfde7764c10a17b391">CSL_ALE_POLICER_ENTRYTYPE_IPV4</a>, 
<a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gga13963cf3e07219d0a5b09cfb6c376b27ac1f61c7c5cf6fb1bedff0d841d9f5091">CSL_ALE_POLICER_ENTRYTYPE_IPV6</a>
, <br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gga13963cf3e07219d0a5b09cfb6c376b27a7d3dd6b0b020ce52c8b0d29c980d4e4e">ALE_POLICER_ENTRYTYPE_OVLAN</a>, 
<a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gga13963cf3e07219d0a5b09cfb6c376b27a58062c716cd7544aa95408259fba4eed">ALE_POLICER_ENTRYTYPE_ETHERTYPE</a>, 
<a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gga13963cf3e07219d0a5b09cfb6c376b27a9cdb731374174c05a1f838f55585aa53">ALE_POLICER_ENTRYTYPE_IPV4</a>, 
<a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gga13963cf3e07219d0a5b09cfb6c376b27a553718db024c7c529551757bfa31d6bf">ALE_POLICER_ENTRYTYPE_IPV6</a>
<br />
 }</td></tr>
<tr class="memdesc:ga13963cf3e07219d0a5b09cfb6c376b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ALE Policer Entry types.  <a href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga13963cf3e07219d0a5b09cfb6c376b27">More...</a><br /></td></tr>
<tr class="separator:ga13963cf3e07219d0a5b09cfb6c376b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff892bd028a6e6ea8da741cd018fe16"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gadff892bd028a6e6ea8da741cd018fe16">CSL_CPSW_ALE_RAMDEPTH_E</a> { , <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggadff892bd028a6e6ea8da741cd018fe16aa6953f3183f53cdce40b2cb37ee504f4">CSL_ALE_RAMDEPTH_64</a> = 1, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggadff892bd028a6e6ea8da741cd018fe16a91c88f4dec5a25ee60ce08877800dd99">CSL_ALE_RAMDEPTH_128</a> = 2
 }</td></tr>
<tr class="memdesc:gadff892bd028a6e6ea8da741cd018fe16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of statistic blocks.  <a href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gadff892bd028a6e6ea8da741cd018fe16">More...</a><br /></td></tr>
<tr class="separator:gadff892bd028a6e6ea8da741cd018fe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ef4fd6416d2eba129db65f2f117426"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga16ef4fd6416d2eba129db65f2f117426">CSL_CPSW_ALE_AGT_PRESCALE_E</a> { , <br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gga16ef4fd6416d2eba129db65f2f117426a1c8017ec340d0a6178d59600dea9c9ed">ALE_AGT_PRESACLE_1000</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gga16ef4fd6416d2eba129db65f2f117426a791533fec24b8522a0eb9e762dc2560d">ALE_AGT_PRESACLE_1</a>
, <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gga16ef4fd6416d2eba129db65f2f117426a1c8017ec340d0a6178d59600dea9c9ed">ALE_AGT_PRESACLE_1000</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gga16ef4fd6416d2eba129db65f2f117426a791533fec24b8522a0eb9e762dc2560d">ALE_AGT_PRESACLE_1</a>
, <br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gga16ef4fd6416d2eba129db65f2f117426a7c08e4349f0b3244388d999d9b70e2b1">CSL_ALE_AGT_PRESACLE_1000</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gga16ef4fd6416d2eba129db65f2f117426aeee2490ddcbce829eb076b37812dc90e">CSL_ALE_AGT_PRESACLE_1</a>
<br />
 }</td></tr>
<tr class="memdesc:ga16ef4fd6416d2eba129db65f2f117426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ALE Aging Timer Prescale.  <a href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga16ef4fd6416d2eba129db65f2f117426">More...</a><br /></td></tr>
<tr class="separator:ga16ef4fd6416d2eba129db65f2f117426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad987af759b15f05dcc728a28b78775b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gad987af759b15f05dcc728a28b78775b9">CSL_CPSW_ALE_UPD_BW</a> { , <br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9ab9ef2a20431adaa51cdaf01646ad060d">ALE_UPD_BW_359MHZ_11M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a310e1098103e8335a8e66e9b6a890a10">ALE_UPD_BW_367MHZ_16M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a8731c8010f28a92cf402f3e406e36a18">ALE_UPD_BW_375MHZ_22M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a8fc12ded34113496af92d68e392950c0">ALE_UPD_BW_384MHZ_28M</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9aaa0c1e3b932899892525438e5e5f1a6c">ALE_UPD_BW_392MHZ_34M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a1469ede6c787e3f73ceb1125c02f26e3">ALE_UPD_BW_400MHZ_39M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a489a4fb3421420485de6b299db973d28">ALE_UPD_BW_409MHZ_45M</a>
, <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9ab9ef2a20431adaa51cdaf01646ad060d">ALE_UPD_BW_359MHZ_11M</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a310e1098103e8335a8e66e9b6a890a10">ALE_UPD_BW_367MHZ_16M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a8731c8010f28a92cf402f3e406e36a18">ALE_UPD_BW_375MHZ_22M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a8fc12ded34113496af92d68e392950c0">ALE_UPD_BW_384MHZ_28M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9aaa0c1e3b932899892525438e5e5f1a6c">ALE_UPD_BW_392MHZ_34M</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a1469ede6c787e3f73ceb1125c02f26e3">ALE_UPD_BW_400MHZ_39M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a489a4fb3421420485de6b299db973d28">ALE_UPD_BW_409MHZ_45M</a>
, <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9ae1fe09621d7dcfaf822069ad2fcee557">CSL_ALE_UPD_BW_359MHZ_11M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9aaee59a0d487c2f85961adf0a713717f6">CSL_ALE_UPD_BW_367MHZ_16M</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a1b4b6b03d33a6fec7b667863abc3f451">CSL_ALE_UPD_BW_375MHZ_22M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9ac4ebab6245e9e71d1ea2e4a747b74e6d">CSL_ALE_UPD_BW_384MHZ_28M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9ad8d93a4ce369fecbff0ddab5292a88e1">CSL_ALE_UPD_BW_392MHZ_34M</a>, 
<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a641c41d1e5004717820c9d03daf6ce30">CSL_ALE_UPD_BW_400MHZ_39M</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ggad987af759b15f05dcc728a28b78775b9a95e023bb3da7ddc8cea1139d95eca441">CSL_ALE_UPD_BW_409MHZ_45M</a>
<br />
 }</td></tr>
<tr class="memdesc:gad987af759b15f05dcc728a28b78775b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ALE Update Bandwidth Control Value: The upd_bw_ctrl field within ALE control register specifies the rate in which adds, updates, touches, writes, and aging updates can occur. At frequencies of 350Mhz, the table update rate should be at its lowest or 5 Million updates per second. When operating the switch core at frequencies or above, the upd_bw_ctrl can be programmed more aggressive. If the upd_bw_ctrl is set but the frequency of the switch subsystem is below the associated value, ALE will drop packets due to insufficient time to complete lookup under high traffic loads.  <a href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gad987af759b15f05dcc728a28b78775b9">More...</a><br /></td></tr>
<tr class="separator:gad987af759b15f05dcc728a28b78775b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gac4c3dd26f6c39eb18bc47363a7062f3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_CIR_VALID&#160;&#160;&#160;( 1 &lt;&lt; 12u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The specified cir_idl_inc value is used </p>

</div>
</div>
<a class="anchor" id="ga7ebfd19b6a034ea64b3e916b0a87aa9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_DST_IP_VALID&#160;&#160;&#160;(1 &lt;&lt; 9u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Destination IP address is used for classification </p>

</div>
</div>
<a class="anchor" id="ga39e6ce67bf69068cdacd5ac7f1fce1d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_DST_MAC_VALID&#160;&#160;&#160;(1 &lt;&lt; 3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Destination MAC is used for classification </p>

</div>
</div>
<a class="anchor" id="ga715e2187f651677a844dd019a12ab6a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_EGRESSOP_VALID&#160;&#160;&#160;(1 &lt;&lt; 14u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The specified egress op is used </p>

</div>
</div>
<a class="anchor" id="ga48c24c646cf6483764d71c7bb0f6cb6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_ETHERTYPE_VALID&#160;&#160;&#160;(1 &lt;&lt; 7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ethertype is used for classification </p>

</div>
</div>
<a class="anchor" id="gad0ea29b006de352bab67aebba345a838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_OUI_VALID&#160;&#160;&#160;(1 &lt;&lt; 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUI is used for classification </p>

</div>
</div>
<a class="anchor" id="gab7b3af5f0b4a4c1224504ad32ff2f8e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_OVLAN_VALID&#160;&#160;&#160;(1 &lt;&lt; 5u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Outer VLAN ID is used for classification </p>

</div>
</div>
<a class="anchor" id="ga09e16d3a5474a9dd59946860113b23bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_PIR_VALID&#160;&#160;&#160;( 1 &lt;&lt; 11u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The specified pir_idl_inc value is used </p>

</div>
</div>
<a class="anchor" id="ga79d7cfe2606eb1474b0a1b2f0d19d0af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_PORT_TRUNK_VALID&#160;&#160;&#160;(1 &lt;&lt; 13u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input EMAC port is used for classification </p>

</div>
</div>
<a class="anchor" id="gafb508c65584f98ef7d48e37530cb3883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_PORT_VALID&#160;&#160;&#160;(1 &lt;&lt; 0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALE Policer Entry configuration definitions. </p>
<p>Input EMAC port is used for classification </p>

</div>
</div>
<a class="anchor" id="gae9719644748b91a9afdc4442ab3e5644"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_PRI_VALID&#160;&#160;&#160;(1 &lt;&lt; 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VLAN Priority is used for classification </p>

</div>
</div>
<a class="anchor" id="gaff2b28c8f98c77dc7d8197aab34f9151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_SRC_IP_VALID&#160;&#160;&#160;( 1 &lt;&lt; 8u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Source IP address is used for classification </p>

</div>
</div>
<a class="anchor" id="gabaa85fb29db2627a87ea68b442ba435c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_SRC_MAC_VALID&#160;&#160;&#160;(1 &lt;&lt; 4u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Source MAC is used for classification </p>

</div>
</div>
<a class="anchor" id="ga575737a9e8ac267c3ce5239d8837f55d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_THREAD_VALID&#160;&#160;&#160;( 1 &lt;&lt; 10u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The specified thread value is used as the CPPI egress thread for any packet that matches the classifier </p>

</div>
</div>
<a class="anchor" id="gaa4f0fad9e39594b14f39c3e61cc80065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALE_POLICER_VLAN_VALID&#160;&#160;&#160;(1 &lt;&lt; 6u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(Inner) VLAN ID is used for classification </p>

</div>
</div>
<a class="anchor" id="ga6eb21e6aee7ee90bd2e6cd19619c6b7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_AGEOUT_NOW_EN&#160;&#160;&#160;(1 &lt;&lt; 29u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Age out now enable </p>

</div>
</div>
<a class="anchor" id="ga441f3830c7742475622b43e7a67ec43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_ALE_EN&#160;&#160;&#160;(1 &lt;&lt; 31u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ALE enable </p>

</div>
</div>
<a class="anchor" id="ga381e959910625dce999ee3ce68c47984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_AUTHMODE_EN&#160;&#160;&#160;(1 &lt;&lt; 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC auhorization mode enable </p>

</div>
</div>
<a class="anchor" id="ga4220e3bee10541f0911b1fdeb9bedb97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_CLRTABLE_EN&#160;&#160;&#160;(1 &lt;&lt; 30u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear table enable </p>

</div>
</div>
<a class="anchor" id="gaa08cc1fe33d032defbe534838b723f2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_LEARN_NO_VID_EN&#160;&#160;&#160;(1 &lt;&lt; 7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Learn no VID enable </p>

</div>
</div>
<a class="anchor" id="ga48f6724942aa5d91bff8d211d2a66a37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_OUIDENY_EN&#160;&#160;&#160;(1 &lt;&lt; 5u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUI deny enable </p>

</div>
</div>
<a class="anchor" id="gaf897d97598159380f6c5784bdae3ac0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_RATELIMIT_EN&#160;&#160;&#160;(1 &lt;&lt; 0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALE control register configuration definitions. </p>
<p>Enable Broadcast/Multicast rate limit </p>

</div>
</div>
<a class="anchor" id="gae9735f18146b6e2858735af3192ce4fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_RATELIMIT_TX_EN&#160;&#160;&#160;(1 &lt;&lt; 3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx rate limit enable </p>

</div>
</div>
<a class="anchor" id="ga61b4351d616afca1beacedb742d4949d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_VID0MODE_EN&#160;&#160;&#160;(1 &lt;&lt; 6u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VID0 mode enable </p>

</div>
</div>
<a class="anchor" id="ga5f2dba3b6e6e196bd923747c2dba2704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_ALECONTROL_VLANAWARE_EN&#160;&#160;&#160;(1 &lt;&lt; 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VLAN Aware Mode enable </p>

</div>
</div>
<a class="anchor" id="ga3ee942470bdfdef0028bf4b0923234bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT0_EN&#160;&#160;&#160;(1 &lt;&lt; 0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port Mask definitions. </p>
<p>Port 0 Enable </p>

</div>
</div>
<a class="anchor" id="gab248898811a01b5e8bde1b03c3a74d03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT1_EN&#160;&#160;&#160;(1 &lt;&lt; 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port 1 Enable </p>

</div>
</div>
<a class="anchor" id="gaa049eedb67f716862987ce8cf81dde3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT2_EN&#160;&#160;&#160;(1 &lt;&lt; 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port 2 Enable </p>

</div>
</div>
<a class="anchor" id="gac210d96d335b1ea5598c0524f9b0b072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT3_EN&#160;&#160;&#160;(1 &lt;&lt; 3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port 3 Enable </p>

</div>
</div>
<a class="anchor" id="ga86eeede022aae29c6d8eba847ae669f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT4_EN&#160;&#160;&#160;(1 &lt;&lt; 4u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port 4 Enable </p>

</div>
</div>
<a class="anchor" id="ga5f60b0888dd4f205785374f51b716ce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT5_EN&#160;&#160;&#160;(1 &lt;&lt; 5u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port 5 Enable </p>

</div>
</div>
<a class="anchor" id="ga1afb1cff61bce8922423e18665e0b4f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT6_EN&#160;&#160;&#160;(1 &lt;&lt; 6u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port 6 Enable </p>

</div>
</div>
<a class="anchor" id="ga22b54c9464a6123c791fdddce8b378b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT7_EN&#160;&#160;&#160;(1 &lt;&lt; 7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port 7 Enable </p>

</div>
</div>
<a class="anchor" id="ga89c36cbfd34828c18bfaf526b545258c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CPSW_PORTMASK_PORT8_EN&#160;&#160;&#160;(1 &lt;&lt; 8u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port 8 Enable </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga16ef4fd6416d2eba129db65f2f117426"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#ga16ef4fd6416d2eba129db65f2f117426">CSL_CPSW_ALE_AGT_PRESCALE_E</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines ALE Aging Timer Prescale. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga16ef4fd6416d2eba129db65f2f117426a1c8017ec340d0a6178d59600dea9c9ed"></a>ALE_AGT_PRESACLE_1000&#160;</td><td class="fielddoc">
<p>1000,000 (default value) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga16ef4fd6416d2eba129db65f2f117426a791533fec24b8522a0eb9e762dc2560d"></a>ALE_AGT_PRESACLE_1&#160;</td><td class="fielddoc">
<p>1000 (test value) 1 (test value) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga16ef4fd6416d2eba129db65f2f117426a1c8017ec340d0a6178d59600dea9c9ed"></a>ALE_AGT_PRESACLE_1000&#160;</td><td class="fielddoc">
<p>1000,000 (default value) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga16ef4fd6416d2eba129db65f2f117426a791533fec24b8522a0eb9e762dc2560d"></a>ALE_AGT_PRESACLE_1&#160;</td><td class="fielddoc">
<p>1000 (test value) 1 (test value) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga16ef4fd6416d2eba129db65f2f117426a7c08e4349f0b3244388d999d9b70e2b1"></a>CSL_ALE_AGT_PRESACLE_1000&#160;</td><td class="fielddoc">
<p>1000,000 (default value) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga16ef4fd6416d2eba129db65f2f117426aeee2490ddcbce829eb076b37812dc90e"></a>CSL_ALE_AGT_PRESACLE_1&#160;</td><td class="fielddoc">
<p>1000 (test value) 1 (test value) </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga13963cf3e07219d0a5b09cfb6c376b27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#ga13963cf3e07219d0a5b09cfb6c376b27">CSL_CPSW_ALE_POLICER_ENTRYTYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines ALE Policer Entry types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga13963cf3e07219d0a5b09cfb6c376b27a83133952f4d737b18867380a2a8330b0"></a>CSL_ALE_POLICER_ENTRYTYPE_OVLAN&#160;</td><td class="fielddoc">
<p>VLAN or Inner VLAN </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga13963cf3e07219d0a5b09cfb6c376b27a0148151c19ab742af93bd6c36d87c5b4"></a>CSL_ALE_POLICER_ENTRYTYPE_ETHERTYPE&#160;</td><td class="fielddoc">
<p>Outer VLAN </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga13963cf3e07219d0a5b09cfb6c376b27a61d4580716b01fdfde7764c10a17b391"></a>CSL_ALE_POLICER_ENTRYTYPE_IPV4&#160;</td><td class="fielddoc">
<p>Ethertype </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga13963cf3e07219d0a5b09cfb6c376b27ac1f61c7c5cf6fb1bedff0d841d9f5091"></a>CSL_ALE_POLICER_ENTRYTYPE_IPV6&#160;</td><td class="fielddoc">
<p>IPv4 address IPv6 address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga13963cf3e07219d0a5b09cfb6c376b27a7d3dd6b0b020ce52c8b0d29c980d4e4e"></a>ALE_POLICER_ENTRYTYPE_OVLAN&#160;</td><td class="fielddoc">
<p>VLAN or Inner VLAN </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga13963cf3e07219d0a5b09cfb6c376b27a58062c716cd7544aa95408259fba4eed"></a>ALE_POLICER_ENTRYTYPE_ETHERTYPE&#160;</td><td class="fielddoc">
<p>Outer VLAN </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga13963cf3e07219d0a5b09cfb6c376b27a9cdb731374174c05a1f838f55585aa53"></a>ALE_POLICER_ENTRYTYPE_IPV4&#160;</td><td class="fielddoc">
<p>Ethertype </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga13963cf3e07219d0a5b09cfb6c376b27a553718db024c7c529551757bfa31d6bf"></a>ALE_POLICER_ENTRYTYPE_IPV6&#160;</td><td class="fielddoc">
<p>IPv4 address IPv6 address </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gadff892bd028a6e6ea8da741cd018fe16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html#gadff892bd028a6e6ea8da741cd018fe16">CSL_CPSW_ALE_RAMDEPTH_E</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of statistic blocks. </p>
<p>EMAC has multiple statistics blocks.</p>
<p>STATS0 holds statistics for Host/CPU port (Switch port 0). STATSn holds statistics for MAC ports (Switch ports n).</p>
<p>Defines ALE RAMDEPTH enums for storing IPv6 sliceIndex entry </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggadff892bd028a6e6ea8da741cd018fe16aa6953f3183f53cdce40b2cb37ee504f4"></a>CSL_ALE_RAMDEPTH_64&#160;</td><td class="fielddoc">
<p>RAMDEPTH is 32 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggadff892bd028a6e6ea8da741cd018fe16a91c88f4dec5a25ee60ce08877800dd99"></a>CSL_ALE_RAMDEPTH_128&#160;</td><td class="fielddoc">
<p>RAMDEPTH is 32 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gad987af759b15f05dcc728a28b78775b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gad987af759b15f05dcc728a28b78775b9">CSL_CPSW_ALE_UPD_BW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines ALE Update Bandwidth Control Value: The upd_bw_ctrl field within ALE control register specifies the rate in which adds, updates, touches, writes, and aging updates can occur. At frequencies of 350Mhz, the table update rate should be at its lowest or 5 Million updates per second. When operating the switch core at frequencies or above, the upd_bw_ctrl can be programmed more aggressive. If the upd_bw_ctrl is set but the frequency of the switch subsystem is below the associated value, ALE will drop packets due to insufficient time to complete lookup under high traffic loads. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9ab9ef2a20431adaa51cdaf01646ad060d"></a>ALE_UPD_BW_359MHZ_11M&#160;</td><td class="fielddoc">
<p>0 - 350Mhz, 5M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a310e1098103e8335a8e66e9b6a890a10"></a>ALE_UPD_BW_367MHZ_16M&#160;</td><td class="fielddoc">
<p>1 - 359Mhz, 11M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a8731c8010f28a92cf402f3e406e36a18"></a>ALE_UPD_BW_375MHZ_22M&#160;</td><td class="fielddoc">
<p>2 - 367Mhz, 16M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a8fc12ded34113496af92d68e392950c0"></a>ALE_UPD_BW_384MHZ_28M&#160;</td><td class="fielddoc">
<p>3 - 375Mhz, 22M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9aaa0c1e3b932899892525438e5e5f1a6c"></a>ALE_UPD_BW_392MHZ_34M&#160;</td><td class="fielddoc">
<p>4 - 384Mhz, 28M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a1469ede6c787e3f73ceb1125c02f26e3"></a>ALE_UPD_BW_400MHZ_39M&#160;</td><td class="fielddoc">
<p>5 - 392Mhz, 34M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a489a4fb3421420485de6b299db973d28"></a>ALE_UPD_BW_409MHZ_45M&#160;</td><td class="fielddoc">
<p>6 - 400Mhz, 39M 7 - 409Mhz, 45M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9ab9ef2a20431adaa51cdaf01646ad060d"></a>ALE_UPD_BW_359MHZ_11M&#160;</td><td class="fielddoc">
<p>0 - 350Mhz, 5M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a310e1098103e8335a8e66e9b6a890a10"></a>ALE_UPD_BW_367MHZ_16M&#160;</td><td class="fielddoc">
<p>1 - 359Mhz, 11M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a8731c8010f28a92cf402f3e406e36a18"></a>ALE_UPD_BW_375MHZ_22M&#160;</td><td class="fielddoc">
<p>2 - 367Mhz, 16M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a8fc12ded34113496af92d68e392950c0"></a>ALE_UPD_BW_384MHZ_28M&#160;</td><td class="fielddoc">
<p>3 - 375Mhz, 22M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9aaa0c1e3b932899892525438e5e5f1a6c"></a>ALE_UPD_BW_392MHZ_34M&#160;</td><td class="fielddoc">
<p>4 - 384Mhz, 28M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a1469ede6c787e3f73ceb1125c02f26e3"></a>ALE_UPD_BW_400MHZ_39M&#160;</td><td class="fielddoc">
<p>5 - 392Mhz, 34M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a489a4fb3421420485de6b299db973d28"></a>ALE_UPD_BW_409MHZ_45M&#160;</td><td class="fielddoc">
<p>6 - 400Mhz, 39M 7 - 409Mhz, 45M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9ae1fe09621d7dcfaf822069ad2fcee557"></a>CSL_ALE_UPD_BW_359MHZ_11M&#160;</td><td class="fielddoc">
<p>0 - 350Mhz, 5M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9aaee59a0d487c2f85961adf0a713717f6"></a>CSL_ALE_UPD_BW_367MHZ_16M&#160;</td><td class="fielddoc">
<p>1 - 359Mhz, 11M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a1b4b6b03d33a6fec7b667863abc3f451"></a>CSL_ALE_UPD_BW_375MHZ_22M&#160;</td><td class="fielddoc">
<p>2 - 367Mhz, 16M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9ac4ebab6245e9e71d1ea2e4a747b74e6d"></a>CSL_ALE_UPD_BW_384MHZ_28M&#160;</td><td class="fielddoc">
<p>3 - 375Mhz, 22M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9ad8d93a4ce369fecbff0ddab5292a88e1"></a>CSL_ALE_UPD_BW_392MHZ_34M&#160;</td><td class="fielddoc">
<p>4 - 384Mhz, 28M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a641c41d1e5004717820c9d03daf6ce30"></a>CSL_ALE_UPD_BW_400MHZ_39M&#160;</td><td class="fielddoc">
<p>5 - 392Mhz, 34M </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad987af759b15f05dcc728a28b78775b9a95e023bb3da7ddc8cea1139d95eca441"></a>CSL_ALE_UPD_BW_409MHZ_45M&#160;</td><td class="fielddoc">
<p>6 - 400Mhz, 39M 7 - 409Mhz, 45M </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
