# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_10.srcs/sources_1/new/ornek_conv.vhd"
