//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34431801
// Cuda compilation tools, release 12.6, V12.6.20
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_75
.address_size 64

	// .globl	batchGrad
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry batchGrad(
	.param .u64 batchGrad_param_0,
	.param .u64 batchGrad_param_1,
	.param .u32 batchGrad_param_2,
	.param .u32 batchGrad_param_3,
	.param .u64 batchGrad_param_4,
	.param .u64 batchGrad_param_5,
	.param .u32 batchGrad_param_6,
	.param .u32 batchGrad_param_7,
	.param .u64 batchGrad_param_8,
	.param .u64 batchGrad_param_9,
	.param .u32 batchGrad_param_10,
	.param .u32 batchGrad_param_11,
	.param .u64 batchGrad_param_12,
	.param .u64 batchGrad_param_13,
	.param .u32 batchGrad_param_14,
	.param .u32 batchGrad_param_15,
	.param .u64 batchGrad_param_16,
	.param .f64 batchGrad_param_17
)
{
	.reg .pred 	%p<21>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<79>;
	.reg .f64 	%fd<31>;
	.reg .b64 	%rd<121>;


	ld.param.u64 	%rd16, [batchGrad_param_0];
	ld.param.u64 	%rd17, [batchGrad_param_1];
	ld.param.u32 	%r11, [batchGrad_param_2];
	ld.param.u32 	%r12, [batchGrad_param_3];
	ld.param.u64 	%rd10, [batchGrad_param_4];
	ld.param.u64 	%rd11, [batchGrad_param_5];
	ld.param.u32 	%r13, [batchGrad_param_6];
	ld.param.u32 	%r14, [batchGrad_param_7];
	ld.param.u64 	%rd12, [batchGrad_param_8];
	ld.param.u64 	%rd13, [batchGrad_param_9];
	ld.param.u32 	%r15, [batchGrad_param_10];
	ld.param.u32 	%r16, [batchGrad_param_11];
	ld.param.u64 	%rd14, [batchGrad_param_12];
	ld.param.u64 	%rd15, [batchGrad_param_13];
	ld.param.u32 	%r17, [batchGrad_param_14];
	ld.param.u32 	%r18, [batchGrad_param_15];
	ld.param.u64 	%rd18, [batchGrad_param_16];
	ld.param.f64 	%fd1, [batchGrad_param_17];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd16;
	cvta.to.global.u64 	%rd3, %rd18;
	mov.u32 	%r19, %ntid.y;
	mov.u32 	%r20, %ctaid.y;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r1, %r20, %r19, %r21;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r22, %r24;
	mov.u32 	%r26, %ntid.z;
	mov.u32 	%r27, %ctaid.z;
	mov.u32 	%r28, %tid.z;
	mad.lo.s32 	%r2, %r27, %r26, %r28;
	ld.global.u32 	%r3, [%rd3+4];
	div.s32 	%r5, %r25, %r3;
	mul.lo.s32 	%r29, %r5, %r3;
	sub.s32 	%r4, %r25, %r29;
	ld.global.u32 	%r30, [%rd3];
	setp.ge.s32 	%p1, %r1, %r30;
	setp.lt.s32 	%p2, %r3, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_25;

	ld.global.u32 	%r31, [%rd3+8];
	setp.ge.s32 	%p4, %r2, %r31;
	@%p4 bra 	$L__BB0_25;

	ld.global.u32 	%r32, [%rd3+12];
	setp.ge.s32 	%p5, %r5, %r32;
	@%p5 bra 	$L__BB0_25;

	setp.eq.s32 	%p6, %r4, 0;
	mad.lo.s32 	%r33, %r5, %r12, %r2;
	mul.wide.s32 	%rd19, %r33, 8;
	add.s64 	%rd4, %rd2, %rd19;
	mad.lo.s32 	%r34, %r5, %r11, %r2;
	mul.wide.s32 	%rd20, %r34, 4;
	add.s64 	%rd5, %rd1, %rd20;
	@%p6 bra 	$L__BB0_9;

	add.s32 	%r35, %r3, -1;
	setp.eq.s32 	%p7, %r35, %r4;
	@%p7 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	ld.global.u64 	%rd28, [%rd4];
	cvta.to.global.u64 	%rd29, %rd28;
	ld.global.u32 	%r42, [%rd5];
	mad.lo.s32 	%r43, %r42, %r4, %r1;
	mul.wide.s32 	%rd30, %r43, 4;
	add.s64 	%rd31, %rd29, %rd30;
	sub.s32 	%r44, %r43, %r42;
	mul.wide.s32 	%rd32, %r44, 4;
	add.s64 	%rd33, %rd29, %rd32;
	ld.global.f32 	%f23, [%rd33];
	ld.global.f32 	%f24, [%rd31];
	sub.f32 	%f50, %f24, %f23;
	bra.uni 	$L__BB0_10;

$L__BB0_9:
	ld.global.u64 	%rd34, [%rd4];
	cvta.to.global.u64 	%rd35, %rd34;
	ld.global.u32 	%r45, [%rd5];
	add.s32 	%r46, %r1, %r45;
	mul.wide.s32 	%rd36, %r46, 4;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.s32 	%rd38, %r1, 4;
	add.s64 	%rd39, %rd35, %rd38;
	ld.global.f32 	%f25, [%rd39];
	ld.global.f32 	%f26, [%rd37];
	sub.f32 	%f50, %f26, %f25;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.s32 	%p8, %r4, 1;
	add.s32 	%r36, %r3, -2;
	setp.eq.s32 	%p9, %r36, %r4;
	or.pred  	%p10, %p8, %p9;
	ld.global.u64 	%rd21, [%rd4];
	cvta.to.global.u64 	%rd6, %rd21;
	ld.global.u32 	%r6, [%rd5];
	mad.lo.s32 	%r7, %r6, %r4, %r1;
	sub.s32 	%r37, %r7, %r6;
	mul.wide.s32 	%rd22, %r37, 4;
	add.s64 	%rd7, %rd6, %rd22;
	add.s32 	%r38, %r7, %r6;
	mul.wide.s32 	%rd23, %r38, 4;
	add.s64 	%rd8, %rd6, %rd23;
	@%p10 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;

$L__BB0_7:
	ld.global.f32 	%f20, [%rd8];
	ld.global.f32 	%f21, [%rd7];
	sub.f32 	%f22, %f20, %f21;
	mul.f32 	%f50, %f22, 0f3F000000;
	bra.uni 	$L__BB0_10;

$L__BB0_6:
	mad.lo.s32 	%r39, %r6, -2, %r7;
	mul.wide.s32 	%rd24, %r39, 4;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.f32 	%f16, [%rd25];
	cvt.f64.f32 	%fd2, %f16;
	ld.global.f32 	%f17, [%rd7];
	cvt.f64.f32 	%fd3, %f17;
	mul.f64 	%fd4, %fd3, 0d4020000000000000;
	sub.f64 	%fd5, %fd2, %fd4;
	ld.global.f32 	%f18, [%rd8];
	cvt.f64.f32 	%fd6, %f18;
	fma.rn.f64 	%fd7, %fd6, 0d4020000000000000, %fd5;
	add.s32 	%r41, %r38, %r6;
	mul.wide.s32 	%rd26, %r41, 4;
	add.s64 	%rd27, %rd6, %rd26;
	ld.global.f32 	%f19, [%rd27];
	cvt.f64.f32 	%fd8, %f19;
	sub.f64 	%fd9, %fd7, %fd8;
	div.rn.f64 	%fd10, %fd9, 0d4028000000000000;
	cvt.rn.f32.f64 	%f50, %fd10;

$L__BB0_10:
	mad.lo.s32 	%r47, %r5, %r14, %r2;
	cvta.to.global.u64 	%rd40, %rd10;
	mul.wide.s32 	%rd41, %r47, 8;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.u64 	%rd43, [%rd42];
	cvta.to.global.u64 	%rd44, %rd43;
	mad.lo.s32 	%r48, %r5, %r13, %r2;
	cvta.to.global.u64 	%rd45, %rd11;
	mul.wide.s32 	%rd46, %r48, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.u32 	%r49, [%rd47];
	mad.lo.s32 	%r50, %r49, %r4, %r1;
	mul.wide.s32 	%rd48, %r50, 4;
	add.s64 	%rd49, %rd44, %rd48;
	st.global.f32 	[%rd49], %f50;
	ld.global.u32 	%r8, [%rd3];
	setp.eq.s32 	%p11, %r1, 0;
	@%p11 bra 	$L__BB0_16;

	add.s32 	%r51, %r8, -1;
	setp.eq.s32 	%p12, %r51, %r1;
	@%p12 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_12;

$L__BB0_15:
	ld.global.u64 	%rd55, [%rd4];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.u32 	%r55, [%rd5];
	mad.lo.s32 	%r56, %r55, %r4, %r1;
	mul.wide.s32 	%rd57, %r56, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f32 	%f34, [%rd58+-4];
	ld.global.f32 	%f35, [%rd58];
	sub.f32 	%f51, %f35, %f34;
	bra.uni 	$L__BB0_17;

$L__BB0_16:
	ld.global.u64 	%rd59, [%rd4];
	cvta.to.global.u64 	%rd60, %rd59;
	ld.global.u32 	%r57, [%rd5];
	mul.lo.s32 	%r58, %r57, %r4;
	mul.wide.s32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.f32 	%f36, [%rd62];
	ld.global.f32 	%f37, [%rd62+4];
	sub.f32 	%f51, %f37, %f36;
	bra.uni 	$L__BB0_17;

$L__BB0_12:
	setp.eq.s32 	%p13, %r1, 1;
	add.s32 	%r52, %r8, -2;
	setp.eq.s32 	%p14, %r52, %r1;
	or.pred  	%p15, %p13, %p14;
	ld.global.u64 	%rd50, [%rd4];
	cvta.to.global.u64 	%rd9, %rd50;
	ld.global.u32 	%r53, [%rd5];
	mad.lo.s32 	%r9, %r53, %r4, %r1;
	@%p15 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_13;

$L__BB0_14:
	mul.wide.s32 	%rd53, %r9, 4;
	add.s64 	%rd54, %rd9, %rd53;
	ld.global.f32 	%f31, [%rd54+-4];
	ld.global.f32 	%f32, [%rd54+4];
	sub.f32 	%f33, %f32, %f31;
	mul.f32 	%f51, %f33, 0f3F000000;
	bra.uni 	$L__BB0_17;

$L__BB0_13:
	add.s32 	%r54, %r9, -2;
	mul.wide.s32 	%rd51, %r54, 4;
	add.s64 	%rd52, %rd9, %rd51;
	ld.global.f32 	%f27, [%rd52];
	cvt.f64.f32 	%fd11, %f27;
	ld.global.f32 	%f28, [%rd52+4];
	cvt.f64.f32 	%fd12, %f28;
	mul.f64 	%fd13, %fd12, 0d4020000000000000;
	sub.f64 	%fd14, %fd11, %fd13;
	ld.global.f32 	%f29, [%rd52+12];
	cvt.f64.f32 	%fd15, %f29;
	fma.rn.f64 	%fd16, %fd15, 0d4020000000000000, %fd14;
	ld.global.f32 	%f30, [%rd52+16];
	cvt.f64.f32 	%fd17, %f30;
	sub.f64 	%fd18, %fd16, %fd17;
	div.rn.f64 	%fd19, %fd18, 0d4028000000000000;
	cvt.rn.f32.f64 	%f51, %fd19;

$L__BB0_17:
	mad.lo.s32 	%r59, %r5, %r16, %r2;
	cvta.to.global.u64 	%rd63, %rd12;
	mul.wide.s32 	%rd64, %r59, 8;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.u64 	%rd66, [%rd65];
	cvta.to.global.u64 	%rd67, %rd66;
	mad.lo.s32 	%r60, %r5, %r15, %r2;
	cvta.to.global.u64 	%rd68, %rd13;
	mul.wide.s32 	%rd69, %r60, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.u32 	%r61, [%rd70];
	mad.lo.s32 	%r62, %r61, %r4, %r1;
	mul.wide.s32 	%rd71, %r62, 4;
	add.s64 	%rd72, %rd67, %rd71;
	st.global.f32 	[%rd72], %f51;
	ld.global.u32 	%r10, [%rd3+8];
	setp.eq.s32 	%p16, %r2, 0;
	@%p16 bra 	$L__BB0_23;

	add.s32 	%r63, %r10, -1;
	setp.eq.s32 	%p17, %r63, %r2;
	@%p17 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_19;

$L__BB0_22:
	ld.global.u64 	%rd93, [%rd4];
	cvta.to.global.u64 	%rd94, %rd93;
	ld.global.u32 	%r69, [%rd5];
	mad.lo.s32 	%r70, %r69, %r4, %r1;
	mul.wide.s32 	%rd95, %r70, 4;
	add.s64 	%rd96, %rd94, %rd95;
	ld.global.u64 	%rd97, [%rd4+-8];
	cvta.to.global.u64 	%rd98, %rd97;
	add.s64 	%rd99, %rd98, %rd95;
	ld.global.f32 	%f45, [%rd99];
	ld.global.f32 	%f46, [%rd96];
	sub.f32 	%f52, %f46, %f45;
	bra.uni 	$L__BB0_24;

$L__BB0_23:
	mul.lo.s32 	%r71, %r5, %r12;
	mul.wide.s32 	%rd100, %r71, 8;
	add.s64 	%rd101, %rd2, %rd100;
	ld.global.u64 	%rd102, [%rd101+8];
	cvta.to.global.u64 	%rd103, %rd102;
	mul.lo.s32 	%r72, %r5, %r11;
	mul.wide.s32 	%rd104, %r72, 4;
	add.s64 	%rd105, %rd1, %rd104;
	ld.global.u32 	%r73, [%rd105];
	mad.lo.s32 	%r74, %r73, %r4, %r1;
	mul.wide.s32 	%rd106, %r74, 4;
	add.s64 	%rd107, %rd103, %rd106;
	ld.global.u64 	%rd108, [%rd101];
	cvta.to.global.u64 	%rd109, %rd108;
	add.s64 	%rd110, %rd109, %rd106;
	ld.global.f32 	%f47, [%rd110];
	ld.global.f32 	%f48, [%rd107];
	sub.f32 	%f52, %f48, %f47;
	bra.uni 	$L__BB0_24;

$L__BB0_19:
	setp.eq.s32 	%p18, %r2, 1;
	add.s32 	%r64, %r10, -2;
	setp.eq.s32 	%p19, %r64, %r2;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_20;

$L__BB0_21:
	ld.global.u64 	%rd86, [%rd4+8];
	cvta.to.global.u64 	%rd87, %rd86;
	ld.global.u32 	%r67, [%rd5];
	mad.lo.s32 	%r68, %r67, %r4, %r1;
	mul.wide.s32 	%rd88, %r68, 4;
	add.s64 	%rd89, %rd87, %rd88;
	ld.global.u64 	%rd90, [%rd4+-8];
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd92, %rd91, %rd88;
	ld.global.f32 	%f42, [%rd92];
	ld.global.f32 	%f43, [%rd89];
	sub.f32 	%f44, %f43, %f42;
	mul.f32 	%f52, %f44, 0f3F000000;
	bra.uni 	$L__BB0_24;

$L__BB0_20:
	ld.global.u64 	%rd73, [%rd4+-16];
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r65, [%rd5];
	mad.lo.s32 	%r66, %r65, %r4, %r1;
	mul.wide.s32 	%rd75, %r66, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.f32 	%f38, [%rd76];
	cvt.f64.f32 	%fd20, %f38;
	ld.global.u64 	%rd77, [%rd4+-8];
	cvta.to.global.u64 	%rd78, %rd77;
	add.s64 	%rd79, %rd78, %rd75;
	ld.global.f32 	%f39, [%rd79];
	cvt.f64.f32 	%fd21, %f39;
	mul.f64 	%fd22, %fd21, 0d4020000000000000;
	sub.f64 	%fd23, %fd20, %fd22;
	ld.global.u64 	%rd80, [%rd4+8];
	cvta.to.global.u64 	%rd81, %rd80;
	add.s64 	%rd82, %rd81, %rd75;
	ld.global.f32 	%f40, [%rd82];
	cvt.f64.f32 	%fd24, %f40;
	fma.rn.f64 	%fd25, %fd24, 0d4020000000000000, %fd23;
	ld.global.u64 	%rd83, [%rd4+16];
	cvta.to.global.u64 	%rd84, %rd83;
	add.s64 	%rd85, %rd84, %rd75;
	ld.global.f32 	%f41, [%rd85];
	cvt.f64.f32 	%fd26, %f41;
	sub.f64 	%fd27, %fd25, %fd26;
	div.rn.f64 	%fd28, %fd27, 0d4028000000000000;
	cvt.rn.f32.f64 	%f52, %fd28;

$L__BB0_24:
	cvt.f64.f32 	%fd29, %f52;
	div.rn.f64 	%fd30, %fd29, %fd1;
	cvt.rn.f32.f64 	%f49, %fd30;
	mad.lo.s32 	%r75, %r5, %r18, %r2;
	cvta.to.global.u64 	%rd111, %rd14;
	mul.wide.s32 	%rd112, %r75, 8;
	add.s64 	%rd113, %rd111, %rd112;
	ld.global.u64 	%rd114, [%rd113];
	cvta.to.global.u64 	%rd115, %rd114;
	mad.lo.s32 	%r76, %r5, %r17, %r2;
	cvta.to.global.u64 	%rd116, %rd15;
	mul.wide.s32 	%rd117, %r76, 4;
	add.s64 	%rd118, %rd116, %rd117;
	ld.global.u32 	%r77, [%rd118];
	mad.lo.s32 	%r78, %r77, %r4, %r1;
	mul.wide.s32 	%rd119, %r78, 4;
	add.s64 	%rd120, %rd115, %rd119;
	st.global.f32 	[%rd120], %f49;

$L__BB0_25:
	ret;

}
	// .globl	neighborhoodSumX
.visible .entry neighborhoodSumX(
	.param .u64 neighborhoodSumX_param_0,
	.param .u64 neighborhoodSumX_param_1,
	.param .u32 neighborhoodSumX_param_2,
	.param .u32 neighborhoodSumX_param_3,
	.param .u64 neighborhoodSumX_param_4,
	.param .u64 neighborhoodSumX_param_5,
	.param .u32 neighborhoodSumX_param_6,
	.param .u32 neighborhoodSumX_param_7,
	.param .u64 neighborhoodSumX_param_8,
	.param .u32 neighborhoodSumX_param_9
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<286>;
	.reg .f64 	%fd<93>;
	.reg .b64 	%rd<188>;


	ld.param.u64 	%rd13, [neighborhoodSumX_param_0];
	ld.param.u64 	%rd14, [neighborhoodSumX_param_1];
	ld.param.u32 	%r85, [neighborhoodSumX_param_2];
	ld.param.u32 	%r86, [neighborhoodSumX_param_3];
	ld.param.u64 	%rd15, [neighborhoodSumX_param_4];
	ld.param.u64 	%rd16, [neighborhoodSumX_param_5];
	ld.param.u32 	%r87, [neighborhoodSumX_param_6];
	ld.param.u32 	%r88, [neighborhoodSumX_param_7];
	ld.param.u64 	%rd17, [neighborhoodSumX_param_8];
	ld.param.u32 	%r89, [neighborhoodSumX_param_9];
	mov.u32 	%r90, %ntid.y;
	mov.u32 	%r91, %ctaid.y;
	mov.u32 	%r92, %tid.y;
	mad.lo.s32 	%r1, %r91, %r90, %r92;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r2, %r94, %r93, %r95;
	mov.u32 	%r96, %ntid.z;
	mov.u32 	%r97, %ctaid.z;
	mov.u32 	%r98, %tid.z;
	mad.lo.s32 	%r3, %r97, %r96, %r98;
	cvta.to.global.u64 	%rd1, %rd17;
	ld.global.u32 	%r99, [%rd1];
	setp.ge.s32 	%p1, %r1, %r99;
	@%p1 bra 	$L__BB1_38;

	ld.global.u32 	%r100, [%rd1+8];
	setp.ge.s32 	%p2, %r2, %r100;
	@%p2 bra 	$L__BB1_38;

	ld.global.u32 	%r101, [%rd1+12];
	setp.ge.s32 	%p3, %r3, %r101;
	@%p3 bra 	$L__BB1_38;

	add.s32 	%r4, %r89, 1;
	ld.global.u32 	%r5, [%rd1+4];
	min.s32 	%r6, %r4, %r5;
	setp.lt.s32 	%p4, %r6, 1;
	mad.lo.s32 	%r102, %r3, %r86, %r2;
	cvta.to.global.u64 	%rd18, %rd13;
	mul.wide.s32 	%rd19, %r102, 8;
	add.s64 	%rd2, %rd18, %rd19;
	mad.lo.s32 	%r103, %r3, %r85, %r2;
	cvta.to.global.u64 	%rd20, %rd14;
	mul.wide.s32 	%rd21, %r103, 4;
	add.s64 	%rd3, %rd20, %rd21;
	mov.f64 	%fd84, 0d0000000000000000;
	@%p4 bra 	$L__BB1_10;

	ld.global.u64 	%rd22, [%rd2];
	cvta.to.global.u64 	%rd4, %rd22;
	ld.global.s32 	%rd5, [%rd3];
	mov.u32 	%r105, -2;
	sub.s32 	%r106, %r105, %r89;
	not.b32 	%r107, %r5;
	max.s32 	%r108, %r106, %r107;
	sub.s32 	%r109, %r105, %r108;
	and.b32  	%r255, %r6, 3;
	setp.lt.u32 	%p5, %r109, 3;
	mov.f64 	%fd84, 0d0000000000000000;
	mov.u32 	%r254, 0;
	@%p5 bra 	$L__BB1_7;

	sub.s32 	%r253, %r6, %r255;
	shl.b64 	%rd6, %rd5, 3;
	mov.f64 	%fd84, 0d0000000000000000;
	mov.u32 	%r254, 0;

$L__BB1_6:
	cvt.u32.u64 	%r111, %rd5;
	mad.lo.s32 	%r112, %r111, %r254, %r1;
	mul.wide.s32 	%rd23, %r112, 8;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.f64 	%fd31, [%rd24];
	add.f64 	%fd32, %fd84, %fd31;
	add.s64 	%rd25, %rd24, %rd6;
	ld.global.f64 	%fd33, [%rd25];
	add.f64 	%fd34, %fd32, %fd33;
	add.s64 	%rd26, %rd25, %rd6;
	ld.global.f64 	%fd35, [%rd26];
	add.f64 	%fd36, %fd34, %fd35;
	add.s64 	%rd27, %rd26, %rd6;
	ld.global.f64 	%fd37, [%rd27];
	add.f64 	%fd84, %fd36, %fd37;
	add.s32 	%r254, %r254, 4;
	add.s32 	%r253, %r253, -4;
	setp.ne.s32 	%p6, %r253, 0;
	@%p6 bra 	$L__BB1_6;

$L__BB1_7:
	setp.eq.s32 	%p7, %r255, 0;
	@%p7 bra 	$L__BB1_10;

	cvt.u32.u64 	%r113, %rd5;
	mad.lo.s32 	%r114, %r254, %r113, %r1;
	mul.wide.s32 	%rd28, %r114, 8;
	add.s64 	%rd187, %rd4, %rd28;
	shl.b64 	%rd8, %rd5, 3;

$L__BB1_9:
	.pragma "nounroll";
	ld.global.f64 	%fd38, [%rd187];
	add.f64 	%fd84, %fd84, %fd38;
	add.s64 	%rd187, %rd187, %rd8;
	add.s32 	%r255, %r255, -1;
	setp.ne.s32 	%p8, %r255, 0;
	@%p8 bra 	$L__BB1_9;

$L__BB1_10:
	mad.lo.s32 	%r116, %r3, %r88, %r2;
	cvta.to.global.u64 	%rd29, %rd15;
	mul.wide.s32 	%rd30, %r116, 8;
	add.s64 	%rd11, %rd29, %rd30;
	ld.global.u64 	%rd31, [%rd11];
	cvta.to.global.u64 	%rd32, %rd31;
	mul.wide.s32 	%rd33, %r1, 8;
	add.s64 	%rd34, %rd32, %rd33;
	st.global.f64 	[%rd34], %fd84;
	sub.s32 	%r16, %r5, %r89;
	min.s32 	%r117, %r4, %r16;
	setp.lt.s32 	%p9, %r117, 2;
	mov.u32 	%r273, 1;
	mad.lo.s32 	%r118, %r3, %r87, %r2;
	cvta.to.global.u64 	%rd35, %rd16;
	mul.wide.s32 	%rd36, %r118, 4;
	add.s64 	%rd12, %rd35, %rd36;
	@%p9 bra 	$L__BB1_17;

	not.b32 	%r121, %r5;
	add.s32 	%r122, %r121, %r89;
	mov.u32 	%r123, -2;
	sub.s32 	%r124, %r123, %r89;
	max.s32 	%r125, %r122, %r124;
	sub.s32 	%r17, %r123, %r125;
	mov.u32 	%r126, -3;
	sub.s32 	%r127, %r126, %r125;
	and.b32  	%r262, %r17, 3;
	setp.lt.u32 	%p10, %r127, 3;
	mov.u32 	%r273, 1;
	@%p10 bra 	$L__BB1_14;

	sub.s32 	%r257, %r17, %r262;
	mov.u32 	%r273, 1;

$L__BB1_13:
	ld.global.u64 	%rd37, [%rd2];
	cvta.to.global.u64 	%rd38, %rd37;
	ld.global.u32 	%r129, [%rd3];
	add.s32 	%r130, %r273, %r89;
	mad.lo.s32 	%r131, %r129, %r130, %r1;
	mul.wide.s32 	%rd39, %r131, 8;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.f64 	%fd40, [%rd40];
	add.f64 	%fd41, %fd84, %fd40;
	ld.global.u64 	%rd41, [%rd11];
	cvta.to.global.u64 	%rd42, %rd41;
	ld.global.u32 	%r132, [%rd12];
	mad.lo.s32 	%r133, %r132, %r273, %r1;
	mul.wide.s32 	%rd43, %r133, 8;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.f64 	[%rd44], %fd41;
	add.s32 	%r134, %r273, 1;
	add.s32 	%r135, %r134, %r89;
	ld.global.u64 	%rd45, [%rd2];
	cvta.to.global.u64 	%rd46, %rd45;
	ld.global.u32 	%r136, [%rd3];
	mad.lo.s32 	%r137, %r136, %r135, %r1;
	mul.wide.s32 	%rd47, %r137, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.f64 	%fd42, [%rd48];
	add.f64 	%fd43, %fd41, %fd42;
	ld.global.u64 	%rd49, [%rd11];
	cvta.to.global.u64 	%rd50, %rd49;
	ld.global.u32 	%r138, [%rd12];
	mad.lo.s32 	%r139, %r138, %r134, %r1;
	mul.wide.s32 	%rd51, %r139, 8;
	add.s64 	%rd52, %rd50, %rd51;
	st.global.f64 	[%rd52], %fd43;
	add.s32 	%r140, %r273, 2;
	add.s32 	%r141, %r140, %r89;
	ld.global.u64 	%rd53, [%rd2];
	cvta.to.global.u64 	%rd54, %rd53;
	ld.global.u32 	%r142, [%rd3];
	mad.lo.s32 	%r143, %r142, %r141, %r1;
	mul.wide.s32 	%rd55, %r143, 8;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.f64 	%fd44, [%rd56];
	add.f64 	%fd45, %fd43, %fd44;
	ld.global.u64 	%rd57, [%rd11];
	cvta.to.global.u64 	%rd58, %rd57;
	ld.global.u32 	%r144, [%rd12];
	mad.lo.s32 	%r145, %r144, %r140, %r1;
	mul.wide.s32 	%rd59, %r145, 8;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f64 	[%rd60], %fd45;
	add.s32 	%r146, %r273, 3;
	add.s32 	%r147, %r146, %r89;
	ld.global.u64 	%rd61, [%rd2];
	cvta.to.global.u64 	%rd62, %rd61;
	ld.global.u32 	%r148, [%rd3];
	mad.lo.s32 	%r149, %r148, %r147, %r1;
	mul.wide.s32 	%rd63, %r149, 8;
	add.s64 	%rd64, %rd62, %rd63;
	ld.global.f64 	%fd46, [%rd64];
	add.f64 	%fd84, %fd45, %fd46;
	ld.global.u64 	%rd65, [%rd11];
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r150, [%rd12];
	mad.lo.s32 	%r151, %r150, %r146, %r1;
	mul.wide.s32 	%rd67, %r151, 8;
	add.s64 	%rd68, %rd66, %rd67;
	st.global.f64 	[%rd68], %fd84;
	add.s32 	%r273, %r273, 4;
	add.s32 	%r257, %r257, -4;
	setp.ne.s32 	%p11, %r257, 0;
	@%p11 bra 	$L__BB1_13;

$L__BB1_14:
	setp.eq.s32 	%p12, %r262, 0;
	@%p12 bra 	$L__BB1_17;

	add.s32 	%r260, %r273, %r89;

$L__BB1_16:
	.pragma "nounroll";
	ld.global.u64 	%rd69, [%rd2];
	cvta.to.global.u64 	%rd70, %rd69;
	ld.global.u32 	%r152, [%rd3];
	mad.lo.s32 	%r153, %r152, %r260, %r1;
	mul.wide.s32 	%rd71, %r153, 8;
	add.s64 	%rd72, %rd70, %rd71;
	ld.global.f64 	%fd47, [%rd72];
	add.f64 	%fd84, %fd84, %fd47;
	ld.global.u64 	%rd73, [%rd11];
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r154, [%rd12];
	mad.lo.s32 	%r155, %r154, %r273, %r1;
	mul.wide.s32 	%rd75, %r155, 8;
	add.s64 	%rd76, %rd74, %rd75;
	st.global.f64 	[%rd76], %fd84;
	add.s32 	%r273, %r273, 1;
	add.s32 	%r260, %r260, 1;
	add.s32 	%r262, %r262, -1;
	setp.ne.s32 	%p13, %r262, 0;
	@%p13 bra 	$L__BB1_16;

$L__BB1_17:
	setp.ge.s32 	%p14, %r273, %r16;
	@%p14 bra 	$L__BB1_24;

	sub.s32 	%r157, %r5, %r273;
	sub.s32 	%r158, %r157, %r89;
	and.b32  	%r267, %r158, 3;
	setp.eq.s32 	%p15, %r267, 0;
	mov.u32 	%r268, %r273;
	@%p15 bra 	$L__BB1_21;

	add.s32 	%r159, %r273, -1;
	sub.s32 	%r265, %r159, %r89;
	add.s32 	%r264, %r273, %r89;
	mov.u32 	%r268, %r273;

$L__BB1_20:
	.pragma "nounroll";
	ld.global.u64 	%rd77, [%rd2];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.u32 	%r160, [%rd3];
	mad.lo.s32 	%r161, %r160, %r264, %r1;
	mul.wide.s32 	%rd79, %r161, 8;
	add.s64 	%rd80, %rd78, %rd79;
	mad.lo.s32 	%r162, %r160, %r265, %r1;
	mul.wide.s32 	%rd81, %r162, 8;
	add.s64 	%rd82, %rd78, %rd81;
	ld.global.f64 	%fd49, [%rd82];
	ld.global.f64 	%fd50, [%rd80];
	sub.f64 	%fd51, %fd50, %fd49;
	add.f64 	%fd84, %fd84, %fd51;
	ld.global.u64 	%rd83, [%rd11];
	cvta.to.global.u64 	%rd84, %rd83;
	ld.global.u32 	%r163, [%rd12];
	mad.lo.s32 	%r164, %r163, %r268, %r1;
	mul.wide.s32 	%rd85, %r164, 8;
	add.s64 	%rd86, %rd84, %rd85;
	st.global.f64 	[%rd86], %fd84;
	add.s32 	%r268, %r268, 1;
	add.s32 	%r265, %r265, 1;
	add.s32 	%r264, %r264, 1;
	add.s32 	%r267, %r267, -1;
	setp.ne.s32 	%p16, %r267, 0;
	@%p16 bra 	$L__BB1_20;

$L__BB1_21:
	not.b32 	%r165, %r273;
	add.s32 	%r166, %r5, %r165;
	sub.s32 	%r167, %r166, %r89;
	setp.lt.u32 	%p17, %r167, 3;
	mov.u32 	%r273, %r268;
	@%p17 bra 	$L__BB1_24;

	add.s32 	%r168, %r268, 2;
	sub.s32 	%r271, %r168, %r89;
	add.s32 	%r169, %r268, %r89;
	add.s32 	%r270, %r169, 3;
	not.b32 	%r49, %r89;
	mov.u32 	%r273, %r268;

$L__BB1_23:
	ld.global.u64 	%rd87, [%rd2];
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.u32 	%r170, [%rd3];
	add.s32 	%r171, %r89, %r273;
	mad.lo.s32 	%r172, %r170, %r171, %r1;
	mul.wide.s32 	%rd89, %r172, 8;
	add.s64 	%rd90, %rd88, %rd89;
	add.s32 	%r173, %r49, %r273;
	mad.lo.s32 	%r174, %r170, %r173, %r1;
	mul.wide.s32 	%rd91, %r174, 8;
	add.s64 	%rd92, %rd88, %rd91;
	ld.global.f64 	%fd52, [%rd92];
	ld.global.f64 	%fd53, [%rd90];
	sub.f64 	%fd54, %fd53, %fd52;
	add.f64 	%fd55, %fd84, %fd54;
	ld.global.u64 	%rd93, [%rd11];
	cvta.to.global.u64 	%rd94, %rd93;
	ld.global.u32 	%r175, [%rd12];
	mad.lo.s32 	%r176, %r175, %r273, %r1;
	mul.wide.s32 	%rd95, %r176, 8;
	add.s64 	%rd96, %rd94, %rd95;
	st.global.f64 	[%rd96], %fd55;
	ld.global.u64 	%rd97, [%rd2];
	cvta.to.global.u64 	%rd98, %rd97;
	ld.global.u32 	%r177, [%rd3];
	add.s32 	%r178, %r4, %r273;
	mad.lo.s32 	%r179, %r177, %r178, %r1;
	mul.wide.s32 	%rd99, %r179, 8;
	add.s64 	%rd100, %rd98, %rd99;
	add.s32 	%r180, %r271, -2;
	mad.lo.s32 	%r181, %r177, %r180, %r1;
	mul.wide.s32 	%rd101, %r181, 8;
	add.s64 	%rd102, %rd98, %rd101;
	ld.global.f64 	%fd56, [%rd102];
	ld.global.f64 	%fd57, [%rd100];
	sub.f64 	%fd58, %fd57, %fd56;
	add.f64 	%fd59, %fd55, %fd58;
	ld.global.u64 	%rd103, [%rd11];
	cvta.to.global.u64 	%rd104, %rd103;
	ld.global.u32 	%r182, [%rd12];
	add.s32 	%r183, %r273, 1;
	mad.lo.s32 	%r184, %r182, %r183, %r1;
	mul.wide.s32 	%rd105, %r184, 8;
	add.s64 	%rd106, %rd104, %rd105;
	st.global.f64 	[%rd106], %fd59;
	ld.global.u64 	%rd107, [%rd2];
	cvta.to.global.u64 	%rd108, %rd107;
	ld.global.u32 	%r185, [%rd3];
	add.s32 	%r186, %r270, -1;
	mad.lo.s32 	%r187, %r185, %r186, %r1;
	mul.wide.s32 	%rd109, %r187, 8;
	add.s64 	%rd110, %rd108, %rd109;
	add.s32 	%r188, %r271, -1;
	mad.lo.s32 	%r189, %r185, %r188, %r1;
	mul.wide.s32 	%rd111, %r189, 8;
	add.s64 	%rd112, %rd108, %rd111;
	ld.global.f64 	%fd60, [%rd112];
	ld.global.f64 	%fd61, [%rd110];
	sub.f64 	%fd62, %fd61, %fd60;
	add.f64 	%fd63, %fd59, %fd62;
	ld.global.u64 	%rd113, [%rd11];
	cvta.to.global.u64 	%rd114, %rd113;
	ld.global.u32 	%r190, [%rd12];
	add.s32 	%r191, %r273, 2;
	mad.lo.s32 	%r192, %r190, %r191, %r1;
	mul.wide.s32 	%rd115, %r192, 8;
	add.s64 	%rd116, %rd114, %rd115;
	st.global.f64 	[%rd116], %fd63;
	ld.global.u64 	%rd117, [%rd2];
	cvta.to.global.u64 	%rd118, %rd117;
	ld.global.u32 	%r193, [%rd3];
	mad.lo.s32 	%r194, %r193, %r270, %r1;
	mul.wide.s32 	%rd119, %r194, 8;
	add.s64 	%rd120, %rd118, %rd119;
	mad.lo.s32 	%r195, %r193, %r271, %r1;
	mul.wide.s32 	%rd121, %r195, 8;
	add.s64 	%rd122, %rd118, %rd121;
	ld.global.f64 	%fd64, [%rd122];
	ld.global.f64 	%fd65, [%rd120];
	sub.f64 	%fd66, %fd65, %fd64;
	add.f64 	%fd84, %fd63, %fd66;
	ld.global.u64 	%rd123, [%rd11];
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.u32 	%r196, [%rd12];
	add.s32 	%r197, %r273, 3;
	mad.lo.s32 	%r198, %r196, %r197, %r1;
	mul.wide.s32 	%rd125, %r198, 8;
	add.s64 	%rd126, %rd124, %rd125;
	st.global.f64 	[%rd126], %fd84;
	add.s32 	%r271, %r271, 4;
	add.s32 	%r270, %r270, 4;
	add.s32 	%r273, %r273, 4;
	setp.lt.s32 	%p18, %r273, %r16;
	@%p18 bra 	$L__BB1_23;

$L__BB1_24:
	setp.ge.s32 	%p19, %r273, %r6;
	@%p19 bra 	$L__BB1_31;

	not.b32 	%r200, %r273;
	mov.u32 	%r201, -2;
	sub.s32 	%r202, %r201, %r89;
	not.b32 	%r203, %r5;
	max.s32 	%r57, %r202, %r203;
	sub.s32 	%r204, %r200, %r57;
	and.b32  	%r275, %r204, 3;
	setp.eq.s32 	%p20, %r275, 0;
	mov.u32 	%r276, %r273;
	@%p20 bra 	$L__BB1_28;

	mov.u32 	%r276, %r273;

$L__BB1_27:
	.pragma "nounroll";
	ld.global.u64 	%rd127, [%rd11];
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r205, [%rd12];
	mad.lo.s32 	%r206, %r205, %r276, %r1;
	mul.wide.s32 	%rd129, %r206, 8;
	add.s64 	%rd130, %rd128, %rd129;
	st.global.f64 	[%rd130], %fd84;
	add.s32 	%r276, %r276, 1;
	add.s32 	%r275, %r275, -1;
	setp.ne.s32 	%p21, %r275, 0;
	@%p21 bra 	$L__BB1_27;

$L__BB1_28:
	sub.s32 	%r208, %r201, %r273;
	sub.s32 	%r209, %r208, %r57;
	setp.lt.u32 	%p22, %r209, 3;
	mov.u32 	%r273, %r276;
	@%p22 bra 	$L__BB1_31;

	mov.u32 	%r273, %r276;

$L__BB1_30:
	ld.global.u64 	%rd131, [%rd11];
	cvta.to.global.u64 	%rd132, %rd131;
	ld.global.u32 	%r210, [%rd12];
	mad.lo.s32 	%r211, %r210, %r273, %r1;
	mul.wide.s32 	%rd133, %r211, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.f64 	[%rd134], %fd84;
	ld.global.u64 	%rd135, [%rd11];
	cvta.to.global.u64 	%rd136, %rd135;
	ld.global.u32 	%r212, [%rd12];
	add.s32 	%r213, %r273, 1;
	mad.lo.s32 	%r214, %r212, %r213, %r1;
	mul.wide.s32 	%rd137, %r214, 8;
	add.s64 	%rd138, %rd136, %rd137;
	st.global.f64 	[%rd138], %fd84;
	ld.global.u64 	%rd139, [%rd11];
	cvta.to.global.u64 	%rd140, %rd139;
	ld.global.u32 	%r215, [%rd12];
	add.s32 	%r216, %r273, 2;
	mad.lo.s32 	%r217, %r215, %r216, %r1;
	mul.wide.s32 	%rd141, %r217, 8;
	add.s64 	%rd142, %rd140, %rd141;
	st.global.f64 	[%rd142], %fd84;
	ld.global.u64 	%rd143, [%rd11];
	cvta.to.global.u64 	%rd144, %rd143;
	ld.global.u32 	%r218, [%rd12];
	add.s32 	%r219, %r273, 3;
	mad.lo.s32 	%r220, %r218, %r219, %r1;
	mul.wide.s32 	%rd145, %r220, 8;
	add.s64 	%rd146, %rd144, %rd145;
	st.global.f64 	[%rd146], %fd84;
	add.s32 	%r273, %r273, 4;
	setp.lt.s32 	%p23, %r273, %r6;
	@%p23 bra 	$L__BB1_30;

$L__BB1_31:
	setp.le.s32 	%p24, %r5, %r273;
	@%p24 bra 	$L__BB1_38;

	not.b32 	%r68, %r89;
	sub.s32 	%r221, %r5, %r273;
	and.b32  	%r282, %r221, 3;
	setp.eq.s32 	%p25, %r282, 0;
	mov.u32 	%r283, %r273;
	@%p25 bra 	$L__BB1_35;

	add.s32 	%r222, %r273, -1;
	sub.s32 	%r280, %r222, %r89;
	mov.u32 	%r283, %r273;

$L__BB1_34:
	.pragma "nounroll";
	ld.global.u64 	%rd147, [%rd2];
	cvta.to.global.u64 	%rd148, %rd147;
	ld.global.u32 	%r223, [%rd3];
	mad.lo.s32 	%r224, %r223, %r280, %r1;
	mul.wide.s32 	%rd149, %r224, 8;
	add.s64 	%rd150, %rd148, %rd149;
	ld.global.f64 	%fd67, [%rd150];
	sub.f64 	%fd84, %fd84, %fd67;
	ld.global.u64 	%rd151, [%rd11];
	cvta.to.global.u64 	%rd152, %rd151;
	ld.global.u32 	%r225, [%rd12];
	mad.lo.s32 	%r226, %r225, %r283, %r1;
	mul.wide.s32 	%rd153, %r226, 8;
	add.s64 	%rd154, %rd152, %rd153;
	st.global.f64 	[%rd154], %fd84;
	add.s32 	%r283, %r283, 1;
	add.s32 	%r280, %r280, 1;
	add.s32 	%r282, %r282, -1;
	setp.ne.s32 	%p26, %r282, 0;
	@%p26 bra 	$L__BB1_34;

$L__BB1_35:
	not.b32 	%r227, %r273;
	add.s32 	%r228, %r5, %r227;
	setp.lt.u32 	%p27, %r228, 3;
	@%p27 bra 	$L__BB1_38;

	add.s32 	%r229, %r283, 2;
	sub.s32 	%r284, %r229, %r89;
	add.s32 	%r79, %r68, 1;
	add.s32 	%r80, %r68, 2;

$L__BB1_37:
	ld.global.u64 	%rd155, [%rd2];
	cvta.to.global.u64 	%rd156, %rd155;
	ld.global.u32 	%r230, [%rd3];
	add.s32 	%r231, %r68, %r283;
	mad.lo.s32 	%r232, %r230, %r231, %r1;
	mul.wide.s32 	%rd157, %r232, 8;
	add.s64 	%rd158, %rd156, %rd157;
	ld.global.f64 	%fd68, [%rd158];
	sub.f64 	%fd69, %fd84, %fd68;
	ld.global.u64 	%rd159, [%rd11];
	cvta.to.global.u64 	%rd160, %rd159;
	ld.global.u32 	%r233, [%rd12];
	mad.lo.s32 	%r234, %r233, %r283, %r1;
	mul.wide.s32 	%rd161, %r234, 8;
	add.s64 	%rd162, %rd160, %rd161;
	st.global.f64 	[%rd162], %fd69;
	ld.global.u64 	%rd163, [%rd2];
	cvta.to.global.u64 	%rd164, %rd163;
	ld.global.u32 	%r235, [%rd3];
	add.s32 	%r236, %r79, %r283;
	mad.lo.s32 	%r237, %r235, %r236, %r1;
	mul.wide.s32 	%rd165, %r237, 8;
	add.s64 	%rd166, %rd164, %rd165;
	ld.global.f64 	%fd70, [%rd166];
	sub.f64 	%fd71, %fd69, %fd70;
	ld.global.u64 	%rd167, [%rd11];
	cvta.to.global.u64 	%rd168, %rd167;
	ld.global.u32 	%r238, [%rd12];
	add.s32 	%r239, %r283, 1;
	mad.lo.s32 	%r240, %r238, %r239, %r1;
	mul.wide.s32 	%rd169, %r240, 8;
	add.s64 	%rd170, %rd168, %rd169;
	st.global.f64 	[%rd170], %fd71;
	ld.global.u64 	%rd171, [%rd2];
	cvta.to.global.u64 	%rd172, %rd171;
	ld.global.u32 	%r241, [%rd3];
	add.s32 	%r242, %r80, %r283;
	mad.lo.s32 	%r243, %r241, %r242, %r1;
	mul.wide.s32 	%rd173, %r243, 8;
	add.s64 	%rd174, %rd172, %rd173;
	ld.global.f64 	%fd72, [%rd174];
	sub.f64 	%fd73, %fd71, %fd72;
	ld.global.u64 	%rd175, [%rd11];
	cvta.to.global.u64 	%rd176, %rd175;
	ld.global.u32 	%r244, [%rd12];
	add.s32 	%r245, %r283, 2;
	mad.lo.s32 	%r246, %r244, %r245, %r1;
	mul.wide.s32 	%rd177, %r246, 8;
	add.s64 	%rd178, %rd176, %rd177;
	st.global.f64 	[%rd178], %fd73;
	ld.global.u64 	%rd179, [%rd2];
	cvta.to.global.u64 	%rd180, %rd179;
	ld.global.u32 	%r247, [%rd3];
	mad.lo.s32 	%r248, %r247, %r284, %r1;
	mul.wide.s32 	%rd181, %r248, 8;
	add.s64 	%rd182, %rd180, %rd181;
	ld.global.f64 	%fd74, [%rd182];
	sub.f64 	%fd84, %fd73, %fd74;
	ld.global.u64 	%rd183, [%rd11];
	cvta.to.global.u64 	%rd184, %rd183;
	ld.global.u32 	%r249, [%rd12];
	add.s32 	%r250, %r283, 3;
	mad.lo.s32 	%r251, %r249, %r250, %r1;
	mul.wide.s32 	%rd185, %r251, 8;
	add.s64 	%rd186, %rd184, %rd185;
	st.global.f64 	[%rd186], %fd84;
	add.s32 	%r284, %r284, 4;
	add.s32 	%r283, %r283, 4;
	setp.lt.s32 	%p28, %r283, %r5;
	@%p28 bra 	$L__BB1_37;

$L__BB1_38:
	ret;

}
	// .globl	neighborhoodSumY
.visible .entry neighborhoodSumY(
	.param .u64 neighborhoodSumY_param_0,
	.param .u64 neighborhoodSumY_param_1,
	.param .u32 neighborhoodSumY_param_2,
	.param .u32 neighborhoodSumY_param_3,
	.param .u64 neighborhoodSumY_param_4,
	.param .u64 neighborhoodSumY_param_5,
	.param .u32 neighborhoodSumY_param_6,
	.param .u32 neighborhoodSumY_param_7,
	.param .u64 neighborhoodSumY_param_8,
	.param .u32 neighborhoodSumY_param_9
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<289>;
	.reg .f64 	%fd<93>;
	.reg .b64 	%rd<185>;


	ld.param.u64 	%rd13, [neighborhoodSumY_param_0];
	ld.param.u64 	%rd14, [neighborhoodSumY_param_1];
	ld.param.u32 	%r78, [neighborhoodSumY_param_2];
	ld.param.u32 	%r79, [neighborhoodSumY_param_3];
	ld.param.u64 	%rd15, [neighborhoodSumY_param_4];
	ld.param.u64 	%rd16, [neighborhoodSumY_param_5];
	ld.param.u32 	%r80, [neighborhoodSumY_param_6];
	ld.param.u32 	%r81, [neighborhoodSumY_param_7];
	ld.param.u64 	%rd17, [neighborhoodSumY_param_8];
	ld.param.u32 	%r82, [neighborhoodSumY_param_9];
	mov.u32 	%r83, %ntid.y;
	mov.u32 	%r84, %ctaid.y;
	mov.u32 	%r85, %tid.y;
	mad.lo.s32 	%r1, %r84, %r83, %r85;
	mov.u32 	%r86, %ntid.x;
	mov.u32 	%r87, %ctaid.x;
	mov.u32 	%r88, %tid.x;
	mad.lo.s32 	%r2, %r87, %r86, %r88;
	mov.u32 	%r89, %ntid.z;
	mov.u32 	%r90, %ctaid.z;
	mov.u32 	%r91, %tid.z;
	mad.lo.s32 	%r3, %r90, %r89, %r91;
	cvta.to.global.u64 	%rd1, %rd17;
	ld.global.u32 	%r92, [%rd1+4];
	setp.ge.s32 	%p1, %r1, %r92;
	@%p1 bra 	$L__BB2_37;

	ld.global.u32 	%r93, [%rd1+8];
	setp.ge.s32 	%p2, %r2, %r93;
	@%p2 bra 	$L__BB2_37;

	ld.global.u32 	%r94, [%rd1+12];
	setp.ge.s32 	%p3, %r3, %r94;
	@%p3 bra 	$L__BB2_37;

	ld.global.u32 	%r4, [%rd1];
	add.s32 	%r5, %r82, 1;
	min.s32 	%r6, %r5, %r4;
	setp.lt.s32 	%p4, %r6, 1;
	mad.lo.s32 	%r95, %r3, %r79, %r2;
	cvta.to.global.u64 	%rd18, %rd13;
	mul.wide.s32 	%rd19, %r95, 8;
	add.s64 	%rd2, %rd18, %rd19;
	mad.lo.s32 	%r96, %r3, %r78, %r2;
	cvta.to.global.u64 	%rd20, %rd14;
	mul.wide.s32 	%rd21, %r96, 4;
	add.s64 	%rd3, %rd20, %rd21;
	mov.f64 	%fd84, 0d0000000000000000;
	@%p4 bra 	$L__BB2_10;

	ld.global.u64 	%rd22, [%rd2];
	cvta.to.global.u64 	%rd4, %rd22;
	ld.global.u32 	%r7, [%rd3];
	mov.u32 	%r98, -2;
	sub.s32 	%r8, %r98, %r82;
	not.b32 	%r99, %r4;
	max.s32 	%r100, %r8, %r99;
	sub.s32 	%r101, %r98, %r100;
	and.b32  	%r262, %r6, 3;
	setp.lt.u32 	%p5, %r101, 3;
	mov.f64 	%fd84, 0d0000000000000000;
	mov.u32 	%r261, 0;
	@%p5 bra 	$L__BB2_7;

	mul.lo.s32 	%r103, %r7, %r1;
	mul.wide.s32 	%rd23, %r103, 8;
	add.s64 	%rd183, %rd4, %rd23;
	max.s32 	%r105, %r99, %r8;
	add.s32 	%r106, %r105, %r262;
	neg.s32 	%r259, %r106;
	mov.f64 	%fd84, 0d0000000000000000;
	mov.u32 	%r261, 0;

$L__BB2_6:
	ld.global.f64 	%fd31, [%rd183];
	add.f64 	%fd32, %fd84, %fd31;
	ld.global.f64 	%fd33, [%rd183+8];
	add.f64 	%fd34, %fd32, %fd33;
	ld.global.f64 	%fd35, [%rd183+16];
	add.f64 	%fd36, %fd34, %fd35;
	ld.global.f64 	%fd37, [%rd183+24];
	add.f64 	%fd84, %fd36, %fd37;
	add.s32 	%r261, %r261, 4;
	add.s64 	%rd183, %rd183, 32;
	add.s32 	%r259, %r259, -4;
	setp.ne.s32 	%p6, %r259, 1;
	@%p6 bra 	$L__BB2_6;

$L__BB2_7:
	setp.eq.s32 	%p7, %r262, 0;
	@%p7 bra 	$L__BB2_10;

	mad.lo.s32 	%r107, %r7, %r1, %r261;
	mul.wide.s32 	%rd24, %r107, 8;
	add.s64 	%rd184, %rd4, %rd24;

$L__BB2_9:
	.pragma "nounroll";
	ld.global.f64 	%fd38, [%rd184];
	add.f64 	%fd84, %fd84, %fd38;
	add.s64 	%rd184, %rd184, 8;
	add.s32 	%r262, %r262, -1;
	setp.ne.s32 	%p8, %r262, 0;
	@%p8 bra 	$L__BB2_9;

$L__BB2_10:
	mad.lo.s32 	%r109, %r3, %r81, %r2;
	cvta.to.global.u64 	%rd25, %rd15;
	mul.wide.s32 	%rd26, %r109, 8;
	add.s64 	%rd11, %rd25, %rd26;
	ld.global.u64 	%rd27, [%rd11];
	cvta.to.global.u64 	%rd28, %rd27;
	mad.lo.s32 	%r110, %r3, %r80, %r2;
	cvta.to.global.u64 	%rd29, %rd16;
	mul.wide.s32 	%rd30, %r110, 4;
	add.s64 	%rd12, %rd29, %rd30;
	ld.global.u32 	%r111, [%rd12];
	mul.lo.s32 	%r112, %r111, %r1;
	mul.wide.s32 	%rd31, %r112, 8;
	add.s64 	%rd32, %rd28, %rd31;
	st.global.f64 	[%rd32], %fd84;
	sub.s32 	%r18, %r4, %r82;
	min.s32 	%r113, %r5, %r18;
	setp.lt.s32 	%p9, %r113, 2;
	mov.u32 	%r278, 1;
	@%p9 bra 	$L__BB2_16;

	not.b32 	%r116, %r4;
	add.s32 	%r117, %r116, %r82;
	mov.u32 	%r118, -2;
	sub.s32 	%r119, %r118, %r82;
	max.s32 	%r19, %r117, %r119;
	sub.s32 	%r120, %r118, %r19;
	mov.u32 	%r121, -3;
	sub.s32 	%r122, %r121, %r19;
	and.b32  	%r271, %r120, 3;
	setp.lt.u32 	%p10, %r122, 3;
	mov.u32 	%r278, 1;
	@%p10 bra 	$L__BB2_14;

	add.s32 	%r127, %r19, %r271;
	neg.s32 	%r263, %r127;
	mov.u32 	%r278, 1;
	mov.u32 	%r266, 4;
	mov.u32 	%r265, 3;
	mov.u32 	%r264, 2;

$L__BB2_13:
	ld.global.u64 	%rd33, [%rd2];
	cvta.to.global.u64 	%rd34, %rd33;
	ld.global.u32 	%r128, [%rd3];
	add.s32 	%r129, %r82, %r278;
	mad.lo.s32 	%r130, %r1, %r128, %r129;
	mul.wide.s32 	%rd35, %r130, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.f64 	%fd40, [%rd36];
	add.f64 	%fd41, %fd84, %fd40;
	ld.global.u64 	%rd37, [%rd11];
	cvta.to.global.u64 	%rd38, %rd37;
	ld.global.u32 	%r131, [%rd12];
	mad.lo.s32 	%r132, %r1, %r131, %r278;
	mul.wide.s32 	%rd39, %r132, 8;
	add.s64 	%rd40, %rd38, %rd39;
	st.global.f64 	[%rd40], %fd41;
	ld.global.u64 	%rd41, [%rd2];
	cvta.to.global.u64 	%rd42, %rd41;
	ld.global.u32 	%r133, [%rd3];
	add.s32 	%r134, %r82, %r264;
	mad.lo.s32 	%r135, %r1, %r133, %r134;
	mul.wide.s32 	%rd43, %r135, 8;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.f64 	%fd42, [%rd44];
	add.f64 	%fd43, %fd41, %fd42;
	ld.global.u64 	%rd45, [%rd11];
	cvta.to.global.u64 	%rd46, %rd45;
	ld.global.u32 	%r136, [%rd12];
	mad.lo.s32 	%r137, %r1, %r136, %r264;
	mul.wide.s32 	%rd47, %r137, 8;
	add.s64 	%rd48, %rd46, %rd47;
	st.global.f64 	[%rd48], %fd43;
	ld.global.u64 	%rd49, [%rd2];
	cvta.to.global.u64 	%rd50, %rd49;
	ld.global.u32 	%r138, [%rd3];
	add.s32 	%r139, %r82, %r265;
	mad.lo.s32 	%r140, %r1, %r138, %r139;
	mul.wide.s32 	%rd51, %r140, 8;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.f64 	%fd44, [%rd52];
	add.f64 	%fd45, %fd43, %fd44;
	ld.global.u64 	%rd53, [%rd11];
	cvta.to.global.u64 	%rd54, %rd53;
	ld.global.u32 	%r141, [%rd12];
	mad.lo.s32 	%r142, %r1, %r141, %r265;
	mul.wide.s32 	%rd55, %r142, 8;
	add.s64 	%rd56, %rd54, %rd55;
	st.global.f64 	[%rd56], %fd45;
	ld.global.u64 	%rd57, [%rd2];
	cvta.to.global.u64 	%rd58, %rd57;
	ld.global.u32 	%r143, [%rd3];
	add.s32 	%r144, %r82, %r266;
	mad.lo.s32 	%r145, %r1, %r143, %r144;
	mul.wide.s32 	%rd59, %r145, 8;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.f64 	%fd46, [%rd60];
	add.f64 	%fd84, %fd45, %fd46;
	ld.global.u64 	%rd61, [%rd11];
	cvta.to.global.u64 	%rd62, %rd61;
	ld.global.u32 	%r146, [%rd12];
	mad.lo.s32 	%r147, %r1, %r146, %r266;
	mul.wide.s32 	%rd63, %r147, 8;
	add.s64 	%rd64, %rd62, %rd63;
	st.global.f64 	[%rd64], %fd84;
	add.s32 	%r278, %r278, 4;
	add.s32 	%r266, %r266, 4;
	add.s32 	%r265, %r265, 4;
	add.s32 	%r264, %r264, 4;
	add.s32 	%r263, %r263, -4;
	setp.ne.s32 	%p11, %r263, 2;
	@%p11 bra 	$L__BB2_13;

$L__BB2_14:
	setp.eq.s32 	%p12, %r271, 0;
	@%p12 bra 	$L__BB2_16;

$L__BB2_15:
	.pragma "nounroll";
	ld.global.u64 	%rd65, [%rd2];
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r148, [%rd3];
	add.s32 	%r149, %r82, %r278;
	mad.lo.s32 	%r150, %r1, %r148, %r149;
	mul.wide.s32 	%rd67, %r150, 8;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.f64 	%fd47, [%rd68];
	add.f64 	%fd84, %fd84, %fd47;
	ld.global.u64 	%rd69, [%rd11];
	cvta.to.global.u64 	%rd70, %rd69;
	ld.global.u32 	%r151, [%rd12];
	mad.lo.s32 	%r152, %r1, %r151, %r278;
	mul.wide.s32 	%rd71, %r152, 8;
	add.s64 	%rd72, %rd70, %rd71;
	st.global.f64 	[%rd72], %fd84;
	add.s32 	%r278, %r278, 1;
	add.s32 	%r271, %r271, -1;
	setp.ne.s32 	%p13, %r271, 0;
	@%p13 bra 	$L__BB2_15;

$L__BB2_16:
	setp.ge.s32 	%p14, %r278, %r18;
	@%p14 bra 	$L__BB2_23;

	not.b32 	%r39, %r82;
	sub.s32 	%r154, %r4, %r278;
	sub.s32 	%r155, %r154, %r82;
	and.b32  	%r274, %r155, 3;
	setp.eq.s32 	%p15, %r274, 0;
	mov.u32 	%r275, %r278;
	@%p15 bra 	$L__BB2_20;

	mov.u32 	%r275, %r278;

$L__BB2_19:
	.pragma "nounroll";
	ld.global.u64 	%rd73, [%rd2];
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r156, [%rd3];
	mul.lo.s32 	%r157, %r1, %r156;
	add.s32 	%r158, %r82, %r275;
	add.s32 	%r159, %r158, %r157;
	mul.wide.s32 	%rd75, %r159, 8;
	add.s64 	%rd76, %rd74, %rd75;
	add.s32 	%r160, %r39, %r275;
	add.s32 	%r161, %r160, %r157;
	mul.wide.s32 	%rd77, %r161, 8;
	add.s64 	%rd78, %rd74, %rd77;
	ld.global.f64 	%fd49, [%rd78];
	ld.global.f64 	%fd50, [%rd76];
	sub.f64 	%fd51, %fd50, %fd49;
	add.f64 	%fd84, %fd84, %fd51;
	ld.global.u64 	%rd79, [%rd11];
	cvta.to.global.u64 	%rd80, %rd79;
	ld.global.u32 	%r162, [%rd12];
	mad.lo.s32 	%r163, %r1, %r162, %r275;
	mul.wide.s32 	%rd81, %r163, 8;
	add.s64 	%rd82, %rd80, %rd81;
	st.global.f64 	[%rd82], %fd84;
	add.s32 	%r275, %r275, 1;
	add.s32 	%r274, %r274, -1;
	setp.ne.s32 	%p16, %r274, 0;
	@%p16 bra 	$L__BB2_19;

$L__BB2_20:
	not.b32 	%r164, %r278;
	add.s32 	%r165, %r4, %r164;
	sub.s32 	%r166, %r165, %r82;
	setp.lt.u32 	%p17, %r166, 3;
	mov.u32 	%r278, %r275;
	@%p17 bra 	$L__BB2_23;

	mov.u32 	%r167, 2;
	sub.s32 	%r47, %r167, %r82;
	add.s32 	%r48, %r82, 3;
	mov.u32 	%r168, 1;
	sub.s32 	%r49, %r168, %r82;
	add.s32 	%r50, %r82, 2;
	add.s32 	%r51, %r39, 1;
	mov.u32 	%r278, %r275;

$L__BB2_22:
	ld.global.u64 	%rd83, [%rd2];
	cvta.to.global.u64 	%rd84, %rd83;
	ld.global.u32 	%r169, [%rd3];
	mul.lo.s32 	%r170, %r1, %r169;
	add.s32 	%r171, %r82, %r278;
	add.s32 	%r172, %r171, %r170;
	mul.wide.s32 	%rd85, %r172, 8;
	add.s64 	%rd86, %rd84, %rd85;
	add.s32 	%r173, %r39, %r278;
	add.s32 	%r174, %r173, %r170;
	mul.wide.s32 	%rd87, %r174, 8;
	add.s64 	%rd88, %rd84, %rd87;
	ld.global.f64 	%fd52, [%rd88];
	ld.global.f64 	%fd53, [%rd86];
	sub.f64 	%fd54, %fd53, %fd52;
	add.f64 	%fd55, %fd84, %fd54;
	ld.global.u64 	%rd89, [%rd11];
	cvta.to.global.u64 	%rd90, %rd89;
	ld.global.u32 	%r175, [%rd12];
	mad.lo.s32 	%r176, %r1, %r175, %r278;
	mul.wide.s32 	%rd91, %r176, 8;
	add.s64 	%rd92, %rd90, %rd91;
	st.global.f64 	[%rd92], %fd55;
	ld.global.u64 	%rd93, [%rd2];
	cvta.to.global.u64 	%rd94, %rd93;
	ld.global.u32 	%r177, [%rd3];
	mul.lo.s32 	%r178, %r1, %r177;
	add.s32 	%r179, %r5, %r278;
	add.s32 	%r180, %r179, %r178;
	mul.wide.s32 	%rd95, %r180, 8;
	add.s64 	%rd96, %rd94, %rd95;
	add.s32 	%r181, %r51, %r278;
	add.s32 	%r182, %r181, %r178;
	mul.wide.s32 	%rd97, %r182, 8;
	add.s64 	%rd98, %rd94, %rd97;
	ld.global.f64 	%fd56, [%rd98];
	ld.global.f64 	%fd57, [%rd96];
	sub.f64 	%fd58, %fd57, %fd56;
	add.f64 	%fd59, %fd55, %fd58;
	ld.global.u64 	%rd99, [%rd11];
	cvta.to.global.u64 	%rd100, %rd99;
	ld.global.u32 	%r183, [%rd12];
	mad.lo.s32 	%r184, %r1, %r183, %r278;
	add.s32 	%r185, %r184, 1;
	mul.wide.s32 	%rd101, %r185, 8;
	add.s64 	%rd102, %rd100, %rd101;
	st.global.f64 	[%rd102], %fd59;
	ld.global.u64 	%rd103, [%rd2];
	cvta.to.global.u64 	%rd104, %rd103;
	ld.global.u32 	%r186, [%rd3];
	mul.lo.s32 	%r187, %r1, %r186;
	add.s32 	%r188, %r50, %r278;
	add.s32 	%r189, %r188, %r187;
	mul.wide.s32 	%rd105, %r189, 8;
	add.s64 	%rd106, %rd104, %rd105;
	add.s32 	%r190, %r49, %r278;
	add.s32 	%r191, %r190, %r187;
	mul.wide.s32 	%rd107, %r191, 8;
	add.s64 	%rd108, %rd104, %rd107;
	ld.global.f64 	%fd60, [%rd108];
	ld.global.f64 	%fd61, [%rd106];
	sub.f64 	%fd62, %fd61, %fd60;
	add.f64 	%fd63, %fd59, %fd62;
	ld.global.u64 	%rd109, [%rd11];
	cvta.to.global.u64 	%rd110, %rd109;
	ld.global.u32 	%r192, [%rd12];
	mad.lo.s32 	%r193, %r1, %r192, %r278;
	add.s32 	%r194, %r193, 2;
	mul.wide.s32 	%rd111, %r194, 8;
	add.s64 	%rd112, %rd110, %rd111;
	st.global.f64 	[%rd112], %fd63;
	ld.global.u64 	%rd113, [%rd2];
	cvta.to.global.u64 	%rd114, %rd113;
	ld.global.u32 	%r195, [%rd3];
	mul.lo.s32 	%r196, %r1, %r195;
	add.s32 	%r197, %r48, %r278;
	add.s32 	%r198, %r197, %r196;
	mul.wide.s32 	%rd115, %r198, 8;
	add.s64 	%rd116, %rd114, %rd115;
	add.s32 	%r199, %r47, %r278;
	add.s32 	%r200, %r199, %r196;
	mul.wide.s32 	%rd117, %r200, 8;
	add.s64 	%rd118, %rd114, %rd117;
	ld.global.f64 	%fd64, [%rd118];
	ld.global.f64 	%fd65, [%rd116];
	sub.f64 	%fd66, %fd65, %fd64;
	add.f64 	%fd84, %fd63, %fd66;
	ld.global.u64 	%rd119, [%rd11];
	cvta.to.global.u64 	%rd120, %rd119;
	ld.global.u32 	%r201, [%rd12];
	mad.lo.s32 	%r202, %r1, %r201, %r278;
	add.s32 	%r203, %r202, 3;
	mul.wide.s32 	%rd121, %r203, 8;
	add.s64 	%rd122, %rd120, %rd121;
	st.global.f64 	[%rd122], %fd84;
	add.s32 	%r278, %r278, 4;
	setp.lt.s32 	%p18, %r278, %r18;
	@%p18 bra 	$L__BB2_22;

$L__BB2_23:
	setp.ge.s32 	%p19, %r278, %r6;
	@%p19 bra 	$L__BB2_30;

	not.b32 	%r205, %r278;
	mov.u32 	%r206, -2;
	sub.s32 	%r207, %r206, %r82;
	not.b32 	%r208, %r4;
	max.s32 	%r55, %r207, %r208;
	sub.s32 	%r209, %r205, %r55;
	and.b32  	%r280, %r209, 3;
	setp.eq.s32 	%p20, %r280, 0;
	mov.u32 	%r281, %r278;
	@%p20 bra 	$L__BB2_27;

	mov.u32 	%r281, %r278;

$L__BB2_26:
	.pragma "nounroll";
	ld.global.u64 	%rd123, [%rd11];
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.u32 	%r210, [%rd12];
	mad.lo.s32 	%r211, %r1, %r210, %r281;
	mul.wide.s32 	%rd125, %r211, 8;
	add.s64 	%rd126, %rd124, %rd125;
	st.global.f64 	[%rd126], %fd84;
	add.s32 	%r281, %r281, 1;
	add.s32 	%r280, %r280, -1;
	setp.ne.s32 	%p21, %r280, 0;
	@%p21 bra 	$L__BB2_26;

$L__BB2_27:
	sub.s32 	%r213, %r206, %r278;
	sub.s32 	%r214, %r213, %r55;
	setp.lt.u32 	%p22, %r214, 3;
	mov.u32 	%r278, %r281;
	@%p22 bra 	$L__BB2_30;

	mov.u32 	%r278, %r281;

$L__BB2_29:
	ld.global.u64 	%rd127, [%rd11];
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r215, [%rd12];
	mad.lo.s32 	%r216, %r1, %r215, %r278;
	mul.wide.s32 	%rd129, %r216, 8;
	add.s64 	%rd130, %rd128, %rd129;
	st.global.f64 	[%rd130], %fd84;
	ld.global.u64 	%rd131, [%rd11];
	cvta.to.global.u64 	%rd132, %rd131;
	ld.global.u32 	%r217, [%rd12];
	mad.lo.s32 	%r218, %r1, %r217, %r278;
	add.s32 	%r219, %r218, 1;
	mul.wide.s32 	%rd133, %r219, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.f64 	[%rd134], %fd84;
	ld.global.u64 	%rd135, [%rd11];
	cvta.to.global.u64 	%rd136, %rd135;
	ld.global.u32 	%r220, [%rd12];
	mad.lo.s32 	%r221, %r1, %r220, %r278;
	add.s32 	%r222, %r221, 2;
	mul.wide.s32 	%rd137, %r222, 8;
	add.s64 	%rd138, %rd136, %rd137;
	st.global.f64 	[%rd138], %fd84;
	ld.global.u64 	%rd139, [%rd11];
	cvta.to.global.u64 	%rd140, %rd139;
	ld.global.u32 	%r223, [%rd12];
	mad.lo.s32 	%r224, %r1, %r223, %r278;
	add.s32 	%r225, %r224, 3;
	mul.wide.s32 	%rd141, %r225, 8;
	add.s64 	%rd142, %rd140, %rd141;
	st.global.f64 	[%rd142], %fd84;
	add.s32 	%r278, %r278, 4;
	setp.lt.s32 	%p23, %r278, %r6;
	@%p23 bra 	$L__BB2_29;

$L__BB2_30:
	setp.le.s32 	%p24, %r4, %r278;
	@%p24 bra 	$L__BB2_37;

	not.b32 	%r66, %r82;
	sub.s32 	%r226, %r4, %r278;
	and.b32  	%r286, %r226, 3;
	setp.eq.s32 	%p25, %r286, 0;
	mov.u32 	%r287, %r278;
	@%p25 bra 	$L__BB2_34;

	mov.u32 	%r287, %r278;

$L__BB2_33:
	.pragma "nounroll";
	ld.global.u64 	%rd143, [%rd2];
	cvta.to.global.u64 	%rd144, %rd143;
	ld.global.u32 	%r227, [%rd3];
	add.s32 	%r228, %r66, %r287;
	mad.lo.s32 	%r229, %r1, %r227, %r228;
	mul.wide.s32 	%rd145, %r229, 8;
	add.s64 	%rd146, %rd144, %rd145;
	ld.global.f64 	%fd67, [%rd146];
	sub.f64 	%fd84, %fd84, %fd67;
	ld.global.u64 	%rd147, [%rd11];
	cvta.to.global.u64 	%rd148, %rd147;
	ld.global.u32 	%r230, [%rd12];
	mad.lo.s32 	%r231, %r1, %r230, %r287;
	mul.wide.s32 	%rd149, %r231, 8;
	add.s64 	%rd150, %rd148, %rd149;
	st.global.f64 	[%rd150], %fd84;
	add.s32 	%r287, %r287, 1;
	add.s32 	%r286, %r286, -1;
	setp.ne.s32 	%p26, %r286, 0;
	@%p26 bra 	$L__BB2_33;

$L__BB2_34:
	not.b32 	%r232, %r278;
	add.s32 	%r233, %r4, %r232;
	setp.lt.u32 	%p27, %r233, 3;
	@%p27 bra 	$L__BB2_37;

	mov.u32 	%r234, 2;
	sub.s32 	%r73, %r234, %r82;
	mov.u32 	%r235, 1;
	sub.s32 	%r74, %r235, %r82;
	add.s32 	%r75, %r66, 1;

$L__BB2_36:
	ld.global.u64 	%rd151, [%rd2];
	cvta.to.global.u64 	%rd152, %rd151;
	ld.global.u32 	%r236, [%rd3];
	add.s32 	%r237, %r66, %r287;
	mad.lo.s32 	%r238, %r1, %r236, %r237;
	mul.wide.s32 	%rd153, %r238, 8;
	add.s64 	%rd154, %rd152, %rd153;
	ld.global.f64 	%fd68, [%rd154];
	sub.f64 	%fd69, %fd84, %fd68;
	ld.global.u64 	%rd155, [%rd11];
	cvta.to.global.u64 	%rd156, %rd155;
	ld.global.u32 	%r239, [%rd12];
	mad.lo.s32 	%r240, %r1, %r239, %r287;
	mul.wide.s32 	%rd157, %r240, 8;
	add.s64 	%rd158, %rd156, %rd157;
	st.global.f64 	[%rd158], %fd69;
	ld.global.u64 	%rd159, [%rd2];
	cvta.to.global.u64 	%rd160, %rd159;
	ld.global.u32 	%r241, [%rd3];
	add.s32 	%r242, %r75, %r287;
	mad.lo.s32 	%r243, %r1, %r241, %r242;
	mul.wide.s32 	%rd161, %r243, 8;
	add.s64 	%rd162, %rd160, %rd161;
	ld.global.f64 	%fd70, [%rd162];
	sub.f64 	%fd71, %fd69, %fd70;
	ld.global.u64 	%rd163, [%rd11];
	cvta.to.global.u64 	%rd164, %rd163;
	ld.global.u32 	%r244, [%rd12];
	mad.lo.s32 	%r245, %r1, %r244, %r287;
	add.s32 	%r246, %r245, 1;
	mul.wide.s32 	%rd165, %r246, 8;
	add.s64 	%rd166, %rd164, %rd165;
	st.global.f64 	[%rd166], %fd71;
	ld.global.u64 	%rd167, [%rd2];
	cvta.to.global.u64 	%rd168, %rd167;
	ld.global.u32 	%r247, [%rd3];
	add.s32 	%r248, %r74, %r287;
	mad.lo.s32 	%r249, %r1, %r247, %r248;
	mul.wide.s32 	%rd169, %r249, 8;
	add.s64 	%rd170, %rd168, %rd169;
	ld.global.f64 	%fd72, [%rd170];
	sub.f64 	%fd73, %fd71, %fd72;
	ld.global.u64 	%rd171, [%rd11];
	cvta.to.global.u64 	%rd172, %rd171;
	ld.global.u32 	%r250, [%rd12];
	mad.lo.s32 	%r251, %r1, %r250, %r287;
	add.s32 	%r252, %r251, 2;
	mul.wide.s32 	%rd173, %r252, 8;
	add.s64 	%rd174, %rd172, %rd173;
	st.global.f64 	[%rd174], %fd73;
	ld.global.u64 	%rd175, [%rd2];
	cvta.to.global.u64 	%rd176, %rd175;
	ld.global.u32 	%r253, [%rd3];
	add.s32 	%r254, %r73, %r287;
	mad.lo.s32 	%r255, %r1, %r253, %r254;
	mul.wide.s32 	%rd177, %r255, 8;
	add.s64 	%rd178, %rd176, %rd177;
	ld.global.f64 	%fd74, [%rd178];
	sub.f64 	%fd84, %fd73, %fd74;
	ld.global.u64 	%rd179, [%rd11];
	cvta.to.global.u64 	%rd180, %rd179;
	ld.global.u32 	%r256, [%rd12];
	mad.lo.s32 	%r257, %r1, %r256, %r287;
	add.s32 	%r258, %r257, 3;
	mul.wide.s32 	%rd181, %r258, 8;
	add.s64 	%rd182, %rd180, %rd181;
	st.global.f64 	[%rd182], %fd84;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32 	%p28, %r287, %r4;
	@%p28 bra 	$L__BB2_36;

$L__BB2_37:
	ret;

}
	// .globl	neighborhoodSumZ
.visible .entry neighborhoodSumZ(
	.param .u64 neighborhoodSumZ_param_0,
	.param .u64 neighborhoodSumZ_param_1,
	.param .u32 neighborhoodSumZ_param_2,
	.param .u32 neighborhoodSumZ_param_3,
	.param .u64 neighborhoodSumZ_param_4,
	.param .u64 neighborhoodSumZ_param_5,
	.param .u32 neighborhoodSumZ_param_6,
	.param .u32 neighborhoodSumZ_param_7,
	.param .u64 neighborhoodSumZ_param_8,
	.param .u32 neighborhoodSumZ_param_9
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<246>;
	.reg .f64 	%fd<93>;
	.reg .b64 	%rd<300>;


	ld.param.u64 	%rd62, [neighborhoodSumZ_param_0];
	ld.param.u64 	%rd60, [neighborhoodSumZ_param_1];
	ld.param.u32 	%r61, [neighborhoodSumZ_param_2];
	ld.param.u32 	%r62, [neighborhoodSumZ_param_3];
	ld.param.u64 	%rd63, [neighborhoodSumZ_param_4];
	ld.param.u64 	%rd61, [neighborhoodSumZ_param_5];
	ld.param.u32 	%r63, [neighborhoodSumZ_param_6];
	ld.param.u32 	%r64, [neighborhoodSumZ_param_7];
	ld.param.u64 	%rd64, [neighborhoodSumZ_param_8];
	ld.param.u32 	%r65, [neighborhoodSumZ_param_9];
	cvta.to.global.u64 	%rd1, %rd62;
	cvta.to.global.u64 	%rd2, %rd63;
	mov.u32 	%r66, %ntid.y;
	mov.u32 	%r67, %ctaid.y;
	mov.u32 	%r68, %tid.y;
	mad.lo.s32 	%r1, %r67, %r66, %r68;
	mov.u32 	%r69, %ntid.x;
	mov.u32 	%r70, %ctaid.x;
	mov.u32 	%r71, %tid.x;
	mad.lo.s32 	%r2, %r70, %r69, %r71;
	mov.u32 	%r72, %ntid.z;
	mov.u32 	%r73, %ctaid.z;
	mov.u32 	%r74, %tid.z;
	mad.lo.s32 	%r3, %r73, %r72, %r74;
	cvta.to.global.u64 	%rd3, %rd64;
	ld.global.u32 	%r75, [%rd3];
	setp.ge.s32 	%p1, %r1, %r75;
	@%p1 bra 	$L__BB3_38;

	ld.global.u32 	%r76, [%rd3+4];
	setp.ge.s32 	%p2, %r2, %r76;
	@%p2 bra 	$L__BB3_38;

	ld.global.u32 	%r77, [%rd3+12];
	setp.ge.s32 	%p3, %r3, %r77;
	@%p3 bra 	$L__BB3_38;

	add.s32 	%r4, %r65, 1;
	ld.global.u32 	%r5, [%rd3+8];
	min.s32 	%r6, %r4, %r5;
	setp.lt.s32 	%p4, %r6, 1;
	mul.lo.s32 	%r78, %r3, %r61;
	cvta.to.global.u64 	%rd65, %rd60;
	mul.wide.s32 	%rd66, %r78, 4;
	add.s64 	%rd4, %rd65, %rd66;
	mov.f64 	%fd84, 0d0000000000000000;
	@%p4 bra 	$L__BB3_10;

	ld.global.u32 	%r80, [%rd4];
	mad.lo.s32 	%r81, %r80, %r2, %r1;
	cvt.s64.s32 	%rd5, %r81;
	mov.u32 	%r82, -2;
	sub.s32 	%r7, %r82, %r65;
	not.b32 	%r83, %r5;
	max.s32 	%r84, %r7, %r83;
	sub.s32 	%r85, %r82, %r84;
	and.b32  	%r222, %r6, 3;
	setp.lt.u32 	%p5, %r85, 3;
	mov.f64 	%fd84, 0d0000000000000000;
	mov.u32 	%r221, 0;
	@%p5 bra 	$L__BB3_7;

	mul.lo.s32 	%r87, %r62, %r3;
	mul.wide.s32 	%rd67, %r87, 8;
	add.s64 	%rd283, %rd1, %rd67;
	max.s32 	%r89, %r83, %r7;
	add.s32 	%r90, %r89, %r222;
	neg.s32 	%r219, %r90;
	mov.f64 	%fd84, 0d0000000000000000;
	mov.u32 	%r221, 0;

$L__BB3_6:
	ld.global.u64 	%rd68, [%rd283];
	cvta.to.global.u64 	%rd69, %rd68;
	shl.b64 	%rd70, %rd5, 3;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.f64 	%fd31, [%rd71];
	add.f64 	%fd32, %fd84, %fd31;
	ld.global.u64 	%rd72, [%rd283+8];
	cvta.to.global.u64 	%rd73, %rd72;
	add.s64 	%rd74, %rd73, %rd70;
	ld.global.f64 	%fd33, [%rd74];
	add.f64 	%fd34, %fd32, %fd33;
	ld.global.u64 	%rd75, [%rd283+16];
	cvta.to.global.u64 	%rd76, %rd75;
	add.s64 	%rd77, %rd76, %rd70;
	ld.global.f64 	%fd35, [%rd77];
	add.f64 	%fd36, %fd34, %fd35;
	ld.global.u64 	%rd78, [%rd283+24];
	cvta.to.global.u64 	%rd79, %rd78;
	add.s64 	%rd80, %rd79, %rd70;
	ld.global.f64 	%fd37, [%rd80];
	add.f64 	%fd84, %fd36, %fd37;
	add.s32 	%r221, %r221, 4;
	add.s64 	%rd283, %rd283, 32;
	add.s32 	%r219, %r219, -4;
	setp.ne.s32 	%p6, %r219, 1;
	@%p6 bra 	$L__BB3_6;

$L__BB3_7:
	setp.eq.s32 	%p7, %r222, 0;
	@%p7 bra 	$L__BB3_10;

	mad.lo.s32 	%r91, %r62, %r3, %r221;
	mul.wide.s32 	%rd81, %r91, 8;
	add.s64 	%rd284, %rd1, %rd81;
	shl.b64 	%rd84, %rd5, 3;

$L__BB3_9:
	.pragma "nounroll";
	ld.global.u64 	%rd82, [%rd284];
	cvta.to.global.u64 	%rd83, %rd82;
	add.s64 	%rd85, %rd83, %rd84;
	ld.global.f64 	%fd38, [%rd85];
	add.f64 	%fd84, %fd84, %fd38;
	add.s64 	%rd284, %rd284, 8;
	add.s32 	%r222, %r222, -1;
	setp.ne.s32 	%p8, %r222, 0;
	@%p8 bra 	$L__BB3_9;

$L__BB3_10:
	mul.lo.s32 	%r93, %r3, %r64;
	cvt.s64.s32 	%rd12, %r93;
	mul.wide.s32 	%rd86, %r93, 8;
	add.s64 	%rd87, %rd2, %rd86;
	ld.global.u64 	%rd88, [%rd87];
	cvta.to.global.u64 	%rd89, %rd88;
	mul.lo.s32 	%r94, %r3, %r63;
	cvta.to.global.u64 	%rd90, %rd61;
	mul.wide.s32 	%rd91, %r94, 4;
	add.s64 	%rd13, %rd90, %rd91;
	ld.global.u32 	%r95, [%rd13];
	mad.lo.s32 	%r96, %r95, %r2, %r1;
	mul.wide.s32 	%rd92, %r96, 8;
	add.s64 	%rd93, %rd89, %rd92;
	st.global.f64 	[%rd93], %fd84;
	sub.s32 	%r17, %r5, %r65;
	min.s32 	%r97, %r4, %r17;
	setp.lt.s32 	%p9, %r97, 2;
	mov.u32 	%r235, 1;
	@%p9 bra 	$L__BB3_17;

	not.b32 	%r100, %r5;
	add.s32 	%r101, %r100, %r65;
	mov.u32 	%r102, -2;
	sub.s32 	%r103, %r102, %r65;
	max.s32 	%r18, %r101, %r103;
	sub.s32 	%r104, %r102, %r18;
	mov.u32 	%r105, -3;
	sub.s32 	%r106, %r105, %r18;
	and.b32  	%r228, %r104, 3;
	setp.lt.u32 	%p10, %r106, 3;
	mov.u32 	%r235, 1;
	@%p10 bra 	$L__BB3_14;

	add.s32 	%r108, %r18, %r228;
	neg.s32 	%r223, %r108;
	mad.lo.s32 	%r109, %r62, %r3, %r65;
	add.s32 	%r110, %r109, 1;
	mov.u32 	%r235, 1;
	mul.wide.s32 	%rd94, %r110, 8;
	add.s64 	%rd286, %rd1, %rd94;
	shl.b64 	%rd95, %rd12, 3;
	add.s64 	%rd96, %rd2, %rd95;
	add.s64 	%rd285, %rd96, 16;

$L__BB3_13:
	ld.global.u64 	%rd97, [%rd286];
	cvta.to.global.u64 	%rd98, %rd97;
	ld.global.u32 	%r111, [%rd4];
	mad.lo.s32 	%r112, %r111, %r2, %r1;
	mul.wide.s32 	%rd99, %r112, 8;
	add.s64 	%rd100, %rd98, %rd99;
	ld.global.f64 	%fd40, [%rd100];
	add.f64 	%fd41, %fd84, %fd40;
	ld.global.u64 	%rd101, [%rd285+-8];
	cvta.to.global.u64 	%rd102, %rd101;
	ld.global.u32 	%r113, [%rd13];
	mad.lo.s32 	%r114, %r113, %r2, %r1;
	mul.wide.s32 	%rd103, %r114, 8;
	add.s64 	%rd104, %rd102, %rd103;
	st.global.f64 	[%rd104], %fd41;
	ld.global.u64 	%rd105, [%rd286+8];
	cvta.to.global.u64 	%rd106, %rd105;
	ld.global.u32 	%r115, [%rd4];
	mad.lo.s32 	%r116, %r115, %r2, %r1;
	mul.wide.s32 	%rd107, %r116, 8;
	add.s64 	%rd108, %rd106, %rd107;
	ld.global.f64 	%fd42, [%rd108];
	add.f64 	%fd43, %fd41, %fd42;
	ld.global.u64 	%rd109, [%rd285];
	cvta.to.global.u64 	%rd110, %rd109;
	ld.global.u32 	%r117, [%rd13];
	mad.lo.s32 	%r118, %r117, %r2, %r1;
	mul.wide.s32 	%rd111, %r118, 8;
	add.s64 	%rd112, %rd110, %rd111;
	st.global.f64 	[%rd112], %fd43;
	ld.global.u64 	%rd113, [%rd286+16];
	cvta.to.global.u64 	%rd114, %rd113;
	ld.global.u32 	%r119, [%rd4];
	mad.lo.s32 	%r120, %r119, %r2, %r1;
	mul.wide.s32 	%rd115, %r120, 8;
	add.s64 	%rd116, %rd114, %rd115;
	ld.global.f64 	%fd44, [%rd116];
	add.f64 	%fd45, %fd43, %fd44;
	ld.global.u64 	%rd117, [%rd285+8];
	cvta.to.global.u64 	%rd118, %rd117;
	ld.global.u32 	%r121, [%rd13];
	mad.lo.s32 	%r122, %r121, %r2, %r1;
	mul.wide.s32 	%rd119, %r122, 8;
	add.s64 	%rd120, %rd118, %rd119;
	st.global.f64 	[%rd120], %fd45;
	ld.global.u64 	%rd121, [%rd286+24];
	cvta.to.global.u64 	%rd122, %rd121;
	ld.global.u32 	%r123, [%rd4];
	mad.lo.s32 	%r124, %r123, %r2, %r1;
	mul.wide.s32 	%rd123, %r124, 8;
	add.s64 	%rd124, %rd122, %rd123;
	ld.global.f64 	%fd46, [%rd124];
	add.f64 	%fd84, %fd45, %fd46;
	ld.global.u64 	%rd125, [%rd285+16];
	cvta.to.global.u64 	%rd126, %rd125;
	ld.global.u32 	%r125, [%rd13];
	mad.lo.s32 	%r126, %r125, %r2, %r1;
	mul.wide.s32 	%rd127, %r126, 8;
	add.s64 	%rd128, %rd126, %rd127;
	st.global.f64 	[%rd128], %fd84;
	add.s32 	%r235, %r235, 4;
	add.s64 	%rd286, %rd286, 32;
	add.s64 	%rd285, %rd285, 32;
	add.s32 	%r223, %r223, -4;
	setp.ne.s32 	%p11, %r223, 2;
	@%p11 bra 	$L__BB3_13;

$L__BB3_14:
	setp.eq.s32 	%p12, %r228, 0;
	@%p12 bra 	$L__BB3_17;

	cvt.s64.s32 	%rd129, %r235;
	add.s64 	%rd130, %rd129, %rd12;
	shl.b64 	%rd131, %rd130, 3;
	add.s64 	%rd288, %rd2, %rd131;
	add.s32 	%r127, %r235, %r65;
	mad.lo.s32 	%r128, %r62, %r3, %r127;
	mul.wide.s32 	%rd132, %r128, 8;
	add.s64 	%rd287, %rd1, %rd132;

$L__BB3_16:
	.pragma "nounroll";
	ld.global.u64 	%rd133, [%rd287];
	cvta.to.global.u64 	%rd134, %rd133;
	ld.global.u32 	%r129, [%rd4];
	mad.lo.s32 	%r130, %r129, %r2, %r1;
	mul.wide.s32 	%rd135, %r130, 8;
	add.s64 	%rd136, %rd134, %rd135;
	ld.global.f64 	%fd47, [%rd136];
	add.f64 	%fd84, %fd84, %fd47;
	ld.global.u64 	%rd137, [%rd288];
	cvta.to.global.u64 	%rd138, %rd137;
	ld.global.u32 	%r131, [%rd13];
	mad.lo.s32 	%r132, %r131, %r2, %r1;
	mul.wide.s32 	%rd139, %r132, 8;
	add.s64 	%rd140, %rd138, %rd139;
	st.global.f64 	[%rd140], %fd84;
	add.s32 	%r235, %r235, 1;
	add.s64 	%rd288, %rd288, 8;
	add.s64 	%rd287, %rd287, 8;
	add.s32 	%r228, %r228, -1;
	setp.ne.s32 	%p13, %r228, 0;
	@%p13 bra 	$L__BB3_16;

$L__BB3_17:
	setp.ge.s32 	%p14, %r235, %r17;
	@%p14 bra 	$L__BB3_24;

	sub.s32 	%r134, %r5, %r235;
	sub.s32 	%r135, %r134, %r65;
	and.b32  	%r231, %r135, 3;
	setp.eq.s32 	%p15, %r231, 0;
	mov.u32 	%r232, %r235;
	@%p15 bra 	$L__BB3_21;

	cvt.s64.s32 	%rd141, %r235;
	add.s64 	%rd142, %rd141, %rd12;
	shl.b64 	%rd143, %rd142, 3;
	add.s64 	%rd291, %rd2, %rd143;
	mul.lo.s32 	%r136, %r62, %r3;
	add.s32 	%r137, %r235, %r136;
	add.s32 	%r138, %r137, -1;
	sub.s32 	%r139, %r138, %r65;
	mul.wide.s32 	%rd144, %r139, 8;
	add.s64 	%rd290, %rd1, %rd144;
	add.s32 	%r140, %r235, %r65;
	add.s32 	%r141, %r140, %r136;
	mul.wide.s32 	%rd145, %r141, 8;
	add.s64 	%rd289, %rd1, %rd145;
	mov.u32 	%r232, %r235;

$L__BB3_20:
	.pragma "nounroll";
	ld.global.u64 	%rd146, [%rd289];
	cvta.to.global.u64 	%rd147, %rd146;
	ld.global.u32 	%r142, [%rd4];
	mad.lo.s32 	%r143, %r142, %r2, %r1;
	mul.wide.s32 	%rd148, %r143, 8;
	add.s64 	%rd149, %rd147, %rd148;
	ld.global.u64 	%rd150, [%rd290];
	cvta.to.global.u64 	%rd151, %rd150;
	add.s64 	%rd152, %rd151, %rd148;
	ld.global.f64 	%fd49, [%rd152];
	ld.global.f64 	%fd50, [%rd149];
	sub.f64 	%fd51, %fd50, %fd49;
	add.f64 	%fd84, %fd84, %fd51;
	ld.global.u64 	%rd153, [%rd291];
	cvta.to.global.u64 	%rd154, %rd153;
	ld.global.u32 	%r144, [%rd13];
	mad.lo.s32 	%r145, %r144, %r2, %r1;
	mul.wide.s32 	%rd155, %r145, 8;
	add.s64 	%rd156, %rd154, %rd155;
	st.global.f64 	[%rd156], %fd84;
	add.s32 	%r232, %r232, 1;
	add.s64 	%rd291, %rd291, 8;
	add.s64 	%rd290, %rd290, 8;
	add.s64 	%rd289, %rd289, 8;
	add.s32 	%r231, %r231, -1;
	setp.ne.s32 	%p16, %r231, 0;
	@%p16 bra 	$L__BB3_20;

$L__BB3_21:
	not.b32 	%r146, %r235;
	add.s32 	%r147, %r5, %r146;
	sub.s32 	%r148, %r147, %r65;
	setp.lt.u32 	%p17, %r148, 3;
	mov.u32 	%r235, %r232;
	@%p17 bra 	$L__BB3_24;

	mul.lo.s32 	%r149, %r62, %r3;
	add.s32 	%r150, %r232, %r149;
	add.s32 	%r151, %r150, -1;
	sub.s32 	%r152, %r151, %r65;
	mul.wide.s32 	%rd35, %r152, 8;
	add.s32 	%r153, %r232, %r65;
	add.s32 	%r154, %r153, %r149;
	mul.wide.s32 	%rd36, %r154, 8;
	cvt.s64.s32 	%rd157, %r232;
	add.s64 	%rd158, %rd157, %rd12;
	shl.b64 	%rd159, %rd158, 3;
	add.s64 	%rd160, %rd2, %rd159;
	add.s64 	%rd292, %rd160, 16;
	mov.u64 	%rd293, %rd1;
	mov.u32 	%r235, %r232;

$L__BB3_23:
	add.s64 	%rd161, %rd293, %rd36;
	ld.global.u64 	%rd162, [%rd161];
	cvta.to.global.u64 	%rd163, %rd162;
	ld.global.u32 	%r155, [%rd4];
	mad.lo.s32 	%r156, %r155, %r2, %r1;
	mul.wide.s32 	%rd164, %r156, 8;
	add.s64 	%rd165, %rd163, %rd164;
	add.s64 	%rd166, %rd293, %rd35;
	ld.global.u64 	%rd167, [%rd166];
	cvta.to.global.u64 	%rd168, %rd167;
	add.s64 	%rd169, %rd168, %rd164;
	ld.global.f64 	%fd52, [%rd169];
	ld.global.f64 	%fd53, [%rd165];
	sub.f64 	%fd54, %fd53, %fd52;
	add.f64 	%fd55, %fd84, %fd54;
	ld.global.u64 	%rd170, [%rd292+-16];
	cvta.to.global.u64 	%rd171, %rd170;
	ld.global.u32 	%r157, [%rd13];
	mad.lo.s32 	%r158, %r157, %r2, %r1;
	mul.wide.s32 	%rd172, %r158, 8;
	add.s64 	%rd173, %rd171, %rd172;
	st.global.f64 	[%rd173], %fd55;
	ld.global.u64 	%rd174, [%rd161+8];
	cvta.to.global.u64 	%rd175, %rd174;
	ld.global.u32 	%r159, [%rd4];
	mad.lo.s32 	%r160, %r159, %r2, %r1;
	mul.wide.s32 	%rd176, %r160, 8;
	add.s64 	%rd177, %rd175, %rd176;
	ld.global.u64 	%rd178, [%rd166+8];
	cvta.to.global.u64 	%rd179, %rd178;
	add.s64 	%rd180, %rd179, %rd176;
	ld.global.f64 	%fd56, [%rd180];
	ld.global.f64 	%fd57, [%rd177];
	sub.f64 	%fd58, %fd57, %fd56;
	add.f64 	%fd59, %fd55, %fd58;
	ld.global.u64 	%rd181, [%rd292+-8];
	cvta.to.global.u64 	%rd182, %rd181;
	ld.global.u32 	%r161, [%rd13];
	mad.lo.s32 	%r162, %r161, %r2, %r1;
	mul.wide.s32 	%rd183, %r162, 8;
	add.s64 	%rd184, %rd182, %rd183;
	st.global.f64 	[%rd184], %fd59;
	ld.global.u64 	%rd185, [%rd161+16];
	cvta.to.global.u64 	%rd186, %rd185;
	ld.global.u32 	%r163, [%rd4];
	mad.lo.s32 	%r164, %r163, %r2, %r1;
	mul.wide.s32 	%rd187, %r164, 8;
	add.s64 	%rd188, %rd186, %rd187;
	ld.global.u64 	%rd189, [%rd166+16];
	cvta.to.global.u64 	%rd190, %rd189;
	add.s64 	%rd191, %rd190, %rd187;
	ld.global.f64 	%fd60, [%rd191];
	ld.global.f64 	%fd61, [%rd188];
	sub.f64 	%fd62, %fd61, %fd60;
	add.f64 	%fd63, %fd59, %fd62;
	ld.global.u64 	%rd192, [%rd292];
	cvta.to.global.u64 	%rd193, %rd192;
	ld.global.u32 	%r165, [%rd13];
	mad.lo.s32 	%r166, %r165, %r2, %r1;
	mul.wide.s32 	%rd194, %r166, 8;
	add.s64 	%rd195, %rd193, %rd194;
	st.global.f64 	[%rd195], %fd63;
	ld.global.u64 	%rd196, [%rd161+24];
	cvta.to.global.u64 	%rd197, %rd196;
	ld.global.u32 	%r167, [%rd4];
	mad.lo.s32 	%r168, %r167, %r2, %r1;
	mul.wide.s32 	%rd198, %r168, 8;
	add.s64 	%rd199, %rd197, %rd198;
	ld.global.u64 	%rd200, [%rd166+24];
	cvta.to.global.u64 	%rd201, %rd200;
	add.s64 	%rd202, %rd201, %rd198;
	ld.global.f64 	%fd64, [%rd202];
	ld.global.f64 	%fd65, [%rd199];
	sub.f64 	%fd66, %fd65, %fd64;
	add.f64 	%fd84, %fd63, %fd66;
	ld.global.u64 	%rd203, [%rd292+8];
	cvta.to.global.u64 	%rd204, %rd203;
	ld.global.u32 	%r169, [%rd13];
	mad.lo.s32 	%r170, %r169, %r2, %r1;
	mul.wide.s32 	%rd205, %r170, 8;
	add.s64 	%rd206, %rd204, %rd205;
	st.global.f64 	[%rd206], %fd84;
	add.s64 	%rd293, %rd293, 32;
	add.s64 	%rd292, %rd292, 32;
	add.s32 	%r235, %r235, 4;
	setp.lt.s32 	%p18, %r235, %r17;
	@%p18 bra 	$L__BB3_23;

$L__BB3_24:
	setp.ge.s32 	%p19, %r235, %r6;
	@%p19 bra 	$L__BB3_31;

	not.b32 	%r172, %r235;
	mov.u32 	%r173, -2;
	sub.s32 	%r174, %r173, %r65;
	not.b32 	%r175, %r5;
	max.s32 	%r42, %r174, %r175;
	sub.s32 	%r176, %r172, %r42;
	and.b32  	%r237, %r176, 3;
	setp.eq.s32 	%p20, %r237, 0;
	mov.u32 	%r238, %r235;
	@%p20 bra 	$L__BB3_28;

	cvt.s64.s32 	%rd207, %r235;
	add.s64 	%rd208, %rd207, %rd12;
	shl.b64 	%rd209, %rd208, 3;
	add.s64 	%rd294, %rd2, %rd209;
	mov.u32 	%r238, %r235;

$L__BB3_27:
	.pragma "nounroll";
	ld.global.u64 	%rd210, [%rd294];
	cvta.to.global.u64 	%rd211, %rd210;
	ld.global.u32 	%r177, [%rd13];
	mad.lo.s32 	%r178, %r177, %r2, %r1;
	mul.wide.s32 	%rd212, %r178, 8;
	add.s64 	%rd213, %rd211, %rd212;
	st.global.f64 	[%rd213], %fd84;
	add.s32 	%r238, %r238, 1;
	add.s64 	%rd294, %rd294, 8;
	add.s32 	%r237, %r237, -1;
	setp.ne.s32 	%p21, %r237, 0;
	@%p21 bra 	$L__BB3_27;

$L__BB3_28:
	sub.s32 	%r180, %r173, %r235;
	sub.s32 	%r181, %r180, %r42;
	setp.lt.u32 	%p22, %r181, 3;
	mov.u32 	%r235, %r238;
	@%p22 bra 	$L__BB3_31;

	cvt.s64.s32 	%rd214, %r238;
	add.s64 	%rd215, %rd214, %rd12;
	shl.b64 	%rd216, %rd215, 3;
	add.s64 	%rd217, %rd2, %rd216;
	add.s64 	%rd295, %rd217, 16;
	mov.u32 	%r235, %r238;

$L__BB3_30:
	ld.global.u64 	%rd218, [%rd295+-16];
	cvta.to.global.u64 	%rd219, %rd218;
	ld.global.u32 	%r182, [%rd13];
	mad.lo.s32 	%r183, %r182, %r2, %r1;
	mul.wide.s32 	%rd220, %r183, 8;
	add.s64 	%rd221, %rd219, %rd220;
	st.global.f64 	[%rd221], %fd84;
	ld.global.u64 	%rd222, [%rd295+-8];
	cvta.to.global.u64 	%rd223, %rd222;
	ld.global.u32 	%r184, [%rd13];
	mad.lo.s32 	%r185, %r184, %r2, %r1;
	mul.wide.s32 	%rd224, %r185, 8;
	add.s64 	%rd225, %rd223, %rd224;
	st.global.f64 	[%rd225], %fd84;
	ld.global.u64 	%rd226, [%rd295];
	cvta.to.global.u64 	%rd227, %rd226;
	ld.global.u32 	%r186, [%rd13];
	mad.lo.s32 	%r187, %r186, %r2, %r1;
	mul.wide.s32 	%rd228, %r187, 8;
	add.s64 	%rd229, %rd227, %rd228;
	st.global.f64 	[%rd229], %fd84;
	ld.global.u64 	%rd230, [%rd295+8];
	cvta.to.global.u64 	%rd231, %rd230;
	ld.global.u32 	%r188, [%rd13];
	mad.lo.s32 	%r189, %r188, %r2, %r1;
	mul.wide.s32 	%rd232, %r189, 8;
	add.s64 	%rd233, %rd231, %rd232;
	st.global.f64 	[%rd233], %fd84;
	add.s64 	%rd295, %rd295, 32;
	add.s32 	%r235, %r235, 4;
	setp.lt.s32 	%p23, %r235, %r6;
	@%p23 bra 	$L__BB3_30;

$L__BB3_31:
	setp.le.s32 	%p24, %r5, %r235;
	@%p24 bra 	$L__BB3_38;

	sub.s32 	%r190, %r5, %r235;
	and.b32  	%r243, %r190, 3;
	setp.eq.s32 	%p25, %r243, 0;
	mov.u32 	%r244, %r235;
	@%p25 bra 	$L__BB3_35;

	cvt.s64.s32 	%rd234, %r235;
	add.s64 	%rd235, %rd234, %rd12;
	shl.b64 	%rd236, %rd235, 3;
	add.s64 	%rd297, %rd2, %rd236;
	mad.lo.s32 	%r191, %r62, %r3, %r235;
	add.s32 	%r192, %r191, -1;
	sub.s32 	%r193, %r192, %r65;
	mul.wide.s32 	%rd237, %r193, 8;
	add.s64 	%rd296, %rd1, %rd237;
	mov.u32 	%r244, %r235;

$L__BB3_34:
	.pragma "nounroll";
	ld.global.u64 	%rd238, [%rd296];
	cvta.to.global.u64 	%rd239, %rd238;
	ld.global.u32 	%r194, [%rd4];
	mad.lo.s32 	%r195, %r194, %r2, %r1;
	mul.wide.s32 	%rd240, %r195, 8;
	add.s64 	%rd241, %rd239, %rd240;
	ld.global.f64 	%fd67, [%rd241];
	sub.f64 	%fd84, %fd84, %fd67;
	ld.global.u64 	%rd242, [%rd297];
	cvta.to.global.u64 	%rd243, %rd242;
	ld.global.u32 	%r196, [%rd13];
	mad.lo.s32 	%r197, %r196, %r2, %r1;
	mul.wide.s32 	%rd244, %r197, 8;
	add.s64 	%rd245, %rd243, %rd244;
	st.global.f64 	[%rd245], %fd84;
	add.s32 	%r244, %r244, 1;
	add.s64 	%rd297, %rd297, 8;
	add.s64 	%rd296, %rd296, 8;
	add.s32 	%r243, %r243, -1;
	setp.ne.s32 	%p26, %r243, 0;
	@%p26 bra 	$L__BB3_34;

$L__BB3_35:
	not.b32 	%r198, %r235;
	add.s32 	%r199, %r5, %r198;
	setp.lt.u32 	%p27, %r199, 3;
	@%p27 bra 	$L__BB3_38;

	mad.lo.s32 	%r200, %r62, %r3, %r244;
	add.s32 	%r201, %r200, -1;
	sub.s32 	%r202, %r201, %r65;
	mul.wide.s32 	%rd246, %r202, 8;
	add.s64 	%rd299, %rd1, %rd246;
	cvt.s64.s32 	%rd247, %r244;
	add.s64 	%rd248, %rd247, %rd12;
	shl.b64 	%rd249, %rd248, 3;
	add.s64 	%rd250, %rd2, %rd249;
	add.s64 	%rd298, %rd250, 16;

$L__BB3_37:
	ld.global.u64 	%rd251, [%rd299];
	cvta.to.global.u64 	%rd252, %rd251;
	ld.global.u32 	%r203, [%rd4];
	mad.lo.s32 	%r204, %r203, %r2, %r1;
	mul.wide.s32 	%rd253, %r204, 8;
	add.s64 	%rd254, %rd252, %rd253;
	ld.global.f64 	%fd68, [%rd254];
	sub.f64 	%fd69, %fd84, %fd68;
	ld.global.u64 	%rd255, [%rd298+-16];
	cvta.to.global.u64 	%rd256, %rd255;
	ld.global.u32 	%r205, [%rd13];
	mad.lo.s32 	%r206, %r205, %r2, %r1;
	mul.wide.s32 	%rd257, %r206, 8;
	add.s64 	%rd258, %rd256, %rd257;
	st.global.f64 	[%rd258], %fd69;
	ld.global.u64 	%rd259, [%rd299+8];
	cvta.to.global.u64 	%rd260, %rd259;
	ld.global.u32 	%r207, [%rd4];
	mad.lo.s32 	%r208, %r207, %r2, %r1;
	mul.wide.s32 	%rd261, %r208, 8;
	add.s64 	%rd262, %rd260, %rd261;
	ld.global.f64 	%fd70, [%rd262];
	sub.f64 	%fd71, %fd69, %fd70;
	ld.global.u64 	%rd263, [%rd298+-8];
	cvta.to.global.u64 	%rd264, %rd263;
	ld.global.u32 	%r209, [%rd13];
	mad.lo.s32 	%r210, %r209, %r2, %r1;
	mul.wide.s32 	%rd265, %r210, 8;
	add.s64 	%rd266, %rd264, %rd265;
	st.global.f64 	[%rd266], %fd71;
	ld.global.u64 	%rd267, [%rd299+16];
	cvta.to.global.u64 	%rd268, %rd267;
	ld.global.u32 	%r211, [%rd4];
	mad.lo.s32 	%r212, %r211, %r2, %r1;
	mul.wide.s32 	%rd269, %r212, 8;
	add.s64 	%rd270, %rd268, %rd269;
	ld.global.f64 	%fd72, [%rd270];
	sub.f64 	%fd73, %fd71, %fd72;
	ld.global.u64 	%rd271, [%rd298];
	cvta.to.global.u64 	%rd272, %rd271;
	ld.global.u32 	%r213, [%rd13];
	mad.lo.s32 	%r214, %r213, %r2, %r1;
	mul.wide.s32 	%rd273, %r214, 8;
	add.s64 	%rd274, %rd272, %rd273;
	st.global.f64 	[%rd274], %fd73;
	ld.global.u64 	%rd275, [%rd299+24];
	cvta.to.global.u64 	%rd276, %rd275;
	ld.global.u32 	%r215, [%rd4];
	mad.lo.s32 	%r216, %r215, %r2, %r1;
	mul.wide.s32 	%rd277, %r216, 8;
	add.s64 	%rd278, %rd276, %rd277;
	ld.global.f64 	%fd74, [%rd278];
	sub.f64 	%fd84, %fd73, %fd74;
	ld.global.u64 	%rd279, [%rd298+8];
	cvta.to.global.u64 	%rd280, %rd279;
	ld.global.u32 	%r217, [%rd13];
	mad.lo.s32 	%r218, %r217, %r2, %r1;
	mul.wide.s32 	%rd281, %r218, 8;
	add.s64 	%rd282, %rd280, %rd281;
	st.global.f64 	[%rd282], %fd84;
	add.s64 	%rd299, %rd299, 32;
	add.s64 	%rd298, %rd298, 32;
	add.s32 	%r244, %r244, 4;
	setp.lt.s32 	%p28, %r244, %r5;
	@%p28 bra 	$L__BB3_37;

$L__BB3_38:
	ret;

}
	// .globl	setEBEProduct
.visible .entry setEBEProduct(
	.param .u64 setEBEProduct_param_0,
	.param .u64 setEBEProduct_param_1,
	.param .u32 setEBEProduct_param_2,
	.param .u32 setEBEProduct_param_3,
	.param .u64 setEBEProduct_param_4,
	.param .u64 setEBEProduct_param_5,
	.param .u32 setEBEProduct_param_6,
	.param .u32 setEBEProduct_param_7,
	.param .u64 setEBEProduct_param_8,
	.param .u64 setEBEProduct_param_9,
	.param .u32 setEBEProduct_param_10,
	.param .u32 setEBEProduct_param_11,
	.param .u64 setEBEProduct_param_12
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<37>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<39>;


	ld.param.u64 	%rd2, [setEBEProduct_param_0];
	ld.param.u64 	%rd3, [setEBEProduct_param_1];
	ld.param.u32 	%r7, [setEBEProduct_param_2];
	ld.param.u32 	%r8, [setEBEProduct_param_3];
	ld.param.u64 	%rd4, [setEBEProduct_param_4];
	ld.param.u64 	%rd5, [setEBEProduct_param_5];
	ld.param.u32 	%r9, [setEBEProduct_param_6];
	ld.param.u32 	%r10, [setEBEProduct_param_7];
	ld.param.u64 	%rd6, [setEBEProduct_param_8];
	ld.param.u64 	%rd7, [setEBEProduct_param_9];
	ld.param.u32 	%r11, [setEBEProduct_param_10];
	ld.param.u32 	%r12, [setEBEProduct_param_11];
	ld.param.u64 	%rd8, [setEBEProduct_param_12];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	ld.global.u32 	%r3, [%rd1+4];
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r4, %r20, %r19, %r21;
	div.s32 	%r5, %r1, %r3;
	ld.global.u32 	%r22, [%rd1];
	setp.ge.s32 	%p1, %r2, %r22;
	setp.lt.s32 	%p2, %r3, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB4_4;

	rem.s32 	%r6, %r1, %r3;
	ld.global.u32 	%r23, [%rd1+8];
	setp.ge.s32 	%p4, %r4, %r23;
	@%p4 bra 	$L__BB4_4;

	ld.global.u32 	%r24, [%rd1+12];
	setp.ge.s32 	%p5, %r5, %r24;
	@%p5 bra 	$L__BB4_4;

	mad.lo.s32 	%r25, %r5, %r10, %r4;
	cvta.to.global.u64 	%rd9, %rd4;
	mul.wide.s32 	%rd10, %r25, 8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u64 	%rd12, [%rd11];
	cvta.to.global.u64 	%rd13, %rd12;
	mad.lo.s32 	%r26, %r5, %r9, %r4;
	cvta.to.global.u64 	%rd14, %rd5;
	mul.wide.s32 	%rd15, %r26, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r27, [%rd16];
	mad.lo.s32 	%r28, %r27, %r6, %r2;
	mul.wide.s32 	%rd17, %r28, 4;
	add.s64 	%rd18, %rd13, %rd17;
	mad.lo.s32 	%r29, %r5, %r12, %r4;
	cvta.to.global.u64 	%rd19, %rd6;
	mul.wide.s32 	%rd20, %r29, 8;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.u64 	%rd22, [%rd21];
	cvta.to.global.u64 	%rd23, %rd22;
	mad.lo.s32 	%r30, %r5, %r11, %r4;
	cvta.to.global.u64 	%rd24, %rd7;
	mul.wide.s32 	%rd25, %r30, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%r31, [%rd26];
	mad.lo.s32 	%r32, %r31, %r6, %r2;
	mul.wide.s32 	%rd27, %r32, 4;
	add.s64 	%rd28, %rd23, %rd27;
	ld.global.f32 	%f1, [%rd28];
	ld.global.f32 	%f2, [%rd18];
	mul.f32 	%f3, %f2, %f1;
	cvt.f64.f32 	%fd1, %f3;
	mad.lo.s32 	%r33, %r5, %r8, %r4;
	cvta.to.global.u64 	%rd29, %rd2;
	mul.wide.s32 	%rd30, %r33, 8;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.u64 	%rd32, [%rd31];
	cvta.to.global.u64 	%rd33, %rd32;
	mad.lo.s32 	%r34, %r5, %r7, %r4;
	cvta.to.global.u64 	%rd34, %rd3;
	mul.wide.s32 	%rd35, %r34, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.u32 	%r35, [%rd36];
	mad.lo.s32 	%r36, %r35, %r6, %r2;
	mul.wide.s32 	%rd37, %r36, 8;
	add.s64 	%rd38, %rd33, %rd37;
	st.global.f64 	[%rd38], %fd1;

$L__BB4_4:
	ret;

}
	// .globl	multiplyScalar
.visible .entry multiplyScalar(
	.param .u64 multiplyScalar_param_0,
	.param .u64 multiplyScalar_param_1,
	.param .u32 multiplyScalar_param_2,
	.param .u32 multiplyScalar_param_3,
	.param .u64 multiplyScalar_param_4,
	.param .f32 multiplyScalar_param_5
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd2, [multiplyScalar_param_0];
	ld.param.u64 	%rd3, [multiplyScalar_param_1];
	ld.param.u32 	%r7, [multiplyScalar_param_2];
	ld.param.u32 	%r8, [multiplyScalar_param_3];
	ld.param.u64 	%rd4, [multiplyScalar_param_4];
	ld.param.f32 	%f1, [multiplyScalar_param_5];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r10, %r9, %r11;
	mov.u32 	%r12, %ntid.y;
	mov.u32 	%r13, %ctaid.y;
	mov.u32 	%r14, %tid.y;
	mad.lo.s32 	%r2, %r13, %r12, %r14;
	ld.global.u32 	%r3, [%rd1+4];
	mov.u32 	%r15, %ntid.z;
	mov.u32 	%r16, %ctaid.z;
	mov.u32 	%r17, %tid.z;
	mad.lo.s32 	%r4, %r16, %r15, %r17;
	div.s32 	%r5, %r1, %r3;
	ld.global.u32 	%r18, [%rd1];
	setp.ge.s32 	%p1, %r2, %r18;
	setp.lt.s32 	%p2, %r3, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB5_4;

	ld.global.u32 	%r19, [%rd1+8];
	setp.ge.s32 	%p4, %r4, %r19;
	rem.s32 	%r6, %r1, %r3;
	@%p4 bra 	$L__BB5_4;

	ld.global.u32 	%r20, [%rd1+12];
	setp.ge.s32 	%p5, %r5, %r20;
	@%p5 bra 	$L__BB5_4;

	mad.lo.s32 	%r21, %r5, %r7, %r4;
	cvta.to.global.u64 	%rd5, %rd2;
	mul.wide.s32 	%rd6, %r21, 8;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.u64 	%rd8, [%rd7];
	cvta.to.global.u64 	%rd9, %rd8;
	mad.lo.s32 	%r22, %r5, %r8, %r4;
	cvta.to.global.u64 	%rd10, %rd3;
	mul.wide.s32 	%rd11, %r22, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r23, [%rd12];
	mad.lo.s32 	%r24, %r23, %r6, %r2;
	mul.wide.s32 	%rd13, %r24, 4;
	add.s64 	%rd14, %rd9, %rd13;
	ld.global.f32 	%f2, [%rd14];
	mul.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd14], %f3;

$L__BB5_4:
	ret;

}
	// .globl	eigenBatch3d
.visible .entry eigenBatch3d(
	.param .u64 eigenBatch3d_param_0,
	.param .u64 eigenBatch3d_param_1,
	.param .u32 eigenBatch3d_param_2,
	.param .u32 eigenBatch3d_param_3,
	.param .u64 eigenBatch3d_param_4,
	.param .u64 eigenBatch3d_param_5,
	.param .u32 eigenBatch3d_param_6,
	.param .u32 eigenBatch3d_param_7,
	.param .u64 eigenBatch3d_param_8,
	.param .u64 eigenBatch3d_param_9,
	.param .u32 eigenBatch3d_param_10,
	.param .u32 eigenBatch3d_param_11,
	.param .u64 eigenBatch3d_param_12,
	.param .u64 eigenBatch3d_param_13,
	.param .u32 eigenBatch3d_param_14,
	.param .u32 eigenBatch3d_param_15,
	.param .u64 eigenBatch3d_param_16,
	.param .u64 eigenBatch3d_param_17,
	.param .u32 eigenBatch3d_param_18,
	.param .u32 eigenBatch3d_param_19,
	.param .u64 eigenBatch3d_param_20,
	.param .u64 eigenBatch3d_param_21,
	.param .u32 eigenBatch3d_param_22,
	.param .u32 eigenBatch3d_param_23,
	.param .u64 eigenBatch3d_param_24,
	.param .u64 eigenBatch3d_param_25,
	.param .u32 eigenBatch3d_param_26,
	.param .u32 eigenBatch3d_param_27,
	.param .u64 eigenBatch3d_param_28,
	.param .u64 eigenBatch3d_param_29,
	.param .u32 eigenBatch3d_param_30,
	.param .u32 eigenBatch3d_param_31,
	.param .u64 eigenBatch3d_param_32,
	.param .u64 eigenBatch3d_param_33,
	.param .u32 eigenBatch3d_param_34,
	.param .u32 eigenBatch3d_param_35,
	.param .u64 eigenBatch3d_param_36,
	.param .u64 eigenBatch3d_param_37,
	.param .u32 eigenBatch3d_param_38,
	.param .u32 eigenBatch3d_param_39,
	.param .u64 eigenBatch3d_param_40,
	.param .u32 eigenBatch3d_param_41,
	.param .u32 eigenBatch3d_param_42,
	.param .u32 eigenBatch3d_param_43,
	.param .f64 eigenBatch3d_param_44
)
{
	.local .align 8 .b8 	__local_depot6[120];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<159>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<28>;
	.reg .b32 	%r<304>;
	.reg .f64 	%fd<676>;
	.reg .b64 	%rd<270>;


	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd30, [eigenBatch3d_param_0];
	ld.param.u64 	%rd31, [eigenBatch3d_param_1];
	ld.param.u32 	%r60, [eigenBatch3d_param_2];
	ld.param.u32 	%r61, [eigenBatch3d_param_3];
	ld.param.u64 	%rd32, [eigenBatch3d_param_4];
	ld.param.u64 	%rd33, [eigenBatch3d_param_5];
	ld.param.u32 	%r62, [eigenBatch3d_param_6];
	ld.param.u32 	%r63, [eigenBatch3d_param_7];
	ld.param.u64 	%rd34, [eigenBatch3d_param_8];
	ld.param.u64 	%rd35, [eigenBatch3d_param_9];
	ld.param.u32 	%r64, [eigenBatch3d_param_10];
	ld.param.u32 	%r65, [eigenBatch3d_param_11];
	ld.param.u64 	%rd36, [eigenBatch3d_param_12];
	ld.param.u64 	%rd37, [eigenBatch3d_param_13];
	ld.param.u32 	%r66, [eigenBatch3d_param_14];
	ld.param.u32 	%r67, [eigenBatch3d_param_15];
	ld.param.u64 	%rd38, [eigenBatch3d_param_16];
	ld.param.u64 	%rd39, [eigenBatch3d_param_17];
	ld.param.u32 	%r68, [eigenBatch3d_param_18];
	ld.param.u32 	%r69, [eigenBatch3d_param_19];
	ld.param.u64 	%rd40, [eigenBatch3d_param_20];
	ld.param.u64 	%rd41, [eigenBatch3d_param_21];
	ld.param.u32 	%r70, [eigenBatch3d_param_22];
	ld.param.u32 	%r71, [eigenBatch3d_param_23];
	ld.param.u64 	%rd42, [eigenBatch3d_param_24];
	ld.param.u64 	%rd43, [eigenBatch3d_param_25];
	ld.param.u32 	%r72, [eigenBatch3d_param_26];
	ld.param.u32 	%r73, [eigenBatch3d_param_27];
	ld.param.u64 	%rd44, [eigenBatch3d_param_28];
	ld.param.u64 	%rd45, [eigenBatch3d_param_29];
	ld.param.u32 	%r74, [eigenBatch3d_param_30];
	ld.param.u32 	%r75, [eigenBatch3d_param_31];
	ld.param.u64 	%rd50, [eigenBatch3d_param_40];
	ld.param.u32 	%r81, [eigenBatch3d_param_41];
	ld.param.u32 	%r82, [eigenBatch3d_param_42];
	ld.param.u32 	%r80, [eigenBatch3d_param_43];
	ld.param.f64 	%fd657, [eigenBatch3d_param_44];
	add.u64 	%rd51, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd4, %SPL, 8;
	add.u64 	%rd5, %SPL, 88;
	cvta.to.global.u64 	%rd6, %rd50;
	mov.u32 	%r83, %ntid.x;
	mov.u32 	%r84, %ctaid.x;
	mov.u32 	%r85, %tid.x;
	mad.lo.s32 	%r86, %r84, %r83, %r85;
	mul.lo.s32 	%r87, %r86, %r81;
	mov.u32 	%r88, %ntid.y;
	mov.u32 	%r89, %ctaid.y;
	mov.u32 	%r90, %tid.y;
	mad.lo.s32 	%r91, %r89, %r88, %r90;
	mul.lo.s32 	%r1, %r91, %r81;
	ld.global.u32 	%r92, [%rd6+4];
	div.s32 	%r4, %r87, %r92;
	mul.lo.s32 	%r93, %r4, %r92;
	sub.s32 	%r2, %r87, %r93;
	mov.u32 	%r94, %ntid.z;
	mov.u32 	%r95, %ctaid.z;
	mov.u32 	%r96, %tid.z;
	mad.lo.s32 	%r97, %r95, %r94, %r96;
	mul.lo.s32 	%r3, %r97, %r82;
	ld.global.u32 	%r98, [%rd6];
	setp.ge.s32 	%p5, %r1, %r98;
	setp.lt.s32 	%p6, %r92, 0;
	mov.u16 	%rs5, 0;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB6_3;

	ld.global.u32 	%r99, [%rd6+8];
	setp.ge.s32 	%p8, %r3, %r99;
	@%p8 bra 	$L__BB6_3;

	ld.global.u32 	%r100, [%rd6+12];
	setp.lt.s32 	%p9, %r4, %r100;
	selp.u16 	%rs5, 1, 0, %p9;

$L__BB6_3:
	setp.eq.s16 	%p10, %rs5, 0;
	@%p10 bra 	$L__BB6_146;

	mad.lo.s32 	%r101, %r4, %r61, %r3;
	cvta.to.global.u64 	%rd56, %rd30;
	mul.wide.s32 	%rd57, %r101, 8;
	add.s64 	%rd58, %rd56, %rd57;
	mad.lo.s32 	%r102, %r4, %r60, %r3;
	cvta.to.global.u64 	%rd59, %rd31;
	mul.wide.s32 	%rd60, %r102, 4;
	add.s64 	%rd61, %rd59, %rd60;
	ld.global.u32 	%r103, [%rd61];
	mad.lo.s32 	%r104, %r103, %r2, %r1;
	ld.global.u64 	%rd62, [%rd58];
	mul.wide.s32 	%rd63, %r104, 8;
	add.s64 	%rd64, %rd62, %rd63;
	ld.f64 	%fd163, [%rd64];
	mad.lo.s32 	%r105, %r4, %r63, %r3;
	cvta.to.global.u64 	%rd65, %rd32;
	mul.wide.s32 	%rd66, %r105, 8;
	add.s64 	%rd67, %rd65, %rd66;
	mad.lo.s32 	%r106, %r4, %r62, %r3;
	cvta.to.global.u64 	%rd68, %rd33;
	mul.wide.s32 	%rd69, %r106, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.u32 	%r107, [%rd70];
	mad.lo.s32 	%r108, %r107, %r2, %r1;
	ld.global.u64 	%rd71, [%rd67];
	mul.wide.s32 	%rd72, %r108, 8;
	add.s64 	%rd73, %rd71, %rd72;
	ld.f64 	%fd164, [%rd73];
	mad.lo.s32 	%r109, %r4, %r65, %r3;
	cvta.to.global.u64 	%rd74, %rd34;
	mul.wide.s32 	%rd75, %r109, 8;
	add.s64 	%rd76, %rd74, %rd75;
	mad.lo.s32 	%r110, %r4, %r64, %r3;
	cvta.to.global.u64 	%rd77, %rd35;
	mul.wide.s32 	%rd78, %r110, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.u32 	%r111, [%rd79];
	mad.lo.s32 	%r112, %r111, %r2, %r1;
	ld.global.u64 	%rd80, [%rd76];
	mul.wide.s32 	%rd81, %r112, 8;
	add.s64 	%rd82, %rd80, %rd81;
	ld.f64 	%fd165, [%rd82];
	mad.lo.s32 	%r113, %r4, %r67, %r3;
	cvta.to.global.u64 	%rd83, %rd36;
	mul.wide.s32 	%rd84, %r113, 8;
	add.s64 	%rd85, %rd83, %rd84;
	mad.lo.s32 	%r114, %r4, %r66, %r3;
	cvta.to.global.u64 	%rd86, %rd37;
	mul.wide.s32 	%rd87, %r114, 4;
	add.s64 	%rd88, %rd86, %rd87;
	ld.global.u32 	%r115, [%rd88];
	mad.lo.s32 	%r116, %r115, %r2, %r1;
	ld.global.u64 	%rd89, [%rd85];
	mul.wide.s32 	%rd90, %r116, 8;
	add.s64 	%rd91, %rd89, %rd90;
	ld.f64 	%fd166, [%rd91];
	mad.lo.s32 	%r117, %r4, %r69, %r3;
	cvta.to.global.u64 	%rd92, %rd38;
	mul.wide.s32 	%rd93, %r117, 8;
	add.s64 	%rd94, %rd92, %rd93;
	mad.lo.s32 	%r118, %r4, %r68, %r3;
	cvta.to.global.u64 	%rd95, %rd39;
	mul.wide.s32 	%rd96, %r118, 4;
	add.s64 	%rd97, %rd95, %rd96;
	ld.global.u32 	%r119, [%rd97];
	mad.lo.s32 	%r120, %r119, %r2, %r1;
	ld.global.u64 	%rd98, [%rd94];
	mul.wide.s32 	%rd99, %r120, 8;
	add.s64 	%rd100, %rd98, %rd99;
	ld.f64 	%fd167, [%rd100];
	mad.lo.s32 	%r121, %r4, %r71, %r3;
	cvta.to.global.u64 	%rd101, %rd40;
	mul.wide.s32 	%rd102, %r121, 8;
	add.s64 	%rd103, %rd101, %rd102;
	mad.lo.s32 	%r122, %r4, %r70, %r3;
	cvta.to.global.u64 	%rd104, %rd41;
	mul.wide.s32 	%rd105, %r122, 4;
	add.s64 	%rd106, %rd104, %rd105;
	ld.global.u32 	%r123, [%rd106];
	mad.lo.s32 	%r124, %r123, %r2, %r1;
	ld.global.u64 	%rd107, [%rd103];
	mul.wide.s32 	%rd108, %r124, 8;
	add.s64 	%rd109, %rd107, %rd108;
	ld.f64 	%fd168, [%rd109];
	add.s64 	%rd7, %rd4, 72;
	st.local.f64 	[%rd4+72], %fd657;
	abs.f64 	%fd169, %fd163;
	setp.geu.f64 	%p11, %fd169, %fd657;
	selp.f64 	%fd1, %fd163, 0d0000000000000000, %p11;
	st.local.f64 	[%rd4], %fd1;
	abs.f64 	%fd170, %fd164;
	setp.geu.f64 	%p12, %fd170, %fd657;
	selp.f64 	%fd652, %fd164, 0d0000000000000000, %p12;
	st.local.f64 	[%rd4+24], %fd652;
	st.local.f64 	[%rd4+8], %fd652;
	abs.f64 	%fd171, %fd165;
	setp.geu.f64 	%p13, %fd171, %fd657;
	selp.f64 	%fd653, %fd165, 0d0000000000000000, %p13;
	st.local.f64 	[%rd4+48], %fd653;
	st.local.f64 	[%rd4+16], %fd653;
	abs.f64 	%fd172, %fd166;
	setp.geu.f64 	%p14, %fd172, %fd657;
	selp.f64 	%fd4, %fd166, 0d0000000000000000, %p14;
	st.local.f64 	[%rd4+32], %fd4;
	abs.f64 	%fd173, %fd167;
	setp.geu.f64 	%p15, %fd173, %fd657;
	selp.f64 	%fd174, %fd167, 0d0000000000000000, %p15;
	st.local.f64 	[%rd4+56], %fd174;
	st.local.f64 	[%rd4+40], %fd174;
	abs.f64 	%fd175, %fd168;
	setp.geu.f64 	%p16, %fd175, %fd657;
	selp.f64 	%fd5, %fd168, 0d0000000000000000, %p16;
	st.local.f64 	[%rd4+64], %fd5;
	add.s64 	%rd8, %rd5, 24;
	st.local.f64 	[%rd5+24], %fd657;
	add.f64 	%fd176, %fd1, %fd4;
	add.f64 	%fd177, %fd5, %fd176;
	neg.f64 	%fd178, %fd177;
	mul.f64 	%fd179, %fd5, %fd4;
	mul.f64 	%fd180, %fd174, %fd174;
	sub.f64 	%fd181, %fd179, %fd180;
	fma.rn.f64 	%fd182, %fd1, %fd5, %fd181;
	mul.f64 	%fd183, %fd653, %fd653;
	sub.f64 	%fd184, %fd182, %fd183;
	fma.rn.f64 	%fd185, %fd1, %fd4, %fd184;
	mul.f64 	%fd186, %fd652, %fd652;
	sub.f64 	%fd187, %fd185, %fd186;
	mul.f64 	%fd188, %fd1, %fd181;
	mul.f64 	%fd189, %fd652, %fd5;
	mul.f64 	%fd190, %fd174, %fd653;
	sub.f64 	%fd191, %fd189, %fd190;
	mul.f64 	%fd192, %fd652, %fd191;
	sub.f64 	%fd193, %fd188, %fd192;
	mul.f64 	%fd194, %fd652, %fd174;
	mul.f64 	%fd195, %fd4, %fd653;
	sub.f64 	%fd196, %fd194, %fd195;
	fma.rn.f64 	%fd197, %fd653, %fd196, %fd193;
	neg.f64 	%fd198, %fd197;
	mul.f64 	%fd641, %fd177, 0d3FD5555555555555;
	fma.rn.f64 	%fd199, %fd641, %fd178, %fd187;
	mul.f64 	%fd7, %fd199, 0d3FD5555555555555;
	div.rn.f64 	%fd200, %fd177, 0dC02B000000000000;
	mul.f64 	%fd201, %fd187, 0dBFD5555555555555;
	fma.rn.f64 	%fd202, %fd200, %fd178, %fd201;
	fma.rn.f64 	%fd8, %fd202, %fd178, %fd198;
	setp.ltu.f64 	%p17, %fd7, 0dBE112E0BE826D695;
	@%p17 bra 	$L__BB6_6;
	bra.uni 	$L__BB6_5;

$L__BB6_6:
	neg.f64 	%fd203, %fd7;
	sqrt.rn.f64 	%fd204, %fd203;
	add.f64 	%fd9, %fd204, %fd204;
	mul.f64 	%fd205, %fd7, %fd9;
	neg.f64 	%fd206, %fd205;
	fma.rn.f64 	%fd207, %fd9, %fd7, %fd206;
	sub.f64 	%fd208, %fd205, %fd207;
	div.rn.f64 	%fd10, %fd8, %fd208;
	setp.gt.f64 	%p18, %fd10, 0d3FEFFFFDE7210BE9;
	@%p18 bra 	$L__BB6_48;
	bra.uni 	$L__BB6_7;

$L__BB6_48:
	mov.f64 	%fd373, 0d3FF0000000000000;
	fma.rn.f64 	%fd643, %fd9, %fd373, %fd641;
	st.local.f64 	[%rd8+-24], %fd643;
	mov.f64 	%fd374, 0dBFE0000000000000;
	fma.rn.f64 	%fd641, %fd9, %fd374, %fd641;
	st.local.f64 	[%rd8+-8], %fd641;
	st.local.f64 	[%rd8+-16], %fd641;
	mov.f64 	%fd642, %fd641;
	bra.uni 	$L__BB6_49;

$L__BB6_5:
	st.local.f64 	[%rd8+-24], %fd641;
	st.local.f64 	[%rd8+-16], %fd641;
	st.local.f64 	[%rd8+-8], %fd641;
	mov.f64 	%fd642, %fd641;
	mov.f64 	%fd643, %fd641;

$L__BB6_49:
	setp.geu.f64 	%p43, %fd643, %fd642;
	mov.f64 	%fd649, %fd642;
	@%p43 bra 	$L__BB6_51;

	st.local.f64 	[%rd8+-24], %fd642;
	st.local.f64 	[%rd8+-16], %fd643;
	mov.f64 	%fd649, %fd643;
	mov.f64 	%fd643, %fd642;

$L__BB6_51:
	setp.geu.f64 	%p44, %fd643, %fd641;
	mov.f64 	%fd646, %fd643;
	@%p44 bra 	$L__BB6_53;

	st.local.f64 	[%rd8+-24], %fd641;
	st.local.f64 	[%rd8+-8], %fd643;
	mov.f64 	%fd646, %fd641;
	mov.f64 	%fd641, %fd643;

$L__BB6_53:
	setp.geu.f64 	%p45, %fd649, %fd641;
	mov.f64 	%fd648, %fd641;
	@%p45 bra 	$L__BB6_55;

	st.local.f64 	[%rd8+-16], %fd641;
	st.local.f64 	[%rd8+-8], %fd649;
	mov.f64 	%fd648, %fd649;
	mov.f64 	%fd649, %fd641;

$L__BB6_55:
	sub.f64 	%fd78, %fd649, %fd648;
	abs.f64 	%fd375, %fd78;
	setp.geu.f64 	%p47, %fd375, %fd657;
	mov.pred 	%p156, 0;
	@%p47 bra 	$L__BB6_57;

	add.f64 	%fd376, %fd649, %fd648;
	fma.rn.f64 	%fd377, %fd376, 0dBFE0000000000000, %fd646;
	abs.f64 	%fd378, %fd377;
	setp.geu.f64 	%p156, %fd378, %fd657;

$L__BB6_57:
	abs.f64 	%fd379, %fd646;
	setp.gtu.f64 	%p48, %fd379, 0d7FF0000000000000;
	setp.le.f64 	%p49, %fd646, %fd657;
	mov.f32 	%f25, 0f00000000;
	or.pred  	%p50, %p48, %p49;
	@%p50 bra 	$L__BB6_59;

	add.f64 	%fd380, %fd649, %fd648;
	div.rn.f64 	%fd381, %fd78, %fd380;
	cvt.rn.f32.f64 	%f25, %fd381;

$L__BB6_59:
	mad.lo.s32 	%r158, %r4, %r75, %r3;
	cvta.to.global.u64 	%rd122, %rd44;
	mul.wide.s32 	%rd123, %r158, 8;
	add.s64 	%rd124, %rd122, %rd123;
	mad.lo.s32 	%r159, %r4, %r74, %r3;
	cvta.to.global.u64 	%rd125, %rd45;
	mul.wide.s32 	%rd126, %r159, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.u32 	%r160, [%rd127];
	mad.lo.s32 	%r161, %r160, %r2, %r1;
	ld.global.u64 	%rd128, [%rd124];
	mul.wide.s32 	%rd129, %r161, 4;
	add.s64 	%rd130, %rd128, %rd129;
	selp.f32 	%f9, 0fBF800000, 0f3F800000, %p156;
	mul.f32 	%f10, %f9, %f25;
	st.f32 	[%rd130], %f10;
	cvt.s64.s32 	%rd131, %r80;
	selp.b64 	%rd132, 0, %rd131, %p156;
	shl.b64 	%rd133, %rd132, 3;
	add.s64 	%rd134, %rd5, %rd133;
	ld.local.f64 	%fd382, [%rd134];
	sub.f64 	%fd656, %fd1, %fd382;
	st.local.f64 	[%rd7+-72], %fd656;
	sub.f64 	%fd383, %fd4, %fd382;
	st.local.f64 	[%rd7+-40], %fd383;
	sub.f64 	%fd384, %fd5, %fd382;
	st.local.f64 	[%rd7+-8], %fd384;
	abs.f64 	%fd385, %fd656;
	abs.f64 	%fd386, %fd385;
	abs.f64 	%fd650, %fd652;
	setp.gt.f64 	%p52, %fd650, %fd386;
	selp.u32 	%r162, 1, 0, %p52;
	selp.f64 	%fd387, %fd650, %fd386, %p52;
	abs.f64 	%fd388, %fd653;
	setp.gt.f64 	%p53, %fd388, %fd387;
	selp.b32 	%r22, 2, %r162, %p53;
	selp.f64 	%fd389, %fd388, %fd387, %p53;
	setp.le.f64 	%p54, %fd389, %fd657;
	mov.pred 	%p157, 0;
	@%p54 bra 	$L__BB6_66;

	setp.eq.s32 	%p55, %r22, 0;
	mov.f64 	%fd654, %fd652;
	@%p55 bra 	$L__BB6_62;

	mul.wide.u32 	%rd135, %r22, 24;
	add.s64 	%rd136, %rd4, %rd135;
	ld.local.f64 	%fd81, [%rd136];
	st.local.f64 	[%rd136], %fd656;
	st.local.f64 	[%rd7+-72], %fd81;
	ld.local.f64 	%fd654, [%rd136+8];
	st.local.f64 	[%rd136+8], %fd652;
	st.local.f64 	[%rd7+-64], %fd654;
	ld.local.f64 	%fd83, [%rd136+16];
	st.local.f64 	[%rd136+16], %fd653;
	st.local.f64 	[%rd7+-56], %fd83;
	ld.local.f64 	%fd657, [%rd7];
	ld.local.f64 	%fd652, [%rd7+-48];
	abs.f64 	%fd650, %fd652;
	mov.f64 	%fd653, %fd83;
	mov.f64 	%fd656, %fd81;

$L__BB6_62:
	mov.u64 	%rd137, 4607182418800017408;
	st.local.u64 	[%rd7+-72], %rd137;
	rcp.rn.f64 	%fd390, %fd656;
	mul.f64 	%fd93, %fd390, %fd654;
	st.local.f64 	[%rd7+-64], %fd93;
	mul.f64 	%fd94, %fd390, %fd653;
	st.local.f64 	[%rd7+-56], %fd94;
	setp.leu.f64 	%p56, %fd650, %fd657;
	@%p56 bra 	$L__BB6_64;

	mov.u64 	%rd138, 0;
	st.local.u64 	[%rd7+-48], %rd138;
	ld.local.f64 	%fd391, [%rd7+-40];
	neg.f64 	%fd392, %fd652;
	fma.rn.f64 	%fd393, %fd392, %fd93, %fd391;
	st.local.f64 	[%rd7+-40], %fd393;
	ld.local.f64 	%fd394, [%rd7+-32];
	fma.rn.f64 	%fd395, %fd392, %fd94, %fd394;
	st.local.f64 	[%rd7+-32], %fd395;

$L__BB6_64:
	ld.local.f64 	%fd95, [%rd7+-24];
	abs.f64 	%fd397, %fd95;
	setp.leu.f64 	%p58, %fd397, %fd657;
	mov.pred 	%p157, -1;
	mov.f64 	%fd656, 0d3FF0000000000000;
	@%p58 bra 	$L__BB6_66;

	mov.u64 	%rd139, 0;
	st.local.u64 	[%rd7+-24], %rd139;
	ld.local.f64 	%fd399, [%rd7+-16];
	neg.f64 	%fd400, %fd95;
	fma.rn.f64 	%fd401, %fd400, %fd93, %fd399;
	st.local.f64 	[%rd7+-16], %fd401;
	ld.local.f64 	%fd402, [%rd7+-8];
	fma.rn.f64 	%fd403, %fd400, %fd94, %fd402;
	st.local.f64 	[%rd7+-8], %fd403;

$L__BB6_66:
	selp.u32 	%r23, 1, 0, %p157;
	mul.wide.u32 	%rd140, %r23, 24;
	add.s64 	%rd141, %rd4, %rd140;
	add.s64 	%rd9, %rd141, 8;
	ld.local.f64 	%fd98, [%rd141+8];
	abs.f64 	%fd404, %fd98;
	abs.f64 	%fd405, %fd404;
	selp.b32 	%r163, 2, 1, %p157;
	cvt.u64.u32 	%rd10, %r163;
	mul.wide.s32 	%rd142, %r163, 24;
	add.s64 	%rd143, %rd4, %rd142;
	add.s64 	%rd11, %rd143, 8;
	ld.local.f64 	%fd406, [%rd143+8];
	abs.f64 	%fd407, %fd406;
	setp.gt.f64 	%p60, %fd407, %fd405;
	selp.b32 	%r292, %r163, %r23, %p60;
	selp.f64 	%fd658, %fd407, %fd405, %p60;
	@%p157 bra 	$L__BB6_68;

	cvt.u32.u64 	%r164, %rd10;
	add.s32 	%r165, %r164, 1;
	ld.local.f64 	%fd408, [%rd11+24];
	abs.f64 	%fd409, %fd408;
	setp.gt.f64 	%p61, %fd409, %fd658;
	selp.b32 	%r292, %r165, %r292, %p61;
	selp.f64 	%fd658, %fd409, %fd658, %p61;

$L__BB6_68:
	setp.le.f64 	%p63, %fd658, %fd657;
	mov.pred 	%p158, 0;
	@%p63 bra 	$L__BB6_77;

	setp.eq.s32 	%p64, %r292, %r23;
	@%p64 bra 	$L__BB6_71;
	bra.uni 	$L__BB6_70;

$L__BB6_71:
	ld.local.f64 	%fd659, [%rd9+8];
	mov.f64 	%fd660, %fd98;
	bra.uni 	$L__BB6_72;

$L__BB6_7:
	setp.lt.f64 	%p19, %fd10, 0dBFEFFFFDE7210BE9;
	@%p19 bra 	$L__BB6_47;
	bra.uni 	$L__BB6_8;

$L__BB6_47:
	mov.f64 	%fd371, 0dBFF0000000000000;
	fma.rn.f64 	%fd643, %fd9, %fd371, %fd641;
	st.local.f64 	[%rd8+-24], %fd643;
	mov.f64 	%fd372, 0d3FE0000000000000;
	fma.rn.f64 	%fd641, %fd9, %fd372, %fd641;
	st.local.f64 	[%rd8+-8], %fd641;
	st.local.f64 	[%rd8+-16], %fd641;
	mov.f64 	%fd642, %fd641;
	bra.uni 	$L__BB6_49;

$L__BB6_70:
	mul.wide.u32 	%rd144, %r292, 24;
	add.s64 	%rd145, %rd4, %rd144;
	ld.local.f64 	%fd660, [%rd145+8];
	st.local.f64 	[%rd145+8], %fd98;
	st.local.f64 	[%rd9], %fd660;
	ld.local.f64 	%fd659, [%rd145+16];
	ld.local.f64 	%fd410, [%rd9+8];
	st.local.f64 	[%rd145+16], %fd410;
	st.local.f64 	[%rd9+8], %fd659;

$L__BB6_72:
	mov.u64 	%rd146, 4607182418800017408;
	st.local.u64 	[%rd9], %rd146;
	rcp.rn.f64 	%fd411, %fd660;
	mul.f64 	%fd107, %fd411, %fd659;
	st.local.f64 	[%rd9+8], %fd107;
	ld.local.f64 	%fd108, [%rd11];
	abs.f64 	%fd412, %fd108;
	setp.leu.f64 	%p65, %fd412, %fd657;
	@%p65 bra 	$L__BB6_74;

	mov.u64 	%rd147, 0;
	st.local.u64 	[%rd11], %rd147;
	ld.local.f64 	%fd413, [%rd11+8];
	neg.f64 	%fd414, %fd108;
	fma.rn.f64 	%fd415, %fd414, %fd107, %fd413;
	st.local.f64 	[%rd11+8], %fd415;

$L__BB6_74:
	mov.pred 	%p158, -1;
	@%p157 bra 	$L__BB6_77;

	ld.local.f64 	%fd109, [%rd11+24];
	abs.f64 	%fd416, %fd109;
	setp.leu.f64 	%p68, %fd416, %fd657;
	@%p68 bra 	$L__BB6_77;

	mov.u64 	%rd148, 0;
	st.local.u64 	[%rd11+24], %rd148;
	ld.local.f64 	%fd417, [%rd11+32];
	ld.local.f64 	%fd418, [%rd9+8];
	neg.f64 	%fd419, %fd109;
	fma.rn.f64 	%fd420, %fd419, %fd418, %fd417;
	st.local.f64 	[%rd11+32], %fd420;

$L__BB6_77:
	not.pred 	%p70, %p158;
	selp.u32 	%r166, 1, 0, %p70;
	not.pred 	%p71, %p157;
	selp.u32 	%r167, 1, 0, %p71;
	add.s32 	%r27, %r167, %r166;
	selp.u32 	%r168, 1, 0, %p158;
	add.s32 	%r28, %r23, %r168;
	mul.wide.u32 	%rd149, %r28, 24;
	add.s64 	%rd150, %rd4, %rd149;
	add.s64 	%rd12, %rd150, 16;
	ld.local.f64 	%fd110, [%rd150+16];
	abs.f64 	%fd421, %fd110;
	abs.f64 	%fd661, %fd421;
	setp.gt.u32 	%p72, %r28, 1;
	mov.u32 	%r293, %r28;
	@%p72 bra 	$L__BB6_80;

	add.s32 	%r169, %r28, 1;
	ld.local.f64 	%fd422, [%rd12+24];
	abs.f64 	%fd423, %fd422;
	setp.gt.f64 	%p73, %fd423, %fd661;
	selp.b32 	%r293, %r169, %r28, %p73;
	selp.f64 	%fd661, %fd423, %fd661, %p73;
	setp.gt.u32 	%p74, %r169, 1;
	@%p74 bra 	$L__BB6_80;

	add.s32 	%r170, %r28, 2;
	ld.local.f64 	%fd424, [%rd12+48];
	abs.f64 	%fd425, %fd424;
	setp.gt.f64 	%p75, %fd425, %fd661;
	selp.b32 	%r293, %r170, %r293, %p75;
	selp.f64 	%fd661, %fd425, %fd661, %p75;

$L__BB6_80:
	setp.le.f64 	%p76, %fd661, %fd657;
	mov.u32 	%r294, 1;
	@%p76 bra 	$L__BB6_89;

	setp.eq.s32 	%p77, %r293, %r28;
	@%p77 bra 	$L__BB6_83;

	mul.wide.u32 	%rd151, %r293, 24;
	add.s64 	%rd152, %rd4, %rd151;
	ld.local.f64 	%fd426, [%rd152+16];
	st.local.f64 	[%rd152+16], %fd110;
	st.local.f64 	[%rd12], %fd426;

$L__BB6_83:
	mov.u64 	%rd153, 4607182418800017408;
	st.local.u64 	[%rd12], %rd153;
	mov.u32 	%r294, 0;
	@%p72 bra 	$L__BB6_89;

	ld.local.f64 	%fd427, [%rd12+24];
	abs.f64 	%fd428, %fd427;
	setp.leu.f64 	%p79, %fd428, %fd657;
	@%p79 bra 	$L__BB6_86;

	mov.u64 	%rd154, 0;
	st.local.u64 	[%rd12+24], %rd154;

$L__BB6_86:
	add.s32 	%r174, %r28, 1;
	setp.gt.u32 	%p80, %r174, 1;
	@%p80 bra 	$L__BB6_89;

	ld.local.f64 	%fd429, [%rd12+48];
	abs.f64 	%fd430, %fd429;
	setp.leu.f64 	%p81, %fd430, %fd657;
	@%p81 bra 	$L__BB6_89;

	mov.u64 	%rd155, 0;
	st.local.u64 	[%rd12+48], %rd155;

$L__BB6_89:
	add.s32 	%r177, %r27, %r294;
	setp.ne.s32 	%p82, %r177, 1;
	mov.f64 	%fd665, 0d7FF8000000000000;
	mov.f64 	%fd624, 0d0000000000000000;
	mov.f64 	%fd666, %fd665;
	mov.f64 	%fd667, %fd665;
	@%p82 bra 	$L__BB6_100;

	abs.f64 	%fd437, %fd656;
	setp.le.f64 	%p83, %fd437, 0d3EB0C6F7A0B5ED8D;
	mov.f64 	%fd667, 0d3FF0000000000000;
	mov.f64 	%fd666, 0d0000000000000000;
	mov.f64 	%fd665, %fd624;
	@%p83 bra 	$L__BB6_94;

	ld.local.f64 	%fd115, [%rd7+-40];
	abs.f64 	%fd438, %fd115;
	setp.gtu.f64 	%p84, %fd438, 0d3EB0C6F7A0B5ED8D;
	@%p84 bra 	$L__BB6_93;
	bra.uni 	$L__BB6_92;

$L__BB6_93:
	ld.local.f64 	%fd444, [%rd7+-32];
	neg.f64 	%fd445, %fd444;
	div.rn.f64 	%fd666, %fd445, %fd115;
	ld.local.f64 	%fd446, [%rd7+-56];
	neg.f64 	%fd447, %fd446;
	ld.local.f64 	%fd448, [%rd7+-64];
	mul.f64 	%fd449, %fd666, %fd448;
	sub.f64 	%fd450, %fd447, %fd449;
	div.rn.f64 	%fd667, %fd450, %fd656;
	mov.f64 	%fd665, 0d3FF0000000000000;
	bra.uni 	$L__BB6_94;

$L__BB6_8:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd10;
	}
	abs.f64 	%fd11, %fd10;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r125}, %fd11;
	}
	setp.lt.s32 	%p20, %r125, 1071801958;
	@%p20 bra 	$L__BB6_16;
	bra.uni 	$L__BB6_9;

$L__BB6_16:
	mul.f64 	%fd256, %fd11, %fd11;
	mov.f64 	%fd257, 0dBFB3823B180754AF;
	mov.f64 	%fd258, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd259, %fd258, %fd256, %fd257;
	mov.f64 	%fd260, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd261, %fd259, %fd256, %fd260;
	mov.f64 	%fd262, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd263, %fd261, %fd256, %fd262;
	mov.f64 	%fd264, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd265, %fd263, %fd256, %fd264;
	mov.f64 	%fd266, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd267, %fd265, %fd256, %fd266;
	mov.f64 	%fd268, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd269, %fd267, %fd256, %fd268;
	mov.f64 	%fd270, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd271, %fd269, %fd256, %fd270;
	mov.f64 	%fd272, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd273, %fd271, %fd256, %fd272;
	mov.f64 	%fd274, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd275, %fd273, %fd256, %fd274;
	mov.f64 	%fd276, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd277, %fd275, %fd256, %fd276;
	mov.f64 	%fd278, 0d3FB333333320F91B;
	fma.rn.f64 	%fd279, %fd277, %fd256, %fd278;
	mov.f64 	%fd280, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd281, %fd279, %fd256, %fd280;
	mul.f64 	%fd282, %fd256, %fd281;
	fma.rn.f64 	%fd19, %fd282, %fd11, %fd11;
	setp.lt.s32 	%p24, %r5, 0;
	@%p24 bra 	$L__BB6_18;

	mov.f64 	%fd283, 0dBC91A62633145C07;
	add.rn.f64 	%fd284, %fd19, %fd283;
	neg.f64 	%fd285, %fd284;
	mov.f64 	%fd286, 0d3FF921FB54442D18;
	add.rn.f64 	%fd628, %fd286, %fd285;
	bra.uni 	$L__BB6_19;

$L__BB6_92:
	ld.local.f64 	%fd441, [%rd7+-64];
	neg.f64 	%fd442, %fd441;
	div.rn.f64 	%fd667, %fd442, %fd656;
	mov.f64 	%fd666, 0d3FF0000000000000;
	mov.f64 	%fd665, %fd624;

$L__BB6_94:
	mul.f64 	%fd451, %fd666, %fd666;
	fma.rn.f64 	%fd452, %fd667, %fd667, %fd451;
	fma.rn.f64 	%fd453, %fd665, %fd665, %fd452;
	cvt.rn.f32.f64 	%f11, %fd453;
	sqrt.rn.f32 	%f3, %f11;
	setp.leu.f32 	%p85, %f3, 0f00000000;
	@%p85 bra 	$L__BB6_100;

	cvt.f64.f32 	%fd454, %f3;
	rcp.rn.f64 	%fd455, %fd454;
	mul.f64 	%fd667, %fd455, %fd667;
	mul.f64 	%fd666, %fd455, %fd666;
	mul.f64 	%fd665, %fd455, %fd665;
	setp.lt.f64 	%p86, %fd666, 0d0000000000000000;
	@%p86 bra 	$L__BB6_99;

	setp.neu.f64 	%p87, %fd666, 0d0000000000000000;
	@%p87 bra 	$L__BB6_100;

	setp.lt.f64 	%p88, %fd667, 0d0000000000000000;
	@%p88 bra 	$L__BB6_99;

	setp.neu.f64 	%p89, %fd667, 0d0000000000000000;
	setp.geu.f64 	%p90, %fd665, 0d0000000000000000;
	or.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB6_100;

$L__BB6_99:
	neg.f64 	%fd667, %fd667;
	neg.f64 	%fd666, %fd666;
	neg.f64 	%fd665, %fd665;

$L__BB6_100:
	mad.lo.s32 	%r178, %r4, %r73, %r3;
	cvta.to.global.u64 	%rd156, %rd42;
	mul.wide.s32 	%rd157, %r178, 8;
	add.s64 	%rd158, %rd156, %rd157;
	mad.lo.s32 	%r179, %r4, %r72, %r3;
	cvta.to.global.u64 	%rd159, %rd43;
	mul.wide.s32 	%rd160, %r179, 4;
	add.s64 	%rd161, %rd159, %rd160;
	ld.global.u32 	%r180, [%rd161];
	mul.lo.s32 	%r181, %r1, 3;
	mad.lo.s32 	%r182, %r180, %r2, %r181;
	ld.global.u64 	%rd162, [%rd158];
	mul.wide.s32 	%rd163, %r182, 4;
	add.s64 	%rd164, %rd162, %rd163;
	cvt.rn.f32.f64 	%f13, %fd667;
	st.f32 	[%rd164], %f13;
	ld.global.u32 	%r183, [%rd161];
	mad.lo.s32 	%r184, %r183, %r2, %r181;
	add.s32 	%r185, %r184, 1;
	ld.global.u64 	%rd165, [%rd158];
	mul.wide.s32 	%rd166, %r185, 4;
	add.s64 	%rd167, %rd165, %rd166;
	cvt.rn.f32.f64 	%f14, %fd666;
	st.f32 	[%rd167], %f14;
	ld.global.u32 	%r186, [%rd161];
	mad.lo.s32 	%r187, %r186, %r2, %r181;
	add.s32 	%r188, %r187, 2;
	ld.global.u64 	%rd168, [%rd158];
	mul.wide.s32 	%rd169, %r188, 4;
	add.s64 	%rd170, %rd168, %rd169;
	cvt.rn.f32.f64 	%f15, %fd665;
	st.f32 	[%rd170], %f15;
	abs.f64 	%fd131, %fd667;
	setp.gtu.f64 	%p92, %fd131, 0d7FF0000000000000;
	mov.f32 	%f26, 0f7FC00000;
	@%p92 bra 	$L__BB6_129;

	mul.f64 	%fd456, %fd666, %fd666;
	fma.rn.f64 	%fd457, %fd667, %fd667, %fd456;
	setp.le.f64 	%p93, %fd457, 0d3EE4F8B588E368F1;
	@%p93 bra 	$L__BB6_129;

	abs.f64 	%fd132, %fd666;
	setp.eq.f64 	%p94, %fd132, 0d0000000000000000;
	setp.eq.f64 	%p95, %fd131, 0d0000000000000000;
	and.pred  	%p96, %p95, %p94;
	@%p96 bra 	$L__BB6_106;
	bra.uni 	$L__BB6_103;

$L__BB6_106:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r201}, %fd667;
	}
	setp.lt.s32 	%p104, %r201, 0;
	selp.f64 	%fd510, 0d400921FB54442D18, 0d0000000000000000, %p104;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r202, %temp}, %fd510;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r203}, %fd510;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r204}, %fd666;
	}
	and.b32  	%r205, %r204, -2147483648;
	or.b32  	%r206, %r203, %r205;
	mov.b64 	%fd668, {%r202, %r206};
	bra.uni 	$L__BB6_107;

$L__BB6_103:
	setp.eq.f64 	%p97, %fd131, 0d7FF0000000000000;
	setp.eq.f64 	%p98, %fd132, 0d7FF0000000000000;
	and.pred  	%p99, %p97, %p98;
	@%p99 bra 	$L__BB6_105;
	bra.uni 	$L__BB6_104;

$L__BB6_105:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r195}, %fd667;
	}
	setp.lt.s32 	%p103, %r195, 0;
	selp.f64 	%fd509, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p103;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r196, %temp}, %fd509;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd509;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r198}, %fd666;
	}
	and.b32  	%r199, %r198, -2147483648;
	or.b32  	%r200, %r197, %r199;
	mov.b64 	%fd668, {%r196, %r200};
	bra.uni 	$L__BB6_107;

$L__BB6_9:
	mov.f64 	%fd209, 0d3FF0000000000000;
	sub.f64 	%fd12, %fd209, %fd11;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd12;
	}
	setp.lt.s32 	%p21, %r6, 1;
	@%p21 bra 	$L__BB6_11;

	add.s32 	%r126, %r6, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r127, %temp}, %fd12;
	}
	mov.b64 	%fd210, {%r127, %r126};
	rsqrt.approx.ftz.f64 	%fd211, %fd210;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r128}, %fd211;
	}
	add.s32 	%r129, %r128, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r130, %temp}, %fd211;
	}
	mov.b64 	%fd212, {%r130, %r129};
	mul.f64 	%fd213, %fd210, %fd211;
	neg.f64 	%fd214, %fd213;
	fma.rn.f64 	%fd215, %fd213, %fd214, %fd210;
	fma.rn.f64 	%fd216, %fd215, %fd212, %fd213;
	neg.f64 	%fd217, %fd216;
	fma.rn.f64 	%fd218, %fd216, %fd217, %fd210;
	fma.rn.f64 	%fd220, %fd211, %fd217, %fd209;
	fma.rn.f64 	%fd221, %fd220, %fd212, %fd212;
	fma.rn.f64 	%fd222, %fd218, %fd221, %fd216;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd222;
	}
	add.s32 	%r132, %r131, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r133, %temp}, %fd222;
	}
	mov.b64 	%fd223, {%r133, %r132};
	mov.f64 	%fd224, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd225, 0d3EC715B371155F70;
	fma.rn.f64 	%fd226, %fd225, %fd12, %fd224;
	mov.f64 	%fd227, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd228, %fd226, %fd12, %fd227;
	mov.f64 	%fd229, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd230, %fd228, %fd12, %fd229;
	mov.f64 	%fd231, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd232, %fd230, %fd12, %fd231;
	mov.f64 	%fd233, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd234, %fd232, %fd12, %fd233;
	mov.f64 	%fd235, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd236, %fd234, %fd12, %fd235;
	mov.f64 	%fd237, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd238, %fd236, %fd12, %fd237;
	mov.f64 	%fd239, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd240, %fd238, %fd12, %fd239;
	mov.f64 	%fd241, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd242, %fd240, %fd12, %fd241;
	mov.f64 	%fd243, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd244, %fd242, %fd12, %fd243;
	mov.f64 	%fd245, 0d3F9333333333329C;
	fma.rn.f64 	%fd246, %fd244, %fd12, %fd245;
	mov.f64 	%fd247, 0d3FB5555555555555;
	fma.rn.f64 	%fd248, %fd246, %fd12, %fd247;
	mul.f64 	%fd249, %fd12, %fd248;
	fma.rn.f64 	%fd628, %fd249, %fd223, %fd223;
	bra.uni 	$L__BB6_12;

$L__BB6_104:
	max.f64 	%fd458, %fd132, %fd131;
	min.f64 	%fd459, %fd132, %fd131;
	div.rn.f64 	%fd460, %fd459, %fd458;
	mul.f64 	%fd461, %fd460, %fd460;
	mov.f64 	%fd462, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd463, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd464, %fd463, %fd461, %fd462;
	mov.f64 	%fd465, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd466, %fd464, %fd461, %fd465;
	mov.f64 	%fd467, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd468, %fd466, %fd461, %fd467;
	mov.f64 	%fd469, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd470, %fd468, %fd461, %fd469;
	mov.f64 	%fd471, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd472, %fd470, %fd461, %fd471;
	mov.f64 	%fd473, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd474, %fd472, %fd461, %fd473;
	mov.f64 	%fd475, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd476, %fd474, %fd461, %fd475;
	mov.f64 	%fd477, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd478, %fd476, %fd461, %fd477;
	mov.f64 	%fd479, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd480, %fd478, %fd461, %fd479;
	mov.f64 	%fd481, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd482, %fd480, %fd461, %fd481;
	mov.f64 	%fd483, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd484, %fd482, %fd461, %fd483;
	mov.f64 	%fd485, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd486, %fd484, %fd461, %fd485;
	mov.f64 	%fd487, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd488, %fd486, %fd461, %fd487;
	mov.f64 	%fd489, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd490, %fd488, %fd461, %fd489;
	mov.f64 	%fd491, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd492, %fd490, %fd461, %fd491;
	mov.f64 	%fd493, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd494, %fd492, %fd461, %fd493;
	mov.f64 	%fd495, 0d3FC99999999840D2;
	fma.rn.f64 	%fd496, %fd494, %fd461, %fd495;
	mov.f64 	%fd497, 0dBFD555555555544C;
	fma.rn.f64 	%fd498, %fd496, %fd461, %fd497;
	mul.f64 	%fd499, %fd461, %fd498;
	fma.rn.f64 	%fd500, %fd499, %fd460, %fd460;
	mov.f64 	%fd501, 0d3FF921FB54442D18;
	sub.f64 	%fd502, %fd501, %fd500;
	setp.gt.f64 	%p100, %fd132, %fd131;
	selp.f64 	%fd503, %fd502, %fd500, %p100;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd667;
	}
	setp.lt.s32 	%p101, %r189, 0;
	mov.f64 	%fd504, 0d400921FB54442D18;
	sub.f64 	%fd505, %fd504, %fd503;
	selp.f64 	%fd506, %fd505, %fd503, %p101;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r190, %temp}, %fd506;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd506;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd666;
	}
	and.b32  	%r193, %r192, -2147483648;
	or.b32  	%r194, %r191, %r193;
	mov.b64 	%fd507, {%r190, %r194};
	add.rn.f64 	%fd508, %fd131, %fd132;
	setp.le.f64 	%p102, %fd508, 0d7FF0000000000000;
	selp.f64 	%fd668, %fd507, %fd508, %p102;

$L__BB6_107:
	add.f64 	%fd137, %fd668, 0d400921FB54442D18;
	mov.f64 	%fd511, 0d400921FB54442D18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd137;
	}
	and.b32  	%r207, %r33, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r208, %temp}, %fd137;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r209}, %fd511;
	}
	and.b32  	%r210, %r209, 2147483647;
	mov.b64 	%fd669, {%r208, %r207};
	{
	.reg .b32 %temp; 
	mov.b64 	{%r211, %temp}, %fd511;
	}
	mov.b64 	%fd670, {%r211, %r210};
	setp.gt.u32 	%p105, %r207, 2146435071;
	setp.gt.u32 	%p106, %r210, 2146435071;
	or.pred  	%p107, %p105, %p106;
	@%p107 bra 	$L__BB6_125;
	bra.uni 	$L__BB6_108;

$L__BB6_125:
	setp.le.f64 	%p142, %fd669, 0d7FF0000000000000;
	setp.le.f64 	%p143, %fd670, 0d7FF0000000000000;
	and.pred  	%p144, %p142, %p143;
	@%p144 bra 	$L__BB6_127;
	bra.uni 	$L__BB6_126;

$L__BB6_127:
	setp.eq.f64 	%p145, %fd669, 0d7FF0000000000000;
	selp.f64 	%fd672, 0dFFF8000000000000, %fd137, %p145;
	bra.uni 	$L__BB6_128;

$L__BB6_108:
	setp.eq.f64 	%p108, %fd670, 0d0000000000000000;
	mov.f64 	%fd672, 0dFFF8000000000000;
	@%p108 bra 	$L__BB6_128;

	setp.ltu.f64 	%p109, %fd669, %fd670;
	mov.f64 	%fd672, %fd137;
	@%p109 bra 	$L__BB6_128;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r212}, %fd669;
	}
	shr.u32 	%r295, %r212, 20;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r213}, %fd670;
	}
	shr.u32 	%r296, %r213, 20;
	setp.ne.s32 	%p110, %r295, 0;
	@%p110 bra 	$L__BB6_112;

	mul.f64 	%fd669, %fd669, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r214}, %fd669;
	}
	shr.u32 	%r215, %r214, 20;
	add.s32 	%r295, %r215, -54;

$L__BB6_112:
	setp.ne.s32 	%p111, %r296, 0;
	@%p111 bra 	$L__BB6_114;

	mul.f64 	%fd670, %fd670, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r216}, %fd670;
	}
	shr.u32 	%r217, %r216, 20;
	add.s32 	%r296, %r217, -54;

$L__BB6_114:
	mov.b64 	%rd172, %fd669;
	and.b64  	%rd173, %rd172, 4503599627370495;
	or.b64  	%rd266, %rd173, 4503599627370496;
	mov.b64 	%rd174, %fd670;
	and.b64  	%rd175, %rd174, 4503599627370495;
	or.b64  	%rd14, %rd175, 4503599627370496;
	sub.s32 	%r302, %r295, %r296;
	not.b32 	%r218, %r295;
	add.s32 	%r219, %r296, %r218;
	max.s32 	%r220, %r219, -1;
	add.s32 	%r41, %r220, %r295;
	mov.u32 	%r221, 2;
	sub.s32 	%r222, %r221, %r296;
	add.s32 	%r223, %r222, %r41;
	and.b32  	%r298, %r223, 3;
	setp.eq.s32 	%p112, %r298, 0;
	@%p112 bra 	$L__BB6_116;

$L__BB6_115:
	.pragma "nounroll";
	sub.s64 	%rd176, %rd266, %rd14;
	mov.b64 	%fd513, %rd176;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r224}, %fd513;
	}
	setp.lt.s32 	%p113, %r224, 0;
	selp.b64 	%rd269, %rd266, %rd176, %p113;
	shl.b64 	%rd266, %rd269, 1;
	add.s32 	%r302, %r302, -1;
	add.s32 	%r298, %r298, -1;
	setp.ne.s32 	%p114, %r298, 0;
	@%p114 bra 	$L__BB6_115;

$L__BB6_116:
	mov.u32 	%r225, 1;
	sub.s32 	%r226, %r225, %r296;
	add.s32 	%r227, %r226, %r41;
	setp.lt.u32 	%p115, %r227, 3;
	@%p115 bra 	$L__BB6_122;

	not.b32 	%r228, %r302;
	max.s32 	%r229, %r228, -4;
	add.s32 	%r230, %r302, %r229;
	add.s32 	%r48, %r230, 4;
	shr.u32 	%r231, %r48, 2;
	add.s32 	%r232, %r231, 1;
	and.b32  	%r301, %r232, 3;
	setp.eq.s32 	%p116, %r301, 0;
	@%p116 bra 	$L__BB6_119;

$L__BB6_118:
	.pragma "nounroll";
	sub.s64 	%rd178, %rd266, %rd14;
	mov.b64 	%fd514, %rd178;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd514;
	}
	setp.lt.s32 	%p117, %r233, 0;
	selp.b64 	%rd179, %rd266, %rd178, %p117;
	shl.b64 	%rd180, %rd179, 1;
	sub.s64 	%rd181, %rd180, %rd14;
	mov.b64 	%fd515, %rd181;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r234}, %fd515;
	}
	setp.lt.s32 	%p118, %r234, 0;
	selp.b64 	%rd182, %rd180, %rd181, %p118;
	shl.b64 	%rd183, %rd182, 1;
	sub.s64 	%rd184, %rd183, %rd14;
	mov.b64 	%fd516, %rd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd516;
	}
	setp.lt.s32 	%p119, %r235, 0;
	selp.b64 	%rd185, %rd183, %rd184, %p119;
	shl.b64 	%rd186, %rd185, 1;
	sub.s64 	%rd187, %rd186, %rd14;
	mov.b64 	%fd517, %rd187;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r236}, %fd517;
	}
	setp.lt.s32 	%p120, %r236, 0;
	selp.b64 	%rd269, %rd186, %rd187, %p120;
	shl.b64 	%rd266, %rd269, 1;
	add.s32 	%r302, %r302, -4;
	add.s32 	%r301, %r301, -1;
	setp.ne.s32 	%p121, %r301, 0;
	@%p121 bra 	$L__BB6_118;

$L__BB6_119:
	setp.lt.u32 	%p122, %r48, 12;
	@%p122 bra 	$L__BB6_122;

	add.s32 	%r303, %r302, 16;

$L__BB6_121:
	sub.s64 	%rd188, %rd266, %rd14;
	mov.b64 	%fd518, %rd188;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd518;
	}
	setp.lt.s32 	%p123, %r237, 0;
	selp.b64 	%rd189, %rd266, %rd188, %p123;
	shl.b64 	%rd190, %rd189, 1;
	sub.s64 	%rd191, %rd190, %rd14;
	mov.b64 	%fd519, %rd191;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r238}, %fd519;
	}
	setp.lt.s32 	%p124, %r238, 0;
	selp.b64 	%rd192, %rd190, %rd191, %p124;
	shl.b64 	%rd193, %rd192, 1;
	sub.s64 	%rd194, %rd193, %rd14;
	mov.b64 	%fd520, %rd194;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd520;
	}
	setp.lt.s32 	%p125, %r239, 0;
	selp.b64 	%rd195, %rd193, %rd194, %p125;
	shl.b64 	%rd196, %rd195, 1;
	sub.s64 	%rd197, %rd196, %rd14;
	mov.b64 	%fd521, %rd197;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd521;
	}
	setp.lt.s32 	%p126, %r240, 0;
	selp.b64 	%rd198, %rd196, %rd197, %p126;
	shl.b64 	%rd199, %rd198, 1;
	sub.s64 	%rd200, %rd199, %rd14;
	mov.b64 	%fd522, %rd200;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd522;
	}
	setp.lt.s32 	%p127, %r241, 0;
	selp.b64 	%rd201, %rd199, %rd200, %p127;
	shl.b64 	%rd202, %rd201, 1;
	sub.s64 	%rd203, %rd202, %rd14;
	mov.b64 	%fd523, %rd203;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r242}, %fd523;
	}
	setp.lt.s32 	%p128, %r242, 0;
	selp.b64 	%rd204, %rd202, %rd203, %p128;
	shl.b64 	%rd205, %rd204, 1;
	sub.s64 	%rd206, %rd205, %rd14;
	mov.b64 	%fd524, %rd206;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r243}, %fd524;
	}
	setp.lt.s32 	%p129, %r243, 0;
	selp.b64 	%rd207, %rd205, %rd206, %p129;
	shl.b64 	%rd208, %rd207, 1;
	sub.s64 	%rd209, %rd208, %rd14;
	mov.b64 	%fd525, %rd209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r244}, %fd525;
	}
	setp.lt.s32 	%p130, %r244, 0;
	selp.b64 	%rd210, %rd208, %rd209, %p130;
	shl.b64 	%rd211, %rd210, 1;
	sub.s64 	%rd212, %rd211, %rd14;
	mov.b64 	%fd526, %rd212;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r245}, %fd526;
	}
	setp.lt.s32 	%p131, %r245, 0;
	selp.b64 	%rd213, %rd211, %rd212, %p131;
	shl.b64 	%rd214, %rd213, 1;
	sub.s64 	%rd215, %rd214, %rd14;
	mov.b64 	%fd527, %rd215;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r246}, %fd527;
	}
	setp.lt.s32 	%p132, %r246, 0;
	selp.b64 	%rd216, %rd214, %rd215, %p132;
	shl.b64 	%rd217, %rd216, 1;
	sub.s64 	%rd218, %rd217, %rd14;
	mov.b64 	%fd528, %rd218;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r247}, %fd528;
	}
	setp.lt.s32 	%p133, %r247, 0;
	selp.b64 	%rd219, %rd217, %rd218, %p133;
	shl.b64 	%rd220, %rd219, 1;
	sub.s64 	%rd221, %rd220, %rd14;
	mov.b64 	%fd529, %rd221;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd529;
	}
	setp.lt.s32 	%p134, %r248, 0;
	selp.b64 	%rd222, %rd220, %rd221, %p134;
	shl.b64 	%rd223, %rd222, 1;
	sub.s64 	%rd224, %rd223, %rd14;
	mov.b64 	%fd530, %rd224;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd530;
	}
	setp.lt.s32 	%p135, %r249, 0;
	selp.b64 	%rd225, %rd223, %rd224, %p135;
	shl.b64 	%rd226, %rd225, 1;
	sub.s64 	%rd227, %rd226, %rd14;
	mov.b64 	%fd531, %rd227;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd531;
	}
	setp.lt.s32 	%p136, %r250, 0;
	selp.b64 	%rd228, %rd226, %rd227, %p136;
	shl.b64 	%rd229, %rd228, 1;
	sub.s64 	%rd230, %rd229, %rd14;
	mov.b64 	%fd532, %rd230;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r251}, %fd532;
	}
	setp.lt.s32 	%p137, %r251, 0;
	selp.b64 	%rd231, %rd229, %rd230, %p137;
	shl.b64 	%rd232, %rd231, 1;
	sub.s64 	%rd233, %rd232, %rd14;
	mov.b64 	%fd533, %rd233;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r252}, %fd533;
	}
	setp.lt.s32 	%p138, %r252, 0;
	selp.b64 	%rd269, %rd232, %rd233, %p138;
	shl.b64 	%rd266, %rd269, 1;
	add.s32 	%r303, %r303, -16;
	setp.gt.s32 	%p139, %r303, 15;
	@%p139 bra 	$L__BB6_121;

$L__BB6_122:
	and.b64  	%rd29, %rd269, 9223372036854775807;
	setp.eq.s64 	%p140, %rd29, 0;
	mov.f64 	%fd671, 0d0000000000000000;
	@%p140 bra 	$L__BB6_124;

	mov.b64 	%fd535, %rd29;
	mul.f64 	%fd536, %fd535, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r253}, %fd536;
	}
	shr.u32 	%r254, %r253, 20;
	mov.u32 	%r255, 55;
	sub.s32 	%r256, %r255, %r254;
	sub.s32 	%r257, %r296, %r256;
	shl.b64 	%rd234, %rd29, %r256;
	setp.lt.s32 	%p141, %r257, 1;
	mov.u32 	%r258, 1;
	sub.s32 	%r259, %r258, %r257;
	shr.u64 	%rd235, %rd234, %r259;
	add.s32 	%r260, %r257, -1;
	cvt.u64.u32 	%rd236, %r260;
	shl.b64 	%rd237, %rd236, 52;
	add.s64 	%rd238, %rd237, %rd234;
	selp.b64 	%rd239, %rd235, %rd238, %p141;
	mov.b64 	%fd671, %rd239;

$L__BB6_124:
	and.b32  	%r261, %r33, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r262}, %fd671;
	}
	or.b32  	%r263, %r262, %r261;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r264, %temp}, %fd671;
	}
	mov.b64 	%fd672, {%r264, %r263};
	bra.uni 	$L__BB6_128;

$L__BB6_126:
	mov.f64 	%fd537, 0d400921FB54442D18;
	add.rn.f64 	%fd672, %fd137, %fd537;

$L__BB6_128:
	cvt.rn.f32.f64 	%f26, %fd672;

$L__BB6_129:
	abs.f64 	%fd625, %fd667;
	setp.gtu.f64 	%p155, %fd625, 0d7FF0000000000000;
	ld.param.u64 	%rd259, [eigenBatch3d_param_33];
	ld.param.u32 	%r283, [eigenBatch3d_param_34];
	ld.param.u64 	%rd258, [eigenBatch3d_param_32];
	ld.param.u32 	%r282, [eigenBatch3d_param_35];
	mov.f32 	%f27, 0f7FC00000;
	mad.lo.s32 	%r265, %r4, %r282, %r3;
	cvta.to.global.u64 	%rd240, %rd258;
	mul.wide.s32 	%rd241, %r265, 8;
	add.s64 	%rd242, %rd240, %rd241;
	mad.lo.s32 	%r266, %r4, %r283, %r3;
	cvta.to.global.u64 	%rd243, %rd259;
	mul.wide.s32 	%rd244, %r266, 4;
	add.s64 	%rd245, %rd243, %rd244;
	ld.global.u32 	%r267, [%rd245];
	mad.lo.s32 	%r268, %r267, %r2, %r1;
	ld.global.u64 	%rd246, [%rd242];
	mul.wide.s32 	%rd247, %r268, 4;
	add.s64 	%rd248, %rd246, %rd247;
	st.f32 	[%rd248], %f26;
	@%p155 bra 	$L__BB6_145;

	mov.f32 	%f27, 0f7FC00000;
	mul.f64 	%fd538, %fd666, %fd666;
	fma.rn.f64 	%fd539, %fd667, %fd667, %fd538;
	fma.rn.f64 	%fd540, %fd665, %fd665, %fd539;
	setp.le.f64 	%p147, %fd540, 0d3EE4F8B588E368F1;
	@%p147 bra 	$L__BB6_145;

	setp.ge.f64 	%p148, %fd665, 0d3FEFFFEB074A771D;
	mov.f32 	%f27, 0f00000000;
	@%p148 bra 	$L__BB6_145;

	setp.le.f64 	%p149, %fd665, 0dBFEFFFEB074A771D;
	mov.f32 	%f27, 0f40490FDB;
	@%p149 bra 	$L__BB6_145;

	abs.f64 	%fd541, %fd665;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd541;
	}
	abs.f64 	%fd150, %fd541;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r269}, %fd150;
	}
	setp.lt.s32 	%p150, %r269, 1071801958;
	@%p150 bra 	$L__BB6_141;
	bra.uni 	$L__BB6_134;

$L__BB6_141:
	mul.f64 	%fd589, %fd150, %fd150;
	mov.f64 	%fd590, 0dBFB3823B180754AF;
	mov.f64 	%fd591, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd592, %fd591, %fd589, %fd590;
	mov.f64 	%fd593, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd594, %fd592, %fd589, %fd593;
	mov.f64 	%fd595, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd596, %fd594, %fd589, %fd595;
	mov.f64 	%fd597, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd598, %fd596, %fd589, %fd597;
	mov.f64 	%fd599, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd600, %fd598, %fd589, %fd599;
	mov.f64 	%fd601, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd602, %fd600, %fd589, %fd601;
	mov.f64 	%fd603, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd604, %fd602, %fd589, %fd603;
	mov.f64 	%fd605, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd606, %fd604, %fd589, %fd605;
	mov.f64 	%fd607, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd608, %fd606, %fd589, %fd607;
	mov.f64 	%fd609, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd610, %fd608, %fd589, %fd609;
	mov.f64 	%fd611, 0d3FB333333320F91B;
	fma.rn.f64 	%fd612, %fd610, %fd589, %fd611;
	mov.f64 	%fd613, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd614, %fd612, %fd589, %fd613;
	mul.f64 	%fd615, %fd589, %fd614;
	fma.rn.f64 	%fd158, %fd615, %fd150, %fd150;
	setp.lt.s32 	%p154, %r58, 0;
	@%p154 bra 	$L__BB6_143;

	mov.f64 	%fd616, 0dBC91A62633145C07;
	add.rn.f64 	%fd617, %fd158, %fd616;
	neg.f64 	%fd618, %fd617;
	mov.f64 	%fd619, 0d3FF921FB54442D18;
	add.rn.f64 	%fd675, %fd619, %fd618;
	bra.uni 	$L__BB6_144;

$L__BB6_134:
	mov.f64 	%fd542, 0d3FF0000000000000;
	sub.f64 	%fd151, %fd542, %fd150;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd151;
	}
	setp.lt.s32 	%p151, %r59, 1;
	@%p151 bra 	$L__BB6_136;

	add.s32 	%r270, %r59, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r271, %temp}, %fd151;
	}
	mov.b64 	%fd543, {%r271, %r270};
	rsqrt.approx.ftz.f64 	%fd544, %fd543;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r272}, %fd544;
	}
	add.s32 	%r273, %r272, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r274, %temp}, %fd544;
	}
	mov.b64 	%fd545, {%r274, %r273};
	mul.f64 	%fd546, %fd543, %fd544;
	neg.f64 	%fd547, %fd546;
	fma.rn.f64 	%fd548, %fd546, %fd547, %fd543;
	fma.rn.f64 	%fd549, %fd548, %fd545, %fd546;
	neg.f64 	%fd550, %fd549;
	fma.rn.f64 	%fd551, %fd549, %fd550, %fd543;
	fma.rn.f64 	%fd553, %fd544, %fd550, %fd542;
	fma.rn.f64 	%fd554, %fd553, %fd545, %fd545;
	fma.rn.f64 	%fd555, %fd551, %fd554, %fd549;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r275}, %fd555;
	}
	add.s32 	%r276, %r275, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r277, %temp}, %fd555;
	}
	mov.b64 	%fd556, {%r277, %r276};
	mov.f64 	%fd557, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd558, 0d3EC715B371155F70;
	fma.rn.f64 	%fd559, %fd558, %fd151, %fd557;
	mov.f64 	%fd560, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd561, %fd559, %fd151, %fd560;
	mov.f64 	%fd562, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd563, %fd561, %fd151, %fd562;
	mov.f64 	%fd564, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd565, %fd563, %fd151, %fd564;
	mov.f64 	%fd566, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd567, %fd565, %fd151, %fd566;
	mov.f64 	%fd568, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd569, %fd567, %fd151, %fd568;
	mov.f64 	%fd570, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd571, %fd569, %fd151, %fd570;
	mov.f64 	%fd572, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd573, %fd571, %fd151, %fd572;
	mov.f64 	%fd574, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd575, %fd573, %fd151, %fd574;
	mov.f64 	%fd576, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd577, %fd575, %fd151, %fd576;
	mov.f64 	%fd578, 0d3F9333333333329C;
	fma.rn.f64 	%fd579, %fd577, %fd151, %fd578;
	mov.f64 	%fd580, 0d3FB5555555555555;
	fma.rn.f64 	%fd581, %fd579, %fd151, %fd580;
	mul.f64 	%fd582, %fd151, %fd581;
	fma.rn.f64 	%fd675, %fd582, %fd556, %fd556;
	bra.uni 	$L__BB6_137;

$L__BB6_18:
	mov.f64 	%fd287, 0d3C91A62633145C07;
	add.rn.f64 	%fd288, %fd19, %fd287;
	mov.f64 	%fd289, 0d3FF921FB54442D18;
	add.rn.f64 	%fd628, %fd289, %fd288;
	bra.uni 	$L__BB6_19;

$L__BB6_11:
	mov.f64 	%fd250, 0d0000000000000000;
	mul.rn.f64 	%fd628, %fd11, %fd250;

$L__BB6_12:
	setp.gt.s32 	%p22, %r6, -1;
	@%p22 bra 	$L__BB6_14;

	mov.f64 	%fd251, 0d7FF0000000000000;
	mul.rn.f64 	%fd628, %fd628, %fd251;

$L__BB6_14:
	setp.gt.s32 	%p23, %r5, -1;
	@%p23 bra 	$L__BB6_19;

	mov.f64 	%fd252, 0dBCA1A62633145C07;
	add.rn.f64 	%fd253, %fd628, %fd252;
	neg.f64 	%fd254, %fd253;
	mov.f64 	%fd255, 0d400921FB54442D18;
	add.rn.f64 	%fd628, %fd255, %fd254;

$L__BB6_19:
	mul.f64 	%fd23, %fd628, 0d3FD5555555555555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r134, %temp}, %fd23;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd23;
	}
	and.b32  	%r136, %r135, 2147483647;
	setp.eq.s32 	%p25, %r136, 2146435072;
	setp.eq.s32 	%p26, %r134, 0;
	and.pred  	%p27, %p26, %p25;
	@%p27 bra 	$L__BB6_23;
	bra.uni 	$L__BB6_20;

$L__BB6_23:
	mov.f64 	%fd299, 0d0000000000000000;
	mul.rn.f64 	%fd630, %fd23, %fd299;
	mov.u32 	%r287, 1;
	bra.uni 	$L__BB6_24;

$L__BB6_20:
	mul.f64 	%fd290, %fd23, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r286, %fd290;
	st.local.u32 	[%rd1], %r286;
	cvt.rn.f64.s32 	%fd291, %r286;
	neg.f64 	%fd292, %fd291;
	mov.f64 	%fd293, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd294, %fd292, %fd293, %fd23;
	mov.f64 	%fd295, 0d3C91A62633145C00;
	fma.rn.f64 	%fd296, %fd292, %fd295, %fd294;
	mov.f64 	%fd297, 0d397B839A252049C0;
	fma.rn.f64 	%fd630, %fd292, %fd297, %fd296;
	abs.f64 	%fd298, %fd23;
	setp.ltu.f64 	%p28, %fd298, 0d41E0000000000000;
	@%p28 bra 	$L__BB6_22;

	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd23;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd51;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd630, [retval0+0];
	} // callseq 0
	ld.local.u32 	%r286, [%rd1];

$L__BB6_22:
	add.s32 	%r287, %r286, 1;

$L__BB6_24:
	and.b32  	%r138, %r287, 1;
	shl.b32 	%r139, %r287, 3;
	and.b32  	%r140, %r139, 8;
	setp.eq.s32 	%p29, %r138, 0;
	selp.f64 	%fd300, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p29;
	mul.wide.s32 	%rd111, %r140, 8;
	mov.u64 	%rd112, __cudart_sin_cos_coeffs;
	add.s64 	%rd113, %rd112, %rd111;
	ld.global.nc.f64 	%fd301, [%rd113+8];
	mul.rn.f64 	%fd29, %fd630, %fd630;
	fma.rn.f64 	%fd302, %fd300, %fd29, %fd301;
	ld.global.nc.f64 	%fd303, [%rd113+16];
	fma.rn.f64 	%fd304, %fd302, %fd29, %fd303;
	ld.global.nc.f64 	%fd305, [%rd113+24];
	fma.rn.f64 	%fd306, %fd304, %fd29, %fd305;
	ld.global.nc.f64 	%fd307, [%rd113+32];
	fma.rn.f64 	%fd308, %fd306, %fd29, %fd307;
	ld.global.nc.f64 	%fd309, [%rd113+40];
	fma.rn.f64 	%fd310, %fd308, %fd29, %fd309;
	ld.global.nc.f64 	%fd311, [%rd113+48];
	fma.rn.f64 	%fd30, %fd310, %fd29, %fd311;
	fma.rn.f64 	%fd632, %fd30, %fd630, %fd630;
	@%p29 bra 	$L__BB6_26;

	mov.f64 	%fd312, 0d3FF0000000000000;
	fma.rn.f64 	%fd632, %fd30, %fd29, %fd312;

$L__BB6_26:
	and.b32  	%r141, %r287, 2;
	setp.eq.s32 	%p30, %r141, 0;
	@%p30 bra 	$L__BB6_28;

	mov.f64 	%fd313, 0d0000000000000000;
	mov.f64 	%fd314, 0dBFF0000000000000;
	fma.rn.f64 	%fd632, %fd632, %fd314, %fd313;

$L__BB6_28:
	fma.rn.f64 	%fd643, %fd9, %fd632, %fd641;
	mov.f64 	%fd315, 0d400921FB54442D18;
	mov.f64 	%fd316, 0d4000000000000000;
	fma.rn.f64 	%fd317, %fd316, %fd315, %fd628;
	mul.f64 	%fd37, %fd317, 0d3FD5555555555555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r142, %temp}, %fd37;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd37;
	}
	and.b32  	%r144, %r143, 2147483647;
	setp.eq.s32 	%p31, %r144, 2146435072;
	setp.eq.s32 	%p32, %r142, 0;
	and.pred  	%p33, %p32, %p31;
	@%p33 bra 	$L__BB6_32;
	bra.uni 	$L__BB6_29;

$L__BB6_32:
	mov.f64 	%fd327, 0d0000000000000000;
	mul.rn.f64 	%fd634, %fd37, %fd327;
	mov.u32 	%r289, 1;
	bra.uni 	$L__BB6_33;

$L__BB6_29:
	mul.f64 	%fd318, %fd37, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r288, %fd318;
	st.local.u32 	[%rd1], %r288;
	cvt.rn.f64.s32 	%fd319, %r288;
	neg.f64 	%fd320, %fd319;
	mov.f64 	%fd321, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd322, %fd320, %fd321, %fd37;
	mov.f64 	%fd323, 0d3C91A62633145C00;
	fma.rn.f64 	%fd324, %fd320, %fd323, %fd322;
	mov.f64 	%fd325, 0d397B839A252049C0;
	fma.rn.f64 	%fd634, %fd320, %fd325, %fd324;
	abs.f64 	%fd326, %fd37;
	setp.ltu.f64 	%p34, %fd326, 0d41E0000000000000;
	@%p34 bra 	$L__BB6_31;

	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd51;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd634, [retval0+0];
	} // callseq 1
	ld.local.u32 	%r288, [%rd1];

$L__BB6_31:
	add.s32 	%r289, %r288, 1;

$L__BB6_33:
	and.b32  	%r146, %r289, 1;
	shl.b32 	%r147, %r289, 3;
	and.b32  	%r148, %r147, 8;
	setp.eq.s32 	%p35, %r146, 0;
	selp.f64 	%fd328, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p35;
	mul.wide.s32 	%rd115, %r148, 8;
	add.s64 	%rd117, %rd112, %rd115;
	ld.global.nc.f64 	%fd329, [%rd117+8];
	mul.rn.f64 	%fd43, %fd634, %fd634;
	fma.rn.f64 	%fd330, %fd328, %fd43, %fd329;
	ld.global.nc.f64 	%fd331, [%rd117+16];
	fma.rn.f64 	%fd332, %fd330, %fd43, %fd331;
	ld.global.nc.f64 	%fd333, [%rd117+24];
	fma.rn.f64 	%fd334, %fd332, %fd43, %fd333;
	ld.global.nc.f64 	%fd335, [%rd117+32];
	fma.rn.f64 	%fd336, %fd334, %fd43, %fd335;
	ld.global.nc.f64 	%fd337, [%rd117+40];
	fma.rn.f64 	%fd338, %fd336, %fd43, %fd337;
	ld.global.nc.f64 	%fd339, [%rd117+48];
	fma.rn.f64 	%fd44, %fd338, %fd43, %fd339;
	fma.rn.f64 	%fd636, %fd44, %fd634, %fd634;
	@%p35 bra 	$L__BB6_35;

	mov.f64 	%fd340, 0d3FF0000000000000;
	fma.rn.f64 	%fd636, %fd44, %fd43, %fd340;

$L__BB6_35:
	and.b32  	%r149, %r289, 2;
	setp.eq.s32 	%p36, %r149, 0;
	@%p36 bra 	$L__BB6_37;

	mov.f64 	%fd341, 0d0000000000000000;
	mov.f64 	%fd342, 0dBFF0000000000000;
	fma.rn.f64 	%fd636, %fd636, %fd342, %fd341;

$L__BB6_37:
	fma.rn.f64 	%fd642, %fd9, %fd636, %fd641;
	mov.f64 	%fd343, 0d400921FB54442D18;
	mov.f64 	%fd344, 0d4010000000000000;
	fma.rn.f64 	%fd345, %fd344, %fd343, %fd628;
	mul.f64 	%fd51, %fd345, 0d3FD5555555555555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r150, %temp}, %fd51;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd51;
	}
	and.b32  	%r152, %r151, 2147483647;
	setp.eq.s32 	%p37, %r152, 2146435072;
	setp.eq.s32 	%p38, %r150, 0;
	and.pred  	%p39, %p38, %p37;
	@%p39 bra 	$L__BB6_41;
	bra.uni 	$L__BB6_38;

$L__BB6_41:
	mov.f64 	%fd355, 0d0000000000000000;
	mul.rn.f64 	%fd638, %fd51, %fd355;
	mov.u32 	%r291, 1;
	bra.uni 	$L__BB6_42;

$L__BB6_38:
	mul.f64 	%fd346, %fd51, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r290, %fd346;
	st.local.u32 	[%rd1], %r290;
	cvt.rn.f64.s32 	%fd347, %r290;
	neg.f64 	%fd348, %fd347;
	mov.f64 	%fd349, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd350, %fd348, %fd349, %fd51;
	mov.f64 	%fd351, 0d3C91A62633145C00;
	fma.rn.f64 	%fd352, %fd348, %fd351, %fd350;
	mov.f64 	%fd353, 0d397B839A252049C0;
	fma.rn.f64 	%fd638, %fd348, %fd353, %fd352;
	abs.f64 	%fd354, %fd51;
	setp.ltu.f64 	%p40, %fd354, 0d41E0000000000000;
	@%p40 bra 	$L__BB6_40;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd51;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd51;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd638, [retval0+0];
	} // callseq 2
	ld.local.u32 	%r290, [%rd1];

$L__BB6_40:
	add.s32 	%r291, %r290, 1;

$L__BB6_42:
	and.b32  	%r154, %r291, 1;
	shl.b32 	%r155, %r291, 3;
	and.b32  	%r156, %r155, 8;
	setp.eq.s32 	%p41, %r154, 0;
	selp.f64 	%fd356, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p41;
	mul.wide.s32 	%rd119, %r156, 8;
	add.s64 	%rd121, %rd112, %rd119;
	ld.global.nc.f64 	%fd357, [%rd121+8];
	mul.rn.f64 	%fd57, %fd638, %fd638;
	fma.rn.f64 	%fd358, %fd356, %fd57, %fd357;
	ld.global.nc.f64 	%fd359, [%rd121+16];
	fma.rn.f64 	%fd360, %fd358, %fd57, %fd359;
	ld.global.nc.f64 	%fd361, [%rd121+24];
	fma.rn.f64 	%fd362, %fd360, %fd57, %fd361;
	ld.global.nc.f64 	%fd363, [%rd121+32];
	fma.rn.f64 	%fd364, %fd362, %fd57, %fd363;
	ld.global.nc.f64 	%fd365, [%rd121+40];
	fma.rn.f64 	%fd366, %fd364, %fd57, %fd365;
	ld.global.nc.f64 	%fd367, [%rd121+48];
	fma.rn.f64 	%fd58, %fd366, %fd57, %fd367;
	fma.rn.f64 	%fd640, %fd58, %fd638, %fd638;
	@%p41 bra 	$L__BB6_44;

	mov.f64 	%fd368, 0d3FF0000000000000;
	fma.rn.f64 	%fd640, %fd58, %fd57, %fd368;

$L__BB6_44:
	and.b32  	%r157, %r291, 2;
	setp.eq.s32 	%p42, %r157, 0;
	@%p42 bra 	$L__BB6_46;

	mov.f64 	%fd369, 0d0000000000000000;
	mov.f64 	%fd370, 0dBFF0000000000000;
	fma.rn.f64 	%fd640, %fd640, %fd370, %fd369;

$L__BB6_46:
	st.local.f64 	[%rd8+-24], %fd643;
	st.local.f64 	[%rd8+-16], %fd642;
	fma.rn.f64 	%fd641, %fd9, %fd640, %fd641;
	st.local.f64 	[%rd8+-8], %fd641;
	bra.uni 	$L__BB6_49;

$L__BB6_143:
	mov.f64 	%fd620, 0d3C91A62633145C07;
	add.rn.f64 	%fd621, %fd158, %fd620;
	mov.f64 	%fd622, 0d3FF921FB54442D18;
	add.rn.f64 	%fd675, %fd622, %fd621;
	bra.uni 	$L__BB6_144;

$L__BB6_136:
	mov.f64 	%fd583, 0d0000000000000000;
	mul.rn.f64 	%fd675, %fd150, %fd583;

$L__BB6_137:
	setp.gt.s32 	%p152, %r59, -1;
	@%p152 bra 	$L__BB6_139;

	mov.f64 	%fd584, 0d7FF0000000000000;
	mul.rn.f64 	%fd675, %fd675, %fd584;

$L__BB6_139:
	setp.gt.s32 	%p153, %r58, -1;
	@%p153 bra 	$L__BB6_144;

	mov.f64 	%fd585, 0dBCA1A62633145C07;
	add.rn.f64 	%fd586, %fd675, %fd585;
	neg.f64 	%fd587, %fd586;
	mov.f64 	%fd588, 0d400921FB54442D18;
	add.rn.f64 	%fd675, %fd588, %fd587;

$L__BB6_144:
	cvt.rn.f32.f64 	%f27, %fd675;

$L__BB6_145:
	ld.param.u64 	%rd261, [eigenBatch3d_param_37];
	ld.param.u32 	%r285, [eigenBatch3d_param_38];
	ld.param.u64 	%rd260, [eigenBatch3d_param_36];
	ld.param.u32 	%r284, [eigenBatch3d_param_39];
	mad.lo.s32 	%r278, %r4, %r284, %r3;
	cvta.to.global.u64 	%rd249, %rd260;
	mul.wide.s32 	%rd250, %r278, 8;
	add.s64 	%rd251, %rd249, %rd250;
	mad.lo.s32 	%r279, %r4, %r285, %r3;
	cvta.to.global.u64 	%rd252, %rd261;
	mul.wide.s32 	%rd253, %r279, 4;
	add.s64 	%rd254, %rd252, %rd253;
	ld.global.u32 	%r280, [%rd254];
	mad.lo.s32 	%r281, %r280, %r2, %r1;
	ld.global.u64 	%rd255, [%rd251];
	mul.wide.s32 	%rd256, %r281, 4;
	add.s64 	%rd257, %rd255, %rd256;
	st.f32 	[%rd257], %f27;

$L__BB6_146:
	ret;

}
	// .globl	eigenBatch2d
.visible .entry eigenBatch2d(
	.param .u64 eigenBatch2d_param_0,
	.param .u64 eigenBatch2d_param_1,
	.param .u32 eigenBatch2d_param_2,
	.param .u32 eigenBatch2d_param_3,
	.param .u64 eigenBatch2d_param_4,
	.param .u64 eigenBatch2d_param_5,
	.param .u32 eigenBatch2d_param_6,
	.param .u32 eigenBatch2d_param_7,
	.param .u64 eigenBatch2d_param_8,
	.param .u64 eigenBatch2d_param_9,
	.param .u32 eigenBatch2d_param_10,
	.param .u32 eigenBatch2d_param_11,
	.param .u64 eigenBatch2d_param_12,
	.param .u64 eigenBatch2d_param_13,
	.param .u32 eigenBatch2d_param_14,
	.param .u32 eigenBatch2d_param_15,
	.param .u64 eigenBatch2d_param_16,
	.param .u64 eigenBatch2d_param_17,
	.param .u32 eigenBatch2d_param_18,
	.param .u32 eigenBatch2d_param_19,
	.param .u64 eigenBatch2d_param_20,
	.param .u64 eigenBatch2d_param_21,
	.param .u32 eigenBatch2d_param_22,
	.param .u32 eigenBatch2d_param_23,
	.param .u64 eigenBatch2d_param_24,
	.param .u32 eigenBatch2d_param_25,
	.param .u32 eigenBatch2d_param_26,
	.param .f64 eigenBatch2d_param_27
)
{
	.local .align 8 .b8 	__local_depot7[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<29>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<89>;
	.reg .f64 	%fd<115>;
	.reg .b64 	%rd<85>;


	mov.u64 	%SPL, __local_depot7;
	ld.param.u64 	%rd3, [eigenBatch2d_param_0];
	ld.param.u64 	%rd4, [eigenBatch2d_param_1];
	ld.param.u32 	%r5, [eigenBatch2d_param_2];
	ld.param.u32 	%r6, [eigenBatch2d_param_3];
	ld.param.u64 	%rd5, [eigenBatch2d_param_4];
	ld.param.u64 	%rd6, [eigenBatch2d_param_5];
	ld.param.u32 	%r7, [eigenBatch2d_param_6];
	ld.param.u32 	%r8, [eigenBatch2d_param_7];
	ld.param.u64 	%rd7, [eigenBatch2d_param_8];
	ld.param.u64 	%rd8, [eigenBatch2d_param_9];
	ld.param.u32 	%r9, [eigenBatch2d_param_10];
	ld.param.u32 	%r10, [eigenBatch2d_param_11];
	ld.param.u64 	%rd9, [eigenBatch2d_param_12];
	ld.param.u64 	%rd10, [eigenBatch2d_param_13];
	ld.param.u32 	%r11, [eigenBatch2d_param_14];
	ld.param.u32 	%r12, [eigenBatch2d_param_15];
	ld.param.u64 	%rd11, [eigenBatch2d_param_16];
	ld.param.u64 	%rd12, [eigenBatch2d_param_17];
	ld.param.u64 	%rd14, [eigenBatch2d_param_21];
	ld.param.u64 	%rd15, [eigenBatch2d_param_24];
	ld.param.u32 	%r18, [eigenBatch2d_param_25];
	ld.param.u32 	%r17, [eigenBatch2d_param_26];
	ld.param.f64 	%fd26, [eigenBatch2d_param_27];
	add.u64 	%rd1, %SPL, 0;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r19, %ntid.x;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	mad.lo.s32 	%r22, %r20, %r19, %r21;
	mul.lo.s32 	%r23, %r22, %r18;
	mov.u32 	%r24, %ntid.y;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r27, %r25, %r24, %r26;
	mul.lo.s32 	%r1, %r27, %r18;
	ld.global.u32 	%r28, [%rd2+4];
	div.s32 	%r4, %r23, %r28;
	mul.lo.s32 	%r29, %r4, %r28;
	sub.s32 	%r2, %r23, %r29;
	mov.u32 	%r30, %ntid.z;
	mov.u32 	%r31, %ctaid.z;
	mov.u32 	%r32, %tid.z;
	mad.lo.s32 	%r3, %r31, %r30, %r32;
	ld.global.u32 	%r33, [%rd2];
	setp.ge.s32 	%p1, %r1, %r33;
	setp.lt.s32 	%p2, %r28, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB7_19;

	ld.global.u32 	%r34, [%rd2+12];
	setp.ge.s32 	%p4, %r4, %r34;
	@%p4 bra 	$L__BB7_19;

	mad.lo.s32 	%r35, %r4, %r6, %r3;
	cvta.to.global.u64 	%rd17, %rd3;
	mul.wide.s32 	%rd18, %r35, 8;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u64 	%rd20, [%rd19];
	cvta.to.global.u64 	%rd21, %rd20;
	mad.lo.s32 	%r36, %r4, %r5, %r3;
	cvta.to.global.u64 	%rd22, %rd4;
	mul.wide.s32 	%rd23, %r36, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u32 	%r37, [%rd24];
	mad.lo.s32 	%r38, %r37, %r2, %r1;
	mul.wide.s32 	%rd25, %r38, 8;
	add.s64 	%rd26, %rd21, %rd25;
	mad.lo.s32 	%r39, %r4, %r8, %r3;
	cvta.to.global.u64 	%rd27, %rd5;
	mul.wide.s32 	%rd28, %r39, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u64 	%rd30, [%rd29];
	cvta.to.global.u64 	%rd31, %rd30;
	mad.lo.s32 	%r40, %r4, %r7, %r3;
	cvta.to.global.u64 	%rd32, %rd6;
	mul.wide.s32 	%rd33, %r40, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.u32 	%r41, [%rd34];
	mad.lo.s32 	%r42, %r41, %r2, %r1;
	mul.wide.s32 	%rd35, %r42, 8;
	add.s64 	%rd36, %rd31, %rd35;
	mad.lo.s32 	%r43, %r4, %r10, %r3;
	cvta.to.global.u64 	%rd37, %rd7;
	mul.wide.s32 	%rd38, %r43, 8;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.u64 	%rd40, [%rd39];
	cvta.to.global.u64 	%rd41, %rd40;
	mad.lo.s32 	%r44, %r4, %r9, %r3;
	cvta.to.global.u64 	%rd42, %rd8;
	mul.wide.s32 	%rd43, %r44, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.u32 	%r45, [%rd44];
	mad.lo.s32 	%r46, %r45, %r2, %r1;
	mul.wide.s32 	%rd45, %r46, 8;
	add.s64 	%rd46, %rd41, %rd45;
	ld.global.f64 	%fd27, [%rd26];
	abs.f64 	%fd28, %fd27;
	setp.le.f64 	%p5, %fd28, %fd26;
	selp.f64 	%fd29, 0d0000000000000000, %fd27, %p5;
	mov.f64 	%fd30, 0d0000000000000000;
	ld.global.f64 	%fd31, [%rd36];
	abs.f64 	%fd32, %fd31;
	setp.le.f64 	%p6, %fd32, %fd26;
	selp.f64 	%fd112, 0d0000000000000000, %fd31, %p6;
	ld.global.f64 	%fd33, [%rd46];
	abs.f64 	%fd34, %fd33;
	setp.le.f64 	%p7, %fd34, %fd26;
	selp.f64 	%fd2, 0d0000000000000000, %fd33, %p7;
	mov.u64 	%rd47, 4532020583610935537;
	st.local.u64 	[%rd1+16], %rd47;
	add.f64 	%fd35, %fd29, %fd2;
	mul.f64 	%fd36, %fd29, %fd2;
	mul.f64 	%fd109, %fd112, %fd112;
	sub.f64 	%fd37, %fd36, %fd109;
	mul.f64 	%fd38, %fd35, 0d3FE0000000000000;
	mul.f64 	%fd39, %fd35, %fd35;
	mul.f64 	%fd40, %fd39, 0d3FD0000000000000;
	sub.f64 	%fd41, %fd40, %fd37;
	max.f64 	%fd42, %fd41, %fd30;
	sqrt.rn.f64 	%fd43, %fd42;
	add.f64 	%fd4, %fd38, %fd43;
	st.local.f64 	[%rd1], %fd4;
	sub.f64 	%fd5, %fd38, %fd43;
	st.local.f64 	[%rd1+8], %fd5;
	setp.le.f64 	%p8, %fd4, 0d3EE4F8B588E368F1;
	mov.f32 	%f11, 0f00000000;
	@%p8 bra 	$L__BB7_4;

	sub.f64 	%fd44, %fd4, %fd5;
	add.f64 	%fd45, %fd4, %fd5;
	div.rn.f64 	%fd46, %fd44, %fd45;
	cvt.rn.f32.f64 	%f11, %fd46;

$L__BB7_4:
	ld.param.u32 	%r88, [eigenBatch2d_param_18];
	ld.param.u32 	%r87, [eigenBatch2d_param_19];
	mad.lo.s32 	%r47, %r4, %r87, %r3;
	cvta.to.global.u64 	%rd48, %rd11;
	mul.wide.s32 	%rd49, %r47, 8;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.u64 	%rd51, [%rd50];
	cvta.to.global.u64 	%rd52, %rd51;
	mad.lo.s32 	%r48, %r4, %r88, %r3;
	cvta.to.global.u64 	%rd53, %rd12;
	mul.wide.s32 	%rd54, %r48, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.u32 	%r49, [%rd55];
	mad.lo.s32 	%r50, %r49, %r2, %r1;
	mul.wide.s32 	%rd56, %r50, 4;
	add.s64 	%rd57, %rd52, %rd56;
	st.global.f32 	[%rd57], %f11;
	abs.f64 	%fd47, %fd112;
	setp.gt.f64 	%p9, %fd47, %fd26;
	@%p9 bra 	$L__BB7_6;
	bra.uni 	$L__BB7_5;

$L__BB7_6:
	mul.wide.s32 	%rd58, %r17, 8;
	add.s64 	%rd59, %rd1, %rd58;
	ld.local.f64 	%fd48, [%rd59];
	sub.f64 	%fd113, %fd48, %fd2;
	bra.uni 	$L__BB7_7;

$L__BB7_5:
	setp.eq.s32 	%p10, %r17, 0;
	selp.f64 	%fd112, 0d3FF0000000000000, 0d0000000000000000, %p10;
	selp.f64 	%fd113, 0d0000000000000000, 0d3FF0000000000000, %p10;
	mul.f64 	%fd109, %fd112, %fd112;

$L__BB7_7:
	fma.rn.f64 	%fd49, %fd113, %fd113, %fd109;
	sqrt.rn.f64 	%fd13, %fd49;
	setp.leu.f64 	%p11, %fd13, %fd26;
	@%p11 bra 	$L__BB7_11;

	rcp.rn.f64 	%fd50, %fd13;
	mul.f64 	%fd113, %fd50, %fd113;
	mul.f64 	%fd112, %fd50, %fd112;
	setp.lt.f64 	%p12, %fd112, 0d0000000000000000;
	@%p12 bra 	$L__BB7_10;

	abs.f64 	%fd51, %fd112;
	setp.gtu.f64 	%p13, %fd51, %fd26;
	setp.geu.f64 	%p14, %fd113, 0d0000000000000000;
	or.pred  	%p15, %p13, %p14;
	@%p15 bra 	$L__BB7_11;

$L__BB7_10:
	neg.f64 	%fd113, %fd113;
	neg.f64 	%fd112, %fd112;

$L__BB7_11:
	mad.lo.s32 	%r51, %r4, %r12, %r3;
	cvta.to.global.u64 	%rd60, %rd9;
	mul.wide.s32 	%rd61, %r51, 8;
	add.s64 	%rd62, %rd60, %rd61;
	mad.lo.s32 	%r52, %r4, %r11, %r3;
	cvta.to.global.u64 	%rd63, %rd10;
	mul.wide.s32 	%rd64, %r52, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.u64 	%rd66, [%rd62];
	cvta.to.global.u64 	%rd67, %rd66;
	ld.global.u32 	%r53, [%rd65];
	shl.b32 	%r54, %r1, 1;
	mad.lo.s32 	%r55, %r53, %r2, %r54;
	mul.wide.s32 	%rd68, %r55, 4;
	add.s64 	%rd69, %rd67, %rd68;
	cvt.rn.f32.f64 	%f7, %fd113;
	st.global.f32 	[%rd69], %f7;
	ld.global.u64 	%rd70, [%rd62];
	cvta.to.global.u64 	%rd71, %rd70;
	ld.global.u32 	%r56, [%rd65];
	mad.lo.s32 	%r57, %r56, %r2, %r54;
	add.s32 	%r58, %r57, 1;
	mul.wide.s32 	%rd72, %r58, 4;
	add.s64 	%rd73, %rd71, %rd72;
	cvt.rn.f32.f64 	%f8, %fd112;
	st.global.f32 	[%rd73], %f8;
	mul.f64 	%fd52, %fd112, %fd112;
	fma.rn.f64 	%fd53, %fd113, %fd113, %fd52;
	setp.le.f64 	%p16, %fd53, 0d3EB0C6F7A0B5ED8D;
	mov.f32 	%f12, 0f7FC00000;
	@%p16 bra 	$L__BB7_18;

	abs.f64 	%fd20, %fd113;
	setp.eq.f64 	%p17, %fd20, 0d0000000000000000;
	abs.f64 	%fd21, %fd112;
	setp.eq.f64 	%p18, %fd21, 0d0000000000000000;
	and.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB7_16;
	bra.uni 	$L__BB7_13;

$L__BB7_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd113;
	}
	setp.lt.s32 	%p27, %r71, 0;
	selp.f64 	%fd106, 0d400921FB54442D18, 0d0000000000000000, %p27;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r72, %temp}, %fd106;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd106;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd112;
	}
	and.b32  	%r75, %r74, -2147483648;
	or.b32  	%r76, %r73, %r75;
	mov.b64 	%fd114, {%r72, %r76};
	bra.uni 	$L__BB7_17;

$L__BB7_13:
	setp.eq.f64 	%p20, %fd20, 0d7FF0000000000000;
	setp.eq.f64 	%p21, %fd21, 0d7FF0000000000000;
	and.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB7_15;
	bra.uni 	$L__BB7_14;

$L__BB7_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd113;
	}
	setp.lt.s32 	%p26, %r65, 0;
	selp.f64 	%fd105, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p26;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r66, %temp}, %fd105;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd105;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd112;
	}
	and.b32  	%r69, %r68, -2147483648;
	or.b32  	%r70, %r67, %r69;
	mov.b64 	%fd114, {%r66, %r70};
	bra.uni 	$L__BB7_17;

$L__BB7_14:
	max.f64 	%fd54, %fd21, %fd20;
	min.f64 	%fd55, %fd21, %fd20;
	div.rn.f64 	%fd56, %fd55, %fd54;
	mul.f64 	%fd57, %fd56, %fd56;
	mov.f64 	%fd58, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd59, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd60, %fd59, %fd57, %fd58;
	mov.f64 	%fd61, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd62, %fd60, %fd57, %fd61;
	mov.f64 	%fd63, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd64, %fd62, %fd57, %fd63;
	mov.f64 	%fd65, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd66, %fd64, %fd57, %fd65;
	mov.f64 	%fd67, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd68, %fd66, %fd57, %fd67;
	mov.f64 	%fd69, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd70, %fd68, %fd57, %fd69;
	mov.f64 	%fd71, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd72, %fd70, %fd57, %fd71;
	mov.f64 	%fd73, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd74, %fd72, %fd57, %fd73;
	mov.f64 	%fd75, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd76, %fd74, %fd57, %fd75;
	mov.f64 	%fd77, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd78, %fd76, %fd57, %fd77;
	mov.f64 	%fd79, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd80, %fd78, %fd57, %fd79;
	mov.f64 	%fd81, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd82, %fd80, %fd57, %fd81;
	mov.f64 	%fd83, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd84, %fd82, %fd57, %fd83;
	mov.f64 	%fd85, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd86, %fd84, %fd57, %fd85;
	mov.f64 	%fd87, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd88, %fd86, %fd57, %fd87;
	mov.f64 	%fd89, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd90, %fd88, %fd57, %fd89;
	mov.f64 	%fd91, 0d3FC99999999840D2;
	fma.rn.f64 	%fd92, %fd90, %fd57, %fd91;
	mov.f64 	%fd93, 0dBFD555555555544C;
	fma.rn.f64 	%fd94, %fd92, %fd57, %fd93;
	mul.f64 	%fd95, %fd57, %fd94;
	fma.rn.f64 	%fd96, %fd95, %fd56, %fd56;
	mov.f64 	%fd97, 0d3FF921FB54442D18;
	sub.f64 	%fd98, %fd97, %fd96;
	setp.gt.f64 	%p23, %fd21, %fd20;
	selp.f64 	%fd99, %fd98, %fd96, %p23;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd113;
	}
	setp.lt.s32 	%p24, %r59, 0;
	mov.f64 	%fd100, 0d400921FB54442D18;
	sub.f64 	%fd101, %fd100, %fd99;
	selp.f64 	%fd102, %fd101, %fd99, %p24;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd102;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd102;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd112;
	}
	and.b32  	%r63, %r62, -2147483648;
	or.b32  	%r64, %r61, %r63;
	mov.b64 	%fd103, {%r60, %r64};
	add.rn.f64 	%fd104, %fd20, %fd21;
	setp.le.f64 	%p25, %fd104, 0d7FF0000000000000;
	selp.f64 	%fd114, %fd103, %fd104, %p25;

$L__BB7_17:
	cvt.rn.f32.f64 	%f9, %fd114;
	setp.lt.f32 	%p28, %f9, 0f00000000;
	cvt.f64.f32 	%fd107, %f9;
	add.f64 	%fd108, %fd107, 0d400921FB54442D18;
	cvt.rn.f32.f64 	%f10, %fd108;
	selp.f32 	%f12, %f10, %f9, %p28;

$L__BB7_18:
	ld.param.u32 	%r86, [eigenBatch2d_param_22];
	ld.param.u64 	%rd84, [eigenBatch2d_param_20];
	ld.param.u32 	%r85, [eigenBatch2d_param_23];
	mov.u32 	%r84, %tid.z;
	mov.u32 	%r83, %ntid.z;
	mov.u32 	%r82, %ctaid.z;
	mad.lo.s32 	%r81, %r82, %r83, %r84;
	mad.lo.s32 	%r77, %r4, %r85, %r81;
	cvta.to.global.u64 	%rd74, %rd84;
	mul.wide.s32 	%rd75, %r77, 8;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.u64 	%rd77, [%rd76];
	cvta.to.global.u64 	%rd78, %rd77;
	mad.lo.s32 	%r78, %r4, %r86, %r81;
	cvta.to.global.u64 	%rd79, %rd14;
	mul.wide.s32 	%rd80, %r78, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.u32 	%r79, [%rd81];
	mad.lo.s32 	%r80, %r79, %r2, %r1;
	mul.wide.s32 	%rd82, %r80, 4;
	add.s64 	%rd83, %rd78, %rd82;
	st.global.f32 	[%rd83], %f12;

$L__BB7_19:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot8[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<33>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<79>;


	mov.u64 	%SPL, __local_depot8;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	shr.u32 	%r10, %r1, 20;
	and.b32  	%r2, %r10, 2047;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB8_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r11, %r3, 6;
	mov.u32 	%r12, 16;
	sub.s32 	%r13, %r12, %r11;
	mov.u32 	%r14, 15;
	sub.s32 	%r4, %r14, %r11;
	mov.u32 	%r15, 19;
	sub.s32 	%r16, %r15, %r11;
	setp.gt.s32 	%p2, %r13, 14;
	selp.b32 	%r5, 18, %r16, %p2;
	setp.gt.s32 	%p3, %r13, %r5;
	mov.u64 	%rd76, 0;
	mov.u32 	%r32, %r4;
	@%p3 bra 	$L__BB8_4;

	mul.wide.s32 	%rd22, %r4, 8;
	mov.u64 	%rd23, __cudart_i2opi_d;
	add.s64 	%rd74, %rd23, %rd22;
	mov.b64 	%rd24, %fd4;
	shl.b64 	%rd25, %rd24, 11;
	or.b64  	%rd3, %rd25, -9223372036854775808;
	mov.u64 	%rd76, 0;
	mov.u64 	%rd73, %rd1;
	mov.u32 	%r32, %r4;

$L__BB8_3:
	.pragma "nounroll";
	ld.global.nc.u64 	%rd26, [%rd74];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd26;
	mov.b64 	{%blo,%bhi}, %rd3;
	mov.b64 	{%clo,%chi}, %rd76;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd27, {%r0,%r1};
	mov.b64 	%rd76, {%r2,%r3};
	}
	st.local.u64 	[%rd73], %rd27;
	add.s64 	%rd74, %rd74, 8;
	add.s64 	%rd73, %rd73, 8;
	add.s32 	%r32, %r32, 1;
	setp.lt.s32 	%p4, %r32, %r5;
	@%p4 bra 	$L__BB8_3;

$L__BB8_4:
	sub.s32 	%r17, %r32, %r4;
	mul.wide.s32 	%rd28, %r17, 8;
	add.s64 	%rd29, %rd1, %rd28;
	st.local.u64 	[%rd29], %rd76;
	ld.local.u64 	%rd78, [%rd1+16];
	ld.local.u64 	%rd77, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB8_6;

	mov.u32 	%r18, 64;
	sub.s32 	%r19, %r18, %r9;
	shl.b64 	%rd30, %rd77, %r9;
	shr.u64 	%rd31, %rd78, %r19;
	or.b64  	%rd77, %rd30, %rd31;
	shl.b64 	%rd32, %rd78, %r9;
	ld.local.u64 	%rd33, [%rd1+8];
	shr.u64 	%rd34, %rd33, %r19;
	or.b64  	%rd78, %rd34, %rd32;

$L__BB8_6:
	and.b32  	%r20, %r1, -2147483648;
	shr.u64 	%rd35, %rd77, 62;
	cvt.u32.u64 	%r21, %rd35;
	shr.u64 	%rd36, %rd78, 62;
	shl.b64 	%rd37, %rd77, 2;
	or.b64  	%rd38, %rd36, %rd37;
	shr.u64 	%rd39, %rd77, 61;
	cvt.u32.u64 	%r22, %rd39;
	and.b32  	%r23, %r22, 1;
	add.s32 	%r24, %r23, %r21;
	neg.s32 	%r25, %r24;
	setp.eq.s32 	%p6, %r20, 0;
	selp.b32 	%r26, %r24, %r25, %p6;
	cvta.to.local.u64 	%rd40, %rd18;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd40], %r26;
	setp.eq.s32 	%p7, %r23, 0;
	shl.b64 	%rd42, %rd78, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd41;
	mov.b64 	{%a2,%a3}, %rd41;
	mov.b64 	{%b0,%b1}, %rd42;
	mov.b64 	{%b2,%b3}, %rd38;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd43, {%r0,%r1};
	mov.b64 	%rd44, {%r2,%r3};
	}
	selp.b64 	%rd45, %rd38, %rd44, %p7;
	selp.b64 	%rd46, %rd42, %rd43, %p7;
	xor.b32  	%r27, %r20, -2147483648;
	selp.b32 	%r28, %r20, %r27, %p7;
	clz.b64 	%r29, %rd45;
	cvt.u64.u32 	%rd47, %r29;
	setp.eq.s64 	%p8, %rd47, 0;
	shl.b64 	%rd48, %rd45, %r29;
	mov.u64 	%rd49, 64;
	sub.s64 	%rd50, %rd49, %rd47;
	cvt.u32.u64 	%r30, %rd50;
	shr.u64 	%rd51, %rd46, %r30;
	or.b64  	%rd52, %rd51, %rd48;
	selp.b64 	%rd53, %rd45, %rd52, %p8;
	mov.u64 	%rd54, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd53;
	mov.b64 	{%blo,%bhi}, %rd54;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd55, {%r0,%r1};
	mov.b64 	%rd56, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd56, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd55;
	mov.b64 	{%a2,%a3}, %rd56;
	mov.b64 	{%b0,%b1}, %rd55;
	mov.b64 	{%b2,%b3}, %rd56;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd57, {%r0,%r1};
	mov.b64 	%rd58, {%r2,%r3};
	}
	selp.b64 	%rd59, %rd58, %rd56, %p9;
	selp.u64 	%rd60, 1, 0, %p9;
	add.s64 	%rd61, %rd47, %rd60;
	cvt.u64.u32 	%rd62, %r28;
	shl.b64 	%rd63, %rd62, 32;
	shl.b64 	%rd64, %rd61, 52;
	mov.u64 	%rd65, 4602678819172646912;
	sub.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd59, 1;
	shr.u64 	%rd68, %rd67, 10;
	add.s64 	%rd69, %rd68, 1;
	shr.u64 	%rd70, %rd69, 1;
	add.s64 	%rd71, %rd66, %rd70;
	or.b64  	%rd72, %rd71, %rd63;
	mov.b64 	%fd4, %rd72;

$L__BB8_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

