\hypertarget{bsps_2arm_2xilinx-zynqmp_2include_2bsp_8h}{}\section{bsps/arm/xilinx-\/zynqmp/include/bsp.h File Reference}
\label{bsps_2arm_2xilinx-zynqmp_2include_2bsp_8h}\index{bsps/arm/xilinx-\/zynqmp/include/bsp.h@{bsps/arm/xilinx-\/zynqmp/include/bsp.h}}


Global B\+SP definitions.  


{\ttfamily \#include $<$bspopts.\+h$>$}\newline
{\ttfamily \#include $<$rtems.\+h$>$}\newline
{\ttfamily \#include $<$bsp/default-\/initial-\/extension.\+h$>$}\newline
{\ttfamily \#include $<$bsp/start.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries B\+S\+P\+\_\+\+F\+E\+A\+T\+U\+R\+E\+\_\+\+I\+R\+Q\+\_\+\+E\+X\+T\+E\+N\+S\+I\+ON}
\item 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+G\+I\+C\+\_\+\+C\+P\+U\+I\+F\+\_\+\+B\+A\+SE}~0xf9020000
\item 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+G\+I\+C\+\_\+\+D\+I\+S\+T\+\_\+\+B\+A\+SE}~0xf9010000
\item 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}~0
\item 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+G\+T\+\_\+\+B\+A\+SE}~0
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
B\+S\+P\+\_\+\+S\+T\+A\+R\+T\+\_\+\+T\+E\+X\+T\+\_\+\+S\+E\+C\+T\+I\+ON void \mbox{\hyperlink{group__RTEMSBSPsARMZynqMP_gab627dbb0ad83044bd6441e834db2350c}{zynqmp\+\_\+setup\+\_\+mmu\+\_\+and\+\_\+cache}} (void)
\begin{DoxyCompactList}\small\item\em Zynq Ultra\+Scale+ M\+P\+SoC specific set up of the M\+MU. \end{DoxyCompactList}\item 
void {\bfseries arm\+\_\+generic\+\_\+timer\+\_\+get\+\_\+config} (uint32\+\_\+t $\ast$frequency, uint32\+\_\+t $\ast$irq)
\item 
void {\bfseries zynqmp\+\_\+debug\+\_\+console\+\_\+flush} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Global B\+SP definitions. 

