Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rca
Version: T-2022.03-SP5
Date   : Mon May 27 22:50:32 2024
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: a_i[0] (input port)
  Endpoint: sum_o[5] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a_i[0] (in)                              0.00       0.00 f
  U32/Y (AND2x2_ASAP7_75t_R)              19.99      19.99 f
  U37/Y (AO21x1_ASAP7_75t_R)              25.41      45.40 f
  U51/Y (AOI321xp33_ASAP7_75t_R)          31.37      76.77 r
  U53/Y (NOR2xp33_ASAP7_75t_R)            35.11     111.88 f
  U35/Y (OAI21xp33_ASAP7_75t_R)           34.20     146.09 r
  U58/SN (FAx1_ASAP7_75t_R)               33.24     179.33 f
  sum_o[5] (out)                           0.00     179.33 f
  data arrival time                                 179.33

  max_delay                              180.00     180.00
  output external delay                    0.00     180.00
  data required time                                180.00
  -----------------------------------------------------------
  data required time                                180.00
  data arrival time                                -179.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


1
