// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        weights_0_val,
        weights_1_val,
        weights_2_val,
        weights_3_val,
        weights_4_val,
        weights_5_val,
        weights_6_val,
        weights_7_val,
        weights_8_val,
        weights_9_val,
        weights_10_val,
        weights_11_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] data_0_val;
input  [12:0] data_1_val;
input  [12:0] data_2_val;
input  [12:0] data_3_val;
input  [12:0] weights_0_val;
input  [12:0] weights_1_val;
input  [12:0] weights_2_val;
input  [12:0] weights_3_val;
input  [12:0] weights_4_val;
input  [12:0] weights_5_val;
input  [12:0] weights_6_val;
input  [12:0] weights_7_val;
input  [12:0] weights_8_val;
input  [12:0] weights_9_val;
input  [12:0] weights_10_val;
input  [12:0] weights_11_val;
input  [1:0] idx;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
output  [12:0] ap_return_3;
output  [12:0] ap_return_4;
output  [12:0] ap_return_5;
input   ap_ce;

wire   [12:0] add_ln42_fu_828_p2;
reg   [12:0] add_ln42_reg_4385;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] and_ln42_253_fu_952_p2;
reg   [0:0] and_ln42_253_reg_4390;
wire   [0:0] or_ln42_107_fu_982_p2;
reg   [0:0] or_ln42_107_reg_4395;
wire   [12:0] add_ln42_34_fu_1061_p2;
reg   [12:0] add_ln42_34_reg_4400;
wire   [0:0] and_ln42_260_fu_1185_p2;
reg   [0:0] and_ln42_260_reg_4405;
wire   [0:0] or_ln42_110_fu_1215_p2;
reg   [0:0] or_ln42_110_reg_4410;
wire   [12:0] add_ln42_35_fu_1294_p2;
reg   [12:0] add_ln42_35_reg_4415;
wire   [0:0] and_ln42_267_fu_1418_p2;
reg   [0:0] and_ln42_267_reg_4420;
wire   [0:0] or_ln42_113_fu_1448_p2;
reg   [0:0] or_ln42_113_reg_4425;
wire   [12:0] add_ln42_36_fu_1527_p2;
reg   [12:0] add_ln42_36_reg_4430;
wire   [0:0] and_ln42_274_fu_1651_p2;
reg   [0:0] and_ln42_274_reg_4435;
wire   [0:0] or_ln42_116_fu_1681_p2;
reg   [0:0] or_ln42_116_reg_4440;
wire   [12:0] add_ln42_37_fu_1760_p2;
reg   [12:0] add_ln42_37_reg_4445;
wire   [0:0] and_ln42_281_fu_1884_p2;
reg   [0:0] and_ln42_281_reg_4450;
wire   [0:0] or_ln42_119_fu_1914_p2;
reg   [0:0] or_ln42_119_reg_4455;
wire   [12:0] add_ln42_38_fu_1993_p2;
reg   [12:0] add_ln42_38_reg_4460;
wire   [0:0] and_ln42_288_fu_2117_p2;
reg   [0:0] and_ln42_288_reg_4465;
wire   [0:0] or_ln42_122_fu_2147_p2;
reg   [0:0] or_ln42_122_reg_4470;
wire   [12:0] add_ln42_39_fu_2256_p2;
reg   [12:0] add_ln42_39_reg_4475;
wire   [0:0] and_ln42_295_fu_2380_p2;
reg   [0:0] and_ln42_295_reg_4480;
wire   [0:0] or_ln42_125_fu_2410_p2;
reg   [0:0] or_ln42_125_reg_4485;
wire   [12:0] add_ln42_40_fu_2489_p2;
reg   [12:0] add_ln42_40_reg_4490;
wire   [0:0] and_ln42_302_fu_2613_p2;
reg   [0:0] and_ln42_302_reg_4495;
wire   [0:0] or_ln42_128_fu_2643_p2;
reg   [0:0] or_ln42_128_reg_4500;
wire   [12:0] add_ln42_41_fu_2722_p2;
reg   [12:0] add_ln42_41_reg_4505;
wire   [0:0] and_ln42_309_fu_2846_p2;
reg   [0:0] and_ln42_309_reg_4510;
wire   [0:0] or_ln42_131_fu_2876_p2;
reg   [0:0] or_ln42_131_reg_4515;
wire   [12:0] add_ln42_42_fu_2955_p2;
reg   [12:0] add_ln42_42_reg_4520;
wire   [0:0] and_ln42_316_fu_3079_p2;
reg   [0:0] and_ln42_316_reg_4525;
wire   [0:0] or_ln42_134_fu_3109_p2;
reg   [0:0] or_ln42_134_reg_4530;
wire   [12:0] add_ln42_43_fu_3188_p2;
reg   [12:0] add_ln42_43_reg_4535;
wire   [0:0] and_ln42_323_fu_3312_p2;
reg   [0:0] and_ln42_323_reg_4540;
wire   [0:0] or_ln42_137_fu_3342_p2;
reg   [0:0] or_ln42_137_reg_4545;
wire   [12:0] add_ln42_44_fu_3421_p2;
reg   [12:0] add_ln42_44_reg_4550;
wire   [0:0] and_ln42_330_fu_3545_p2;
reg   [0:0] and_ln42_330_reg_4555;
wire   [0:0] or_ln42_140_fu_3575_p2;
reg   [0:0] or_ln42_140_reg_4560;
wire  signed [12:0] mul_ln73_37_fu_208_p0;
wire  signed [25:0] sext_ln73_fu_745_p1;
wire    ap_block_pp0_stage0;
wire  signed [12:0] mul_ln73_41_fu_209_p0;
wire  signed [25:0] sext_ln73_46_fu_2173_p1;
wire  signed [12:0] mul_ln73_44_fu_210_p0;
wire  signed [12:0] mul_ln73_35_fu_211_p0;
wire  signed [12:0] mul_ln73_36_fu_212_p0;
wire  signed [12:0] mul_ln73_39_fu_213_p0;
wire  signed [12:0] mul_ln73_42_fu_214_p0;
wire  signed [12:0] mul_ln73_fu_215_p0;
wire  signed [12:0] mul_ln73_38_fu_216_p0;
wire  signed [12:0] mul_ln73_40_fu_217_p0;
wire  signed [12:0] mul_ln73_34_fu_218_p0;
wire  signed [12:0] mul_ln73_43_fu_219_p0;
wire   [12:0] a_fu_725_p7;
wire   [12:0] a_fu_725_p9;
wire   [25:0] mul_ln73_fu_215_p2;
wire   [7:0] trunc_ln42_fu_794_p1;
wire   [0:0] tmp_1616_fu_778_p3;
wire   [0:0] icmp_ln42_fu_798_p2;
wire   [0:0] or_ln42_fu_812_p2;
wire   [0:0] tmp_1617_fu_786_p3;
wire   [0:0] and_ln42_fu_818_p2;
wire   [12:0] trunc_ln_fu_768_p4;
wire   [12:0] zext_ln42_fu_824_p1;
wire   [0:0] tmp_1619_fu_834_p3;
wire   [0:0] tmp_1618_fu_804_p3;
wire   [0:0] xor_ln42_fu_842_p2;
wire   [2:0] tmp_8_fu_854_p4;
wire   [3:0] tmp_s_fu_870_p4;
wire   [0:0] and_ln42_250_fu_848_p2;
wire   [0:0] icmp_ln42_143_fu_880_p2;
wire   [0:0] icmp_ln42_144_fu_886_p2;
wire   [0:0] tmp_1620_fu_900_p3;
wire   [0:0] icmp_ln42_142_fu_864_p2;
wire   [0:0] xor_ln42_189_fu_908_p2;
wire   [0:0] and_ln42_251_fu_914_p2;
wire   [0:0] select_ln42_fu_892_p3;
wire   [0:0] xor_ln42_142_fu_934_p2;
wire   [0:0] tmp_fu_760_p3;
wire   [0:0] or_ln42_106_fu_940_p2;
wire   [0:0] xor_ln42_143_fu_946_p2;
wire   [0:0] select_ln42_142_fu_920_p3;
wire   [0:0] and_ln42_252_fu_928_p2;
wire   [0:0] and_ln42_254_fu_958_p2;
wire   [0:0] or_ln42_141_fu_964_p2;
wire   [0:0] xor_ln42_144_fu_970_p2;
wire   [0:0] and_ln42_255_fu_976_p2;
wire   [25:0] mul_ln73_34_fu_218_p2;
wire   [7:0] trunc_ln42_45_fu_1027_p1;
wire   [0:0] tmp_1622_fu_1011_p3;
wire   [0:0] icmp_ln42_145_fu_1031_p2;
wire   [0:0] or_ln42_108_fu_1045_p2;
wire   [0:0] tmp_1623_fu_1019_p3;
wire   [0:0] and_ln42_256_fu_1051_p2;
wire   [12:0] trunc_ln42_s_fu_1001_p4;
wire   [12:0] zext_ln42_34_fu_1057_p1;
wire   [0:0] tmp_1625_fu_1067_p3;
wire   [0:0] tmp_1624_fu_1037_p3;
wire   [0:0] xor_ln42_145_fu_1075_p2;
wire   [2:0] tmp_579_fu_1087_p4;
wire   [3:0] tmp_580_fu_1103_p4;
wire   [0:0] and_ln42_257_fu_1081_p2;
wire   [0:0] icmp_ln42_147_fu_1113_p2;
wire   [0:0] icmp_ln42_148_fu_1119_p2;
wire   [0:0] tmp_1626_fu_1133_p3;
wire   [0:0] icmp_ln42_146_fu_1097_p2;
wire   [0:0] xor_ln42_190_fu_1141_p2;
wire   [0:0] and_ln42_258_fu_1147_p2;
wire   [0:0] select_ln42_145_fu_1125_p3;
wire   [0:0] xor_ln42_146_fu_1167_p2;
wire   [0:0] tmp_1621_fu_993_p3;
wire   [0:0] or_ln42_109_fu_1173_p2;
wire   [0:0] xor_ln42_147_fu_1179_p2;
wire   [0:0] select_ln42_146_fu_1153_p3;
wire   [0:0] and_ln42_259_fu_1161_p2;
wire   [0:0] and_ln42_261_fu_1191_p2;
wire   [0:0] or_ln42_142_fu_1197_p2;
wire   [0:0] xor_ln42_148_fu_1203_p2;
wire   [0:0] and_ln42_262_fu_1209_p2;
wire   [25:0] mul_ln73_35_fu_211_p2;
wire   [7:0] trunc_ln42_46_fu_1260_p1;
wire   [0:0] tmp_1628_fu_1244_p3;
wire   [0:0] icmp_ln42_149_fu_1264_p2;
wire   [0:0] or_ln42_111_fu_1278_p2;
wire   [0:0] tmp_1629_fu_1252_p3;
wire   [0:0] and_ln42_263_fu_1284_p2;
wire   [12:0] trunc_ln42_31_fu_1234_p4;
wire   [12:0] zext_ln42_35_fu_1290_p1;
wire   [0:0] tmp_1631_fu_1300_p3;
wire   [0:0] tmp_1630_fu_1270_p3;
wire   [0:0] xor_ln42_149_fu_1308_p2;
wire   [2:0] tmp_581_fu_1320_p4;
wire   [3:0] tmp_582_fu_1336_p4;
wire   [0:0] and_ln42_264_fu_1314_p2;
wire   [0:0] icmp_ln42_151_fu_1346_p2;
wire   [0:0] icmp_ln42_152_fu_1352_p2;
wire   [0:0] tmp_1632_fu_1366_p3;
wire   [0:0] icmp_ln42_150_fu_1330_p2;
wire   [0:0] xor_ln42_191_fu_1374_p2;
wire   [0:0] and_ln42_265_fu_1380_p2;
wire   [0:0] select_ln42_149_fu_1358_p3;
wire   [0:0] xor_ln42_150_fu_1400_p2;
wire   [0:0] tmp_1627_fu_1226_p3;
wire   [0:0] or_ln42_112_fu_1406_p2;
wire   [0:0] xor_ln42_151_fu_1412_p2;
wire   [0:0] select_ln42_150_fu_1386_p3;
wire   [0:0] and_ln42_266_fu_1394_p2;
wire   [0:0] and_ln42_268_fu_1424_p2;
wire   [0:0] or_ln42_143_fu_1430_p2;
wire   [0:0] xor_ln42_152_fu_1436_p2;
wire   [0:0] and_ln42_269_fu_1442_p2;
wire   [25:0] mul_ln73_36_fu_212_p2;
wire   [7:0] trunc_ln42_47_fu_1493_p1;
wire   [0:0] tmp_1634_fu_1477_p3;
wire   [0:0] icmp_ln42_153_fu_1497_p2;
wire   [0:0] or_ln42_114_fu_1511_p2;
wire   [0:0] tmp_1635_fu_1485_p3;
wire   [0:0] and_ln42_270_fu_1517_p2;
wire   [12:0] trunc_ln42_32_fu_1467_p4;
wire   [12:0] zext_ln42_36_fu_1523_p1;
wire   [0:0] tmp_1637_fu_1533_p3;
wire   [0:0] tmp_1636_fu_1503_p3;
wire   [0:0] xor_ln42_153_fu_1541_p2;
wire   [2:0] tmp_583_fu_1553_p4;
wire   [3:0] tmp_584_fu_1569_p4;
wire   [0:0] and_ln42_271_fu_1547_p2;
wire   [0:0] icmp_ln42_155_fu_1579_p2;
wire   [0:0] icmp_ln42_156_fu_1585_p2;
wire   [0:0] tmp_1638_fu_1599_p3;
wire   [0:0] icmp_ln42_154_fu_1563_p2;
wire   [0:0] xor_ln42_192_fu_1607_p2;
wire   [0:0] and_ln42_272_fu_1613_p2;
wire   [0:0] select_ln42_153_fu_1591_p3;
wire   [0:0] xor_ln42_154_fu_1633_p2;
wire   [0:0] tmp_1633_fu_1459_p3;
wire   [0:0] or_ln42_115_fu_1639_p2;
wire   [0:0] xor_ln42_155_fu_1645_p2;
wire   [0:0] select_ln42_154_fu_1619_p3;
wire   [0:0] and_ln42_273_fu_1627_p2;
wire   [0:0] and_ln42_275_fu_1657_p2;
wire   [0:0] or_ln42_144_fu_1663_p2;
wire   [0:0] xor_ln42_156_fu_1669_p2;
wire   [0:0] and_ln42_276_fu_1675_p2;
wire   [25:0] mul_ln73_37_fu_208_p2;
wire   [7:0] trunc_ln42_48_fu_1726_p1;
wire   [0:0] tmp_1640_fu_1710_p3;
wire   [0:0] icmp_ln42_157_fu_1730_p2;
wire   [0:0] or_ln42_117_fu_1744_p2;
wire   [0:0] tmp_1641_fu_1718_p3;
wire   [0:0] and_ln42_277_fu_1750_p2;
wire   [12:0] trunc_ln42_33_fu_1700_p4;
wire   [12:0] zext_ln42_37_fu_1756_p1;
wire   [0:0] tmp_1643_fu_1766_p3;
wire   [0:0] tmp_1642_fu_1736_p3;
wire   [0:0] xor_ln42_157_fu_1774_p2;
wire   [2:0] tmp_585_fu_1786_p4;
wire   [3:0] tmp_586_fu_1802_p4;
wire   [0:0] and_ln42_278_fu_1780_p2;
wire   [0:0] icmp_ln42_159_fu_1812_p2;
wire   [0:0] icmp_ln42_160_fu_1818_p2;
wire   [0:0] tmp_1644_fu_1832_p3;
wire   [0:0] icmp_ln42_158_fu_1796_p2;
wire   [0:0] xor_ln42_193_fu_1840_p2;
wire   [0:0] and_ln42_279_fu_1846_p2;
wire   [0:0] select_ln42_157_fu_1824_p3;
wire   [0:0] xor_ln42_158_fu_1866_p2;
wire   [0:0] tmp_1639_fu_1692_p3;
wire   [0:0] or_ln42_118_fu_1872_p2;
wire   [0:0] xor_ln42_159_fu_1878_p2;
wire   [0:0] select_ln42_158_fu_1852_p3;
wire   [0:0] and_ln42_280_fu_1860_p2;
wire   [0:0] and_ln42_282_fu_1890_p2;
wire   [0:0] or_ln42_145_fu_1896_p2;
wire   [0:0] xor_ln42_160_fu_1902_p2;
wire   [0:0] and_ln42_283_fu_1908_p2;
wire   [25:0] mul_ln73_38_fu_216_p2;
wire   [7:0] trunc_ln42_49_fu_1959_p1;
wire   [0:0] tmp_1646_fu_1943_p3;
wire   [0:0] icmp_ln42_161_fu_1963_p2;
wire   [0:0] or_ln42_120_fu_1977_p2;
wire   [0:0] tmp_1647_fu_1951_p3;
wire   [0:0] and_ln42_284_fu_1983_p2;
wire   [12:0] trunc_ln42_34_fu_1933_p4;
wire   [12:0] zext_ln42_38_fu_1989_p1;
wire   [0:0] tmp_1649_fu_1999_p3;
wire   [0:0] tmp_1648_fu_1969_p3;
wire   [0:0] xor_ln42_161_fu_2007_p2;
wire   [2:0] tmp_587_fu_2019_p4;
wire   [3:0] tmp_588_fu_2035_p4;
wire   [0:0] and_ln42_285_fu_2013_p2;
wire   [0:0] icmp_ln42_163_fu_2045_p2;
wire   [0:0] icmp_ln42_164_fu_2051_p2;
wire   [0:0] tmp_1650_fu_2065_p3;
wire   [0:0] icmp_ln42_162_fu_2029_p2;
wire   [0:0] xor_ln42_194_fu_2073_p2;
wire   [0:0] and_ln42_286_fu_2079_p2;
wire   [0:0] select_ln42_161_fu_2057_p3;
wire   [0:0] xor_ln42_162_fu_2099_p2;
wire   [0:0] tmp_1645_fu_1925_p3;
wire   [0:0] or_ln42_121_fu_2105_p2;
wire   [0:0] xor_ln42_163_fu_2111_p2;
wire   [0:0] select_ln42_162_fu_2085_p3;
wire   [0:0] and_ln42_287_fu_2093_p2;
wire   [0:0] and_ln42_289_fu_2123_p2;
wire   [0:0] or_ln42_146_fu_2129_p2;
wire   [0:0] xor_ln42_164_fu_2135_p2;
wire   [0:0] and_ln42_290_fu_2141_p2;
wire   [12:0] a_4_fu_2153_p7;
wire   [12:0] a_4_fu_2153_p9;
wire   [25:0] mul_ln73_39_fu_213_p2;
wire   [7:0] trunc_ln42_50_fu_2222_p1;
wire   [0:0] tmp_1652_fu_2206_p3;
wire   [0:0] icmp_ln42_165_fu_2226_p2;
wire   [0:0] or_ln42_123_fu_2240_p2;
wire   [0:0] tmp_1653_fu_2214_p3;
wire   [0:0] and_ln42_291_fu_2246_p2;
wire   [12:0] trunc_ln42_35_fu_2196_p4;
wire   [12:0] zext_ln42_39_fu_2252_p1;
wire   [0:0] tmp_1655_fu_2262_p3;
wire   [0:0] tmp_1654_fu_2232_p3;
wire   [0:0] xor_ln42_165_fu_2270_p2;
wire   [2:0] tmp_589_fu_2282_p4;
wire   [3:0] tmp_590_fu_2298_p4;
wire   [0:0] and_ln42_292_fu_2276_p2;
wire   [0:0] icmp_ln42_167_fu_2308_p2;
wire   [0:0] icmp_ln42_168_fu_2314_p2;
wire   [0:0] tmp_1656_fu_2328_p3;
wire   [0:0] icmp_ln42_166_fu_2292_p2;
wire   [0:0] xor_ln42_195_fu_2336_p2;
wire   [0:0] and_ln42_293_fu_2342_p2;
wire   [0:0] select_ln42_165_fu_2320_p3;
wire   [0:0] xor_ln42_166_fu_2362_p2;
wire   [0:0] tmp_1651_fu_2188_p3;
wire   [0:0] or_ln42_124_fu_2368_p2;
wire   [0:0] xor_ln42_167_fu_2374_p2;
wire   [0:0] select_ln42_166_fu_2348_p3;
wire   [0:0] and_ln42_294_fu_2356_p2;
wire   [0:0] and_ln42_296_fu_2386_p2;
wire   [0:0] or_ln42_147_fu_2392_p2;
wire   [0:0] xor_ln42_168_fu_2398_p2;
wire   [0:0] and_ln42_297_fu_2404_p2;
wire   [25:0] mul_ln73_40_fu_217_p2;
wire   [7:0] trunc_ln42_51_fu_2455_p1;
wire   [0:0] tmp_1658_fu_2439_p3;
wire   [0:0] icmp_ln42_169_fu_2459_p2;
wire   [0:0] or_ln42_126_fu_2473_p2;
wire   [0:0] tmp_1659_fu_2447_p3;
wire   [0:0] and_ln42_298_fu_2479_p2;
wire   [12:0] trunc_ln42_36_fu_2429_p4;
wire   [12:0] zext_ln42_40_fu_2485_p1;
wire   [0:0] tmp_1661_fu_2495_p3;
wire   [0:0] tmp_1660_fu_2465_p3;
wire   [0:0] xor_ln42_169_fu_2503_p2;
wire   [2:0] tmp_591_fu_2515_p4;
wire   [3:0] tmp_592_fu_2531_p4;
wire   [0:0] and_ln42_299_fu_2509_p2;
wire   [0:0] icmp_ln42_171_fu_2541_p2;
wire   [0:0] icmp_ln42_172_fu_2547_p2;
wire   [0:0] tmp_1662_fu_2561_p3;
wire   [0:0] icmp_ln42_170_fu_2525_p2;
wire   [0:0] xor_ln42_196_fu_2569_p2;
wire   [0:0] and_ln42_300_fu_2575_p2;
wire   [0:0] select_ln42_169_fu_2553_p3;
wire   [0:0] xor_ln42_170_fu_2595_p2;
wire   [0:0] tmp_1657_fu_2421_p3;
wire   [0:0] or_ln42_127_fu_2601_p2;
wire   [0:0] xor_ln42_171_fu_2607_p2;
wire   [0:0] select_ln42_170_fu_2581_p3;
wire   [0:0] and_ln42_301_fu_2589_p2;
wire   [0:0] and_ln42_303_fu_2619_p2;
wire   [0:0] or_ln42_148_fu_2625_p2;
wire   [0:0] xor_ln42_172_fu_2631_p2;
wire   [0:0] and_ln42_304_fu_2637_p2;
wire   [25:0] mul_ln73_41_fu_209_p2;
wire   [7:0] trunc_ln42_52_fu_2688_p1;
wire   [0:0] tmp_1664_fu_2672_p3;
wire   [0:0] icmp_ln42_173_fu_2692_p2;
wire   [0:0] or_ln42_129_fu_2706_p2;
wire   [0:0] tmp_1665_fu_2680_p3;
wire   [0:0] and_ln42_305_fu_2712_p2;
wire   [12:0] trunc_ln42_37_fu_2662_p4;
wire   [12:0] zext_ln42_41_fu_2718_p1;
wire   [0:0] tmp_1667_fu_2728_p3;
wire   [0:0] tmp_1666_fu_2698_p3;
wire   [0:0] xor_ln42_173_fu_2736_p2;
wire   [2:0] tmp_593_fu_2748_p4;
wire   [3:0] tmp_594_fu_2764_p4;
wire   [0:0] and_ln42_306_fu_2742_p2;
wire   [0:0] icmp_ln42_175_fu_2774_p2;
wire   [0:0] icmp_ln42_176_fu_2780_p2;
wire   [0:0] tmp_1668_fu_2794_p3;
wire   [0:0] icmp_ln42_174_fu_2758_p2;
wire   [0:0] xor_ln42_197_fu_2802_p2;
wire   [0:0] and_ln42_307_fu_2808_p2;
wire   [0:0] select_ln42_173_fu_2786_p3;
wire   [0:0] xor_ln42_174_fu_2828_p2;
wire   [0:0] tmp_1663_fu_2654_p3;
wire   [0:0] or_ln42_130_fu_2834_p2;
wire   [0:0] xor_ln42_175_fu_2840_p2;
wire   [0:0] select_ln42_174_fu_2814_p3;
wire   [0:0] and_ln42_308_fu_2822_p2;
wire   [0:0] and_ln42_310_fu_2852_p2;
wire   [0:0] or_ln42_149_fu_2858_p2;
wire   [0:0] xor_ln42_176_fu_2864_p2;
wire   [0:0] and_ln42_311_fu_2870_p2;
wire   [25:0] mul_ln73_42_fu_214_p2;
wire   [7:0] trunc_ln42_53_fu_2921_p1;
wire   [0:0] tmp_1670_fu_2905_p3;
wire   [0:0] icmp_ln42_177_fu_2925_p2;
wire   [0:0] or_ln42_132_fu_2939_p2;
wire   [0:0] tmp_1671_fu_2913_p3;
wire   [0:0] and_ln42_312_fu_2945_p2;
wire   [12:0] trunc_ln42_38_fu_2895_p4;
wire   [12:0] zext_ln42_42_fu_2951_p1;
wire   [0:0] tmp_1673_fu_2961_p3;
wire   [0:0] tmp_1672_fu_2931_p3;
wire   [0:0] xor_ln42_177_fu_2969_p2;
wire   [2:0] tmp_595_fu_2981_p4;
wire   [3:0] tmp_596_fu_2997_p4;
wire   [0:0] and_ln42_313_fu_2975_p2;
wire   [0:0] icmp_ln42_179_fu_3007_p2;
wire   [0:0] icmp_ln42_180_fu_3013_p2;
wire   [0:0] tmp_1674_fu_3027_p3;
wire   [0:0] icmp_ln42_178_fu_2991_p2;
wire   [0:0] xor_ln42_198_fu_3035_p2;
wire   [0:0] and_ln42_314_fu_3041_p2;
wire   [0:0] select_ln42_177_fu_3019_p3;
wire   [0:0] xor_ln42_178_fu_3061_p2;
wire   [0:0] tmp_1669_fu_2887_p3;
wire   [0:0] or_ln42_133_fu_3067_p2;
wire   [0:0] xor_ln42_179_fu_3073_p2;
wire   [0:0] select_ln42_178_fu_3047_p3;
wire   [0:0] and_ln42_315_fu_3055_p2;
wire   [0:0] and_ln42_317_fu_3085_p2;
wire   [0:0] or_ln42_150_fu_3091_p2;
wire   [0:0] xor_ln42_180_fu_3097_p2;
wire   [0:0] and_ln42_318_fu_3103_p2;
wire   [25:0] mul_ln73_43_fu_219_p2;
wire   [7:0] trunc_ln42_54_fu_3154_p1;
wire   [0:0] tmp_1676_fu_3138_p3;
wire   [0:0] icmp_ln42_181_fu_3158_p2;
wire   [0:0] or_ln42_135_fu_3172_p2;
wire   [0:0] tmp_1677_fu_3146_p3;
wire   [0:0] and_ln42_319_fu_3178_p2;
wire   [12:0] trunc_ln42_39_fu_3128_p4;
wire   [12:0] zext_ln42_43_fu_3184_p1;
wire   [0:0] tmp_1679_fu_3194_p3;
wire   [0:0] tmp_1678_fu_3164_p3;
wire   [0:0] xor_ln42_181_fu_3202_p2;
wire   [2:0] tmp_597_fu_3214_p4;
wire   [3:0] tmp_598_fu_3230_p4;
wire   [0:0] and_ln42_320_fu_3208_p2;
wire   [0:0] icmp_ln42_183_fu_3240_p2;
wire   [0:0] icmp_ln42_184_fu_3246_p2;
wire   [0:0] tmp_1680_fu_3260_p3;
wire   [0:0] icmp_ln42_182_fu_3224_p2;
wire   [0:0] xor_ln42_199_fu_3268_p2;
wire   [0:0] and_ln42_321_fu_3274_p2;
wire   [0:0] select_ln42_181_fu_3252_p3;
wire   [0:0] xor_ln42_182_fu_3294_p2;
wire   [0:0] tmp_1675_fu_3120_p3;
wire   [0:0] or_ln42_136_fu_3300_p2;
wire   [0:0] xor_ln42_183_fu_3306_p2;
wire   [0:0] select_ln42_182_fu_3280_p3;
wire   [0:0] and_ln42_322_fu_3288_p2;
wire   [0:0] and_ln42_324_fu_3318_p2;
wire   [0:0] or_ln42_151_fu_3324_p2;
wire   [0:0] xor_ln42_184_fu_3330_p2;
wire   [0:0] and_ln42_325_fu_3336_p2;
wire   [25:0] mul_ln73_44_fu_210_p2;
wire   [7:0] trunc_ln42_55_fu_3387_p1;
wire   [0:0] tmp_1682_fu_3371_p3;
wire   [0:0] icmp_ln42_185_fu_3391_p2;
wire   [0:0] or_ln42_138_fu_3405_p2;
wire   [0:0] tmp_1683_fu_3379_p3;
wire   [0:0] and_ln42_326_fu_3411_p2;
wire   [12:0] trunc_ln42_40_fu_3361_p4;
wire   [12:0] zext_ln42_44_fu_3417_p1;
wire   [0:0] tmp_1685_fu_3427_p3;
wire   [0:0] tmp_1684_fu_3397_p3;
wire   [0:0] xor_ln42_185_fu_3435_p2;
wire   [2:0] tmp_599_fu_3447_p4;
wire   [3:0] tmp_600_fu_3463_p4;
wire   [0:0] and_ln42_327_fu_3441_p2;
wire   [0:0] icmp_ln42_187_fu_3473_p2;
wire   [0:0] icmp_ln42_188_fu_3479_p2;
wire   [0:0] tmp_1686_fu_3493_p3;
wire   [0:0] icmp_ln42_186_fu_3457_p2;
wire   [0:0] xor_ln42_200_fu_3501_p2;
wire   [0:0] and_ln42_328_fu_3507_p2;
wire   [0:0] select_ln42_185_fu_3485_p3;
wire   [0:0] xor_ln42_186_fu_3527_p2;
wire   [0:0] tmp_1681_fu_3353_p3;
wire   [0:0] or_ln42_139_fu_3533_p2;
wire   [0:0] xor_ln42_187_fu_3539_p2;
wire   [0:0] select_ln42_186_fu_3513_p3;
wire   [0:0] and_ln42_329_fu_3521_p2;
wire   [0:0] and_ln42_331_fu_3551_p2;
wire   [0:0] or_ln42_152_fu_3557_p2;
wire   [0:0] xor_ln42_188_fu_3563_p2;
wire   [0:0] and_ln42_332_fu_3569_p2;
wire   [12:0] select_ln42_143_fu_3581_p3;
wire   [12:0] select_ln42_147_fu_3594_p3;
wire   [12:0] select_ln42_151_fu_3607_p3;
wire   [12:0] select_ln42_155_fu_3620_p3;
wire   [12:0] select_ln42_159_fu_3633_p3;
wire   [12:0] select_ln42_163_fu_3646_p3;
wire   [12:0] select_ln42_167_fu_3659_p3;
wire   [12:0] select_ln42_171_fu_3672_p3;
wire   [12:0] select_ln42_175_fu_3685_p3;
wire   [12:0] select_ln42_179_fu_3698_p3;
wire   [12:0] select_ln42_183_fu_3711_p3;
wire   [12:0] select_ln42_187_fu_3724_p3;
wire  signed [12:0] select_ln42_144_fu_3588_p3;
wire  signed [12:0] select_ln42_168_fu_3666_p3;
wire  signed [13:0] sext_ln58_34_fu_3741_p1;
wire  signed [13:0] sext_ln58_fu_3737_p1;
wire   [13:0] add_ln58_fu_3751_p2;
wire   [12:0] add_ln58_24_fu_3745_p2;
wire   [0:0] tmp_1687_fu_3757_p3;
wire   [0:0] tmp_1688_fu_3765_p3;
wire   [0:0] xor_ln58_fu_3773_p2;
wire   [0:0] xor_ln58_70_fu_3785_p2;
wire   [0:0] xor_ln58_71_fu_3797_p2;
wire   [0:0] and_ln58_fu_3779_p2;
wire   [0:0] xor_ln58_72_fu_3803_p2;
wire   [0:0] and_ln58_34_fu_3791_p2;
wire   [0:0] or_ln58_fu_3809_p2;
wire   [12:0] select_ln58_fu_3815_p3;
wire   [12:0] select_ln58_52_fu_3823_p3;
wire  signed [12:0] select_ln42_148_fu_3601_p3;
wire  signed [12:0] select_ln42_172_fu_3679_p3;
wire  signed [13:0] sext_ln58_36_fu_3843_p1;
wire  signed [13:0] sext_ln58_35_fu_3839_p1;
wire   [13:0] add_ln58_16_fu_3853_p2;
wire   [12:0] add_ln58_25_fu_3847_p2;
wire   [0:0] tmp_1689_fu_3859_p3;
wire   [0:0] tmp_1690_fu_3867_p3;
wire   [0:0] xor_ln58_73_fu_3875_p2;
wire   [0:0] xor_ln58_74_fu_3887_p2;
wire   [0:0] xor_ln58_75_fu_3899_p2;
wire   [0:0] and_ln58_35_fu_3881_p2;
wire   [0:0] xor_ln58_76_fu_3905_p2;
wire   [0:0] and_ln58_36_fu_3893_p2;
wire   [0:0] or_ln58_16_fu_3911_p2;
wire   [12:0] select_ln58_54_fu_3917_p3;
wire   [12:0] select_ln58_55_fu_3925_p3;
wire  signed [12:0] select_ln42_152_fu_3614_p3;
wire  signed [12:0] select_ln42_176_fu_3692_p3;
wire  signed [13:0] sext_ln58_38_fu_3945_p1;
wire  signed [13:0] sext_ln58_37_fu_3941_p1;
wire   [13:0] add_ln58_17_fu_3955_p2;
wire   [12:0] add_ln58_26_fu_3949_p2;
wire   [0:0] tmp_1691_fu_3961_p3;
wire   [0:0] tmp_1692_fu_3969_p3;
wire   [0:0] xor_ln58_77_fu_3977_p2;
wire   [0:0] xor_ln58_78_fu_3989_p2;
wire   [0:0] xor_ln58_79_fu_4001_p2;
wire   [0:0] and_ln58_37_fu_3983_p2;
wire   [0:0] xor_ln58_80_fu_4007_p2;
wire   [0:0] and_ln58_38_fu_3995_p2;
wire   [0:0] or_ln58_17_fu_4013_p2;
wire   [12:0] select_ln58_57_fu_4019_p3;
wire   [12:0] select_ln58_58_fu_4027_p3;
wire  signed [12:0] select_ln42_156_fu_3627_p3;
wire  signed [12:0] select_ln42_180_fu_3705_p3;
wire  signed [13:0] sext_ln58_40_fu_4047_p1;
wire  signed [13:0] sext_ln58_39_fu_4043_p1;
wire   [13:0] add_ln58_18_fu_4057_p2;
wire   [12:0] add_ln58_27_fu_4051_p2;
wire   [0:0] tmp_1693_fu_4063_p3;
wire   [0:0] tmp_1694_fu_4071_p3;
wire   [0:0] xor_ln58_81_fu_4079_p2;
wire   [0:0] xor_ln58_82_fu_4091_p2;
wire   [0:0] xor_ln58_83_fu_4103_p2;
wire   [0:0] and_ln58_39_fu_4085_p2;
wire   [0:0] xor_ln58_84_fu_4109_p2;
wire   [0:0] and_ln58_40_fu_4097_p2;
wire   [0:0] or_ln58_18_fu_4115_p2;
wire   [12:0] select_ln58_60_fu_4121_p3;
wire   [12:0] select_ln58_61_fu_4129_p3;
wire  signed [12:0] select_ln42_160_fu_3640_p3;
wire  signed [12:0] select_ln42_184_fu_3718_p3;
wire  signed [13:0] sext_ln58_42_fu_4149_p1;
wire  signed [13:0] sext_ln58_41_fu_4145_p1;
wire   [13:0] add_ln58_19_fu_4159_p2;
wire   [12:0] add_ln58_28_fu_4153_p2;
wire   [0:0] tmp_1695_fu_4165_p3;
wire   [0:0] tmp_1696_fu_4173_p3;
wire   [0:0] xor_ln58_85_fu_4181_p2;
wire   [0:0] xor_ln58_86_fu_4193_p2;
wire   [0:0] xor_ln58_87_fu_4205_p2;
wire   [0:0] and_ln58_41_fu_4187_p2;
wire   [0:0] xor_ln58_88_fu_4211_p2;
wire   [0:0] and_ln58_42_fu_4199_p2;
wire   [0:0] or_ln58_19_fu_4217_p2;
wire   [12:0] select_ln58_63_fu_4223_p3;
wire   [12:0] select_ln58_64_fu_4231_p3;
wire  signed [12:0] select_ln42_164_fu_3653_p3;
wire  signed [12:0] select_ln42_188_fu_3731_p3;
wire  signed [13:0] sext_ln58_44_fu_4251_p1;
wire  signed [13:0] sext_ln58_43_fu_4247_p1;
wire   [13:0] add_ln58_20_fu_4261_p2;
wire   [12:0] add_ln58_29_fu_4255_p2;
wire   [0:0] tmp_1697_fu_4267_p3;
wire   [0:0] tmp_1698_fu_4275_p3;
wire   [0:0] xor_ln58_89_fu_4283_p2;
wire   [0:0] xor_ln58_90_fu_4295_p2;
wire   [0:0] xor_ln58_91_fu_4307_p2;
wire   [0:0] and_ln58_43_fu_4289_p2;
wire   [0:0] xor_ln58_92_fu_4313_p2;
wire   [0:0] and_ln58_44_fu_4301_p2;
wire   [0:0] or_ln58_20_fu_4319_p2;
wire   [12:0] select_ln58_66_fu_4325_p3;
wire   [12:0] select_ln58_67_fu_4333_p3;
wire   [12:0] select_ln58_53_fu_3831_p3;
wire   [12:0] select_ln58_56_fu_3933_p3;
wire   [12:0] select_ln58_59_fu_4035_p3;
wire   [12:0] select_ln58_62_fu_4137_p3;
wire   [12:0] select_ln58_65_fu_4239_p3;
wire   [12:0] select_ln58_68_fu_4341_p3;
wire   [1:0] a_fu_725_p1;
wire   [1:0] a_fu_725_p3;
wire  signed [1:0] a_fu_725_p5;
wire   [1:0] a_4_fu_2153_p1;
wire   [1:0] a_4_fu_2153_p3;
wire  signed [1:0] a_4_fu_2153_p5;
wire    ap_ce_reg;

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U443(
    .din0(mul_ln73_37_fu_208_p0),
    .din1(weights_4_val),
    .dout(mul_ln73_37_fu_208_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U444(
    .din0(mul_ln73_41_fu_209_p0),
    .din1(weights_8_val),
    .dout(mul_ln73_41_fu_209_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U445(
    .din0(mul_ln73_44_fu_210_p0),
    .din1(weights_11_val),
    .dout(mul_ln73_44_fu_210_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U446(
    .din0(mul_ln73_35_fu_211_p0),
    .din1(weights_2_val),
    .dout(mul_ln73_35_fu_211_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U447(
    .din0(mul_ln73_36_fu_212_p0),
    .din1(weights_3_val),
    .dout(mul_ln73_36_fu_212_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U448(
    .din0(mul_ln73_39_fu_213_p0),
    .din1(weights_6_val),
    .dout(mul_ln73_39_fu_213_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U449(
    .din0(mul_ln73_42_fu_214_p0),
    .din1(weights_9_val),
    .dout(mul_ln73_42_fu_214_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U450(
    .din0(mul_ln73_fu_215_p0),
    .din1(weights_0_val),
    .dout(mul_ln73_fu_215_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U451(
    .din0(mul_ln73_38_fu_216_p0),
    .din1(weights_5_val),
    .dout(mul_ln73_38_fu_216_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U452(
    .din0(mul_ln73_40_fu_217_p0),
    .din1(weights_7_val),
    .dout(mul_ln73_40_fu_217_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U453(
    .din0(mul_ln73_34_fu_218_p0),
    .din1(weights_1_val),
    .dout(mul_ln73_34_fu_218_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U454(
    .din0(mul_ln73_43_fu_219_p0),
    .din1(weights_10_val),
    .dout(mul_ln73_43_fu_219_p2)
);

myproject_sparsemux_7_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_7_2_13_1_1_U455(
    .din0(data_0_val),
    .din1(data_1_val),
    .din2(data_2_val),
    .def(a_fu_725_p7),
    .sel(idx),
    .dout(a_fu_725_p9)
);

myproject_sparsemux_7_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_7_2_13_1_1_U456(
    .din0(data_1_val),
    .din1(data_2_val),
    .din2(data_3_val),
    .def(a_4_fu_2153_p7),
    .sel(idx),
    .dout(a_4_fu_2153_p9)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln42_34_reg_4400 <= add_ln42_34_fu_1061_p2;
        add_ln42_35_reg_4415 <= add_ln42_35_fu_1294_p2;
        add_ln42_36_reg_4430 <= add_ln42_36_fu_1527_p2;
        add_ln42_37_reg_4445 <= add_ln42_37_fu_1760_p2;
        add_ln42_38_reg_4460 <= add_ln42_38_fu_1993_p2;
        add_ln42_39_reg_4475 <= add_ln42_39_fu_2256_p2;
        add_ln42_40_reg_4490 <= add_ln42_40_fu_2489_p2;
        add_ln42_41_reg_4505 <= add_ln42_41_fu_2722_p2;
        add_ln42_42_reg_4520 <= add_ln42_42_fu_2955_p2;
        add_ln42_43_reg_4535 <= add_ln42_43_fu_3188_p2;
        add_ln42_44_reg_4550 <= add_ln42_44_fu_3421_p2;
        add_ln42_reg_4385 <= add_ln42_fu_828_p2;
        and_ln42_253_reg_4390 <= and_ln42_253_fu_952_p2;
        and_ln42_260_reg_4405 <= and_ln42_260_fu_1185_p2;
        and_ln42_267_reg_4420 <= and_ln42_267_fu_1418_p2;
        and_ln42_274_reg_4435 <= and_ln42_274_fu_1651_p2;
        and_ln42_281_reg_4450 <= and_ln42_281_fu_1884_p2;
        and_ln42_288_reg_4465 <= and_ln42_288_fu_2117_p2;
        and_ln42_295_reg_4480 <= and_ln42_295_fu_2380_p2;
        and_ln42_302_reg_4495 <= and_ln42_302_fu_2613_p2;
        and_ln42_309_reg_4510 <= and_ln42_309_fu_2846_p2;
        and_ln42_316_reg_4525 <= and_ln42_316_fu_3079_p2;
        and_ln42_323_reg_4540 <= and_ln42_323_fu_3312_p2;
        and_ln42_330_reg_4555 <= and_ln42_330_fu_3545_p2;
        or_ln42_107_reg_4395 <= or_ln42_107_fu_982_p2;
        or_ln42_110_reg_4410 <= or_ln42_110_fu_1215_p2;
        or_ln42_113_reg_4425 <= or_ln42_113_fu_1448_p2;
        or_ln42_116_reg_4440 <= or_ln42_116_fu_1681_p2;
        or_ln42_119_reg_4455 <= or_ln42_119_fu_1914_p2;
        or_ln42_122_reg_4470 <= or_ln42_122_fu_2147_p2;
        or_ln42_125_reg_4485 <= or_ln42_125_fu_2410_p2;
        or_ln42_128_reg_4500 <= or_ln42_128_fu_2643_p2;
        or_ln42_131_reg_4515 <= or_ln42_131_fu_2876_p2;
        or_ln42_134_reg_4530 <= or_ln42_134_fu_3109_p2;
        or_ln42_137_reg_4545 <= or_ln42_137_fu_3342_p2;
        or_ln42_140_reg_4560 <= or_ln42_140_fu_3575_p2;
    end
end

assign a_4_fu_2153_p7 = 'bx;

assign a_fu_725_p7 = 'bx;

assign add_ln42_34_fu_1061_p2 = (trunc_ln42_s_fu_1001_p4 + zext_ln42_34_fu_1057_p1);

assign add_ln42_35_fu_1294_p2 = (trunc_ln42_31_fu_1234_p4 + zext_ln42_35_fu_1290_p1);

assign add_ln42_36_fu_1527_p2 = (trunc_ln42_32_fu_1467_p4 + zext_ln42_36_fu_1523_p1);

assign add_ln42_37_fu_1760_p2 = (trunc_ln42_33_fu_1700_p4 + zext_ln42_37_fu_1756_p1);

assign add_ln42_38_fu_1993_p2 = (trunc_ln42_34_fu_1933_p4 + zext_ln42_38_fu_1989_p1);

assign add_ln42_39_fu_2256_p2 = (trunc_ln42_35_fu_2196_p4 + zext_ln42_39_fu_2252_p1);

assign add_ln42_40_fu_2489_p2 = (trunc_ln42_36_fu_2429_p4 + zext_ln42_40_fu_2485_p1);

assign add_ln42_41_fu_2722_p2 = (trunc_ln42_37_fu_2662_p4 + zext_ln42_41_fu_2718_p1);

assign add_ln42_42_fu_2955_p2 = (trunc_ln42_38_fu_2895_p4 + zext_ln42_42_fu_2951_p1);

assign add_ln42_43_fu_3188_p2 = (trunc_ln42_39_fu_3128_p4 + zext_ln42_43_fu_3184_p1);

assign add_ln42_44_fu_3421_p2 = (trunc_ln42_40_fu_3361_p4 + zext_ln42_44_fu_3417_p1);

assign add_ln42_fu_828_p2 = (trunc_ln_fu_768_p4 + zext_ln42_fu_824_p1);

assign add_ln58_16_fu_3853_p2 = ($signed(sext_ln58_36_fu_3843_p1) + $signed(sext_ln58_35_fu_3839_p1));

assign add_ln58_17_fu_3955_p2 = ($signed(sext_ln58_38_fu_3945_p1) + $signed(sext_ln58_37_fu_3941_p1));

assign add_ln58_18_fu_4057_p2 = ($signed(sext_ln58_40_fu_4047_p1) + $signed(sext_ln58_39_fu_4043_p1));

assign add_ln58_19_fu_4159_p2 = ($signed(sext_ln58_42_fu_4149_p1) + $signed(sext_ln58_41_fu_4145_p1));

assign add_ln58_20_fu_4261_p2 = ($signed(sext_ln58_44_fu_4251_p1) + $signed(sext_ln58_43_fu_4247_p1));

assign add_ln58_24_fu_3745_p2 = ($signed(select_ln42_168_fu_3666_p3) + $signed(select_ln42_144_fu_3588_p3));

assign add_ln58_25_fu_3847_p2 = ($signed(select_ln42_172_fu_3679_p3) + $signed(select_ln42_148_fu_3601_p3));

assign add_ln58_26_fu_3949_p2 = ($signed(select_ln42_176_fu_3692_p3) + $signed(select_ln42_152_fu_3614_p3));

assign add_ln58_27_fu_4051_p2 = ($signed(select_ln42_180_fu_3705_p3) + $signed(select_ln42_156_fu_3627_p3));

assign add_ln58_28_fu_4153_p2 = ($signed(select_ln42_184_fu_3718_p3) + $signed(select_ln42_160_fu_3640_p3));

assign add_ln58_29_fu_4255_p2 = ($signed(select_ln42_188_fu_3731_p3) + $signed(select_ln42_164_fu_3653_p3));

assign add_ln58_fu_3751_p2 = ($signed(sext_ln58_34_fu_3741_p1) + $signed(sext_ln58_fu_3737_p1));

assign and_ln42_250_fu_848_p2 = (xor_ln42_fu_842_p2 & tmp_1618_fu_804_p3);

assign and_ln42_251_fu_914_p2 = (xor_ln42_189_fu_908_p2 & icmp_ln42_142_fu_864_p2);

assign and_ln42_252_fu_928_p2 = (icmp_ln42_143_fu_880_p2 & and_ln42_250_fu_848_p2);

assign and_ln42_253_fu_952_p2 = (xor_ln42_143_fu_946_p2 & or_ln42_106_fu_940_p2);

assign and_ln42_254_fu_958_p2 = (tmp_1619_fu_834_p3 & select_ln42_142_fu_920_p3);

assign and_ln42_255_fu_976_p2 = (xor_ln42_144_fu_970_p2 & tmp_fu_760_p3);

assign and_ln42_256_fu_1051_p2 = (tmp_1623_fu_1019_p3 & or_ln42_108_fu_1045_p2);

assign and_ln42_257_fu_1081_p2 = (xor_ln42_145_fu_1075_p2 & tmp_1624_fu_1037_p3);

assign and_ln42_258_fu_1147_p2 = (xor_ln42_190_fu_1141_p2 & icmp_ln42_146_fu_1097_p2);

assign and_ln42_259_fu_1161_p2 = (icmp_ln42_147_fu_1113_p2 & and_ln42_257_fu_1081_p2);

assign and_ln42_260_fu_1185_p2 = (xor_ln42_147_fu_1179_p2 & or_ln42_109_fu_1173_p2);

assign and_ln42_261_fu_1191_p2 = (tmp_1625_fu_1067_p3 & select_ln42_146_fu_1153_p3);

assign and_ln42_262_fu_1209_p2 = (xor_ln42_148_fu_1203_p2 & tmp_1621_fu_993_p3);

assign and_ln42_263_fu_1284_p2 = (tmp_1629_fu_1252_p3 & or_ln42_111_fu_1278_p2);

assign and_ln42_264_fu_1314_p2 = (xor_ln42_149_fu_1308_p2 & tmp_1630_fu_1270_p3);

assign and_ln42_265_fu_1380_p2 = (xor_ln42_191_fu_1374_p2 & icmp_ln42_150_fu_1330_p2);

assign and_ln42_266_fu_1394_p2 = (icmp_ln42_151_fu_1346_p2 & and_ln42_264_fu_1314_p2);

assign and_ln42_267_fu_1418_p2 = (xor_ln42_151_fu_1412_p2 & or_ln42_112_fu_1406_p2);

assign and_ln42_268_fu_1424_p2 = (tmp_1631_fu_1300_p3 & select_ln42_150_fu_1386_p3);

assign and_ln42_269_fu_1442_p2 = (xor_ln42_152_fu_1436_p2 & tmp_1627_fu_1226_p3);

assign and_ln42_270_fu_1517_p2 = (tmp_1635_fu_1485_p3 & or_ln42_114_fu_1511_p2);

assign and_ln42_271_fu_1547_p2 = (xor_ln42_153_fu_1541_p2 & tmp_1636_fu_1503_p3);

assign and_ln42_272_fu_1613_p2 = (xor_ln42_192_fu_1607_p2 & icmp_ln42_154_fu_1563_p2);

assign and_ln42_273_fu_1627_p2 = (icmp_ln42_155_fu_1579_p2 & and_ln42_271_fu_1547_p2);

assign and_ln42_274_fu_1651_p2 = (xor_ln42_155_fu_1645_p2 & or_ln42_115_fu_1639_p2);

assign and_ln42_275_fu_1657_p2 = (tmp_1637_fu_1533_p3 & select_ln42_154_fu_1619_p3);

assign and_ln42_276_fu_1675_p2 = (xor_ln42_156_fu_1669_p2 & tmp_1633_fu_1459_p3);

assign and_ln42_277_fu_1750_p2 = (tmp_1641_fu_1718_p3 & or_ln42_117_fu_1744_p2);

assign and_ln42_278_fu_1780_p2 = (xor_ln42_157_fu_1774_p2 & tmp_1642_fu_1736_p3);

assign and_ln42_279_fu_1846_p2 = (xor_ln42_193_fu_1840_p2 & icmp_ln42_158_fu_1796_p2);

assign and_ln42_280_fu_1860_p2 = (icmp_ln42_159_fu_1812_p2 & and_ln42_278_fu_1780_p2);

assign and_ln42_281_fu_1884_p2 = (xor_ln42_159_fu_1878_p2 & or_ln42_118_fu_1872_p2);

assign and_ln42_282_fu_1890_p2 = (tmp_1643_fu_1766_p3 & select_ln42_158_fu_1852_p3);

assign and_ln42_283_fu_1908_p2 = (xor_ln42_160_fu_1902_p2 & tmp_1639_fu_1692_p3);

assign and_ln42_284_fu_1983_p2 = (tmp_1647_fu_1951_p3 & or_ln42_120_fu_1977_p2);

assign and_ln42_285_fu_2013_p2 = (xor_ln42_161_fu_2007_p2 & tmp_1648_fu_1969_p3);

assign and_ln42_286_fu_2079_p2 = (xor_ln42_194_fu_2073_p2 & icmp_ln42_162_fu_2029_p2);

assign and_ln42_287_fu_2093_p2 = (icmp_ln42_163_fu_2045_p2 & and_ln42_285_fu_2013_p2);

assign and_ln42_288_fu_2117_p2 = (xor_ln42_163_fu_2111_p2 & or_ln42_121_fu_2105_p2);

assign and_ln42_289_fu_2123_p2 = (tmp_1649_fu_1999_p3 & select_ln42_162_fu_2085_p3);

assign and_ln42_290_fu_2141_p2 = (xor_ln42_164_fu_2135_p2 & tmp_1645_fu_1925_p3);

assign and_ln42_291_fu_2246_p2 = (tmp_1653_fu_2214_p3 & or_ln42_123_fu_2240_p2);

assign and_ln42_292_fu_2276_p2 = (xor_ln42_165_fu_2270_p2 & tmp_1654_fu_2232_p3);

assign and_ln42_293_fu_2342_p2 = (xor_ln42_195_fu_2336_p2 & icmp_ln42_166_fu_2292_p2);

assign and_ln42_294_fu_2356_p2 = (icmp_ln42_167_fu_2308_p2 & and_ln42_292_fu_2276_p2);

assign and_ln42_295_fu_2380_p2 = (xor_ln42_167_fu_2374_p2 & or_ln42_124_fu_2368_p2);

assign and_ln42_296_fu_2386_p2 = (tmp_1655_fu_2262_p3 & select_ln42_166_fu_2348_p3);

assign and_ln42_297_fu_2404_p2 = (xor_ln42_168_fu_2398_p2 & tmp_1651_fu_2188_p3);

assign and_ln42_298_fu_2479_p2 = (tmp_1659_fu_2447_p3 & or_ln42_126_fu_2473_p2);

assign and_ln42_299_fu_2509_p2 = (xor_ln42_169_fu_2503_p2 & tmp_1660_fu_2465_p3);

assign and_ln42_300_fu_2575_p2 = (xor_ln42_196_fu_2569_p2 & icmp_ln42_170_fu_2525_p2);

assign and_ln42_301_fu_2589_p2 = (icmp_ln42_171_fu_2541_p2 & and_ln42_299_fu_2509_p2);

assign and_ln42_302_fu_2613_p2 = (xor_ln42_171_fu_2607_p2 & or_ln42_127_fu_2601_p2);

assign and_ln42_303_fu_2619_p2 = (tmp_1661_fu_2495_p3 & select_ln42_170_fu_2581_p3);

assign and_ln42_304_fu_2637_p2 = (xor_ln42_172_fu_2631_p2 & tmp_1657_fu_2421_p3);

assign and_ln42_305_fu_2712_p2 = (tmp_1665_fu_2680_p3 & or_ln42_129_fu_2706_p2);

assign and_ln42_306_fu_2742_p2 = (xor_ln42_173_fu_2736_p2 & tmp_1666_fu_2698_p3);

assign and_ln42_307_fu_2808_p2 = (xor_ln42_197_fu_2802_p2 & icmp_ln42_174_fu_2758_p2);

assign and_ln42_308_fu_2822_p2 = (icmp_ln42_175_fu_2774_p2 & and_ln42_306_fu_2742_p2);

assign and_ln42_309_fu_2846_p2 = (xor_ln42_175_fu_2840_p2 & or_ln42_130_fu_2834_p2);

assign and_ln42_310_fu_2852_p2 = (tmp_1667_fu_2728_p3 & select_ln42_174_fu_2814_p3);

assign and_ln42_311_fu_2870_p2 = (xor_ln42_176_fu_2864_p2 & tmp_1663_fu_2654_p3);

assign and_ln42_312_fu_2945_p2 = (tmp_1671_fu_2913_p3 & or_ln42_132_fu_2939_p2);

assign and_ln42_313_fu_2975_p2 = (xor_ln42_177_fu_2969_p2 & tmp_1672_fu_2931_p3);

assign and_ln42_314_fu_3041_p2 = (xor_ln42_198_fu_3035_p2 & icmp_ln42_178_fu_2991_p2);

assign and_ln42_315_fu_3055_p2 = (icmp_ln42_179_fu_3007_p2 & and_ln42_313_fu_2975_p2);

assign and_ln42_316_fu_3079_p2 = (xor_ln42_179_fu_3073_p2 & or_ln42_133_fu_3067_p2);

assign and_ln42_317_fu_3085_p2 = (tmp_1673_fu_2961_p3 & select_ln42_178_fu_3047_p3);

assign and_ln42_318_fu_3103_p2 = (xor_ln42_180_fu_3097_p2 & tmp_1669_fu_2887_p3);

assign and_ln42_319_fu_3178_p2 = (tmp_1677_fu_3146_p3 & or_ln42_135_fu_3172_p2);

assign and_ln42_320_fu_3208_p2 = (xor_ln42_181_fu_3202_p2 & tmp_1678_fu_3164_p3);

assign and_ln42_321_fu_3274_p2 = (xor_ln42_199_fu_3268_p2 & icmp_ln42_182_fu_3224_p2);

assign and_ln42_322_fu_3288_p2 = (icmp_ln42_183_fu_3240_p2 & and_ln42_320_fu_3208_p2);

assign and_ln42_323_fu_3312_p2 = (xor_ln42_183_fu_3306_p2 & or_ln42_136_fu_3300_p2);

assign and_ln42_324_fu_3318_p2 = (tmp_1679_fu_3194_p3 & select_ln42_182_fu_3280_p3);

assign and_ln42_325_fu_3336_p2 = (xor_ln42_184_fu_3330_p2 & tmp_1675_fu_3120_p3);

assign and_ln42_326_fu_3411_p2 = (tmp_1683_fu_3379_p3 & or_ln42_138_fu_3405_p2);

assign and_ln42_327_fu_3441_p2 = (xor_ln42_185_fu_3435_p2 & tmp_1684_fu_3397_p3);

assign and_ln42_328_fu_3507_p2 = (xor_ln42_200_fu_3501_p2 & icmp_ln42_186_fu_3457_p2);

assign and_ln42_329_fu_3521_p2 = (icmp_ln42_187_fu_3473_p2 & and_ln42_327_fu_3441_p2);

assign and_ln42_330_fu_3545_p2 = (xor_ln42_187_fu_3539_p2 & or_ln42_139_fu_3533_p2);

assign and_ln42_331_fu_3551_p2 = (tmp_1685_fu_3427_p3 & select_ln42_186_fu_3513_p3);

assign and_ln42_332_fu_3569_p2 = (xor_ln42_188_fu_3563_p2 & tmp_1681_fu_3353_p3);

assign and_ln42_fu_818_p2 = (tmp_1617_fu_786_p3 & or_ln42_fu_812_p2);

assign and_ln58_34_fu_3791_p2 = (xor_ln58_70_fu_3785_p2 & tmp_1687_fu_3757_p3);

assign and_ln58_35_fu_3881_p2 = (xor_ln58_73_fu_3875_p2 & tmp_1690_fu_3867_p3);

assign and_ln58_36_fu_3893_p2 = (xor_ln58_74_fu_3887_p2 & tmp_1689_fu_3859_p3);

assign and_ln58_37_fu_3983_p2 = (xor_ln58_77_fu_3977_p2 & tmp_1692_fu_3969_p3);

assign and_ln58_38_fu_3995_p2 = (xor_ln58_78_fu_3989_p2 & tmp_1691_fu_3961_p3);

assign and_ln58_39_fu_4085_p2 = (xor_ln58_81_fu_4079_p2 & tmp_1694_fu_4071_p3);

assign and_ln58_40_fu_4097_p2 = (xor_ln58_82_fu_4091_p2 & tmp_1693_fu_4063_p3);

assign and_ln58_41_fu_4187_p2 = (xor_ln58_85_fu_4181_p2 & tmp_1696_fu_4173_p3);

assign and_ln58_42_fu_4199_p2 = (xor_ln58_86_fu_4193_p2 & tmp_1695_fu_4165_p3);

assign and_ln58_43_fu_4289_p2 = (xor_ln58_89_fu_4283_p2 & tmp_1698_fu_4275_p3);

assign and_ln58_44_fu_4301_p2 = (xor_ln58_90_fu_4295_p2 & tmp_1697_fu_4267_p3);

assign and_ln58_fu_3779_p2 = (xor_ln58_fu_3773_p2 & tmp_1688_fu_3765_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return_0 = select_ln58_53_fu_3831_p3;

assign ap_return_1 = select_ln58_56_fu_3933_p3;

assign ap_return_2 = select_ln58_59_fu_4035_p3;

assign ap_return_3 = select_ln58_62_fu_4137_p3;

assign ap_return_4 = select_ln58_65_fu_4239_p3;

assign ap_return_5 = select_ln58_68_fu_4341_p3;

assign icmp_ln42_142_fu_864_p2 = ((tmp_8_fu_854_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_143_fu_880_p2 = ((tmp_s_fu_870_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_144_fu_886_p2 = ((tmp_s_fu_870_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_145_fu_1031_p2 = ((trunc_ln42_45_fu_1027_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_146_fu_1097_p2 = ((tmp_579_fu_1087_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_147_fu_1113_p2 = ((tmp_580_fu_1103_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_148_fu_1119_p2 = ((tmp_580_fu_1103_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_149_fu_1264_p2 = ((trunc_ln42_46_fu_1260_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_150_fu_1330_p2 = ((tmp_581_fu_1320_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_151_fu_1346_p2 = ((tmp_582_fu_1336_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_152_fu_1352_p2 = ((tmp_582_fu_1336_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_153_fu_1497_p2 = ((trunc_ln42_47_fu_1493_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_154_fu_1563_p2 = ((tmp_583_fu_1553_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_155_fu_1579_p2 = ((tmp_584_fu_1569_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_156_fu_1585_p2 = ((tmp_584_fu_1569_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_157_fu_1730_p2 = ((trunc_ln42_48_fu_1726_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_158_fu_1796_p2 = ((tmp_585_fu_1786_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_159_fu_1812_p2 = ((tmp_586_fu_1802_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_160_fu_1818_p2 = ((tmp_586_fu_1802_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_161_fu_1963_p2 = ((trunc_ln42_49_fu_1959_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_162_fu_2029_p2 = ((tmp_587_fu_2019_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_163_fu_2045_p2 = ((tmp_588_fu_2035_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_164_fu_2051_p2 = ((tmp_588_fu_2035_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_165_fu_2226_p2 = ((trunc_ln42_50_fu_2222_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_166_fu_2292_p2 = ((tmp_589_fu_2282_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_167_fu_2308_p2 = ((tmp_590_fu_2298_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_168_fu_2314_p2 = ((tmp_590_fu_2298_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_169_fu_2459_p2 = ((trunc_ln42_51_fu_2455_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_170_fu_2525_p2 = ((tmp_591_fu_2515_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_171_fu_2541_p2 = ((tmp_592_fu_2531_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_172_fu_2547_p2 = ((tmp_592_fu_2531_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_173_fu_2692_p2 = ((trunc_ln42_52_fu_2688_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_174_fu_2758_p2 = ((tmp_593_fu_2748_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_175_fu_2774_p2 = ((tmp_594_fu_2764_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_176_fu_2780_p2 = ((tmp_594_fu_2764_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_177_fu_2925_p2 = ((trunc_ln42_53_fu_2921_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_178_fu_2991_p2 = ((tmp_595_fu_2981_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_179_fu_3007_p2 = ((tmp_596_fu_2997_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_180_fu_3013_p2 = ((tmp_596_fu_2997_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_181_fu_3158_p2 = ((trunc_ln42_54_fu_3154_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_182_fu_3224_p2 = ((tmp_597_fu_3214_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_183_fu_3240_p2 = ((tmp_598_fu_3230_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_184_fu_3246_p2 = ((tmp_598_fu_3230_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_185_fu_3391_p2 = ((trunc_ln42_55_fu_3387_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_186_fu_3457_p2 = ((tmp_599_fu_3447_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_187_fu_3473_p2 = ((tmp_600_fu_3463_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_188_fu_3479_p2 = ((tmp_600_fu_3463_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_798_p2 = ((trunc_ln42_fu_794_p1 != 8'd0) ? 1'b1 : 1'b0);

assign mul_ln73_34_fu_218_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_35_fu_211_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_36_fu_212_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_37_fu_208_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_38_fu_216_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_39_fu_213_p0 = sext_ln73_46_fu_2173_p1;

assign mul_ln73_40_fu_217_p0 = sext_ln73_46_fu_2173_p1;

assign mul_ln73_41_fu_209_p0 = sext_ln73_46_fu_2173_p1;

assign mul_ln73_42_fu_214_p0 = sext_ln73_46_fu_2173_p1;

assign mul_ln73_43_fu_219_p0 = sext_ln73_46_fu_2173_p1;

assign mul_ln73_44_fu_210_p0 = sext_ln73_46_fu_2173_p1;

assign mul_ln73_fu_215_p0 = sext_ln73_fu_745_p1;

assign or_ln42_106_fu_940_p2 = (xor_ln42_142_fu_934_p2 | tmp_1619_fu_834_p3);

assign or_ln42_107_fu_982_p2 = (and_ln42_255_fu_976_p2 | and_ln42_253_fu_952_p2);

assign or_ln42_108_fu_1045_p2 = (tmp_1622_fu_1011_p3 | icmp_ln42_145_fu_1031_p2);

assign or_ln42_109_fu_1173_p2 = (xor_ln42_146_fu_1167_p2 | tmp_1625_fu_1067_p3);

assign or_ln42_110_fu_1215_p2 = (and_ln42_262_fu_1209_p2 | and_ln42_260_fu_1185_p2);

assign or_ln42_111_fu_1278_p2 = (tmp_1628_fu_1244_p3 | icmp_ln42_149_fu_1264_p2);

assign or_ln42_112_fu_1406_p2 = (xor_ln42_150_fu_1400_p2 | tmp_1631_fu_1300_p3);

assign or_ln42_113_fu_1448_p2 = (and_ln42_269_fu_1442_p2 | and_ln42_267_fu_1418_p2);

assign or_ln42_114_fu_1511_p2 = (tmp_1634_fu_1477_p3 | icmp_ln42_153_fu_1497_p2);

assign or_ln42_115_fu_1639_p2 = (xor_ln42_154_fu_1633_p2 | tmp_1637_fu_1533_p3);

assign or_ln42_116_fu_1681_p2 = (and_ln42_276_fu_1675_p2 | and_ln42_274_fu_1651_p2);

assign or_ln42_117_fu_1744_p2 = (tmp_1640_fu_1710_p3 | icmp_ln42_157_fu_1730_p2);

assign or_ln42_118_fu_1872_p2 = (xor_ln42_158_fu_1866_p2 | tmp_1643_fu_1766_p3);

assign or_ln42_119_fu_1914_p2 = (and_ln42_283_fu_1908_p2 | and_ln42_281_fu_1884_p2);

assign or_ln42_120_fu_1977_p2 = (tmp_1646_fu_1943_p3 | icmp_ln42_161_fu_1963_p2);

assign or_ln42_121_fu_2105_p2 = (xor_ln42_162_fu_2099_p2 | tmp_1649_fu_1999_p3);

assign or_ln42_122_fu_2147_p2 = (and_ln42_290_fu_2141_p2 | and_ln42_288_fu_2117_p2);

assign or_ln42_123_fu_2240_p2 = (tmp_1652_fu_2206_p3 | icmp_ln42_165_fu_2226_p2);

assign or_ln42_124_fu_2368_p2 = (xor_ln42_166_fu_2362_p2 | tmp_1655_fu_2262_p3);

assign or_ln42_125_fu_2410_p2 = (and_ln42_297_fu_2404_p2 | and_ln42_295_fu_2380_p2);

assign or_ln42_126_fu_2473_p2 = (tmp_1658_fu_2439_p3 | icmp_ln42_169_fu_2459_p2);

assign or_ln42_127_fu_2601_p2 = (xor_ln42_170_fu_2595_p2 | tmp_1661_fu_2495_p3);

assign or_ln42_128_fu_2643_p2 = (and_ln42_304_fu_2637_p2 | and_ln42_302_fu_2613_p2);

assign or_ln42_129_fu_2706_p2 = (tmp_1664_fu_2672_p3 | icmp_ln42_173_fu_2692_p2);

assign or_ln42_130_fu_2834_p2 = (xor_ln42_174_fu_2828_p2 | tmp_1667_fu_2728_p3);

assign or_ln42_131_fu_2876_p2 = (and_ln42_311_fu_2870_p2 | and_ln42_309_fu_2846_p2);

assign or_ln42_132_fu_2939_p2 = (tmp_1670_fu_2905_p3 | icmp_ln42_177_fu_2925_p2);

assign or_ln42_133_fu_3067_p2 = (xor_ln42_178_fu_3061_p2 | tmp_1673_fu_2961_p3);

assign or_ln42_134_fu_3109_p2 = (and_ln42_318_fu_3103_p2 | and_ln42_316_fu_3079_p2);

assign or_ln42_135_fu_3172_p2 = (tmp_1676_fu_3138_p3 | icmp_ln42_181_fu_3158_p2);

assign or_ln42_136_fu_3300_p2 = (xor_ln42_182_fu_3294_p2 | tmp_1679_fu_3194_p3);

assign or_ln42_137_fu_3342_p2 = (and_ln42_325_fu_3336_p2 | and_ln42_323_fu_3312_p2);

assign or_ln42_138_fu_3405_p2 = (tmp_1682_fu_3371_p3 | icmp_ln42_185_fu_3391_p2);

assign or_ln42_139_fu_3533_p2 = (xor_ln42_186_fu_3527_p2 | tmp_1685_fu_3427_p3);

assign or_ln42_140_fu_3575_p2 = (and_ln42_332_fu_3569_p2 | and_ln42_330_fu_3545_p2);

assign or_ln42_141_fu_964_p2 = (and_ln42_254_fu_958_p2 | and_ln42_252_fu_928_p2);

assign or_ln42_142_fu_1197_p2 = (and_ln42_261_fu_1191_p2 | and_ln42_259_fu_1161_p2);

assign or_ln42_143_fu_1430_p2 = (and_ln42_268_fu_1424_p2 | and_ln42_266_fu_1394_p2);

assign or_ln42_144_fu_1663_p2 = (and_ln42_275_fu_1657_p2 | and_ln42_273_fu_1627_p2);

assign or_ln42_145_fu_1896_p2 = (and_ln42_282_fu_1890_p2 | and_ln42_280_fu_1860_p2);

assign or_ln42_146_fu_2129_p2 = (and_ln42_289_fu_2123_p2 | and_ln42_287_fu_2093_p2);

assign or_ln42_147_fu_2392_p2 = (and_ln42_296_fu_2386_p2 | and_ln42_294_fu_2356_p2);

assign or_ln42_148_fu_2625_p2 = (and_ln42_303_fu_2619_p2 | and_ln42_301_fu_2589_p2);

assign or_ln42_149_fu_2858_p2 = (and_ln42_310_fu_2852_p2 | and_ln42_308_fu_2822_p2);

assign or_ln42_150_fu_3091_p2 = (and_ln42_317_fu_3085_p2 | and_ln42_315_fu_3055_p2);

assign or_ln42_151_fu_3324_p2 = (and_ln42_324_fu_3318_p2 | and_ln42_322_fu_3288_p2);

assign or_ln42_152_fu_3557_p2 = (and_ln42_331_fu_3551_p2 | and_ln42_329_fu_3521_p2);

assign or_ln42_fu_812_p2 = (tmp_1616_fu_778_p3 | icmp_ln42_fu_798_p2);

assign or_ln58_16_fu_3911_p2 = (xor_ln58_76_fu_3905_p2 | and_ln58_35_fu_3881_p2);

assign or_ln58_17_fu_4013_p2 = (xor_ln58_80_fu_4007_p2 | and_ln58_37_fu_3983_p2);

assign or_ln58_18_fu_4115_p2 = (xor_ln58_84_fu_4109_p2 | and_ln58_39_fu_4085_p2);

assign or_ln58_19_fu_4217_p2 = (xor_ln58_88_fu_4211_p2 | and_ln58_41_fu_4187_p2);

assign or_ln58_20_fu_4319_p2 = (xor_ln58_92_fu_4313_p2 | and_ln58_43_fu_4289_p2);

assign or_ln58_fu_3809_p2 = (xor_ln58_72_fu_3803_p2 | and_ln58_fu_3779_p2);

assign select_ln42_142_fu_920_p3 = ((and_ln42_250_fu_848_p2[0:0] == 1'b1) ? and_ln42_251_fu_914_p2 : icmp_ln42_143_fu_880_p2);

assign select_ln42_143_fu_3581_p3 = ((and_ln42_253_reg_4390[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_144_fu_3588_p3 = ((or_ln42_107_reg_4395[0:0] == 1'b1) ? select_ln42_143_fu_3581_p3 : add_ln42_reg_4385);

assign select_ln42_145_fu_1125_p3 = ((and_ln42_257_fu_1081_p2[0:0] == 1'b1) ? icmp_ln42_147_fu_1113_p2 : icmp_ln42_148_fu_1119_p2);

assign select_ln42_146_fu_1153_p3 = ((and_ln42_257_fu_1081_p2[0:0] == 1'b1) ? and_ln42_258_fu_1147_p2 : icmp_ln42_147_fu_1113_p2);

assign select_ln42_147_fu_3594_p3 = ((and_ln42_260_reg_4405[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_148_fu_3601_p3 = ((or_ln42_110_reg_4410[0:0] == 1'b1) ? select_ln42_147_fu_3594_p3 : add_ln42_34_reg_4400);

assign select_ln42_149_fu_1358_p3 = ((and_ln42_264_fu_1314_p2[0:0] == 1'b1) ? icmp_ln42_151_fu_1346_p2 : icmp_ln42_152_fu_1352_p2);

assign select_ln42_150_fu_1386_p3 = ((and_ln42_264_fu_1314_p2[0:0] == 1'b1) ? and_ln42_265_fu_1380_p2 : icmp_ln42_151_fu_1346_p2);

assign select_ln42_151_fu_3607_p3 = ((and_ln42_267_reg_4420[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_152_fu_3614_p3 = ((or_ln42_113_reg_4425[0:0] == 1'b1) ? select_ln42_151_fu_3607_p3 : add_ln42_35_reg_4415);

assign select_ln42_153_fu_1591_p3 = ((and_ln42_271_fu_1547_p2[0:0] == 1'b1) ? icmp_ln42_155_fu_1579_p2 : icmp_ln42_156_fu_1585_p2);

assign select_ln42_154_fu_1619_p3 = ((and_ln42_271_fu_1547_p2[0:0] == 1'b1) ? and_ln42_272_fu_1613_p2 : icmp_ln42_155_fu_1579_p2);

assign select_ln42_155_fu_3620_p3 = ((and_ln42_274_reg_4435[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_156_fu_3627_p3 = ((or_ln42_116_reg_4440[0:0] == 1'b1) ? select_ln42_155_fu_3620_p3 : add_ln42_36_reg_4430);

assign select_ln42_157_fu_1824_p3 = ((and_ln42_278_fu_1780_p2[0:0] == 1'b1) ? icmp_ln42_159_fu_1812_p2 : icmp_ln42_160_fu_1818_p2);

assign select_ln42_158_fu_1852_p3 = ((and_ln42_278_fu_1780_p2[0:0] == 1'b1) ? and_ln42_279_fu_1846_p2 : icmp_ln42_159_fu_1812_p2);

assign select_ln42_159_fu_3633_p3 = ((and_ln42_281_reg_4450[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_160_fu_3640_p3 = ((or_ln42_119_reg_4455[0:0] == 1'b1) ? select_ln42_159_fu_3633_p3 : add_ln42_37_reg_4445);

assign select_ln42_161_fu_2057_p3 = ((and_ln42_285_fu_2013_p2[0:0] == 1'b1) ? icmp_ln42_163_fu_2045_p2 : icmp_ln42_164_fu_2051_p2);

assign select_ln42_162_fu_2085_p3 = ((and_ln42_285_fu_2013_p2[0:0] == 1'b1) ? and_ln42_286_fu_2079_p2 : icmp_ln42_163_fu_2045_p2);

assign select_ln42_163_fu_3646_p3 = ((and_ln42_288_reg_4465[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_164_fu_3653_p3 = ((or_ln42_122_reg_4470[0:0] == 1'b1) ? select_ln42_163_fu_3646_p3 : add_ln42_38_reg_4460);

assign select_ln42_165_fu_2320_p3 = ((and_ln42_292_fu_2276_p2[0:0] == 1'b1) ? icmp_ln42_167_fu_2308_p2 : icmp_ln42_168_fu_2314_p2);

assign select_ln42_166_fu_2348_p3 = ((and_ln42_292_fu_2276_p2[0:0] == 1'b1) ? and_ln42_293_fu_2342_p2 : icmp_ln42_167_fu_2308_p2);

assign select_ln42_167_fu_3659_p3 = ((and_ln42_295_reg_4480[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_168_fu_3666_p3 = ((or_ln42_125_reg_4485[0:0] == 1'b1) ? select_ln42_167_fu_3659_p3 : add_ln42_39_reg_4475);

assign select_ln42_169_fu_2553_p3 = ((and_ln42_299_fu_2509_p2[0:0] == 1'b1) ? icmp_ln42_171_fu_2541_p2 : icmp_ln42_172_fu_2547_p2);

assign select_ln42_170_fu_2581_p3 = ((and_ln42_299_fu_2509_p2[0:0] == 1'b1) ? and_ln42_300_fu_2575_p2 : icmp_ln42_171_fu_2541_p2);

assign select_ln42_171_fu_3672_p3 = ((and_ln42_302_reg_4495[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_172_fu_3679_p3 = ((or_ln42_128_reg_4500[0:0] == 1'b1) ? select_ln42_171_fu_3672_p3 : add_ln42_40_reg_4490);

assign select_ln42_173_fu_2786_p3 = ((and_ln42_306_fu_2742_p2[0:0] == 1'b1) ? icmp_ln42_175_fu_2774_p2 : icmp_ln42_176_fu_2780_p2);

assign select_ln42_174_fu_2814_p3 = ((and_ln42_306_fu_2742_p2[0:0] == 1'b1) ? and_ln42_307_fu_2808_p2 : icmp_ln42_175_fu_2774_p2);

assign select_ln42_175_fu_3685_p3 = ((and_ln42_309_reg_4510[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_176_fu_3692_p3 = ((or_ln42_131_reg_4515[0:0] == 1'b1) ? select_ln42_175_fu_3685_p3 : add_ln42_41_reg_4505);

assign select_ln42_177_fu_3019_p3 = ((and_ln42_313_fu_2975_p2[0:0] == 1'b1) ? icmp_ln42_179_fu_3007_p2 : icmp_ln42_180_fu_3013_p2);

assign select_ln42_178_fu_3047_p3 = ((and_ln42_313_fu_2975_p2[0:0] == 1'b1) ? and_ln42_314_fu_3041_p2 : icmp_ln42_179_fu_3007_p2);

assign select_ln42_179_fu_3698_p3 = ((and_ln42_316_reg_4525[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_180_fu_3705_p3 = ((or_ln42_134_reg_4530[0:0] == 1'b1) ? select_ln42_179_fu_3698_p3 : add_ln42_42_reg_4520);

assign select_ln42_181_fu_3252_p3 = ((and_ln42_320_fu_3208_p2[0:0] == 1'b1) ? icmp_ln42_183_fu_3240_p2 : icmp_ln42_184_fu_3246_p2);

assign select_ln42_182_fu_3280_p3 = ((and_ln42_320_fu_3208_p2[0:0] == 1'b1) ? and_ln42_321_fu_3274_p2 : icmp_ln42_183_fu_3240_p2);

assign select_ln42_183_fu_3711_p3 = ((and_ln42_323_reg_4540[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_184_fu_3718_p3 = ((or_ln42_137_reg_4545[0:0] == 1'b1) ? select_ln42_183_fu_3711_p3 : add_ln42_43_reg_4535);

assign select_ln42_185_fu_3485_p3 = ((and_ln42_327_fu_3441_p2[0:0] == 1'b1) ? icmp_ln42_187_fu_3473_p2 : icmp_ln42_188_fu_3479_p2);

assign select_ln42_186_fu_3513_p3 = ((and_ln42_327_fu_3441_p2[0:0] == 1'b1) ? and_ln42_328_fu_3507_p2 : icmp_ln42_187_fu_3473_p2);

assign select_ln42_187_fu_3724_p3 = ((and_ln42_330_reg_4555[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_188_fu_3731_p3 = ((or_ln42_140_reg_4560[0:0] == 1'b1) ? select_ln42_187_fu_3724_p3 : add_ln42_44_reg_4550);

assign select_ln42_fu_892_p3 = ((and_ln42_250_fu_848_p2[0:0] == 1'b1) ? icmp_ln42_143_fu_880_p2 : icmp_ln42_144_fu_886_p2);

assign select_ln58_52_fu_3823_p3 = ((and_ln58_34_fu_3791_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_24_fu_3745_p2);

assign select_ln58_53_fu_3831_p3 = ((or_ln58_fu_3809_p2[0:0] == 1'b1) ? select_ln58_fu_3815_p3 : select_ln58_52_fu_3823_p3);

assign select_ln58_54_fu_3917_p3 = ((xor_ln58_75_fu_3899_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_25_fu_3847_p2);

assign select_ln58_55_fu_3925_p3 = ((and_ln58_36_fu_3893_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_25_fu_3847_p2);

assign select_ln58_56_fu_3933_p3 = ((or_ln58_16_fu_3911_p2[0:0] == 1'b1) ? select_ln58_54_fu_3917_p3 : select_ln58_55_fu_3925_p3);

assign select_ln58_57_fu_4019_p3 = ((xor_ln58_79_fu_4001_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_26_fu_3949_p2);

assign select_ln58_58_fu_4027_p3 = ((and_ln58_38_fu_3995_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_26_fu_3949_p2);

assign select_ln58_59_fu_4035_p3 = ((or_ln58_17_fu_4013_p2[0:0] == 1'b1) ? select_ln58_57_fu_4019_p3 : select_ln58_58_fu_4027_p3);

assign select_ln58_60_fu_4121_p3 = ((xor_ln58_83_fu_4103_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_27_fu_4051_p2);

assign select_ln58_61_fu_4129_p3 = ((and_ln58_40_fu_4097_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_27_fu_4051_p2);

assign select_ln58_62_fu_4137_p3 = ((or_ln58_18_fu_4115_p2[0:0] == 1'b1) ? select_ln58_60_fu_4121_p3 : select_ln58_61_fu_4129_p3);

assign select_ln58_63_fu_4223_p3 = ((xor_ln58_87_fu_4205_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_28_fu_4153_p2);

assign select_ln58_64_fu_4231_p3 = ((and_ln58_42_fu_4199_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_28_fu_4153_p2);

assign select_ln58_65_fu_4239_p3 = ((or_ln58_19_fu_4217_p2[0:0] == 1'b1) ? select_ln58_63_fu_4223_p3 : select_ln58_64_fu_4231_p3);

assign select_ln58_66_fu_4325_p3 = ((xor_ln58_91_fu_4307_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_29_fu_4255_p2);

assign select_ln58_67_fu_4333_p3 = ((and_ln58_44_fu_4301_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_29_fu_4255_p2);

assign select_ln58_68_fu_4341_p3 = ((or_ln58_20_fu_4319_p2[0:0] == 1'b1) ? select_ln58_66_fu_4325_p3 : select_ln58_67_fu_4333_p3);

assign select_ln58_fu_3815_p3 = ((xor_ln58_71_fu_3797_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_24_fu_3745_p2);

assign sext_ln58_34_fu_3741_p1 = select_ln42_168_fu_3666_p3;

assign sext_ln58_35_fu_3839_p1 = select_ln42_148_fu_3601_p3;

assign sext_ln58_36_fu_3843_p1 = select_ln42_172_fu_3679_p3;

assign sext_ln58_37_fu_3941_p1 = select_ln42_152_fu_3614_p3;

assign sext_ln58_38_fu_3945_p1 = select_ln42_176_fu_3692_p3;

assign sext_ln58_39_fu_4043_p1 = select_ln42_156_fu_3627_p3;

assign sext_ln58_40_fu_4047_p1 = select_ln42_180_fu_3705_p3;

assign sext_ln58_41_fu_4145_p1 = select_ln42_160_fu_3640_p3;

assign sext_ln58_42_fu_4149_p1 = select_ln42_184_fu_3718_p3;

assign sext_ln58_43_fu_4247_p1 = select_ln42_164_fu_3653_p3;

assign sext_ln58_44_fu_4251_p1 = select_ln42_188_fu_3731_p3;

assign sext_ln58_fu_3737_p1 = select_ln42_144_fu_3588_p3;

assign sext_ln73_46_fu_2173_p1 = $signed(a_4_fu_2153_p9);

assign sext_ln73_fu_745_p1 = $signed(a_fu_725_p9);

assign tmp_1616_fu_778_p3 = mul_ln73_fu_215_p2[32'd9];

assign tmp_1617_fu_786_p3 = mul_ln73_fu_215_p2[32'd8];

assign tmp_1618_fu_804_p3 = mul_ln73_fu_215_p2[32'd21];

assign tmp_1619_fu_834_p3 = add_ln42_fu_828_p2[32'd12];

assign tmp_1620_fu_900_p3 = mul_ln73_fu_215_p2[32'd22];

assign tmp_1621_fu_993_p3 = mul_ln73_34_fu_218_p2[32'd25];

assign tmp_1622_fu_1011_p3 = mul_ln73_34_fu_218_p2[32'd9];

assign tmp_1623_fu_1019_p3 = mul_ln73_34_fu_218_p2[32'd8];

assign tmp_1624_fu_1037_p3 = mul_ln73_34_fu_218_p2[32'd21];

assign tmp_1625_fu_1067_p3 = add_ln42_34_fu_1061_p2[32'd12];

assign tmp_1626_fu_1133_p3 = mul_ln73_34_fu_218_p2[32'd22];

assign tmp_1627_fu_1226_p3 = mul_ln73_35_fu_211_p2[32'd25];

assign tmp_1628_fu_1244_p3 = mul_ln73_35_fu_211_p2[32'd9];

assign tmp_1629_fu_1252_p3 = mul_ln73_35_fu_211_p2[32'd8];

assign tmp_1630_fu_1270_p3 = mul_ln73_35_fu_211_p2[32'd21];

assign tmp_1631_fu_1300_p3 = add_ln42_35_fu_1294_p2[32'd12];

assign tmp_1632_fu_1366_p3 = mul_ln73_35_fu_211_p2[32'd22];

assign tmp_1633_fu_1459_p3 = mul_ln73_36_fu_212_p2[32'd25];

assign tmp_1634_fu_1477_p3 = mul_ln73_36_fu_212_p2[32'd9];

assign tmp_1635_fu_1485_p3 = mul_ln73_36_fu_212_p2[32'd8];

assign tmp_1636_fu_1503_p3 = mul_ln73_36_fu_212_p2[32'd21];

assign tmp_1637_fu_1533_p3 = add_ln42_36_fu_1527_p2[32'd12];

assign tmp_1638_fu_1599_p3 = mul_ln73_36_fu_212_p2[32'd22];

assign tmp_1639_fu_1692_p3 = mul_ln73_37_fu_208_p2[32'd25];

assign tmp_1640_fu_1710_p3 = mul_ln73_37_fu_208_p2[32'd9];

assign tmp_1641_fu_1718_p3 = mul_ln73_37_fu_208_p2[32'd8];

assign tmp_1642_fu_1736_p3 = mul_ln73_37_fu_208_p2[32'd21];

assign tmp_1643_fu_1766_p3 = add_ln42_37_fu_1760_p2[32'd12];

assign tmp_1644_fu_1832_p3 = mul_ln73_37_fu_208_p2[32'd22];

assign tmp_1645_fu_1925_p3 = mul_ln73_38_fu_216_p2[32'd25];

assign tmp_1646_fu_1943_p3 = mul_ln73_38_fu_216_p2[32'd9];

assign tmp_1647_fu_1951_p3 = mul_ln73_38_fu_216_p2[32'd8];

assign tmp_1648_fu_1969_p3 = mul_ln73_38_fu_216_p2[32'd21];

assign tmp_1649_fu_1999_p3 = add_ln42_38_fu_1993_p2[32'd12];

assign tmp_1650_fu_2065_p3 = mul_ln73_38_fu_216_p2[32'd22];

assign tmp_1651_fu_2188_p3 = mul_ln73_39_fu_213_p2[32'd25];

assign tmp_1652_fu_2206_p3 = mul_ln73_39_fu_213_p2[32'd9];

assign tmp_1653_fu_2214_p3 = mul_ln73_39_fu_213_p2[32'd8];

assign tmp_1654_fu_2232_p3 = mul_ln73_39_fu_213_p2[32'd21];

assign tmp_1655_fu_2262_p3 = add_ln42_39_fu_2256_p2[32'd12];

assign tmp_1656_fu_2328_p3 = mul_ln73_39_fu_213_p2[32'd22];

assign tmp_1657_fu_2421_p3 = mul_ln73_40_fu_217_p2[32'd25];

assign tmp_1658_fu_2439_p3 = mul_ln73_40_fu_217_p2[32'd9];

assign tmp_1659_fu_2447_p3 = mul_ln73_40_fu_217_p2[32'd8];

assign tmp_1660_fu_2465_p3 = mul_ln73_40_fu_217_p2[32'd21];

assign tmp_1661_fu_2495_p3 = add_ln42_40_fu_2489_p2[32'd12];

assign tmp_1662_fu_2561_p3 = mul_ln73_40_fu_217_p2[32'd22];

assign tmp_1663_fu_2654_p3 = mul_ln73_41_fu_209_p2[32'd25];

assign tmp_1664_fu_2672_p3 = mul_ln73_41_fu_209_p2[32'd9];

assign tmp_1665_fu_2680_p3 = mul_ln73_41_fu_209_p2[32'd8];

assign tmp_1666_fu_2698_p3 = mul_ln73_41_fu_209_p2[32'd21];

assign tmp_1667_fu_2728_p3 = add_ln42_41_fu_2722_p2[32'd12];

assign tmp_1668_fu_2794_p3 = mul_ln73_41_fu_209_p2[32'd22];

assign tmp_1669_fu_2887_p3 = mul_ln73_42_fu_214_p2[32'd25];

assign tmp_1670_fu_2905_p3 = mul_ln73_42_fu_214_p2[32'd9];

assign tmp_1671_fu_2913_p3 = mul_ln73_42_fu_214_p2[32'd8];

assign tmp_1672_fu_2931_p3 = mul_ln73_42_fu_214_p2[32'd21];

assign tmp_1673_fu_2961_p3 = add_ln42_42_fu_2955_p2[32'd12];

assign tmp_1674_fu_3027_p3 = mul_ln73_42_fu_214_p2[32'd22];

assign tmp_1675_fu_3120_p3 = mul_ln73_43_fu_219_p2[32'd25];

assign tmp_1676_fu_3138_p3 = mul_ln73_43_fu_219_p2[32'd9];

assign tmp_1677_fu_3146_p3 = mul_ln73_43_fu_219_p2[32'd8];

assign tmp_1678_fu_3164_p3 = mul_ln73_43_fu_219_p2[32'd21];

assign tmp_1679_fu_3194_p3 = add_ln42_43_fu_3188_p2[32'd12];

assign tmp_1680_fu_3260_p3 = mul_ln73_43_fu_219_p2[32'd22];

assign tmp_1681_fu_3353_p3 = mul_ln73_44_fu_210_p2[32'd25];

assign tmp_1682_fu_3371_p3 = mul_ln73_44_fu_210_p2[32'd9];

assign tmp_1683_fu_3379_p3 = mul_ln73_44_fu_210_p2[32'd8];

assign tmp_1684_fu_3397_p3 = mul_ln73_44_fu_210_p2[32'd21];

assign tmp_1685_fu_3427_p3 = add_ln42_44_fu_3421_p2[32'd12];

assign tmp_1686_fu_3493_p3 = mul_ln73_44_fu_210_p2[32'd22];

assign tmp_1687_fu_3757_p3 = add_ln58_fu_3751_p2[32'd13];

assign tmp_1688_fu_3765_p3 = add_ln58_24_fu_3745_p2[32'd12];

assign tmp_1689_fu_3859_p3 = add_ln58_16_fu_3853_p2[32'd13];

assign tmp_1690_fu_3867_p3 = add_ln58_25_fu_3847_p2[32'd12];

assign tmp_1691_fu_3961_p3 = add_ln58_17_fu_3955_p2[32'd13];

assign tmp_1692_fu_3969_p3 = add_ln58_26_fu_3949_p2[32'd12];

assign tmp_1693_fu_4063_p3 = add_ln58_18_fu_4057_p2[32'd13];

assign tmp_1694_fu_4071_p3 = add_ln58_27_fu_4051_p2[32'd12];

assign tmp_1695_fu_4165_p3 = add_ln58_19_fu_4159_p2[32'd13];

assign tmp_1696_fu_4173_p3 = add_ln58_28_fu_4153_p2[32'd12];

assign tmp_1697_fu_4267_p3 = add_ln58_20_fu_4261_p2[32'd13];

assign tmp_1698_fu_4275_p3 = add_ln58_29_fu_4255_p2[32'd12];

assign tmp_579_fu_1087_p4 = {{mul_ln73_34_fu_218_p2[25:23]}};

assign tmp_580_fu_1103_p4 = {{mul_ln73_34_fu_218_p2[25:22]}};

assign tmp_581_fu_1320_p4 = {{mul_ln73_35_fu_211_p2[25:23]}};

assign tmp_582_fu_1336_p4 = {{mul_ln73_35_fu_211_p2[25:22]}};

assign tmp_583_fu_1553_p4 = {{mul_ln73_36_fu_212_p2[25:23]}};

assign tmp_584_fu_1569_p4 = {{mul_ln73_36_fu_212_p2[25:22]}};

assign tmp_585_fu_1786_p4 = {{mul_ln73_37_fu_208_p2[25:23]}};

assign tmp_586_fu_1802_p4 = {{mul_ln73_37_fu_208_p2[25:22]}};

assign tmp_587_fu_2019_p4 = {{mul_ln73_38_fu_216_p2[25:23]}};

assign tmp_588_fu_2035_p4 = {{mul_ln73_38_fu_216_p2[25:22]}};

assign tmp_589_fu_2282_p4 = {{mul_ln73_39_fu_213_p2[25:23]}};

assign tmp_590_fu_2298_p4 = {{mul_ln73_39_fu_213_p2[25:22]}};

assign tmp_591_fu_2515_p4 = {{mul_ln73_40_fu_217_p2[25:23]}};

assign tmp_592_fu_2531_p4 = {{mul_ln73_40_fu_217_p2[25:22]}};

assign tmp_593_fu_2748_p4 = {{mul_ln73_41_fu_209_p2[25:23]}};

assign tmp_594_fu_2764_p4 = {{mul_ln73_41_fu_209_p2[25:22]}};

assign tmp_595_fu_2981_p4 = {{mul_ln73_42_fu_214_p2[25:23]}};

assign tmp_596_fu_2997_p4 = {{mul_ln73_42_fu_214_p2[25:22]}};

assign tmp_597_fu_3214_p4 = {{mul_ln73_43_fu_219_p2[25:23]}};

assign tmp_598_fu_3230_p4 = {{mul_ln73_43_fu_219_p2[25:22]}};

assign tmp_599_fu_3447_p4 = {{mul_ln73_44_fu_210_p2[25:23]}};

assign tmp_600_fu_3463_p4 = {{mul_ln73_44_fu_210_p2[25:22]}};

assign tmp_8_fu_854_p4 = {{mul_ln73_fu_215_p2[25:23]}};

assign tmp_fu_760_p3 = mul_ln73_fu_215_p2[32'd25];

assign tmp_s_fu_870_p4 = {{mul_ln73_fu_215_p2[25:22]}};

assign trunc_ln42_31_fu_1234_p4 = {{mul_ln73_35_fu_211_p2[21:9]}};

assign trunc_ln42_32_fu_1467_p4 = {{mul_ln73_36_fu_212_p2[21:9]}};

assign trunc_ln42_33_fu_1700_p4 = {{mul_ln73_37_fu_208_p2[21:9]}};

assign trunc_ln42_34_fu_1933_p4 = {{mul_ln73_38_fu_216_p2[21:9]}};

assign trunc_ln42_35_fu_2196_p4 = {{mul_ln73_39_fu_213_p2[21:9]}};

assign trunc_ln42_36_fu_2429_p4 = {{mul_ln73_40_fu_217_p2[21:9]}};

assign trunc_ln42_37_fu_2662_p4 = {{mul_ln73_41_fu_209_p2[21:9]}};

assign trunc_ln42_38_fu_2895_p4 = {{mul_ln73_42_fu_214_p2[21:9]}};

assign trunc_ln42_39_fu_3128_p4 = {{mul_ln73_43_fu_219_p2[21:9]}};

assign trunc_ln42_40_fu_3361_p4 = {{mul_ln73_44_fu_210_p2[21:9]}};

assign trunc_ln42_45_fu_1027_p1 = mul_ln73_34_fu_218_p2[7:0];

assign trunc_ln42_46_fu_1260_p1 = mul_ln73_35_fu_211_p2[7:0];

assign trunc_ln42_47_fu_1493_p1 = mul_ln73_36_fu_212_p2[7:0];

assign trunc_ln42_48_fu_1726_p1 = mul_ln73_37_fu_208_p2[7:0];

assign trunc_ln42_49_fu_1959_p1 = mul_ln73_38_fu_216_p2[7:0];

assign trunc_ln42_50_fu_2222_p1 = mul_ln73_39_fu_213_p2[7:0];

assign trunc_ln42_51_fu_2455_p1 = mul_ln73_40_fu_217_p2[7:0];

assign trunc_ln42_52_fu_2688_p1 = mul_ln73_41_fu_209_p2[7:0];

assign trunc_ln42_53_fu_2921_p1 = mul_ln73_42_fu_214_p2[7:0];

assign trunc_ln42_54_fu_3154_p1 = mul_ln73_43_fu_219_p2[7:0];

assign trunc_ln42_55_fu_3387_p1 = mul_ln73_44_fu_210_p2[7:0];

assign trunc_ln42_fu_794_p1 = mul_ln73_fu_215_p2[7:0];

assign trunc_ln42_s_fu_1001_p4 = {{mul_ln73_34_fu_218_p2[21:9]}};

assign trunc_ln_fu_768_p4 = {{mul_ln73_fu_215_p2[21:9]}};

assign xor_ln42_142_fu_934_p2 = (select_ln42_fu_892_p3 ^ 1'd1);

assign xor_ln42_143_fu_946_p2 = (tmp_fu_760_p3 ^ 1'd1);

assign xor_ln42_144_fu_970_p2 = (or_ln42_141_fu_964_p2 ^ 1'd1);

assign xor_ln42_145_fu_1075_p2 = (tmp_1625_fu_1067_p3 ^ 1'd1);

assign xor_ln42_146_fu_1167_p2 = (select_ln42_145_fu_1125_p3 ^ 1'd1);

assign xor_ln42_147_fu_1179_p2 = (tmp_1621_fu_993_p3 ^ 1'd1);

assign xor_ln42_148_fu_1203_p2 = (or_ln42_142_fu_1197_p2 ^ 1'd1);

assign xor_ln42_149_fu_1308_p2 = (tmp_1631_fu_1300_p3 ^ 1'd1);

assign xor_ln42_150_fu_1400_p2 = (select_ln42_149_fu_1358_p3 ^ 1'd1);

assign xor_ln42_151_fu_1412_p2 = (tmp_1627_fu_1226_p3 ^ 1'd1);

assign xor_ln42_152_fu_1436_p2 = (or_ln42_143_fu_1430_p2 ^ 1'd1);

assign xor_ln42_153_fu_1541_p2 = (tmp_1637_fu_1533_p3 ^ 1'd1);

assign xor_ln42_154_fu_1633_p2 = (select_ln42_153_fu_1591_p3 ^ 1'd1);

assign xor_ln42_155_fu_1645_p2 = (tmp_1633_fu_1459_p3 ^ 1'd1);

assign xor_ln42_156_fu_1669_p2 = (or_ln42_144_fu_1663_p2 ^ 1'd1);

assign xor_ln42_157_fu_1774_p2 = (tmp_1643_fu_1766_p3 ^ 1'd1);

assign xor_ln42_158_fu_1866_p2 = (select_ln42_157_fu_1824_p3 ^ 1'd1);

assign xor_ln42_159_fu_1878_p2 = (tmp_1639_fu_1692_p3 ^ 1'd1);

assign xor_ln42_160_fu_1902_p2 = (or_ln42_145_fu_1896_p2 ^ 1'd1);

assign xor_ln42_161_fu_2007_p2 = (tmp_1649_fu_1999_p3 ^ 1'd1);

assign xor_ln42_162_fu_2099_p2 = (select_ln42_161_fu_2057_p3 ^ 1'd1);

assign xor_ln42_163_fu_2111_p2 = (tmp_1645_fu_1925_p3 ^ 1'd1);

assign xor_ln42_164_fu_2135_p2 = (or_ln42_146_fu_2129_p2 ^ 1'd1);

assign xor_ln42_165_fu_2270_p2 = (tmp_1655_fu_2262_p3 ^ 1'd1);

assign xor_ln42_166_fu_2362_p2 = (select_ln42_165_fu_2320_p3 ^ 1'd1);

assign xor_ln42_167_fu_2374_p2 = (tmp_1651_fu_2188_p3 ^ 1'd1);

assign xor_ln42_168_fu_2398_p2 = (or_ln42_147_fu_2392_p2 ^ 1'd1);

assign xor_ln42_169_fu_2503_p2 = (tmp_1661_fu_2495_p3 ^ 1'd1);

assign xor_ln42_170_fu_2595_p2 = (select_ln42_169_fu_2553_p3 ^ 1'd1);

assign xor_ln42_171_fu_2607_p2 = (tmp_1657_fu_2421_p3 ^ 1'd1);

assign xor_ln42_172_fu_2631_p2 = (or_ln42_148_fu_2625_p2 ^ 1'd1);

assign xor_ln42_173_fu_2736_p2 = (tmp_1667_fu_2728_p3 ^ 1'd1);

assign xor_ln42_174_fu_2828_p2 = (select_ln42_173_fu_2786_p3 ^ 1'd1);

assign xor_ln42_175_fu_2840_p2 = (tmp_1663_fu_2654_p3 ^ 1'd1);

assign xor_ln42_176_fu_2864_p2 = (or_ln42_149_fu_2858_p2 ^ 1'd1);

assign xor_ln42_177_fu_2969_p2 = (tmp_1673_fu_2961_p3 ^ 1'd1);

assign xor_ln42_178_fu_3061_p2 = (select_ln42_177_fu_3019_p3 ^ 1'd1);

assign xor_ln42_179_fu_3073_p2 = (tmp_1669_fu_2887_p3 ^ 1'd1);

assign xor_ln42_180_fu_3097_p2 = (or_ln42_150_fu_3091_p2 ^ 1'd1);

assign xor_ln42_181_fu_3202_p2 = (tmp_1679_fu_3194_p3 ^ 1'd1);

assign xor_ln42_182_fu_3294_p2 = (select_ln42_181_fu_3252_p3 ^ 1'd1);

assign xor_ln42_183_fu_3306_p2 = (tmp_1675_fu_3120_p3 ^ 1'd1);

assign xor_ln42_184_fu_3330_p2 = (or_ln42_151_fu_3324_p2 ^ 1'd1);

assign xor_ln42_185_fu_3435_p2 = (tmp_1685_fu_3427_p3 ^ 1'd1);

assign xor_ln42_186_fu_3527_p2 = (select_ln42_185_fu_3485_p3 ^ 1'd1);

assign xor_ln42_187_fu_3539_p2 = (tmp_1681_fu_3353_p3 ^ 1'd1);

assign xor_ln42_188_fu_3563_p2 = (or_ln42_152_fu_3557_p2 ^ 1'd1);

assign xor_ln42_189_fu_908_p2 = (tmp_1620_fu_900_p3 ^ 1'd1);

assign xor_ln42_190_fu_1141_p2 = (tmp_1626_fu_1133_p3 ^ 1'd1);

assign xor_ln42_191_fu_1374_p2 = (tmp_1632_fu_1366_p3 ^ 1'd1);

assign xor_ln42_192_fu_1607_p2 = (tmp_1638_fu_1599_p3 ^ 1'd1);

assign xor_ln42_193_fu_1840_p2 = (tmp_1644_fu_1832_p3 ^ 1'd1);

assign xor_ln42_194_fu_2073_p2 = (tmp_1650_fu_2065_p3 ^ 1'd1);

assign xor_ln42_195_fu_2336_p2 = (tmp_1656_fu_2328_p3 ^ 1'd1);

assign xor_ln42_196_fu_2569_p2 = (tmp_1662_fu_2561_p3 ^ 1'd1);

assign xor_ln42_197_fu_2802_p2 = (tmp_1668_fu_2794_p3 ^ 1'd1);

assign xor_ln42_198_fu_3035_p2 = (tmp_1674_fu_3027_p3 ^ 1'd1);

assign xor_ln42_199_fu_3268_p2 = (tmp_1680_fu_3260_p3 ^ 1'd1);

assign xor_ln42_200_fu_3501_p2 = (tmp_1686_fu_3493_p3 ^ 1'd1);

assign xor_ln42_fu_842_p2 = (tmp_1619_fu_834_p3 ^ 1'd1);

assign xor_ln58_70_fu_3785_p2 = (tmp_1688_fu_3765_p3 ^ 1'd1);

assign xor_ln58_71_fu_3797_p2 = (tmp_1688_fu_3765_p3 ^ tmp_1687_fu_3757_p3);

assign xor_ln58_72_fu_3803_p2 = (xor_ln58_71_fu_3797_p2 ^ 1'd1);

assign xor_ln58_73_fu_3875_p2 = (tmp_1689_fu_3859_p3 ^ 1'd1);

assign xor_ln58_74_fu_3887_p2 = (tmp_1690_fu_3867_p3 ^ 1'd1);

assign xor_ln58_75_fu_3899_p2 = (tmp_1690_fu_3867_p3 ^ tmp_1689_fu_3859_p3);

assign xor_ln58_76_fu_3905_p2 = (xor_ln58_75_fu_3899_p2 ^ 1'd1);

assign xor_ln58_77_fu_3977_p2 = (tmp_1691_fu_3961_p3 ^ 1'd1);

assign xor_ln58_78_fu_3989_p2 = (tmp_1692_fu_3969_p3 ^ 1'd1);

assign xor_ln58_79_fu_4001_p2 = (tmp_1692_fu_3969_p3 ^ tmp_1691_fu_3961_p3);

assign xor_ln58_80_fu_4007_p2 = (xor_ln58_79_fu_4001_p2 ^ 1'd1);

assign xor_ln58_81_fu_4079_p2 = (tmp_1693_fu_4063_p3 ^ 1'd1);

assign xor_ln58_82_fu_4091_p2 = (tmp_1694_fu_4071_p3 ^ 1'd1);

assign xor_ln58_83_fu_4103_p2 = (tmp_1694_fu_4071_p3 ^ tmp_1693_fu_4063_p3);

assign xor_ln58_84_fu_4109_p2 = (xor_ln58_83_fu_4103_p2 ^ 1'd1);

assign xor_ln58_85_fu_4181_p2 = (tmp_1695_fu_4165_p3 ^ 1'd1);

assign xor_ln58_86_fu_4193_p2 = (tmp_1696_fu_4173_p3 ^ 1'd1);

assign xor_ln58_87_fu_4205_p2 = (tmp_1696_fu_4173_p3 ^ tmp_1695_fu_4165_p3);

assign xor_ln58_88_fu_4211_p2 = (xor_ln58_87_fu_4205_p2 ^ 1'd1);

assign xor_ln58_89_fu_4283_p2 = (tmp_1697_fu_4267_p3 ^ 1'd1);

assign xor_ln58_90_fu_4295_p2 = (tmp_1698_fu_4275_p3 ^ 1'd1);

assign xor_ln58_91_fu_4307_p2 = (tmp_1698_fu_4275_p3 ^ tmp_1697_fu_4267_p3);

assign xor_ln58_92_fu_4313_p2 = (xor_ln58_91_fu_4307_p2 ^ 1'd1);

assign xor_ln58_fu_3773_p2 = (tmp_1687_fu_3757_p3 ^ 1'd1);

assign zext_ln42_34_fu_1057_p1 = and_ln42_256_fu_1051_p2;

assign zext_ln42_35_fu_1290_p1 = and_ln42_263_fu_1284_p2;

assign zext_ln42_36_fu_1523_p1 = and_ln42_270_fu_1517_p2;

assign zext_ln42_37_fu_1756_p1 = and_ln42_277_fu_1750_p2;

assign zext_ln42_38_fu_1989_p1 = and_ln42_284_fu_1983_p2;

assign zext_ln42_39_fu_2252_p1 = and_ln42_291_fu_2246_p2;

assign zext_ln42_40_fu_2485_p1 = and_ln42_298_fu_2479_p2;

assign zext_ln42_41_fu_2718_p1 = and_ln42_305_fu_2712_p2;

assign zext_ln42_42_fu_2951_p1 = and_ln42_312_fu_2945_p2;

assign zext_ln42_43_fu_3184_p1 = and_ln42_319_fu_3178_p2;

assign zext_ln42_44_fu_3417_p1 = and_ln42_326_fu_3411_p2;

assign zext_ln42_fu_824_p1 = and_ln42_fu_818_p2;

endmodule //myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s
