######################################################################
##
## Filename: sim_tb_top.fdo
## Created on: Fri Aug 10 10:45:52 中国标准时间 2018
##
##  Auto generated by Project Navigator for Behavioral Simulation
##
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Compile sources
#
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/data_prbs_gen.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/mcb_controller/iodrp_mcb_controller.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/mcb_controller/iodrp_controller.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/v6_data_gen.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/sp6_data_gen.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/afifo.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/mcb_controller/mcb_soft_calibration.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/wr_data_gen.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/read_posted_fifo.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/rd_data_gen.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/cmd_prbs_gen.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/mcb_controller/mcb_soft_calibration_top.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/write_data_path.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/tg_status.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/read_data_path.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/mcb_flow_control.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/cmd_gen.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/mcb_controller/mcb_raw_wrapper.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/mcb_traffic_gen.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/mcb_controller/mcb_ui_top.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/memc_wrapper.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/memc_tb_top.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/infrastructure.v"
vlog  "ipcore_dir/mig_39_2/example_design/sim/functional/ddr3_model_c3.v"
vlog  "ipcore_dir/mig_39_2/example_design/rtl/example_top.v"
vlog  "ipcore_dir/mig_39_2/example_design/sim/functional/sim_tb_top.v"
vlog  "d:/Xilinx/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -voptargs="+acc" -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.sim_tb_top glbl
#
# Source the wave do file
#
do {sim_tb_top_wave.fdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {sim_tb_top.udo}
#
# Run simulation for this time
#
run 1000ns
#
# End
#
