CAPI=2:
name: midisenpai:bfm:axi4_lite:0.1.1
description: A basic AXI4-Lite BFM

filesets:
  rtl:
    files:
      - src/rtl/axi4_lite_slave_bfm.sv
      - src/rtl/axi4_lite_master_bfm.sv
    file_type: systemVerilogSource
    depend:
      - midisenpai:comm:amba-interfaces
      - ">=midisenpai:comm:handshake:0.1.3"

  tb:
    files:
      - src/tb/axi4_lite_tb.sv
    file_type: systemVerilogSource

targets:
  # Special FuseSoC target
  default: &default
    default_tool: vivado
    filesets:
      - rtl

  # Simulation target
  sim:
    <<: *default
    description: Simulate the design
    default_tool: xsim
    filesets_append:
      - tb
    toplevel: axi4_lite_tb

provider:
  name     : github
  user     : midisenpai
  repo     : axi4-lite-bfm
  cachable : false
  version  : v0.1.1
