<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : chnl_active</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : chnl_active</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a.html">Component : ALT_NAND_DMA</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Indicates CMD-DMA channel activity status</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf79f5655ead421184b90b6b6886b9988"></a><a class="anchor" id="ALT_NAND_DMA_CHNL_ACT_CHANNEL0"></a></p>
<p>CMD-DMA channel 0 is active</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae475919f4f1fe39311ec721a09fa1acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gae475919f4f1fe39311ec721a09fa1acc">ALT_NAND_DMA_CHNL_ACT_CHANNEL0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae475919f4f1fe39311ec721a09fa1acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7443674a01d8abb0576d581ef1fbcbff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga7443674a01d8abb0576d581ef1fbcbff">ALT_NAND_DMA_CHNL_ACT_CHANNEL0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7443674a01d8abb0576d581ef1fbcbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cfdd51b4f3d944ba8f0d540f72966b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga60cfdd51b4f3d944ba8f0d540f72966b">ALT_NAND_DMA_CHNL_ACT_CHANNEL0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga60cfdd51b4f3d944ba8f0d540f72966b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa709178c8a89b11fe993e0332c247fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gaa709178c8a89b11fe993e0332c247fde">ALT_NAND_DMA_CHNL_ACT_CHANNEL0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaa709178c8a89b11fe993e0332c247fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1177d105bc82f7b7d2a01139ed7794ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga1177d105bc82f7b7d2a01139ed7794ab">ALT_NAND_DMA_CHNL_ACT_CHANNEL0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga1177d105bc82f7b7d2a01139ed7794ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8145f034da8e4ec83e1059ba5576e8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga8145f034da8e4ec83e1059ba5576e8c8">ALT_NAND_DMA_CHNL_ACT_CHANNEL0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8145f034da8e4ec83e1059ba5576e8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5072443866d762f6b1c51a8e6c81e578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga5072443866d762f6b1c51a8e6c81e578">ALT_NAND_DMA_CHNL_ACT_CHANNEL0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga5072443866d762f6b1c51a8e6c81e578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1401c4dec3a46d1f6468e7abe100ff0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga1401c4dec3a46d1f6468e7abe100ff0f">ALT_NAND_DMA_CHNL_ACT_CHANNEL0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga1401c4dec3a46d1f6468e7abe100ff0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp503322a9adf9d51bc403a4a9c99e80c4"></a><a class="anchor" id="ALT_NAND_DMA_CHNL_ACT_CHANNEL1"></a></p>
<p>CMD-DMA channel 1 is active</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4d89cd64b0d6c97d5704813716505644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga4d89cd64b0d6c97d5704813716505644">ALT_NAND_DMA_CHNL_ACT_CHANNEL1_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4d89cd64b0d6c97d5704813716505644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab926dac296495ad8f6e4e2b51cb04772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gab926dac296495ad8f6e4e2b51cb04772">ALT_NAND_DMA_CHNL_ACT_CHANNEL1_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab926dac296495ad8f6e4e2b51cb04772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89db63be8216be28ca454e8f8cf1cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gae89db63be8216be28ca454e8f8cf1cc5">ALT_NAND_DMA_CHNL_ACT_CHANNEL1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae89db63be8216be28ca454e8f8cf1cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dce8275325693863e70b90614bd281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga53dce8275325693863e70b90614bd281">ALT_NAND_DMA_CHNL_ACT_CHANNEL1_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga53dce8275325693863e70b90614bd281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c66e383bf37cc0ecb509d266d55ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gaa8c66e383bf37cc0ecb509d266d55ffd">ALT_NAND_DMA_CHNL_ACT_CHANNEL1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gaa8c66e383bf37cc0ecb509d266d55ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc589c16744b88cd841529665efbdb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gabc589c16744b88cd841529665efbdb9c">ALT_NAND_DMA_CHNL_ACT_CHANNEL1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabc589c16744b88cd841529665efbdb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d18b531016b15576c90b49031e09ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga35d18b531016b15576c90b49031e09ca">ALT_NAND_DMA_CHNL_ACT_CHANNEL1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga35d18b531016b15576c90b49031e09ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f98cf792479e5156d9d64c7a2d9e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga67f98cf792479e5156d9d64c7a2d9e00">ALT_NAND_DMA_CHNL_ACT_CHANNEL1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga67f98cf792479e5156d9d64c7a2d9e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdad12f72a50d63d72e33461a5e059bd7"></a><a class="anchor" id="ALT_NAND_DMA_CHNL_ACT_CHANNEL2"></a></p>
<p>CMD-DMA channel 2 is active</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf1aa72b3f57ce0c98b83d29336f5dae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gaf1aa72b3f57ce0c98b83d29336f5dae6">ALT_NAND_DMA_CHNL_ACT_CHANNEL2_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf1aa72b3f57ce0c98b83d29336f5dae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae472369596173ffec3b93eee044fbdac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gae472369596173ffec3b93eee044fbdac">ALT_NAND_DMA_CHNL_ACT_CHANNEL2_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae472369596173ffec3b93eee044fbdac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7f216027b53060b3fe4d63842c46b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga5c7f216027b53060b3fe4d63842c46b3">ALT_NAND_DMA_CHNL_ACT_CHANNEL2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5c7f216027b53060b3fe4d63842c46b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48e69c4de933a54fdfc0362225fe83f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gaa48e69c4de933a54fdfc0362225fe83f">ALT_NAND_DMA_CHNL_ACT_CHANNEL2_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gaa48e69c4de933a54fdfc0362225fe83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee1796684280e340537c31ab7c6f272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gabee1796684280e340537c31ab7c6f272">ALT_NAND_DMA_CHNL_ACT_CHANNEL2_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gabee1796684280e340537c31ab7c6f272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab951078c2ee4c8b529c4dcd2d6a8b862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gab951078c2ee4c8b529c4dcd2d6a8b862">ALT_NAND_DMA_CHNL_ACT_CHANNEL2_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab951078c2ee4c8b529c4dcd2d6a8b862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df56b498f918bb75b95337f3b326df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga3df56b498f918bb75b95337f3b326df3">ALT_NAND_DMA_CHNL_ACT_CHANNEL2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga3df56b498f918bb75b95337f3b326df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4426e3725e913e720ec1efb3067f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga2a4426e3725e913e720ec1efb3067f72">ALT_NAND_DMA_CHNL_ACT_CHANNEL2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga2a4426e3725e913e720ec1efb3067f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel3 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3800e75c5e8f7b674554c67df2933e91"></a><a class="anchor" id="ALT_NAND_DMA_CHNL_ACT_CHANNEL3"></a></p>
<p>CMD-DMA channel 3 is active</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6db6637ff75b4d4d84fb6ebb0806583c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga6db6637ff75b4d4d84fb6ebb0806583c">ALT_NAND_DMA_CHNL_ACT_CHANNEL3_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6db6637ff75b4d4d84fb6ebb0806583c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1ffc83f93be9f778b34144af933975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga5d1ffc83f93be9f778b34144af933975">ALT_NAND_DMA_CHNL_ACT_CHANNEL3_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5d1ffc83f93be9f778b34144af933975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212c56d314fa4cd915e427ff24379de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga212c56d314fa4cd915e427ff24379de4">ALT_NAND_DMA_CHNL_ACT_CHANNEL3_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga212c56d314fa4cd915e427ff24379de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5e78de3e6c63db82b0b5ac169babc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga7f5e78de3e6c63db82b0b5ac169babc4">ALT_NAND_DMA_CHNL_ACT_CHANNEL3_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga7f5e78de3e6c63db82b0b5ac169babc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6ef70f53d7d6321eb6c99f90d65cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga7a6ef70f53d7d6321eb6c99f90d65cad">ALT_NAND_DMA_CHNL_ACT_CHANNEL3_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga7a6ef70f53d7d6321eb6c99f90d65cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7267a6d8b5d18d3395344313d5786b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gac7267a6d8b5d18d3395344313d5786b7">ALT_NAND_DMA_CHNL_ACT_CHANNEL3_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac7267a6d8b5d18d3395344313d5786b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad941d9be60f1c35aaaf79b8c4005ebaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gad941d9be60f1c35aaaf79b8c4005ebaf">ALT_NAND_DMA_CHNL_ACT_CHANNEL3_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gad941d9be60f1c35aaaf79b8c4005ebaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f08fc0be96428caffd89b777462384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga89f08fc0be96428caffd89b777462384">ALT_NAND_DMA_CHNL_ACT_CHANNEL3_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga89f08fc0be96428caffd89b777462384"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#struct_a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t__s">ALT_NAND_DMA_CHNL_ACT_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0e840b33551687835ff05fb4cd1a8669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga0e840b33551687835ff05fb4cd1a8669">ALT_NAND_DMA_CHNL_ACT_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga0e840b33551687835ff05fb4cd1a8669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc6f8cdccc98c24b7ba18cc1f92acdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ga5fc6f8cdccc98c24b7ba18cc1f92acdc">ALT_NAND_DMA_CHNL_ACT_OFST</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:ga5fc6f8cdccc98c24b7ba18cc1f92acdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac7da5a67e3d4c9adc41d5416f69e4200"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#struct_a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t__s">ALT_NAND_DMA_CHNL_ACT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gac7da5a67e3d4c9adc41d5416f69e4200">ALT_NAND_DMA_CHNL_ACT_t</a></td></tr>
<tr class="separator:gac7da5a67e3d4c9adc41d5416f69e4200"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t__s" id="struct_a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_DMA_CHNL_ACT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html">ALT_NAND_DMA_CHNL_ACT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adc0c99c543f847d346bdd977cac3591c"></a>const uint32_t</td>
<td class="fieldname">
channel0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4008be3f585d308224d17a34c9ae6719"></a>const uint32_t</td>
<td class="fieldname">
channel1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a264f860f2fbc52bf19c8da95c5adb958"></a>const uint32_t</td>
<td class="fieldname">
channel2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9b60098492734d47fcfd1d99726c26ee"></a>const uint32_t</td>
<td class="fieldname">
channel3: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aacef1d81baa820bd6cf4bb1d70fca05c"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gae475919f4f1fe39311ec721a09fa1acc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7443674a01d8abb0576d581ef1fbcbff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga60cfdd51b4f3d944ba8f0d540f72966b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa709178c8a89b11fe993e0332c247fde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1177d105bc82f7b7d2a01139ed7794ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8145f034da8e4ec83e1059ba5576e8c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5072443866d762f6b1c51a8e6c81e578"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1401c4dec3a46d1f6468e7abe100ff0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL0">ALT_NAND_DMA_CHNL_ACT_CHANNEL0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4d89cd64b0d6c97d5704813716505644"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL1_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab926dac296495ad8f6e4e2b51cb04772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL1_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae89db63be8216be28ca454e8f8cf1cc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga53dce8275325693863e70b90614bd281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL1_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa8c66e383bf37cc0ecb509d266d55ffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL1_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabc589c16744b88cd841529665efbdb9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga35d18b531016b15576c90b49031e09ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga67f98cf792479e5156d9d64c7a2d9e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL1">ALT_NAND_DMA_CHNL_ACT_CHANNEL1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf1aa72b3f57ce0c98b83d29336f5dae6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL2_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae472369596173ffec3b93eee044fbdac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL2_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c7f216027b53060b3fe4d63842c46b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa48e69c4de933a54fdfc0362225fe83f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL2_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabee1796684280e340537c31ab7c6f272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL2_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab951078c2ee4c8b529c4dcd2d6a8b862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL2_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3df56b498f918bb75b95337f3b326df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2a4426e3725e913e720ec1efb3067f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL2">ALT_NAND_DMA_CHNL_ACT_CHANNEL2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6db6637ff75b4d4d84fb6ebb0806583c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL3_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d1ffc83f93be9f778b34144af933975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL3_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga212c56d314fa4cd915e427ff24379de4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL3_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f5e78de3e6c63db82b0b5ac169babc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL3_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7a6ef70f53d7d6321eb6c99f90d65cad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL3_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac7267a6d8b5d18d3395344313d5786b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL3_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad941d9be60f1c35aaaf79b8c4005ebaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL3_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga89f08fc0be96428caffd89b777462384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_CHANNEL3_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#ALT_NAND_DMA_CHNL_ACT_CHANNEL3">ALT_NAND_DMA_CHNL_ACT_CHANNEL3</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0e840b33551687835ff05fb4cd1a8669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html">ALT_NAND_DMA_CHNL_ACT</a> register. </p>

</div>
</div>
<a class="anchor" id="ga5fc6f8cdccc98c24b7ba18cc1f92acdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CHNL_ACT_OFST&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html">ALT_NAND_DMA_CHNL_ACT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gac7da5a67e3d4c9adc41d5416f69e4200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#struct_a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t__s">ALT_NAND_DMA_CHNL_ACT_s</a> <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html#gac7da5a67e3d4c9adc41d5416f69e4200">ALT_NAND_DMA_CHNL_ACT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_h_n_l___a_c_t.html">ALT_NAND_DMA_CHNL_ACT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
