// Seed: 2636496650
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output wire id_2,
    input uwire id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign id_2 = -1;
  assign id_1 = 1;
  wire id_7;
  logic [1 : 1] id_8;
endmodule
module module_1 #(
    parameter id_17 = 32'd99,
    parameter id_6  = 32'd21
) (
    output wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    inout tri0 id_4,
    input wand id_5,
    output tri _id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    input wire id_10,
    output wand id_11,
    input supply0 id_12,
    input supply1 id_13,
    output uwire id_14,
    input wand id_15,
    input wor id_16,
    output tri0 _id_17
);
  logic [id_6 : id_17] id_19;
  wire id_20;
  ;
  xor primCall (id_4, id_10, id_7, id_19, id_1, id_5, id_3, id_2, id_9, id_15);
  module_0 modCall_1 (
      id_3,
      id_11,
      id_0,
      id_2,
      id_2,
      id_13
  );
endmodule
