{
    "GENERAL": {
      "DESIGN_STAGE"    : "yosys",
      "STRATEGY"        : "performance",
      "POWER_ANALYSIS"  : false,
      "SWEEP"           : false 
    },
    "OpenFPGA_Commandline_args": {
        "continue_on_fail"  : false,
        "debug"             : true,
        "test_run"          : false,
        "show_thread_logs"  : true
    },
    "SYNTHESIS_PARAM": {
        "command"   : "synth_rs",
        "verific"   : true,
        "synth_ql":{
            "top"       : "${TOP_MODULE}",
            "family"    : "qlf_k6n10f",
            "no_abc_opt": null,
            "edif"      : null,
            "blif"      : "${OUTPUT_BLIF}",
            "verilog"   : null,
            "no_dsp"    : true,
            "no_adder"  : true,
            "no_bram"   : true,
            "no_ff_map" : null
        },
        "synth_rs":{
            "top"       : "${TOP_MODULE}",
            "tech"      : "generic",
            "goal"      : "area",
            "blif"      : "${OUTPUT_BLIF}",
            "verilog"   : "${OUTPUT_VERILOG}",
            "no_dsp"    : true,
            "no_bram"   : true,
            "effort"     : "medium",
            "abc"       : null,
            "cec"       : null

        },
        "synth":{
            "top"       : "${TOP_MODULE}",
            "auto-top"  : null,
            "flatten"   : true,
            "encfile"   : null,
            "lut"       : null,
            "nofsm"     : null,
            "noabc"     : null,
            "noalumacc" : null,
            "nordff"    : null,
            "noshare"   : null,
            "run"       : null,
            "flowmap"   : null
        }
    },
    "ABC": {
        "lut"   : "6",
        "script": null
    },
    "Formality":{
        "Regression": 10,
        "VERIF_STAGE": ""
    },
    "BENCHMARKS": {
        "aes128_trojan": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes128_trojan/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes-128-ecb-encoder": {
            "design":"RTL_Benchmark/SVerilog/Cores/crypto_core/aes-128-ecb-encoder/trunk/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "aes-128_pipelined_encryption": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes-128_pipelined_encryption/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_1cycle_1stage": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes-encryption/rtl/aes_1cycle_1stage/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_5cycle_2stage": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes-encryption/rtl/aes_5cycle_2stage/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_10cycle_10stage": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes-encryption/rtl/aes_10cycle_10stage/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_beh_model": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes_beh_model/trunk/src/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_cipher_top": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes_core/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_inv_cipher_top": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes_core/rtl/aes_inv/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_highthroughput_lowarea": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/aes_highthroughput_lowarea/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "btcminer_15b1": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/btcminer/trunk/fpga/ztex_ufm1_15b1/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "fxclk_in",
                "Clock2": "dcm_progclk",
                "Clock3": "rd_clk",
                "Clock4": "wr_clk"
            }
        },
        "btcminer_15d1": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/btcminer/trunk/fpga/ztex_ufm1_15d1/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "fxclk_in",
            "Clock2": "dcm_progclk",
            "Clock3": "rd_clk",
            "Clock4": "wr_clk"
            }
        },
        "btcminer_15d3": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/btcminer/trunk/fpga/ztex_ufm1_15d3/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "fxclk_in",
            "Clock2": "dcm_progclk",
            "Clock3": "rd_clk",
            "Clock4": "wr_clk"
            }
        },
        "btcminer_15d4": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/btcminer/trunk/fpga/ztex_ufm1_15d4/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "fxclk_in",
            "Clock2": "dcm_progclk",
            "Clock3": "rd_clk",
            "Clock4": "wr_clk"
            }
        },
        "btcminer_15y1": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/btcminer/trunk/fpga/ztex_ufm1_15y1/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "fxclk_in",
            "Clock2": "dcm_progclk",
            "Clock3": "rd_clk",
            "Clock4": "wr_clk"
            }
        },
        "des": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/des/trunk/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gcm-aes": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gcm-aes/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost28147": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gost28147/trunk/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_cfb": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_cfb_decrypt": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb_decrypt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_cfb_encrypt": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb_encrypt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_ecb": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_ecb/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_pipelined_ecb_decrypt": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_pipelined_ecb_decrypt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_pipelined_ecb_encrypt": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_pipelined_ecb_encrypt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_mac": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_mac/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "hight": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/OpenCores_designs/hight/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "md5_pipelined": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/md5_pipelined/trunk/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "present_encryptor": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/present_encryptor/trunk/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rc4-prbs": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/rc4-prbs/trunk/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "securehash256bits": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/securehash256bits/trunk/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "sha3_high": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/sha3/trunk/high_throughput_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha3_low": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/sha3/trunk/low_throughput_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha256core": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/sha256core/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha_core": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/sha_core/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "systemcaes_128": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/systemcaes/rtl/verilog/aes128lowarea/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "systemcaes_192": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/systemcaes/rtl/verilog/aes192lowarea/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tiny_aes_128": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_128/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tiny_aes_192": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_192/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tiny_aes_256": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_256/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "xtea": {
            "design":"RTL_Benchmark/Verilog/Cores/crypto_core/xtea/trunk/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        }
    }
}