#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-106-g378c812fe)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55f7b5fa50d0 .scope module, "MUX_8_1" "MUX_8_1" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 3 "s";
    .port_info 2 /INPUT 8 "d";
v0x55f7b5fd68b0_0 .net *"_ivl_101", 0 0, L_0x55f7b5fedfc0;  1 drivers
v0x55f7b5fd6990_0 .net *"_ivl_103", 0 0, L_0x55f7b5fee060;  1 drivers
v0x55f7b5fd6a70_0 .net *"_ivl_105", 0 0, L_0x55f7b5fee260;  1 drivers
v0x55f7b5fd6b60_0 .net *"_ivl_107", 0 0, L_0x55f7b5fee300;  1 drivers
v0x55f7b5fd6c40_0 .net *"_ivl_16", 0 0, L_0x55f7b5fe8750;  1 drivers
v0x55f7b5fd6d70_0 .net *"_ivl_18", 0 0, L_0x55f7b5fe87f0;  1 drivers
v0x55f7b5fd6e50_0 .net *"_ivl_20", 0 0, L_0x55f7b5fe88d0;  1 drivers
v0x55f7b5fd6f30_0 .net *"_ivl_22", 0 0, L_0x55f7b5fe8a00;  1 drivers
v0x55f7b5fd7010_0 .net *"_ivl_28", 0 0, L_0x55f7b5fe9300;  1 drivers
v0x55f7b5fd70f0_0 .net *"_ivl_30", 0 0, L_0x55f7b5fe9400;  1 drivers
v0x55f7b5fd71d0_0 .net *"_ivl_32", 0 0, L_0x55f7b5fe94a0;  1 drivers
v0x55f7b5fd72b0_0 .net *"_ivl_34", 0 0, L_0x55f7b5fe9640;  1 drivers
v0x55f7b5fd7390_0 .net *"_ivl_40", 0 0, L_0x55f7b5fe9f20;  1 drivers
v0x55f7b5fd7470_0 .net *"_ivl_42", 0 0, L_0x55f7b5fe9fc0;  1 drivers
v0x55f7b5fd7550_0 .net *"_ivl_44", 0 0, L_0x55f7b5fea0f0;  1 drivers
v0x55f7b5fd7630_0 .net *"_ivl_46", 0 0, L_0x55f7b5fea190;  1 drivers
v0x55f7b5fd7710_0 .net *"_ivl_52", 0 0, L_0x55f7b5feaa30;  1 drivers
v0x55f7b5fd77f0_0 .net *"_ivl_54", 0 0, L_0x55f7b5fea230;  1 drivers
v0x55f7b5fd78d0_0 .net *"_ivl_56", 0 0, L_0x55f7b5feab80;  1 drivers
v0x55f7b5fd79b0_0 .net *"_ivl_58", 0 0, L_0x55f7b5feace0;  1 drivers
v0x55f7b5fd7a90_0 .net *"_ivl_64", 0 0, L_0x55f7b5feb710;  1 drivers
v0x55f7b5fd7b70_0 .net *"_ivl_66", 0 0, L_0x55f7b5feb7b0;  1 drivers
v0x55f7b5fd7c50_0 .net *"_ivl_68", 0 0, L_0x55f7b5feb930;  1 drivers
v0x55f7b5fd7d30_0 .net *"_ivl_70", 0 0, L_0x55f7b5feb9d0;  1 drivers
v0x55f7b5fd7e10_0 .net *"_ivl_76", 0 0, L_0x55f7b5fec350;  1 drivers
v0x55f7b5fd7ef0_0 .net *"_ivl_78", 0 0, L_0x55f7b5fec4f0;  1 drivers
v0x55f7b5fd7fd0_0 .net *"_ivl_80", 0 0, L_0x55f7b5fec590;  1 drivers
v0x55f7b5fd80b0_0 .net *"_ivl_82", 0 0, L_0x55f7b5fec740;  1 drivers
v0x55f7b5fd8190_0 .net *"_ivl_88", 0 0, L_0x55f7b5fed180;  1 drivers
v0x55f7b5fd8270_0 .net *"_ivl_90", 0 0, L_0x55f7b5fed220;  1 drivers
v0x55f7b5fd8350_0 .net *"_ivl_92", 0 0, L_0x55f7b5fec920;  1 drivers
v0x55f7b5fd8430_0 .net *"_ivl_94", 0 0, L_0x55f7b5fed3f0;  1 drivers
o0x7f65b21ceda8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55f7b5fd8510_0 .net "d", 7 0, o0x7f65b21ceda8;  0 drivers
v0x55f7b5fd8800_0 .net "minterm", 7 0, L_0x55f7b5feddd0;  1 drivers
v0x55f7b5fd88c0_0 .net "not_s", 2 0, L_0x55f7b5fe7ee0;  1 drivers
v0x55f7b5fd8980_0 .net "out", 0 0, L_0x55f7b5fef7f0;  1 drivers
o0x7f65b21cee08 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55f7b5fd8a20_0 .net "s", 2 0, o0x7f65b21cee08;  0 drivers
L_0x55f7b5fe7ca0 .part o0x7f65b21cee08, 0, 1;
L_0x55f7b5fe7da0 .part o0x7f65b21cee08, 1, 1;
L_0x55f7b5fe7ee0 .concat8 [ 1 1 1 0], L_0x55f7b5fa2140, L_0x55f7b5fa3e90, L_0x55f7b5fa01a0;
L_0x55f7b5fe80d0 .part o0x7f65b21cee08, 2, 1;
L_0x55f7b5fe8750 .part L_0x55f7b5fe7ee0, 2, 1;
L_0x55f7b5fe87f0 .part L_0x55f7b5fe7ee0, 1, 1;
L_0x55f7b5fe88d0 .part L_0x55f7b5fe7ee0, 0, 1;
L_0x55f7b5fe8a00 .part o0x7f65b21ceda8, 0, 1;
L_0x55f7b5fe8af0 .concat [ 1 1 1 1], L_0x55f7b5fe8a00, L_0x55f7b5fe88d0, L_0x55f7b5fe87f0, L_0x55f7b5fe8750;
L_0x55f7b5fe9300 .part L_0x55f7b5fe7ee0, 2, 1;
L_0x55f7b5fe9400 .part L_0x55f7b5fe7ee0, 1, 1;
L_0x55f7b5fe94a0 .part o0x7f65b21cee08, 0, 1;
L_0x55f7b5fe9640 .part o0x7f65b21ceda8, 1, 1;
L_0x55f7b5fe96e0 .concat [ 1 1 1 1], L_0x55f7b5fe9640, L_0x55f7b5fe94a0, L_0x55f7b5fe9400, L_0x55f7b5fe9300;
L_0x55f7b5fe9f20 .part L_0x55f7b5fe7ee0, 2, 1;
L_0x55f7b5fe9fc0 .part o0x7f65b21cee08, 1, 1;
L_0x55f7b5fea0f0 .part L_0x55f7b5fe7ee0, 0, 1;
L_0x55f7b5fea190 .part o0x7f65b21ceda8, 2, 1;
L_0x55f7b5fea2d0 .concat [ 1 1 1 1], L_0x55f7b5fea190, L_0x55f7b5fea0f0, L_0x55f7b5fe9fc0, L_0x55f7b5fe9f20;
L_0x55f7b5feaa30 .part L_0x55f7b5fe7ee0, 2, 1;
L_0x55f7b5fea230 .part o0x7f65b21cee08, 1, 1;
L_0x55f7b5feab80 .part o0x7f65b21cee08, 0, 1;
L_0x55f7b5feace0 .part o0x7f65b21ceda8, 3, 1;
L_0x55f7b5feae10 .concat [ 1 1 1 1], L_0x55f7b5feace0, L_0x55f7b5feab80, L_0x55f7b5fea230, L_0x55f7b5feaa30;
L_0x55f7b5feb710 .part o0x7f65b21cee08, 2, 1;
L_0x55f7b5feb7b0 .part L_0x55f7b5fe7ee0, 1, 1;
L_0x55f7b5feb930 .part L_0x55f7b5fe7ee0, 0, 1;
L_0x55f7b5feb9d0 .part o0x7f65b21ceda8, 4, 1;
L_0x55f7b5febb60 .concat [ 1 1 1 1], L_0x55f7b5feb9d0, L_0x55f7b5feb930, L_0x55f7b5feb7b0, L_0x55f7b5feb710;
L_0x55f7b5fec350 .part o0x7f65b21cee08, 2, 1;
L_0x55f7b5fec4f0 .part L_0x55f7b5fe7ee0, 1, 1;
L_0x55f7b5fec590 .part o0x7f65b21cee08, 0, 1;
L_0x55f7b5fec740 .part o0x7f65b21ceda8, 5, 1;
L_0x55f7b5fec7e0 .concat [ 1 1 1 1], L_0x55f7b5fec740, L_0x55f7b5fec590, L_0x55f7b5fec4f0, L_0x55f7b5fec350;
L_0x55f7b5fed180 .part o0x7f65b21cee08, 2, 1;
L_0x55f7b5fed220 .part o0x7f65b21cee08, 1, 1;
L_0x55f7b5fec920 .part L_0x55f7b5fe7ee0, 0, 1;
L_0x55f7b5fed3f0 .part o0x7f65b21ceda8, 6, 1;
L_0x55f7b5fed5d0 .concat [ 1 1 1 1], L_0x55f7b5fed3f0, L_0x55f7b5fec920, L_0x55f7b5fed220, L_0x55f7b5fed180;
LS_0x55f7b5feddd0_0_0 .concat8 [ 1 1 1 1], L_0x55f7b5fac1b0, L_0x55f7b5fe9170, L_0x55f7b5fe9d90, L_0x55f7b5fea930;
LS_0x55f7b5feddd0_0_4 .concat8 [ 1 1 1 1], L_0x55f7b5feb580, L_0x55f7b5fec1c0, L_0x55f7b5fecff0, L_0x55f7b5fedc40;
L_0x55f7b5feddd0 .concat8 [ 4 4 0 0], LS_0x55f7b5feddd0_0_0, LS_0x55f7b5feddd0_0_4;
L_0x55f7b5fedfc0 .part o0x7f65b21cee08, 2, 1;
L_0x55f7b5fee060 .part o0x7f65b21cee08, 1, 1;
L_0x55f7b5fee260 .part o0x7f65b21cee08, 0, 1;
L_0x55f7b5fee300 .part o0x7f65b21ceda8, 7, 1;
L_0x55f7b5fee510 .concat [ 1 1 1 1], L_0x55f7b5fee300, L_0x55f7b5fee260, L_0x55f7b5fee060, L_0x55f7b5fedfc0;
S_0x55f7b5f66120 .scope module, "and0" "AND_4" 2 12, 3 7 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fc9b70_0 .net "a", 3 0, L_0x55f7b5fe8af0;  1 drivers
v0x55f7b5fc9c50_0 .net "and0_1", 0 0, L_0x55f7b5f84140;  1 drivers
v0x55f7b5fc9d60_0 .net "and2_3", 0 0, L_0x55f7b5f83600;  1 drivers
v0x55f7b5fc9e50_0 .net "out", 0 0, L_0x55f7b5fac1b0;  1 drivers
L_0x55f7b5fe81f0 .part L_0x55f7b5fe8af0, 0, 1;
L_0x55f7b5fe82e0 .part L_0x55f7b5fe8af0, 1, 1;
L_0x55f7b5fe8420 .part L_0x55f7b5fe8af0, 2, 1;
L_0x55f7b5fe8510 .part L_0x55f7b5fe8af0, 3, 1;
S_0x55f7b5fa30d0 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5f66120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5f84140 .functor AND 1, L_0x55f7b5fe81f0, L_0x55f7b5fe82e0, C4<1>, C4<1>;
v0x55f7b5fb2d20_0 .net "a", 0 0, L_0x55f7b5fe81f0;  1 drivers
v0x55f7b5faf890_0 .net "a_and_b", 0 0, L_0x55f7b5f84140;  alias, 1 drivers
v0x55f7b5fac3d0_0 .net "b", 0 0, L_0x55f7b5fe82e0;  1 drivers
S_0x55f7b5fc92c0 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5f66120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5f83600 .functor AND 1, L_0x55f7b5fe8420, L_0x55f7b5fe8510, C4<1>, C4<1>;
v0x55f7b5fc9450_0 .net "a", 0 0, L_0x55f7b5fe8420;  1 drivers
v0x55f7b5fc9530_0 .net "a_and_b", 0 0, L_0x55f7b5f83600;  alias, 1 drivers
v0x55f7b5fc95f0_0 .net "b", 0 0, L_0x55f7b5fe8510;  1 drivers
S_0x55f7b5fc9710 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5f66120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fac1b0 .functor AND 1, L_0x55f7b5f84140, L_0x55f7b5f83600, C4<1>, C4<1>;
v0x55f7b5fc98f0_0 .net "a", 0 0, L_0x55f7b5f84140;  alias, 1 drivers
v0x55f7b5fc9990_0 .net "a_and_b", 0 0, L_0x55f7b5fac1b0;  alias, 1 drivers
v0x55f7b5fc9a30_0 .net "b", 0 0, L_0x55f7b5f83600;  alias, 1 drivers
S_0x55f7b5fc9ef0 .scope module, "and1" "AND_4" 2 13, 3 7 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fcb060_0 .net "a", 3 0, L_0x55f7b5fe96e0;  1 drivers
v0x55f7b5fcb140_0 .net "and0_1", 0 0, L_0x55f7b5fa9d10;  1 drivers
v0x55f7b5fcb250_0 .net "and2_3", 0 0, L_0x55f7b5fe8e60;  1 drivers
v0x55f7b5fcb340_0 .net "out", 0 0, L_0x55f7b5fe9170;  1 drivers
L_0x55f7b5fe8c30 .part L_0x55f7b5fe96e0, 0, 1;
L_0x55f7b5fe8d20 .part L_0x55f7b5fe96e0, 1, 1;
L_0x55f7b5fe8ed0 .part L_0x55f7b5fe96e0, 2, 1;
L_0x55f7b5fe8fc0 .part L_0x55f7b5fe96e0, 3, 1;
S_0x55f7b5fca0d0 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fc9ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fa9d10 .functor AND 1, L_0x55f7b5fe8c30, L_0x55f7b5fe8d20, C4<1>, C4<1>;
v0x55f7b5fca340_0 .net "a", 0 0, L_0x55f7b5fe8c30;  1 drivers
v0x55f7b5fca420_0 .net "a_and_b", 0 0, L_0x55f7b5fa9d10;  alias, 1 drivers
v0x55f7b5fca4e0_0 .net "b", 0 0, L_0x55f7b5fe8d20;  1 drivers
S_0x55f7b5fca630 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fc9ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fe8e60 .functor AND 1, L_0x55f7b5fe8ed0, L_0x55f7b5fe8fc0, C4<1>, C4<1>;
v0x55f7b5fca860_0 .net "a", 0 0, L_0x55f7b5fe8ed0;  1 drivers
v0x55f7b5fca940_0 .net "a_and_b", 0 0, L_0x55f7b5fe8e60;  alias, 1 drivers
v0x55f7b5fcaa00_0 .net "b", 0 0, L_0x55f7b5fe8fc0;  1 drivers
S_0x55f7b5fcab50 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fc9ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fe9170 .functor AND 1, L_0x55f7b5fa9d10, L_0x55f7b5fe8e60, C4<1>, C4<1>;
v0x55f7b5fcadb0_0 .net "a", 0 0, L_0x55f7b5fa9d10;  alias, 1 drivers
v0x55f7b5fcae80_0 .net "a_and_b", 0 0, L_0x55f7b5fe9170;  alias, 1 drivers
v0x55f7b5fcaf20_0 .net "b", 0 0, L_0x55f7b5fe8e60;  alias, 1 drivers
S_0x55f7b5fcb3e0 .scope module, "and2" "AND_4" 2 14, 3 7 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fcc560_0 .net "a", 3 0, L_0x55f7b5fea2d0;  1 drivers
v0x55f7b5fcc640_0 .net "and0_1", 0 0, L_0x55f7b5fe95d0;  1 drivers
v0x55f7b5fcc750_0 .net "and2_3", 0 0, L_0x55f7b5fe9a80;  1 drivers
v0x55f7b5fcc840_0 .net "out", 0 0, L_0x55f7b5fe9d90;  1 drivers
L_0x55f7b5fe9850 .part L_0x55f7b5fea2d0, 0, 1;
L_0x55f7b5fe9940 .part L_0x55f7b5fea2d0, 1, 1;
L_0x55f7b5fe9af0 .part L_0x55f7b5fea2d0, 2, 1;
L_0x55f7b5fe9be0 .part L_0x55f7b5fea2d0, 3, 1;
S_0x55f7b5fcb5f0 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fcb3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fe95d0 .functor AND 1, L_0x55f7b5fe9850, L_0x55f7b5fe9940, C4<1>, C4<1>;
v0x55f7b5fcb840_0 .net "a", 0 0, L_0x55f7b5fe9850;  1 drivers
v0x55f7b5fcb920_0 .net "a_and_b", 0 0, L_0x55f7b5fe95d0;  alias, 1 drivers
v0x55f7b5fcb9e0_0 .net "b", 0 0, L_0x55f7b5fe9940;  1 drivers
S_0x55f7b5fcbb30 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fcb3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fe9a80 .functor AND 1, L_0x55f7b5fe9af0, L_0x55f7b5fe9be0, C4<1>, C4<1>;
v0x55f7b5fcbd60_0 .net "a", 0 0, L_0x55f7b5fe9af0;  1 drivers
v0x55f7b5fcbe40_0 .net "a_and_b", 0 0, L_0x55f7b5fe9a80;  alias, 1 drivers
v0x55f7b5fcbf00_0 .net "b", 0 0, L_0x55f7b5fe9be0;  1 drivers
S_0x55f7b5fcc050 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fcb3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fe9d90 .functor AND 1, L_0x55f7b5fe95d0, L_0x55f7b5fe9a80, C4<1>, C4<1>;
v0x55f7b5fcc2b0_0 .net "a", 0 0, L_0x55f7b5fe95d0;  alias, 1 drivers
v0x55f7b5fcc380_0 .net "a_and_b", 0 0, L_0x55f7b5fe9d90;  alias, 1 drivers
v0x55f7b5fcc420_0 .net "b", 0 0, L_0x55f7b5fe9a80;  alias, 1 drivers
S_0x55f7b5fcc8e0 .scope module, "and3" "AND_4" 2 15, 3 7 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fcda50_0 .net "a", 3 0, L_0x55f7b5feae10;  1 drivers
v0x55f7b5fcdb30_0 .net "and0_1", 0 0, L_0x55f7b5fea410;  1 drivers
v0x55f7b5fcdc40_0 .net "and2_3", 0 0, L_0x55f7b5fea6b0;  1 drivers
v0x55f7b5fcdd30_0 .net "out", 0 0, L_0x55f7b5fea930;  1 drivers
L_0x55f7b5fea480 .part L_0x55f7b5feae10, 0, 1;
L_0x55f7b5fea570 .part L_0x55f7b5feae10, 1, 1;
L_0x55f7b5fea720 .part L_0x55f7b5feae10, 2, 1;
L_0x55f7b5fea810 .part L_0x55f7b5feae10, 3, 1;
S_0x55f7b5fccac0 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fcc8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fea410 .functor AND 1, L_0x55f7b5fea480, L_0x55f7b5fea570, C4<1>, C4<1>;
v0x55f7b5fccd30_0 .net "a", 0 0, L_0x55f7b5fea480;  1 drivers
v0x55f7b5fcce10_0 .net "a_and_b", 0 0, L_0x55f7b5fea410;  alias, 1 drivers
v0x55f7b5fcced0_0 .net "b", 0 0, L_0x55f7b5fea570;  1 drivers
S_0x55f7b5fcd020 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fcc8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fea6b0 .functor AND 1, L_0x55f7b5fea720, L_0x55f7b5fea810, C4<1>, C4<1>;
v0x55f7b5fcd250_0 .net "a", 0 0, L_0x55f7b5fea720;  1 drivers
v0x55f7b5fcd330_0 .net "a_and_b", 0 0, L_0x55f7b5fea6b0;  alias, 1 drivers
v0x55f7b5fcd3f0_0 .net "b", 0 0, L_0x55f7b5fea810;  1 drivers
S_0x55f7b5fcd540 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fcc8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fea930 .functor AND 1, L_0x55f7b5fea410, L_0x55f7b5fea6b0, C4<1>, C4<1>;
v0x55f7b5fcd7a0_0 .net "a", 0 0, L_0x55f7b5fea410;  alias, 1 drivers
v0x55f7b5fcd870_0 .net "a_and_b", 0 0, L_0x55f7b5fea930;  alias, 1 drivers
v0x55f7b5fcd910_0 .net "b", 0 0, L_0x55f7b5fea6b0;  alias, 1 drivers
S_0x55f7b5fcddd0 .scope module, "and4" "AND_4" 2 16, 3 7 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fcef60_0 .net "a", 3 0, L_0x55f7b5febb60;  1 drivers
v0x55f7b5fcf040_0 .net "and0_1", 0 0, L_0x55f7b5feafd0;  1 drivers
v0x55f7b5fcf150_0 .net "and2_3", 0 0, L_0x55f7b5feb270;  1 drivers
v0x55f7b5fcf240_0 .net "out", 0 0, L_0x55f7b5feb580;  1 drivers
L_0x55f7b5feb040 .part L_0x55f7b5febb60, 0, 1;
L_0x55f7b5feb130 .part L_0x55f7b5febb60, 1, 1;
L_0x55f7b5feb2e0 .part L_0x55f7b5febb60, 2, 1;
L_0x55f7b5feb3d0 .part L_0x55f7b5febb60, 3, 1;
S_0x55f7b5fce000 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fcddd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5feafd0 .functor AND 1, L_0x55f7b5feb040, L_0x55f7b5feb130, C4<1>, C4<1>;
v0x55f7b5fce270_0 .net "a", 0 0, L_0x55f7b5feb040;  1 drivers
v0x55f7b5fce350_0 .net "a_and_b", 0 0, L_0x55f7b5feafd0;  alias, 1 drivers
v0x55f7b5fce410_0 .net "b", 0 0, L_0x55f7b5feb130;  1 drivers
S_0x55f7b5fce530 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fcddd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5feb270 .functor AND 1, L_0x55f7b5feb2e0, L_0x55f7b5feb3d0, C4<1>, C4<1>;
v0x55f7b5fce760_0 .net "a", 0 0, L_0x55f7b5feb2e0;  1 drivers
v0x55f7b5fce840_0 .net "a_and_b", 0 0, L_0x55f7b5feb270;  alias, 1 drivers
v0x55f7b5fce900_0 .net "b", 0 0, L_0x55f7b5feb3d0;  1 drivers
S_0x55f7b5fcea50 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fcddd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5feb580 .functor AND 1, L_0x55f7b5feafd0, L_0x55f7b5feb270, C4<1>, C4<1>;
v0x55f7b5fcecb0_0 .net "a", 0 0, L_0x55f7b5feafd0;  alias, 1 drivers
v0x55f7b5fced80_0 .net "a_and_b", 0 0, L_0x55f7b5feb580;  alias, 1 drivers
v0x55f7b5fcee20_0 .net "b", 0 0, L_0x55f7b5feb270;  alias, 1 drivers
S_0x55f7b5fcf2e0 .scope module, "and5" "AND_4" 2 17, 3 7 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fd0490_0 .net "a", 3 0, L_0x55f7b5fec7e0;  1 drivers
v0x55f7b5fd0570_0 .net "and0_1", 0 0, L_0x55f7b5febca0;  1 drivers
v0x55f7b5fd0680_0 .net "and2_3", 0 0, L_0x55f7b5febf40;  1 drivers
v0x55f7b5fd0770_0 .net "out", 0 0, L_0x55f7b5fec1c0;  1 drivers
L_0x55f7b5febd10 .part L_0x55f7b5fec7e0, 0, 1;
L_0x55f7b5febe00 .part L_0x55f7b5fec7e0, 1, 1;
L_0x55f7b5febfb0 .part L_0x55f7b5fec7e0, 2, 1;
L_0x55f7b5fec0a0 .part L_0x55f7b5fec7e0, 3, 1;
S_0x55f7b5fcf500 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fcf2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5febca0 .functor AND 1, L_0x55f7b5febd10, L_0x55f7b5febe00, C4<1>, C4<1>;
v0x55f7b5fcf770_0 .net "a", 0 0, L_0x55f7b5febd10;  1 drivers
v0x55f7b5fcf850_0 .net "a_and_b", 0 0, L_0x55f7b5febca0;  alias, 1 drivers
v0x55f7b5fcf910_0 .net "b", 0 0, L_0x55f7b5febe00;  1 drivers
S_0x55f7b5fcfa60 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fcf2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5febf40 .functor AND 1, L_0x55f7b5febfb0, L_0x55f7b5fec0a0, C4<1>, C4<1>;
v0x55f7b5fcfc90_0 .net "a", 0 0, L_0x55f7b5febfb0;  1 drivers
v0x55f7b5fcfd70_0 .net "a_and_b", 0 0, L_0x55f7b5febf40;  alias, 1 drivers
v0x55f7b5fcfe30_0 .net "b", 0 0, L_0x55f7b5fec0a0;  1 drivers
S_0x55f7b5fcff80 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fcf2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fec1c0 .functor AND 1, L_0x55f7b5febca0, L_0x55f7b5febf40, C4<1>, C4<1>;
v0x55f7b5fd01e0_0 .net "a", 0 0, L_0x55f7b5febca0;  alias, 1 drivers
v0x55f7b5fd02b0_0 .net "a_and_b", 0 0, L_0x55f7b5fec1c0;  alias, 1 drivers
v0x55f7b5fd0350_0 .net "b", 0 0, L_0x55f7b5febf40;  alias, 1 drivers
S_0x55f7b5fd0810 .scope module, "and6" "AND_4" 2 18, 3 7 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fd19c0_0 .net "a", 3 0, L_0x55f7b5fed5d0;  1 drivers
v0x55f7b5fd1aa0_0 .net "and0_1", 0 0, L_0x55f7b5feca40;  1 drivers
v0x55f7b5fd1bb0_0 .net "and2_3", 0 0, L_0x55f7b5fecce0;  1 drivers
v0x55f7b5fd1ca0_0 .net "out", 0 0, L_0x55f7b5fecff0;  1 drivers
L_0x55f7b5fecab0 .part L_0x55f7b5fed5d0, 0, 1;
L_0x55f7b5fecba0 .part L_0x55f7b5fed5d0, 1, 1;
L_0x55f7b5fecd50 .part L_0x55f7b5fed5d0, 2, 1;
L_0x55f7b5fece40 .part L_0x55f7b5fed5d0, 3, 1;
S_0x55f7b5fd0a30 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fd0810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5feca40 .functor AND 1, L_0x55f7b5fecab0, L_0x55f7b5fecba0, C4<1>, C4<1>;
v0x55f7b5fd0ca0_0 .net "a", 0 0, L_0x55f7b5fecab0;  1 drivers
v0x55f7b5fd0d80_0 .net "a_and_b", 0 0, L_0x55f7b5feca40;  alias, 1 drivers
v0x55f7b5fd0e40_0 .net "b", 0 0, L_0x55f7b5fecba0;  1 drivers
S_0x55f7b5fd0f90 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fd0810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fecce0 .functor AND 1, L_0x55f7b5fecd50, L_0x55f7b5fece40, C4<1>, C4<1>;
v0x55f7b5fd11c0_0 .net "a", 0 0, L_0x55f7b5fecd50;  1 drivers
v0x55f7b5fd12a0_0 .net "a_and_b", 0 0, L_0x55f7b5fecce0;  alias, 1 drivers
v0x55f7b5fd1360_0 .net "b", 0 0, L_0x55f7b5fece40;  1 drivers
S_0x55f7b5fd14b0 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fd0810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fecff0 .functor AND 1, L_0x55f7b5feca40, L_0x55f7b5fecce0, C4<1>, C4<1>;
v0x55f7b5fd1710_0 .net "a", 0 0, L_0x55f7b5feca40;  alias, 1 drivers
v0x55f7b5fd17e0_0 .net "a_and_b", 0 0, L_0x55f7b5fecff0;  alias, 1 drivers
v0x55f7b5fd1880_0 .net "b", 0 0, L_0x55f7b5fecce0;  alias, 1 drivers
S_0x55f7b5fd1d40 .scope module, "and7" "AND_4" 2 19, 3 7 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fd2ef0_0 .net "a", 3 0, L_0x55f7b5fee510;  1 drivers
v0x55f7b5fd2fd0_0 .net "and0_1", 0 0, L_0x55f7b5fed6c0;  1 drivers
v0x55f7b5fd30e0_0 .net "and2_3", 0 0, L_0x55f7b5fed960;  1 drivers
v0x55f7b5fd31d0_0 .net "out", 0 0, L_0x55f7b5fedc40;  1 drivers
L_0x55f7b5fed730 .part L_0x55f7b5fee510, 0, 1;
L_0x55f7b5fed820 .part L_0x55f7b5fee510, 1, 1;
L_0x55f7b5fed9d0 .part L_0x55f7b5fee510, 2, 1;
L_0x55f7b5fedac0 .part L_0x55f7b5fee510, 3, 1;
S_0x55f7b5fd1f60 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fd1d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fed6c0 .functor AND 1, L_0x55f7b5fed730, L_0x55f7b5fed820, C4<1>, C4<1>;
v0x55f7b5fd21d0_0 .net "a", 0 0, L_0x55f7b5fed730;  1 drivers
v0x55f7b5fd22b0_0 .net "a_and_b", 0 0, L_0x55f7b5fed6c0;  alias, 1 drivers
v0x55f7b5fd2370_0 .net "b", 0 0, L_0x55f7b5fed820;  1 drivers
S_0x55f7b5fd24c0 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fd1d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fed960 .functor AND 1, L_0x55f7b5fed9d0, L_0x55f7b5fedac0, C4<1>, C4<1>;
v0x55f7b5fd26f0_0 .net "a", 0 0, L_0x55f7b5fed9d0;  1 drivers
v0x55f7b5fd27d0_0 .net "a_and_b", 0 0, L_0x55f7b5fed960;  alias, 1 drivers
v0x55f7b5fd2890_0 .net "b", 0 0, L_0x55f7b5fedac0;  1 drivers
S_0x55f7b5fd29e0 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fd1d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fedc40 .functor AND 1, L_0x55f7b5fed6c0, L_0x55f7b5fed960, C4<1>, C4<1>;
v0x55f7b5fd2c40_0 .net "a", 0 0, L_0x55f7b5fed6c0;  alias, 1 drivers
v0x55f7b5fd2d10_0 .net "a_and_b", 0 0, L_0x55f7b5fedc40;  alias, 1 drivers
v0x55f7b5fd2db0_0 .net "b", 0 0, L_0x55f7b5fed960;  alias, 1 drivers
S_0x55f7b5fd3270 .scope module, "not0" "NOT" 2 8, 3 39 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "not_a";
    .port_info 1 /INPUT 1 "a";
L_0x55f7b5fa2140 .functor NOT 1, L_0x55f7b5fe7ca0, C4<0>, C4<0>, C4<0>;
v0x55f7b5fd3490_0 .net "a", 0 0, L_0x55f7b5fe7ca0;  1 drivers
v0x55f7b5fd3570_0 .net "not_a", 0 0, L_0x55f7b5fa2140;  1 drivers
S_0x55f7b5fd3690 .scope module, "not1" "NOT" 2 9, 3 39 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "not_a";
    .port_info 1 /INPUT 1 "a";
L_0x55f7b5fa3e90 .functor NOT 1, L_0x55f7b5fe7da0, C4<0>, C4<0>, C4<0>;
v0x55f7b5fd3860_0 .net "a", 0 0, L_0x55f7b5fe7da0;  1 drivers
v0x55f7b5fd3940_0 .net "not_a", 0 0, L_0x55f7b5fa3e90;  1 drivers
S_0x55f7b5fd3a60 .scope module, "not2" "NOT" 2 10, 3 39 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "not_a";
    .port_info 1 /INPUT 1 "a";
L_0x55f7b5fa01a0 .functor NOT 1, L_0x55f7b5fe80d0, C4<0>, C4<0>, C4<0>;
v0x55f7b5fd3c80_0 .net "a", 0 0, L_0x55f7b5fe80d0;  1 drivers
v0x55f7b5fd3d60_0 .net "not_a", 0 0, L_0x55f7b5fa01a0;  1 drivers
S_0x55f7b5fd3e80 .scope module, "or0" "OR_8" 2 21, 3 22 0, S_0x55f7b5fa50d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 8 "a";
v0x55f7b5fd64f0_0 .net "a", 7 0, L_0x55f7b5feddd0;  alias, 1 drivers
v0x55f7b5fd65d0_0 .net "out", 0 0, L_0x55f7b5fef7f0;  alias, 1 drivers
v0x55f7b5fd66c0_0 .net "stage0", 3 0, L_0x55f7b5feef50;  1 drivers
v0x55f7b5fd6790_0 .net "stage1", 1 0, L_0x55f7b5fef6b0;  1 drivers
L_0x55f7b5fee760 .part L_0x55f7b5feddd0, 0, 1;
L_0x55f7b5fee850 .part L_0x55f7b5feddd0, 1, 1;
L_0x55f7b5fee9b0 .part L_0x55f7b5feddd0, 2, 1;
L_0x55f7b5feea50 .part L_0x55f7b5feddd0, 3, 1;
L_0x55f7b5feebb0 .part L_0x55f7b5feddd0, 4, 1;
L_0x55f7b5feeca0 .part L_0x55f7b5feddd0, 5, 1;
L_0x55f7b5feef50 .concat8 [ 1 1 1 1], L_0x55f7b5fee6f0, L_0x55f7b5fee940, L_0x55f7b5feeb40, L_0x55f7b5feeee0;
L_0x55f7b5fef160 .part L_0x55f7b5feddd0, 6, 1;
L_0x55f7b5fef2a0 .part L_0x55f7b5feddd0, 7, 1;
L_0x55f7b5fef400 .part L_0x55f7b5feef50, 0, 1;
L_0x55f7b5fef5a0 .part L_0x55f7b5feef50, 1, 1;
L_0x55f7b5fef6b0 .concat8 [ 1 1 0 0], L_0x55f7b5fef390, L_0x55f7b5fef640;
L_0x55f7b5fef860 .part L_0x55f7b5feef50, 2, 1;
L_0x55f7b5fef950 .part L_0x55f7b5feef50, 3, 1;
L_0x55f7b5fefa70 .part L_0x55f7b5fef6b0, 0, 1;
L_0x55f7b5fefbb0 .part L_0x55f7b5fef6b0, 1, 1;
S_0x55f7b5fd40a0 .scope module, "or0" "OR" 3 28, 3 16 0, S_0x55f7b5fd3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_or_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fee6f0 .functor OR 1, L_0x55f7b5fee760, L_0x55f7b5fee850, C4<0>, C4<0>;
v0x55f7b5fd4310_0 .net "a", 0 0, L_0x55f7b5fee760;  1 drivers
v0x55f7b5fd43f0_0 .net "a_or_b", 0 0, L_0x55f7b5fee6f0;  1 drivers
v0x55f7b5fd44b0_0 .net "b", 0 0, L_0x55f7b5fee850;  1 drivers
S_0x55f7b5fd4600 .scope module, "or1" "OR" 3 29, 3 16 0, S_0x55f7b5fd3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_or_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fee940 .functor OR 1, L_0x55f7b5fee9b0, L_0x55f7b5feea50, C4<0>, C4<0>;
v0x55f7b5fd4830_0 .net "a", 0 0, L_0x55f7b5fee9b0;  1 drivers
v0x55f7b5fd4910_0 .net "a_or_b", 0 0, L_0x55f7b5fee940;  1 drivers
v0x55f7b5fd49d0_0 .net "b", 0 0, L_0x55f7b5feea50;  1 drivers
S_0x55f7b5fd4b20 .scope module, "or2" "OR" 3 30, 3 16 0, S_0x55f7b5fd3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_or_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5feeb40 .functor OR 1, L_0x55f7b5feebb0, L_0x55f7b5feeca0, C4<0>, C4<0>;
v0x55f7b5fd4d80_0 .net "a", 0 0, L_0x55f7b5feebb0;  1 drivers
v0x55f7b5fd4e40_0 .net "a_or_b", 0 0, L_0x55f7b5feeb40;  1 drivers
v0x55f7b5fd4f00_0 .net "b", 0 0, L_0x55f7b5feeca0;  1 drivers
S_0x55f7b5fd5050 .scope module, "or3" "OR" 3 31, 3 16 0, S_0x55f7b5fd3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_or_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5feeee0 .functor OR 1, L_0x55f7b5fef160, L_0x55f7b5fef2a0, C4<0>, C4<0>;
v0x55f7b5fd5280_0 .net "a", 0 0, L_0x55f7b5fef160;  1 drivers
v0x55f7b5fd5360_0 .net "a_or_b", 0 0, L_0x55f7b5feeee0;  1 drivers
v0x55f7b5fd5420_0 .net "b", 0 0, L_0x55f7b5fef2a0;  1 drivers
S_0x55f7b5fd5570 .scope module, "or4" "OR" 3 33, 3 16 0, S_0x55f7b5fd3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_or_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fef390 .functor OR 1, L_0x55f7b5fef400, L_0x55f7b5fef5a0, C4<0>, C4<0>;
v0x55f7b5fd57f0_0 .net "a", 0 0, L_0x55f7b5fef400;  1 drivers
v0x55f7b5fd58d0_0 .net "a_or_b", 0 0, L_0x55f7b5fef390;  1 drivers
v0x55f7b5fd5990_0 .net "b", 0 0, L_0x55f7b5fef5a0;  1 drivers
S_0x55f7b5fd5ab0 .scope module, "or5" "OR" 3 34, 3 16 0, S_0x55f7b5fd3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_or_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fef640 .functor OR 1, L_0x55f7b5fef860, L_0x55f7b5fef950, C4<0>, C4<0>;
v0x55f7b5fd5ce0_0 .net "a", 0 0, L_0x55f7b5fef860;  1 drivers
v0x55f7b5fd5dc0_0 .net "a_or_b", 0 0, L_0x55f7b5fef640;  1 drivers
v0x55f7b5fd5e80_0 .net "b", 0 0, L_0x55f7b5fef950;  1 drivers
S_0x55f7b5fd5fd0 .scope module, "or6" "OR" 3 36, 3 16 0, S_0x55f7b5fd3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_or_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fef7f0 .functor OR 1, L_0x55f7b5fefa70, L_0x55f7b5fefbb0, C4<0>, C4<0>;
v0x55f7b5fd6200_0 .net "a", 0 0, L_0x55f7b5fefa70;  1 drivers
v0x55f7b5fd62e0_0 .net "a_or_b", 0 0, L_0x55f7b5fef7f0;  alias, 1 drivers
v0x55f7b5fd63a0_0 .net "b", 0 0, L_0x55f7b5fefbb0;  1 drivers
S_0x55f7b5f64520 .scope module, "NAND_3" "NAND_3" 3 57;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 3 "a";
o0x7f65b21cf108 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55f7b5fd9680_0 .net "a", 2 0, o0x7f65b21cf108;  0 drivers
v0x55f7b5fd9760_0 .net "and_0_1", 0 0, L_0x55f7b5fefd30;  1 drivers
v0x55f7b5fd9870_0 .net "out", 0 0, L_0x55f7b5ff00d0;  1 drivers
L_0x55f7b5fefda0 .part o0x7f65b21cf108, 0, 1;
L_0x55f7b5fefe90 .part o0x7f65b21cf108, 1, 1;
L_0x55f7b5ff0190 .part o0x7f65b21cf108, 2, 1;
S_0x55f7b5fd8b80 .scope module, "and0" "AND" 3 61, 3 1 0, S_0x55f7b5f64520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5fefd30 .functor AND 1, L_0x55f7b5fefda0, L_0x55f7b5fefe90, C4<1>, C4<1>;
v0x55f7b5fd8dd0_0 .net "a", 0 0, L_0x55f7b5fefda0;  1 drivers
v0x55f7b5fd8eb0_0 .net "a_and_b", 0 0, L_0x55f7b5fefd30;  alias, 1 drivers
v0x55f7b5fd8f70_0 .net "b", 0 0, L_0x55f7b5fefe90;  1 drivers
S_0x55f7b5fd9090 .scope module, "nand0" "NAND" 3 62, 3 51 0, S_0x55f7b5f64520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_nand_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5feffd0 .functor AND 1, L_0x55f7b5fefd30, L_0x55f7b5ff0190, C4<1>, C4<1>;
L_0x55f7b5ff00d0 .functor NOT 1, L_0x55f7b5feffd0, C4<0>, C4<0>, C4<0>;
v0x55f7b5fd92c0_0 .net *"_ivl_0", 0 0, L_0x55f7b5feffd0;  1 drivers
v0x55f7b5fd93c0_0 .net "a", 0 0, L_0x55f7b5fefd30;  alias, 1 drivers
v0x55f7b5fd94b0_0 .net "a_nand_b", 0 0, L_0x55f7b5ff00d0;  alias, 1 drivers
v0x55f7b5fd9580_0 .net "b", 0 0, L_0x55f7b5ff0190;  1 drivers
S_0x55f7b5f646e0 .scope module, "XOR" "XOR" 3 45;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_xor_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
o0x7f65b21cf2b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f7b5ff0280 .functor NOT 1, o0x7f65b21cf2b8, C4<0>, C4<0>, C4<0>;
o0x7f65b21cf258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f7b5ff02f0 .functor AND 1, o0x7f65b21cf258, L_0x55f7b5ff0280, C4<1>, C4<1>;
L_0x55f7b5ff03b0 .functor NOT 1, o0x7f65b21cf258, C4<0>, C4<0>, C4<0>;
L_0x55f7b5ff0470 .functor AND 1, L_0x55f7b5ff03b0, o0x7f65b21cf2b8, C4<1>, C4<1>;
L_0x55f7b5ff0580 .functor OR 1, L_0x55f7b5ff02f0, L_0x55f7b5ff0470, C4<0>, C4<0>;
v0x55f7b5fd9940_0 .net *"_ivl_0", 0 0, L_0x55f7b5ff0280;  1 drivers
v0x55f7b5fd9a20_0 .net *"_ivl_2", 0 0, L_0x55f7b5ff02f0;  1 drivers
v0x55f7b5fd9b00_0 .net *"_ivl_4", 0 0, L_0x55f7b5ff03b0;  1 drivers
v0x55f7b5fd9bf0_0 .net *"_ivl_6", 0 0, L_0x55f7b5ff0470;  1 drivers
v0x55f7b5fd9cd0_0 .net "a", 0 0, o0x7f65b21cf258;  0 drivers
v0x55f7b5fd9de0_0 .net "a_xor_b", 0 0, L_0x55f7b5ff0580;  1 drivers
v0x55f7b5fd9ea0_0 .net "b", 0 0, o0x7f65b21cf2b8;  0 drivers
S_0x55f7b5f65f60 .scope module, "decoder_tb" "decoder_tb" 4 1;
 .timescale 0 0;
v0x55f7b5fe7ab0_0 .var "combination", 2 0;
v0x55f7b5fe7b70_0 .net "out", 7 0, L_0x55f7b5ff65d0;  1 drivers
S_0x55f7b5fd9fe0 .scope module, "myDecoder" "Decoder_3_8" 4 4, 2 24 0, S_0x55f7b5f65f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 3 "s";
P_0x55f7b5fda1c0 .param/l "enable" 0 2 28, C4<1>;
v0x55f7b5fe58b0_0 .net *"_ivl_101", 0 0, L_0x55f7b5ff6670;  1 drivers
v0x55f7b5fe5990_0 .net *"_ivl_103", 0 0, L_0x55f7b5ff6830;  1 drivers
v0x55f7b5fe5a70_0 .net *"_ivl_105", 0 0, L_0x55f7b5ff68d0;  1 drivers
L_0x7f65b2183210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe5b60_0 .net/2u *"_ivl_106", 0 0, L_0x7f65b2183210;  1 drivers
v0x55f7b5fe5c40_0 .net *"_ivl_16", 0 0, L_0x55f7b5ff1440;  1 drivers
v0x55f7b5fe5d70_0 .net *"_ivl_18", 0 0, L_0x55f7b5ff14e0;  1 drivers
v0x55f7b5fe5e50_0 .net *"_ivl_20", 0 0, L_0x55f7b5ff15c0;  1 drivers
L_0x7f65b2183018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe5f30_0 .net/2u *"_ivl_21", 0 0, L_0x7f65b2183018;  1 drivers
v0x55f7b5fe6010_0 .net *"_ivl_28", 0 0, L_0x55f7b5ff1fc0;  1 drivers
v0x55f7b5fe6180_0 .net *"_ivl_30", 0 0, L_0x55f7b5ff2060;  1 drivers
v0x55f7b5fe6260_0 .net *"_ivl_32", 0 0, L_0x55f7b5ff2160;  1 drivers
L_0x7f65b2183060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe6340_0 .net/2u *"_ivl_33", 0 0, L_0x7f65b2183060;  1 drivers
v0x55f7b5fe6420_0 .net *"_ivl_40", 0 0, L_0x55f7b5ff2a70;  1 drivers
v0x55f7b5fe6500_0 .net *"_ivl_42", 0 0, L_0x55f7b5ff2b10;  1 drivers
v0x55f7b5fe65e0_0 .net *"_ivl_44", 0 0, L_0x55f7b5ff2c30;  1 drivers
L_0x7f65b21830a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe66c0_0 .net/2u *"_ivl_45", 0 0, L_0x7f65b21830a8;  1 drivers
v0x55f7b5fe67a0_0 .net *"_ivl_52", 0 0, L_0x55f7b5ff35f0;  1 drivers
v0x55f7b5fe6880_0 .net *"_ivl_54", 0 0, L_0x55f7b5ff3690;  1 drivers
v0x55f7b5fe6960_0 .net *"_ivl_56", 0 0, L_0x55f7b5ff37d0;  1 drivers
L_0x7f65b21830f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe6a40_0 .net/2u *"_ivl_57", 0 0, L_0x7f65b21830f0;  1 drivers
v0x55f7b5fe6b20_0 .net *"_ivl_64", 0 0, L_0x55f7b5ff40f0;  1 drivers
v0x55f7b5fe6c00_0 .net *"_ivl_66", 0 0, L_0x55f7b5ff4190;  1 drivers
v0x55f7b5fe6ce0_0 .net *"_ivl_68", 0 0, L_0x55f7b5ff42f0;  1 drivers
L_0x7f65b2183138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe6dc0_0 .net/2u *"_ivl_69", 0 0, L_0x7f65b2183138;  1 drivers
v0x55f7b5fe6ea0_0 .net *"_ivl_76", 0 0, L_0x55f7b5ff4d30;  1 drivers
v0x55f7b5fe6f80_0 .net *"_ivl_78", 0 0, L_0x55f7b5ff4dd0;  1 drivers
v0x55f7b5fe7060_0 .net *"_ivl_80", 0 0, L_0x55f7b5ff4f50;  1 drivers
L_0x7f65b2183180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe7140_0 .net/2u *"_ivl_81", 0 0, L_0x7f65b2183180;  1 drivers
v0x55f7b5fe7220_0 .net *"_ivl_88", 0 0, L_0x55f7b5ff5960;  1 drivers
v0x55f7b5fe7300_0 .net *"_ivl_90", 0 0, L_0x55f7b5ff5a00;  1 drivers
v0x55f7b5fe73e0_0 .net *"_ivl_92", 0 0, L_0x55f7b5ff5ba0;  1 drivers
L_0x7f65b21831c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe74c0_0 .net/2u *"_ivl_93", 0 0, L_0x7f65b21831c8;  1 drivers
v0x55f7b5fe75a0_0 .net "not_s", 2 0, L_0x55f7b5ff0a10;  1 drivers
v0x55f7b5fe7890_0 .net "out", 7 0, L_0x55f7b5ff65d0;  alias, 1 drivers
v0x55f7b5fe7970_0 .net "s", 2 0, v0x55f7b5fe7ab0_0;  1 drivers
L_0x55f7b5ff0700 .part v0x55f7b5fe7ab0_0, 0, 1;
L_0x55f7b5ff08b0 .part v0x55f7b5fe7ab0_0, 1, 1;
L_0x55f7b5ff0a10 .concat8 [ 1 1 1 0], L_0x55f7b5ff0690, L_0x55f7b5ff0840, L_0x55f7b5ff09a0;
L_0x55f7b5ff0ba0 .part v0x55f7b5fe7ab0_0, 2, 1;
L_0x55f7b5ff1440 .part L_0x55f7b5ff0a10, 2, 1;
L_0x55f7b5ff14e0 .part L_0x55f7b5ff0a10, 1, 1;
L_0x55f7b5ff15c0 .part L_0x55f7b5ff0a10, 0, 1;
L_0x55f7b5ff16f0 .concat [ 1 1 1 1], L_0x7f65b2183018, L_0x55f7b5ff15c0, L_0x55f7b5ff14e0, L_0x55f7b5ff1440;
L_0x55f7b5ff1fc0 .part L_0x55f7b5ff0a10, 2, 1;
L_0x55f7b5ff2060 .part L_0x55f7b5ff0a10, 1, 1;
L_0x55f7b5ff2160 .part v0x55f7b5fe7ab0_0, 0, 1;
L_0x55f7b5ff2200 .concat [ 1 1 1 1], L_0x7f65b2183060, L_0x55f7b5ff2160, L_0x55f7b5ff2060, L_0x55f7b5ff1fc0;
L_0x55f7b5ff2a70 .part L_0x55f7b5ff0a10, 2, 1;
L_0x55f7b5ff2b10 .part v0x55f7b5fe7ab0_0, 1, 1;
L_0x55f7b5ff2c30 .part L_0x55f7b5ff0a10, 0, 1;
L_0x55f7b5ff2de0 .concat [ 1 1 1 1], L_0x7f65b21830a8, L_0x55f7b5ff2c30, L_0x55f7b5ff2b10, L_0x55f7b5ff2a70;
L_0x55f7b5ff35f0 .part L_0x55f7b5ff0a10, 2, 1;
L_0x55f7b5ff3690 .part v0x55f7b5fe7ab0_0, 1, 1;
L_0x55f7b5ff37d0 .part v0x55f7b5fe7ab0_0, 0, 1;
L_0x55f7b5ff3980 .concat [ 1 1 1 1], L_0x7f65b21830f0, L_0x55f7b5ff37d0, L_0x55f7b5ff3690, L_0x55f7b5ff35f0;
L_0x55f7b5ff40f0 .part v0x55f7b5fe7ab0_0, 2, 1;
L_0x55f7b5ff4190 .part L_0x55f7b5ff0a10, 1, 1;
L_0x55f7b5ff42f0 .part L_0x55f7b5ff0a10, 0, 1;
L_0x55f7b5ff4390 .concat [ 1 1 1 1], L_0x7f65b2183138, L_0x55f7b5ff42f0, L_0x55f7b5ff4190, L_0x55f7b5ff40f0;
L_0x55f7b5ff4d30 .part v0x55f7b5fe7ab0_0, 2, 1;
L_0x55f7b5ff4dd0 .part L_0x55f7b5ff0a10, 1, 1;
L_0x55f7b5ff4f50 .part v0x55f7b5fe7ab0_0, 0, 1;
L_0x55f7b5ff4ff0 .concat [ 1 1 1 1], L_0x7f65b2183180, L_0x55f7b5ff4f50, L_0x55f7b5ff4dd0, L_0x55f7b5ff4d30;
L_0x55f7b5ff5960 .part v0x55f7b5fe7ab0_0, 2, 1;
L_0x55f7b5ff5a00 .part v0x55f7b5fe7ab0_0, 1, 1;
L_0x55f7b5ff5ba0 .part L_0x55f7b5ff0a10, 0, 1;
L_0x55f7b5ff5c40 .concat [ 1 1 1 1], L_0x7f65b21831c8, L_0x55f7b5ff5ba0, L_0x55f7b5ff5a00, L_0x55f7b5ff5960;
LS_0x55f7b5ff65d0_0_0 .concat8 [ 1 1 1 1], L_0x55f7b5ff12b0, L_0x55f7b5ff1e30, L_0x55f7b5ff28e0, L_0x55f7b5ff3460;
LS_0x55f7b5ff65d0_0_4 .concat8 [ 1 1 1 1], L_0x55f7b5ff3ff0, L_0x55f7b5ff4ba0, L_0x55f7b5ff57d0, L_0x55f7b5ff6440;
L_0x55f7b5ff65d0 .concat8 [ 4 4 0 0], LS_0x55f7b5ff65d0_0_0, LS_0x55f7b5ff65d0_0_4;
L_0x55f7b5ff6670 .part v0x55f7b5fe7ab0_0, 2, 1;
L_0x55f7b5ff6830 .part v0x55f7b5fe7ab0_0, 1, 1;
L_0x55f7b5ff68d0 .part v0x55f7b5fe7ab0_0, 0, 1;
L_0x55f7b5ff6710 .concat [ 1 1 1 1], L_0x7f65b2183210, L_0x55f7b5ff68d0, L_0x55f7b5ff6830, L_0x55f7b5ff6670;
S_0x55f7b5fda2e0 .scope module, "and0" "AND_4" 2 34, 3 7 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fdb4a0_0 .net "a", 3 0, L_0x55f7b5ff16f0;  1 drivers
v0x55f7b5fdb580_0 .net "and0_1", 0 0, L_0x55f7b5ff0d50;  1 drivers
v0x55f7b5fdb690_0 .net "and2_3", 0 0, L_0x55f7b5ff0fa0;  1 drivers
v0x55f7b5fdb780_0 .net "out", 0 0, L_0x55f7b5ff12b0;  1 drivers
L_0x55f7b5ff0dc0 .part L_0x55f7b5ff16f0, 0, 1;
L_0x55f7b5ff0e60 .part L_0x55f7b5ff16f0, 1, 1;
L_0x55f7b5ff1010 .part L_0x55f7b5ff16f0, 2, 1;
L_0x55f7b5ff1100 .part L_0x55f7b5ff16f0, 3, 1;
S_0x55f7b5fda540 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fda2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff0d50 .functor AND 1, L_0x55f7b5ff0dc0, L_0x55f7b5ff0e60, C4<1>, C4<1>;
v0x55f7b5fda7b0_0 .net "a", 0 0, L_0x55f7b5ff0dc0;  1 drivers
v0x55f7b5fda890_0 .net "a_and_b", 0 0, L_0x55f7b5ff0d50;  alias, 1 drivers
v0x55f7b5fda950_0 .net "b", 0 0, L_0x55f7b5ff0e60;  1 drivers
S_0x55f7b5fdaa70 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fda2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff0fa0 .functor AND 1, L_0x55f7b5ff1010, L_0x55f7b5ff1100, C4<1>, C4<1>;
v0x55f7b5fdaca0_0 .net "a", 0 0, L_0x55f7b5ff1010;  1 drivers
v0x55f7b5fdad80_0 .net "a_and_b", 0 0, L_0x55f7b5ff0fa0;  alias, 1 drivers
v0x55f7b5fdae40_0 .net "b", 0 0, L_0x55f7b5ff1100;  1 drivers
S_0x55f7b5fdaf90 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fda2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff12b0 .functor AND 1, L_0x55f7b5ff0d50, L_0x55f7b5ff0fa0, C4<1>, C4<1>;
v0x55f7b5fdb1f0_0 .net "a", 0 0, L_0x55f7b5ff0d50;  alias, 1 drivers
v0x55f7b5fdb2c0_0 .net "a_and_b", 0 0, L_0x55f7b5ff12b0;  alias, 1 drivers
v0x55f7b5fdb360_0 .net "b", 0 0, L_0x55f7b5ff0fa0;  alias, 1 drivers
S_0x55f7b5fdb820 .scope module, "and1" "AND_4" 2 35, 3 7 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fdc9d0_0 .net "a", 3 0, L_0x55f7b5ff2200;  1 drivers
v0x55f7b5fdcab0_0 .net "and0_1", 0 0, L_0x55f7b5ff1880;  1 drivers
v0x55f7b5fdcbc0_0 .net "and2_3", 0 0, L_0x55f7b5ff1b20;  1 drivers
v0x55f7b5fdccb0_0 .net "out", 0 0, L_0x55f7b5ff1e30;  1 drivers
L_0x55f7b5ff18f0 .part L_0x55f7b5ff2200, 0, 1;
L_0x55f7b5ff19e0 .part L_0x55f7b5ff2200, 1, 1;
L_0x55f7b5ff1b90 .part L_0x55f7b5ff2200, 2, 1;
L_0x55f7b5ff1c80 .part L_0x55f7b5ff2200, 3, 1;
S_0x55f7b5fdba40 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fdb820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff1880 .functor AND 1, L_0x55f7b5ff18f0, L_0x55f7b5ff19e0, C4<1>, C4<1>;
v0x55f7b5fdbcb0_0 .net "a", 0 0, L_0x55f7b5ff18f0;  1 drivers
v0x55f7b5fdbd90_0 .net "a_and_b", 0 0, L_0x55f7b5ff1880;  alias, 1 drivers
v0x55f7b5fdbe50_0 .net "b", 0 0, L_0x55f7b5ff19e0;  1 drivers
S_0x55f7b5fdbfa0 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fdb820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff1b20 .functor AND 1, L_0x55f7b5ff1b90, L_0x55f7b5ff1c80, C4<1>, C4<1>;
v0x55f7b5fdc1d0_0 .net "a", 0 0, L_0x55f7b5ff1b90;  1 drivers
v0x55f7b5fdc2b0_0 .net "a_and_b", 0 0, L_0x55f7b5ff1b20;  alias, 1 drivers
v0x55f7b5fdc370_0 .net "b", 0 0, L_0x55f7b5ff1c80;  1 drivers
S_0x55f7b5fdc4c0 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fdb820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff1e30 .functor AND 1, L_0x55f7b5ff1880, L_0x55f7b5ff1b20, C4<1>, C4<1>;
v0x55f7b5fdc720_0 .net "a", 0 0, L_0x55f7b5ff1880;  alias, 1 drivers
v0x55f7b5fdc7f0_0 .net "a_and_b", 0 0, L_0x55f7b5ff1e30;  alias, 1 drivers
v0x55f7b5fdc890_0 .net "b", 0 0, L_0x55f7b5ff1b20;  alias, 1 drivers
S_0x55f7b5fdcd50 .scope module, "and2" "AND_4" 2 36, 3 7 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fddf10_0 .net "a", 3 0, L_0x55f7b5ff2de0;  1 drivers
v0x55f7b5fddff0_0 .net "and0_1", 0 0, L_0x55f7b5ff2360;  1 drivers
v0x55f7b5fde100_0 .net "and2_3", 0 0, L_0x55f7b5ff2600;  1 drivers
v0x55f7b5fde1f0_0 .net "out", 0 0, L_0x55f7b5ff28e0;  1 drivers
L_0x55f7b5ff23d0 .part L_0x55f7b5ff2de0, 0, 1;
L_0x55f7b5ff24c0 .part L_0x55f7b5ff2de0, 1, 1;
L_0x55f7b5ff2670 .part L_0x55f7b5ff2de0, 2, 1;
L_0x55f7b5ff2760 .part L_0x55f7b5ff2de0, 3, 1;
S_0x55f7b5fdcfa0 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fdcd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff2360 .functor AND 1, L_0x55f7b5ff23d0, L_0x55f7b5ff24c0, C4<1>, C4<1>;
v0x55f7b5fdd1f0_0 .net "a", 0 0, L_0x55f7b5ff23d0;  1 drivers
v0x55f7b5fdd2d0_0 .net "a_and_b", 0 0, L_0x55f7b5ff2360;  alias, 1 drivers
v0x55f7b5fdd390_0 .net "b", 0 0, L_0x55f7b5ff24c0;  1 drivers
S_0x55f7b5fdd4e0 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fdcd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff2600 .functor AND 1, L_0x55f7b5ff2670, L_0x55f7b5ff2760, C4<1>, C4<1>;
v0x55f7b5fdd710_0 .net "a", 0 0, L_0x55f7b5ff2670;  1 drivers
v0x55f7b5fdd7f0_0 .net "a_and_b", 0 0, L_0x55f7b5ff2600;  alias, 1 drivers
v0x55f7b5fdd8b0_0 .net "b", 0 0, L_0x55f7b5ff2760;  1 drivers
S_0x55f7b5fdda00 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fdcd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff28e0 .functor AND 1, L_0x55f7b5ff2360, L_0x55f7b5ff2600, C4<1>, C4<1>;
v0x55f7b5fddc60_0 .net "a", 0 0, L_0x55f7b5ff2360;  alias, 1 drivers
v0x55f7b5fddd30_0 .net "a_and_b", 0 0, L_0x55f7b5ff28e0;  alias, 1 drivers
v0x55f7b5fdddd0_0 .net "b", 0 0, L_0x55f7b5ff2600;  alias, 1 drivers
S_0x55f7b5fde290 .scope module, "and3" "AND_4" 2 37, 3 7 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fdf440_0 .net "a", 3 0, L_0x55f7b5ff3980;  1 drivers
v0x55f7b5fdf520_0 .net "and0_1", 0 0, L_0x55f7b5ff22f0;  1 drivers
v0x55f7b5fdf630_0 .net "and2_3", 0 0, L_0x55f7b5ff31e0;  1 drivers
v0x55f7b5fdf720_0 .net "out", 0 0, L_0x55f7b5ff3460;  1 drivers
L_0x55f7b5ff2fb0 .part L_0x55f7b5ff3980, 0, 1;
L_0x55f7b5ff30a0 .part L_0x55f7b5ff3980, 1, 1;
L_0x55f7b5ff3250 .part L_0x55f7b5ff3980, 2, 1;
L_0x55f7b5ff3340 .part L_0x55f7b5ff3980, 3, 1;
S_0x55f7b5fde4b0 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fde290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff22f0 .functor AND 1, L_0x55f7b5ff2fb0, L_0x55f7b5ff30a0, C4<1>, C4<1>;
v0x55f7b5fde720_0 .net "a", 0 0, L_0x55f7b5ff2fb0;  1 drivers
v0x55f7b5fde800_0 .net "a_and_b", 0 0, L_0x55f7b5ff22f0;  alias, 1 drivers
v0x55f7b5fde8c0_0 .net "b", 0 0, L_0x55f7b5ff30a0;  1 drivers
S_0x55f7b5fdea10 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fde290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff31e0 .functor AND 1, L_0x55f7b5ff3250, L_0x55f7b5ff3340, C4<1>, C4<1>;
v0x55f7b5fdec40_0 .net "a", 0 0, L_0x55f7b5ff3250;  1 drivers
v0x55f7b5fded20_0 .net "a_and_b", 0 0, L_0x55f7b5ff31e0;  alias, 1 drivers
v0x55f7b5fdede0_0 .net "b", 0 0, L_0x55f7b5ff3340;  1 drivers
S_0x55f7b5fdef30 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fde290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff3460 .functor AND 1, L_0x55f7b5ff22f0, L_0x55f7b5ff31e0, C4<1>, C4<1>;
v0x55f7b5fdf190_0 .net "a", 0 0, L_0x55f7b5ff22f0;  alias, 1 drivers
v0x55f7b5fdf260_0 .net "a_and_b", 0 0, L_0x55f7b5ff3460;  alias, 1 drivers
v0x55f7b5fdf300_0 .net "b", 0 0, L_0x55f7b5ff31e0;  alias, 1 drivers
S_0x55f7b5fdf7c0 .scope module, "and4" "AND_4" 2 38, 3 7 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fe0990_0 .net "a", 3 0, L_0x55f7b5ff4390;  1 drivers
v0x55f7b5fe0a70_0 .net "and0_1", 0 0, L_0x55f7b5ff3b70;  1 drivers
v0x55f7b5fe0b80_0 .net "and2_3", 0 0, L_0x55f7b5ff3d70;  1 drivers
v0x55f7b5fe0c70_0 .net "out", 0 0, L_0x55f7b5ff3ff0;  1 drivers
L_0x55f7b5ff3730 .part L_0x55f7b5ff4390, 0, 1;
L_0x55f7b5ff3c30 .part L_0x55f7b5ff4390, 1, 1;
L_0x55f7b5ff3de0 .part L_0x55f7b5ff4390, 2, 1;
L_0x55f7b5ff3ed0 .part L_0x55f7b5ff4390, 3, 1;
S_0x55f7b5fdfa30 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fdf7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff3b70 .functor AND 1, L_0x55f7b5ff3730, L_0x55f7b5ff3c30, C4<1>, C4<1>;
v0x55f7b5fdfca0_0 .net "a", 0 0, L_0x55f7b5ff3730;  1 drivers
v0x55f7b5fdfd80_0 .net "a_and_b", 0 0, L_0x55f7b5ff3b70;  alias, 1 drivers
v0x55f7b5fdfe40_0 .net "b", 0 0, L_0x55f7b5ff3c30;  1 drivers
S_0x55f7b5fdff60 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fdf7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff3d70 .functor AND 1, L_0x55f7b5ff3de0, L_0x55f7b5ff3ed0, C4<1>, C4<1>;
v0x55f7b5fe0190_0 .net "a", 0 0, L_0x55f7b5ff3de0;  1 drivers
v0x55f7b5fe0270_0 .net "a_and_b", 0 0, L_0x55f7b5ff3d70;  alias, 1 drivers
v0x55f7b5fe0330_0 .net "b", 0 0, L_0x55f7b5ff3ed0;  1 drivers
S_0x55f7b5fe0480 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fdf7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff3ff0 .functor AND 1, L_0x55f7b5ff3b70, L_0x55f7b5ff3d70, C4<1>, C4<1>;
v0x55f7b5fe06e0_0 .net "a", 0 0, L_0x55f7b5ff3b70;  alias, 1 drivers
v0x55f7b5fe07b0_0 .net "a_and_b", 0 0, L_0x55f7b5ff3ff0;  alias, 1 drivers
v0x55f7b5fe0850_0 .net "b", 0 0, L_0x55f7b5ff3d70;  alias, 1 drivers
S_0x55f7b5fe0d10 .scope module, "and5" "AND_4" 2 39, 3 7 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fe1ec0_0 .net "a", 3 0, L_0x55f7b5ff4ff0;  1 drivers
v0x55f7b5fe1fa0_0 .net "and0_1", 0 0, L_0x55f7b5ff45f0;  1 drivers
v0x55f7b5fe20b0_0 .net "and2_3", 0 0, L_0x55f7b5ff4890;  1 drivers
v0x55f7b5fe21a0_0 .net "out", 0 0, L_0x55f7b5ff4ba0;  1 drivers
L_0x55f7b5ff4660 .part L_0x55f7b5ff4ff0, 0, 1;
L_0x55f7b5ff4750 .part L_0x55f7b5ff4ff0, 1, 1;
L_0x55f7b5ff4900 .part L_0x55f7b5ff4ff0, 2, 1;
L_0x55f7b5ff49f0 .part L_0x55f7b5ff4ff0, 3, 1;
S_0x55f7b5fe0f30 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fe0d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff45f0 .functor AND 1, L_0x55f7b5ff4660, L_0x55f7b5ff4750, C4<1>, C4<1>;
v0x55f7b5fe11a0_0 .net "a", 0 0, L_0x55f7b5ff4660;  1 drivers
v0x55f7b5fe1280_0 .net "a_and_b", 0 0, L_0x55f7b5ff45f0;  alias, 1 drivers
v0x55f7b5fe1340_0 .net "b", 0 0, L_0x55f7b5ff4750;  1 drivers
S_0x55f7b5fe1490 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fe0d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff4890 .functor AND 1, L_0x55f7b5ff4900, L_0x55f7b5ff49f0, C4<1>, C4<1>;
v0x55f7b5fe16c0_0 .net "a", 0 0, L_0x55f7b5ff4900;  1 drivers
v0x55f7b5fe17a0_0 .net "a_and_b", 0 0, L_0x55f7b5ff4890;  alias, 1 drivers
v0x55f7b5fe1860_0 .net "b", 0 0, L_0x55f7b5ff49f0;  1 drivers
S_0x55f7b5fe19b0 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fe0d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff4ba0 .functor AND 1, L_0x55f7b5ff45f0, L_0x55f7b5ff4890, C4<1>, C4<1>;
v0x55f7b5fe1c10_0 .net "a", 0 0, L_0x55f7b5ff45f0;  alias, 1 drivers
v0x55f7b5fe1ce0_0 .net "a_and_b", 0 0, L_0x55f7b5ff4ba0;  alias, 1 drivers
v0x55f7b5fe1d80_0 .net "b", 0 0, L_0x55f7b5ff4890;  alias, 1 drivers
S_0x55f7b5fe2240 .scope module, "and6" "AND_4" 2 40, 3 7 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fe33f0_0 .net "a", 3 0, L_0x55f7b5ff5c40;  1 drivers
v0x55f7b5fe34d0_0 .net "and0_1", 0 0, L_0x55f7b5ff5220;  1 drivers
v0x55f7b5fe35e0_0 .net "and2_3", 0 0, L_0x55f7b5ff54c0;  1 drivers
v0x55f7b5fe36d0_0 .net "out", 0 0, L_0x55f7b5ff57d0;  1 drivers
L_0x55f7b5ff5290 .part L_0x55f7b5ff5c40, 0, 1;
L_0x55f7b5ff5380 .part L_0x55f7b5ff5c40, 1, 1;
L_0x55f7b5ff5530 .part L_0x55f7b5ff5c40, 2, 1;
L_0x55f7b5ff5620 .part L_0x55f7b5ff5c40, 3, 1;
S_0x55f7b5fe2460 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fe2240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff5220 .functor AND 1, L_0x55f7b5ff5290, L_0x55f7b5ff5380, C4<1>, C4<1>;
v0x55f7b5fe26d0_0 .net "a", 0 0, L_0x55f7b5ff5290;  1 drivers
v0x55f7b5fe27b0_0 .net "a_and_b", 0 0, L_0x55f7b5ff5220;  alias, 1 drivers
v0x55f7b5fe2870_0 .net "b", 0 0, L_0x55f7b5ff5380;  1 drivers
S_0x55f7b5fe29c0 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fe2240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff54c0 .functor AND 1, L_0x55f7b5ff5530, L_0x55f7b5ff5620, C4<1>, C4<1>;
v0x55f7b5fe2bf0_0 .net "a", 0 0, L_0x55f7b5ff5530;  1 drivers
v0x55f7b5fe2cd0_0 .net "a_and_b", 0 0, L_0x55f7b5ff54c0;  alias, 1 drivers
v0x55f7b5fe2d90_0 .net "b", 0 0, L_0x55f7b5ff5620;  1 drivers
S_0x55f7b5fe2ee0 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fe2240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff57d0 .functor AND 1, L_0x55f7b5ff5220, L_0x55f7b5ff54c0, C4<1>, C4<1>;
v0x55f7b5fe3140_0 .net "a", 0 0, L_0x55f7b5ff5220;  alias, 1 drivers
v0x55f7b5fe3210_0 .net "a_and_b", 0 0, L_0x55f7b5ff57d0;  alias, 1 drivers
v0x55f7b5fe32b0_0 .net "b", 0 0, L_0x55f7b5ff54c0;  alias, 1 drivers
S_0x55f7b5fe3770 .scope module, "and7" "AND_4" 2 41, 3 7 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
v0x55f7b5fe4920_0 .net "a", 3 0, L_0x55f7b5ff6710;  1 drivers
v0x55f7b5fe4a00_0 .net "and0_1", 0 0, L_0x55f7b5ff5e90;  1 drivers
v0x55f7b5fe4b10_0 .net "and2_3", 0 0, L_0x55f7b5ff6130;  1 drivers
v0x55f7b5fe4c00_0 .net "out", 0 0, L_0x55f7b5ff6440;  1 drivers
L_0x55f7b5ff5f00 .part L_0x55f7b5ff6710, 0, 1;
L_0x55f7b5ff5ff0 .part L_0x55f7b5ff6710, 1, 1;
L_0x55f7b5ff61a0 .part L_0x55f7b5ff6710, 2, 1;
L_0x55f7b5ff6290 .part L_0x55f7b5ff6710, 3, 1;
S_0x55f7b5fe3990 .scope module, "and0" "AND" 3 11, 3 1 0, S_0x55f7b5fe3770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff5e90 .functor AND 1, L_0x55f7b5ff5f00, L_0x55f7b5ff5ff0, C4<1>, C4<1>;
v0x55f7b5fe3c00_0 .net "a", 0 0, L_0x55f7b5ff5f00;  1 drivers
v0x55f7b5fe3ce0_0 .net "a_and_b", 0 0, L_0x55f7b5ff5e90;  alias, 1 drivers
v0x55f7b5fe3da0_0 .net "b", 0 0, L_0x55f7b5ff5ff0;  1 drivers
S_0x55f7b5fe3ef0 .scope module, "and1" "AND" 3 12, 3 1 0, S_0x55f7b5fe3770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff6130 .functor AND 1, L_0x55f7b5ff61a0, L_0x55f7b5ff6290, C4<1>, C4<1>;
v0x55f7b5fe4120_0 .net "a", 0 0, L_0x55f7b5ff61a0;  1 drivers
v0x55f7b5fe4200_0 .net "a_and_b", 0 0, L_0x55f7b5ff6130;  alias, 1 drivers
v0x55f7b5fe42c0_0 .net "b", 0 0, L_0x55f7b5ff6290;  1 drivers
S_0x55f7b5fe4410 .scope module, "and2" "AND" 3 13, 3 1 0, S_0x55f7b5fe3770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a_and_b";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55f7b5ff6440 .functor AND 1, L_0x55f7b5ff5e90, L_0x55f7b5ff6130, C4<1>, C4<1>;
v0x55f7b5fe4670_0 .net "a", 0 0, L_0x55f7b5ff5e90;  alias, 1 drivers
v0x55f7b5fe4740_0 .net "a_and_b", 0 0, L_0x55f7b5ff6440;  alias, 1 drivers
v0x55f7b5fe47e0_0 .net "b", 0 0, L_0x55f7b5ff6130;  alias, 1 drivers
S_0x55f7b5fe4ca0 .scope module, "not0" "NOT" 2 30, 3 39 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "not_a";
    .port_info 1 /INPUT 1 "a";
L_0x55f7b5ff0690 .functor NOT 1, L_0x55f7b5ff0700, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe4ec0_0 .net "a", 0 0, L_0x55f7b5ff0700;  1 drivers
v0x55f7b5fe4fa0_0 .net "not_a", 0 0, L_0x55f7b5ff0690;  1 drivers
S_0x55f7b5fe50c0 .scope module, "not1" "NOT" 2 31, 3 39 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "not_a";
    .port_info 1 /INPUT 1 "a";
L_0x55f7b5ff0840 .functor NOT 1, L_0x55f7b5ff08b0, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe5290_0 .net "a", 0 0, L_0x55f7b5ff08b0;  1 drivers
v0x55f7b5fe5370_0 .net "not_a", 0 0, L_0x55f7b5ff0840;  1 drivers
S_0x55f7b5fe5490 .scope module, "not2" "NOT" 2 32, 3 39 0, S_0x55f7b5fd9fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "not_a";
    .port_info 1 /INPUT 1 "a";
L_0x55f7b5ff09a0 .functor NOT 1, L_0x55f7b5ff0ba0, C4<0>, C4<0>, C4<0>;
v0x55f7b5fe56b0_0 .net "a", 0 0, L_0x55f7b5ff0ba0;  1 drivers
v0x55f7b5fe5790_0 .net "not_a", 0 0, L_0x55f7b5ff09a0;  1 drivers
    .scope S_0x55f7b5f65f60;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f7b5fe7ab0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x55f7b5f65f60;
T_1 ;
    %vpi_call 4 6 "$display", "Testing decoder..." {0 0 0};
    %vpi_call 4 7 "$monitor", "%b %b", v0x55f7b5fe7ab0_0, v0x55f7b5fe7b70_0 {0 0 0};
    %pushi/vec4 7, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55f7b5fe7ab0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55f7b5fe7ab0_0, 0, 3;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mux_decoder.v";
    "basic_gates.v";
    "decoder_tb.v";
