Warning (10268): Verilog HDL information at Part1.v(71): always construct contains both blocking and non-blocking assignments File: E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part1/Part1.v Line: 71
