
robot_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c994  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800cb78  0800cb78  0000db78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d050  0800d050  0000f1d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d050  0800d050  0000e050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d058  0800d058  0000f1d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d058  0800d058  0000e058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d05c  0800d05c  0000e05c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  0800d060  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c4  200001d0  0800d230  0000f1d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000894  0800d230  0000f894  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e059  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004454  00000000  00000000  0002d259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  000316b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001117  00000000  00000000  00032ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000297a8  00000000  00000000  00033df7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e4db  00000000  00000000  0005d59f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106240  00000000  00000000  0007ba7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00181cba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f7c  00000000  00000000  00181d00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  00188c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d0 	.word	0x200001d0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800cb5c 	.word	0x0800cb5c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d4 	.word	0x200001d4
 800021c:	0800cb5c 	.word	0x0800cb5c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b094      	sub	sp, #80	@ 0x50
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	2238      	movs	r2, #56	@ 0x38
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f008 f9a3 	bl	800938e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001056:	2000      	movs	r0, #0
 8001058:	f002 f952 	bl	8003300 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800105c:	2302      	movs	r3, #2
 800105e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001060:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001066:	2340      	movs	r3, #64	@ 0x40
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106a:	2302      	movs	r3, #2
 800106c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800106e:	2302      	movs	r3, #2
 8001070:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001072:	2304      	movs	r3, #4
 8001074:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001076:	2355      	movs	r3, #85	@ 0x55
 8001078:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800107e:	2302      	movs	r3, #2
 8001080:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001082:	2302      	movs	r3, #2
 8001084:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	4618      	mov	r0, r3
 800108c:	f002 f9ec 	bl	8003468 <HAL_RCC_OscConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001096:	f001 f9fb 	bl	8002490 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109a:	230f      	movs	r3, #15
 800109c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109e:	2303      	movs	r3, #3
 80010a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2104      	movs	r1, #4
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 fcea 	bl	8003a8c <HAL_RCC_ClockConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80010be:	f001 f9e7 	bl	8002490 <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	3750      	adds	r7, #80	@ 0x50
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <MX_GPIO_Init>:

#include "gpio_configuration.h"


void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	4a2f      	ldr	r2, [pc, #188]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 80010e8:	f043 0304 	orr.w	r3, r3, #4
 80010ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a29      	ldr	r2, [pc, #164]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001100:	f043 0320 	orr.w	r3, r3, #32
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b27      	ldr	r3, [pc, #156]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0320 	and.w	r3, r3, #32
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b24      	ldr	r3, [pc, #144]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a23      	ldr	r2, [pc, #140]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b21      	ldr	r3, [pc, #132]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a1d      	ldr	r2, [pc, #116]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9|LD2_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f240 3123 	movw	r1, #803	@ 0x323
 8001148:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114c:	f002 f8c0 	bl	80032d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001150:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001156:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800115a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001160:	f107 0314 	add.w	r3, r7, #20
 8001164:	4619      	mov	r1, r3
 8001166:	4810      	ldr	r0, [pc, #64]	@ (80011a8 <MX_GPIO_Init+0xdc>)
 8001168:	f001 ff30 	bl	8002fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA8 PA9 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9|LD2_Pin;
 800116c:	f240 3323 	movw	r3, #803	@ 0x323
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001188:	f001 ff20 	bl	8002fcc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	2100      	movs	r1, #0
 8001190:	2028      	movs	r0, #40	@ 0x28
 8001192:	f001 fe33 	bl	8002dfc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001196:	2028      	movs	r0, #40	@ 0x28
 8001198:	f001 fe4a 	bl	8002e30 <HAL_NVIC_EnableIRQ>

}
 800119c:	bf00      	nop
 800119e:	3728      	adds	r7, #40	@ 0x28
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40021000 	.word	0x40021000
 80011a8:	48000800 	.word	0x48000800

080011ac <MX_TIM1_Init>:




void MX_TIM1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b09c      	sub	sp, #112	@ 0x70
 80011b0:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
 80011dc:	615a      	str	r2, [r3, #20]
 80011de:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	2234      	movs	r2, #52	@ 0x34
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f008 f8d1 	bl	800938e <memset>

  htim1.Instance = TIM1;
 80011ec:	4b57      	ldr	r3, [pc, #348]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80011ee:	4a58      	ldr	r2, [pc, #352]	@ (8001350 <MX_TIM1_Init+0x1a4>)
 80011f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170000-1;
 80011f2:	4b56      	ldr	r3, [pc, #344]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80011f4:	4a57      	ldr	r2, [pc, #348]	@ (8001354 <MX_TIM1_Init+0x1a8>)
 80011f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f8:	4b54      	ldr	r3, [pc, #336]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80011fe:	4b53      	ldr	r3, [pc, #332]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001200:	2263      	movs	r2, #99	@ 0x63
 8001202:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001204:	4b51      	ldr	r3, [pc, #324]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800120a:	4b50      	ldr	r3, [pc, #320]	@ (800134c <MX_TIM1_Init+0x1a0>)
 800120c:	2200      	movs	r2, #0
 800120e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001210:	4b4e      	ldr	r3, [pc, #312]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001212:	2200      	movs	r2, #0
 8001214:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001216:	484d      	ldr	r0, [pc, #308]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001218:	f003 f8d4 	bl	80043c4 <HAL_TIM_Base_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001222:	f001 f935 	bl	8002490 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001226:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800122a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800122c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001230:	4619      	mov	r1, r3
 8001232:	4846      	ldr	r0, [pc, #280]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001234:	f003 fea2 	bl	8004f7c <HAL_TIM_ConfigClockSource>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800123e:	f001 f927 	bl	8002490 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001242:	4842      	ldr	r0, [pc, #264]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001244:	f003 f98e 	bl	8004564 <HAL_TIM_PWM_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800124e:	f001 f91f 	bl	8002490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001256:	2300      	movs	r3, #0
 8001258:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125a:	2300      	movs	r3, #0
 800125c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800125e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001262:	4619      	mov	r1, r3
 8001264:	4839      	ldr	r0, [pc, #228]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001266:	f004 fc67 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8001270:	f001 f90e 	bl	8002490 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001274:	2360      	movs	r3, #96	@ 0x60
 8001276:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800127c:	2300      	movs	r3, #0
 800127e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001280:	2300      	movs	r3, #0
 8001282:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001288:	2300      	movs	r3, #0
 800128a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800128c:	2300      	movs	r3, #0
 800128e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001290:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001294:	2200      	movs	r2, #0
 8001296:	4619      	mov	r1, r3
 8001298:	482c      	ldr	r0, [pc, #176]	@ (800134c <MX_TIM1_Init+0x1a0>)
 800129a:	f003 fd5b 	bl	8004d54 <HAL_TIM_PWM_ConfigChannel>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80012a4:	f001 f8f4 	bl	8002490 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012ac:	2204      	movs	r2, #4
 80012ae:	4619      	mov	r1, r3
 80012b0:	4826      	ldr	r0, [pc, #152]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80012b2:	f003 fd4f 	bl	8004d54 <HAL_TIM_PWM_ConfigChannel>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80012bc:	f001 f8e8 	bl	8002490 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012c4:	2208      	movs	r2, #8
 80012c6:	4619      	mov	r1, r3
 80012c8:	4820      	ldr	r0, [pc, #128]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80012ca:	f003 fd43 	bl	8004d54 <HAL_TIM_PWM_ConfigChannel>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80012d4:	f001 f8dc 	bl	8002490 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012dc:	220c      	movs	r2, #12
 80012de:	4619      	mov	r1, r3
 80012e0:	481a      	ldr	r0, [pc, #104]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80012e2:	f003 fd37 	bl	8004d54 <HAL_TIM_PWM_ConfigChannel>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80012ec:	f001 f8d0 	bl	8002490 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001304:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001308:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800130e:	2300      	movs	r3, #0
 8001310:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001316:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800131a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001320:	2300      	movs	r3, #0
 8001322:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001324:	2300      	movs	r3, #0
 8001326:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	4619      	mov	r1, r3
 800132c:	4807      	ldr	r0, [pc, #28]	@ (800134c <MX_TIM1_Init+0x1a0>)
 800132e:	f004 fc99 	bl	8005c64 <HAL_TIMEx_ConfigBreakDeadTime>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 8001338:	f001 f8aa 	bl	8002490 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 800133c:	4803      	ldr	r0, [pc, #12]	@ (800134c <MX_TIM1_Init+0x1a0>)
 800133e:	f001 faa1 	bl	8002884 <HAL_TIM_MspPostInit>

}
 8001342:	bf00      	nop
 8001344:	3770      	adds	r7, #112	@ 0x70
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200001ec 	.word	0x200001ec
 8001350:	40012c00 	.word	0x40012c00
 8001354:	0002980f 	.word	0x0002980f

08001358 <MX_TIM3_Init>:

void MX_TIM3_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08c      	sub	sp, #48	@ 0x30
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800135e:	f107 030c 	add.w	r3, r7, #12
 8001362:	2224      	movs	r2, #36	@ 0x24
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f008 f811 	bl	800938e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136c:	463b      	mov	r3, r7
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001376:	4b21      	ldr	r3, [pc, #132]	@ (80013fc <MX_TIM3_Init+0xa4>)
 8001378:	4a21      	ldr	r2, [pc, #132]	@ (8001400 <MX_TIM3_Init+0xa8>)
 800137a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800137c:	4b1f      	ldr	r3, [pc, #124]	@ (80013fc <MX_TIM3_Init+0xa4>)
 800137e:	2200      	movs	r2, #0
 8001380:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001382:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <MX_TIM3_Init+0xa4>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001388:	4b1c      	ldr	r3, [pc, #112]	@ (80013fc <MX_TIM3_Init+0xa4>)
 800138a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800138e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001390:	4b1a      	ldr	r3, [pc, #104]	@ (80013fc <MX_TIM3_Init+0xa4>)
 8001392:	2200      	movs	r2, #0
 8001394:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001396:	4b19      	ldr	r3, [pc, #100]	@ (80013fc <MX_TIM3_Init+0xa4>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800139c:	2303      	movs	r3, #3
 800139e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013a4:	2301      	movs	r3, #1
 80013a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013b0:	2300      	movs	r3, #0
 80013b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013b4:	2301      	movs	r3, #1
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	4619      	mov	r1, r3
 80013c6:	480d      	ldr	r0, [pc, #52]	@ (80013fc <MX_TIM3_Init+0xa4>)
 80013c8:	f003 fa40 	bl	800484c <HAL_TIM_Encoder_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80013d2:	f001 f85d 	bl	8002490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013da:	2300      	movs	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013de:	463b      	mov	r3, r7
 80013e0:	4619      	mov	r1, r3
 80013e2:	4806      	ldr	r0, [pc, #24]	@ (80013fc <MX_TIM3_Init+0xa4>)
 80013e4:	f004 fba8 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80013ee:	f001 f84f 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	3730      	adds	r7, #48	@ 0x30
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000238 	.word	0x20000238
 8001400:	40000400 	.word	0x40000400

08001404 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM4_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08c      	sub	sp, #48	@ 0x30
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	2224      	movs	r2, #36	@ 0x24
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f007 ffbb 	bl	800938e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001418:	463b      	mov	r3, r7
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001422:	4b21      	ldr	r3, [pc, #132]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001424:	4a21      	ldr	r2, [pc, #132]	@ (80014ac <MX_TIM4_Init+0xa8>)
 8001426:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001428:	4b1f      	ldr	r3, [pc, #124]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 800142a:	2200      	movs	r2, #0
 800142c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142e:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001434:	4b1c      	ldr	r3, [pc, #112]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001436:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800143a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143c:	4b1a      	ldr	r3, [pc, #104]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001442:	4b19      	ldr	r3, [pc, #100]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001444:	2280      	movs	r2, #128	@ 0x80
 8001446:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001448:	2303      	movs	r3, #3
 800144a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800144c:	2300      	movs	r3, #0
 800144e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001450:	2301      	movs	r3, #1
 8001452:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001454:	2300      	movs	r3, #0
 8001456:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001458:	230a      	movs	r3, #10
 800145a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800145c:	2300      	movs	r3, #0
 800145e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001460:	2301      	movs	r3, #1
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001464:	2300      	movs	r3, #0
 8001466:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800146c:	f107 030c 	add.w	r3, r7, #12
 8001470:	4619      	mov	r1, r3
 8001472:	480d      	ldr	r0, [pc, #52]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001474:	f003 f9ea 	bl	800484c <HAL_TIM_Encoder_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800147e:	f001 f807 	bl	8002490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001482:	2300      	movs	r3, #0
 8001484:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800148a:	463b      	mov	r3, r7
 800148c:	4619      	mov	r1, r3
 800148e:	4806      	ldr	r0, [pc, #24]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001490:	f004 fb52 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800149a:	f000 fff9 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	3730      	adds	r7, #48	@ 0x30
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000284 	.word	0x20000284
 80014ac:	40000800 	.word	0x40000800

080014b0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM5_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08c      	sub	sp, #48	@ 0x30
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	2224      	movs	r2, #36	@ 0x24
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f007 ff65 	bl	800938e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c4:	463b      	mov	r3, r7
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80014ce:	4b21      	ldr	r3, [pc, #132]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014d0:	4a21      	ldr	r2, [pc, #132]	@ (8001558 <MX_TIM5_Init+0xa8>)
 80014d2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80014d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014da:	4b1e      	ldr	r3, [pc, #120]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 80014e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014e6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ee:	4b19      	ldr	r3, [pc, #100]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014f4:	2303      	movs	r3, #3
 80014f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014f8:	2300      	movs	r3, #0
 80014fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014fc:	2301      	movs	r3, #1
 80014fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001508:	2300      	movs	r3, #0
 800150a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800150c:	2301      	movs	r3, #1
 800150e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001510:	2300      	movs	r3, #0
 8001512:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	4619      	mov	r1, r3
 800151e:	480d      	ldr	r0, [pc, #52]	@ (8001554 <MX_TIM5_Init+0xa4>)
 8001520:	f003 f994 	bl	800484c <HAL_TIM_Encoder_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800152a:	f000 ffb1 	bl	8002490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001536:	463b      	mov	r3, r7
 8001538:	4619      	mov	r1, r3
 800153a:	4806      	ldr	r0, [pc, #24]	@ (8001554 <MX_TIM5_Init+0xa4>)
 800153c:	f004 fafc 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001546:	f000 ffa3 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	3730      	adds	r7, #48	@ 0x30
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200002d0 	.word	0x200002d0
 8001558:	40000c00 	.word	0x40000c00

0800155c <MX_TIM7_Init>:

void MX_TIM7_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800156c:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <MX_TIM7_Init+0x64>)
 800156e:	4a15      	ldr	r2, [pc, #84]	@ (80015c4 <MX_TIM7_Init+0x68>)
 8001570:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 170-1;
 8001572:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <MX_TIM7_Init+0x64>)
 8001574:	22a9      	movs	r2, #169	@ 0xa9
 8001576:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001578:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <MX_TIM7_Init+0x64>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000;
 800157e:	4b10      	ldr	r3, [pc, #64]	@ (80015c0 <MX_TIM7_Init+0x64>)
 8001580:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001584:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <MX_TIM7_Init+0x64>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800158c:	480c      	ldr	r0, [pc, #48]	@ (80015c0 <MX_TIM7_Init+0x64>)
 800158e:	f002 ff19 	bl	80043c4 <HAL_TIM_Base_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001598:	f000 ff7a 	bl	8002490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159c:	2300      	movs	r3, #0
 800159e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015a4:	1d3b      	adds	r3, r7, #4
 80015a6:	4619      	mov	r1, r3
 80015a8:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <MX_TIM7_Init+0x64>)
 80015aa:	f004 fac5 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80015b4:	f000 ff6c 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80015b8:	bf00      	nop
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	2000031c 	.word	0x2000031c
 80015c4:	40001400 	.word	0x40001400

080015c8 <MX_TIM8_Init>:

void MX_TIM8_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08c      	sub	sp, #48	@ 0x30
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015ce:	f107 030c 	add.w	r3, r7, #12
 80015d2:	2224      	movs	r2, #36	@ 0x24
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f007 fed9 	bl	800938e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015dc:	463b      	mov	r3, r7
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80015e6:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <MX_TIM8_Init+0xac>)
 80015e8:	4a23      	ldr	r2, [pc, #140]	@ (8001678 <MX_TIM8_Init+0xb0>)
 80015ea:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80015ec:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <MX_TIM8_Init+0xac>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f2:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <MX_TIM8_Init+0xac>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80015f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001674 <MX_TIM8_Init+0xac>)
 80015fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015fe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001600:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <MX_TIM8_Init+0xac>)
 8001602:	2200      	movs	r2, #0
 8001604:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001606:	4b1b      	ldr	r3, [pc, #108]	@ (8001674 <MX_TIM8_Init+0xac>)
 8001608:	2200      	movs	r2, #0
 800160a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800160c:	4b19      	ldr	r3, [pc, #100]	@ (8001674 <MX_TIM8_Init+0xac>)
 800160e:	2200      	movs	r2, #0
 8001610:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001612:	2303      	movs	r3, #3
 8001614:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001616:	2300      	movs	r3, #0
 8001618:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800161a:	2301      	movs	r3, #1
 800161c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800161e:	2300      	movs	r3, #0
 8001620:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001626:	2300      	movs	r3, #0
 8001628:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800162a:	2301      	movs	r3, #1
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001636:	f107 030c 	add.w	r3, r7, #12
 800163a:	4619      	mov	r1, r3
 800163c:	480d      	ldr	r0, [pc, #52]	@ (8001674 <MX_TIM8_Init+0xac>)
 800163e:	f003 f905 	bl	800484c <HAL_TIM_Encoder_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001648:	f000 ff22 	bl	8002490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800164c:	2300      	movs	r3, #0
 800164e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001654:	2300      	movs	r3, #0
 8001656:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001658:	463b      	mov	r3, r7
 800165a:	4619      	mov	r1, r3
 800165c:	4805      	ldr	r0, [pc, #20]	@ (8001674 <MX_TIM8_Init+0xac>)
 800165e:	f004 fa6b 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001668:	f000 ff12 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800166c:	bf00      	nop
 800166e:	3730      	adds	r7, #48	@ 0x30
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000368 	.word	0x20000368
 8001678:	40013400 	.word	0x40013400

0800167c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001680:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 8001682:	4a22      	ldr	r2, [pc, #136]	@ (800170c <MX_LPUART1_UART_Init+0x90>)
 8001684:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001686:	4b20      	ldr	r3, [pc, #128]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 8001688:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800168c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001694:	4b1c      	ldr	r3, [pc, #112]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 8001696:	2200      	movs	r2, #0
 8001698:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800169a:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 800169c:	2200      	movs	r2, #0
 800169e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80016a0:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016a2:	220c      	movs	r2, #12
 80016a4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016a6:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ac:	4b16      	ldr	r3, [pc, #88]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016b8:	4b13      	ldr	r3, [pc, #76]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80016be:	4812      	ldr	r0, [pc, #72]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016c0:	f004 fbaa 	bl	8005e18 <HAL_UART_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80016ca:	f000 fee1 	bl	8002490 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ce:	2100      	movs	r1, #0
 80016d0:	480d      	ldr	r0, [pc, #52]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016d2:	f006 fc02 	bl	8007eda <HAL_UARTEx_SetTxFifoThreshold>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80016dc:	f000 fed8 	bl	8002490 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4809      	ldr	r0, [pc, #36]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016e4:	f006 fc37 	bl	8007f56 <HAL_UARTEx_SetRxFifoThreshold>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80016ee:	f000 fecf 	bl	8002490 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80016f2:	4805      	ldr	r0, [pc, #20]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016f4:	f006 fbb8 	bl	8007e68 <HAL_UARTEx_DisableFifoMode>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80016fe:	f000 fec7 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000448 	.word	0x20000448
 800170c:	40008000 	.word	0x40008000

08001710 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001714:	4b22      	ldr	r3, [pc, #136]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001716:	4a23      	ldr	r2, [pc, #140]	@ (80017a4 <MX_USART1_UART_Init+0x94>)
 8001718:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800171a:	4b21      	ldr	r3, [pc, #132]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800171c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001720:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	4b1f      	ldr	r3, [pc, #124]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001728:	4b1d      	ldr	r3, [pc, #116]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800172e:	4b1c      	ldr	r3, [pc, #112]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001734:	4b1a      	ldr	r3, [pc, #104]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001736:	220c      	movs	r2, #12
 8001738:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	4b19      	ldr	r3, [pc, #100]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001740:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001742:	2200      	movs	r2, #0
 8001744:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001746:	4b16      	ldr	r3, [pc, #88]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001748:	2200      	movs	r2, #0
 800174a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800174c:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800174e:	2200      	movs	r2, #0
 8001750:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001752:	4b13      	ldr	r3, [pc, #76]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001754:	2200      	movs	r2, #0
 8001756:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001758:	4811      	ldr	r0, [pc, #68]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800175a:	f004 fb5d 	bl	8005e18 <HAL_UART_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001764:	f000 fe94 	bl	8002490 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001768:	2100      	movs	r1, #0
 800176a:	480d      	ldr	r0, [pc, #52]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800176c:	f006 fbb5 	bl	8007eda <HAL_UARTEx_SetTxFifoThreshold>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001776:	f000 fe8b 	bl	8002490 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800177a:	2100      	movs	r1, #0
 800177c:	4808      	ldr	r0, [pc, #32]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800177e:	f006 fbea 	bl	8007f56 <HAL_UARTEx_SetRxFifoThreshold>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001788:	f000 fe82 	bl	8002490 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800178c:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800178e:	f006 fb6b 	bl	8007e68 <HAL_UARTEx_DisableFifoMode>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001798:	f000 fe7a 	bl	8002490 <Error_Handler>
  }

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200003b4 	.word	0x200003b4
 80017a4:	40013800 	.word	0x40013800

080017a8 <L298N_init>:
				TIM_HandleTypeDef* pwm_timer_,
				GPIO_TypeDef* GPIOx_1_,
				uint16_t GPIO_Pin_1_,
				GPIO_TypeDef* GPIOx_2_,
				uint16_t GPIO_Pin_2_)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
 80017b4:	603b      	str	r3, [r7, #0]
	L298N_driver->PWM_count = 0;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2200      	movs	r2, #0
 80017ba:	721a      	strb	r2, [r3, #8]
	L298N_driver->pwm_timer = pwm_timer_;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	605a      	str	r2, [r3, #4]
	L298N_driver->pwm_channel=pwm_channel_;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	68ba      	ldr	r2, [r7, #8]
 80017c6:	601a      	str	r2, [r3, #0]
	L298N_driver->GPIOx_1 =GPIOx_1_;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	60da      	str	r2, [r3, #12]
	L298N_driver->GPIO_Pin_1 = GPIO_Pin_1_;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	8b3a      	ldrh	r2, [r7, #24]
 80017d2:	821a      	strh	r2, [r3, #16]
	L298N_driver->GPIOx_2 = GPIOx_2_;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	69fa      	ldr	r2, [r7, #28]
 80017d8:	615a      	str	r2, [r3, #20]
	L298N_driver->GPIO_Pin_2 = GPIO_Pin_2_;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	8c3a      	ldrh	r2, [r7, #32]
 80017de:	831a      	strh	r2, [r3, #24]

}
 80017e0:	bf00      	nop
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <L298N_set_pwm_count>:

void L298N_set_pwm_count(L298N_driver* L298_driver, uint8_t new_pwm_count){
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	70fb      	strb	r3, [r7, #3]

	L298_driver->PWM_count = new_pwm_count;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	78fa      	ldrb	r2, [r7, #3]
 80017fc:	721a      	strb	r2, [r3, #8]
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <L298N_set_input_configuration>:

}


void L298N_set_input_configuration(L298N_driver* L298_driver, EL298N_MODE l298n_mode)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
 8001812:	460b      	mov	r3, r1
 8001814:	70fb      	strb	r3, [r7, #3]

	if(l298n_mode == L298N_MODE_BACKWARD)
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	2b02      	cmp	r3, #2
 800181a:	d110      	bne.n	800183e <L298N_set_input_configuration+0x34>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_SET);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68d8      	ldr	r0, [r3, #12]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	8a1b      	ldrh	r3, [r3, #16]
 8001824:	2201      	movs	r2, #1
 8001826:	4619      	mov	r1, r3
 8001828:	f001 fd52 	bl	80032d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6958      	ldr	r0, [r3, #20]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	8b1b      	ldrh	r3, [r3, #24]
 8001834:	2200      	movs	r2, #0
 8001836:	4619      	mov	r1, r3
 8001838:	f001 fd4a 	bl	80032d0 <HAL_GPIO_WritePin>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
	}

}
 800183c:	e026      	b.n	800188c <L298N_set_input_configuration+0x82>
	}else if(l298n_mode == L298N_MODE_FORWARD)
 800183e:	78fb      	ldrb	r3, [r7, #3]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d110      	bne.n	8001866 <L298N_set_input_configuration+0x5c>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68d8      	ldr	r0, [r3, #12]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	8a1b      	ldrh	r3, [r3, #16]
 800184c:	2200      	movs	r2, #0
 800184e:	4619      	mov	r1, r3
 8001850:	f001 fd3e 	bl	80032d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_SET);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6958      	ldr	r0, [r3, #20]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	8b1b      	ldrh	r3, [r3, #24]
 800185c:	2201      	movs	r2, #1
 800185e:	4619      	mov	r1, r3
 8001860:	f001 fd36 	bl	80032d0 <HAL_GPIO_WritePin>
}
 8001864:	e012      	b.n	800188c <L298N_set_input_configuration+0x82>
	else if(l298n_mode == L298N_MODE_STOP)
 8001866:	78fb      	ldrb	r3, [r7, #3]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d10f      	bne.n	800188c <L298N_set_input_configuration+0x82>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	68d8      	ldr	r0, [r3, #12]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	8a1b      	ldrh	r3, [r3, #16]
 8001874:	2200      	movs	r2, #0
 8001876:	4619      	mov	r1, r3
 8001878:	f001 fd2a 	bl	80032d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6958      	ldr	r0, [r3, #20]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	8b1b      	ldrh	r3, [r3, #24]
 8001884:	2200      	movs	r2, #0
 8001886:	4619      	mov	r1, r3
 8001888:	f001 fd22 	bl	80032d0 <HAL_GPIO_WritePin>
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <init_driving_system>:

static void add_states_payload_to_state_msg(MotorState* motor_state, uint8_t* offset, uint8_t* state_msg);


void init_driving_system(DrivingSystem* driving_system, MotorStruct* lb_motor, MotorStruct* rb_motor, MotorStruct* rf_motor, MotorStruct* lf_motor)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
 80018a0:	603b      	str	r3, [r7, #0]

	driving_system->left_motors_lst[0] = lb_motor;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	68ba      	ldr	r2, [r7, #8]
 80018a6:	601a      	str	r2, [r3, #0]
	driving_system->left_motors_lst[1] = lf_motor;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	605a      	str	r2, [r3, #4]
	driving_system->right_motors_lst[0] = rb_motor;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	609a      	str	r2, [r3, #8]
	driving_system->right_motors_lst[1] = rf_motor;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	60da      	str	r2, [r3, #12]
	driving_system->velo_ctrl_flag = 1;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2201      	movs	r2, #1
 80018be:	741a      	strb	r2, [r3, #16]
}
 80018c0:	bf00      	nop
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <default_init_driving_system_if>:

void default_init_driving_system_if(DrivingSystemIface* drv_system_if){
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

	drv_system_if->exe_cmd = execute_cmd;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a05      	ldr	r2, [pc, #20]	@ (80018ec <default_init_driving_system_if+0x20>)
 80018d8:	601a      	str	r2, [r3, #0]
	drv_system_if->send_state = send_state;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a04      	ldr	r2, [pc, #16]	@ (80018f0 <default_init_driving_system_if+0x24>)
 80018de:	605a      	str	r2, [r3, #4]
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	080018f5 	.word	0x080018f5
 80018f0:	08001b65 	.word	0x08001b65

080018f4 <execute_cmd>:


}


int execute_cmd(DrivingSystem* driving_system, uint8_t* cmd){
 80018f4:	b5b0      	push	{r4, r5, r7, lr}
 80018f6:	b092      	sub	sp, #72	@ 0x48
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]

	uint8_t cmd_id = 0x00;
 80018fe:	2300      	movs	r3, #0
 8001900:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t cmd_code[] = {0x00};
 8001904:	2300      	movs	r3, #0
 8001906:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	uint8_t payload[] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800190a:	4a43      	ldr	r2, [pc, #268]	@ (8001a18 <execute_cmd+0x124>)
 800190c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001910:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001914:	6018      	str	r0, [r3, #0]
 8001916:	3304      	adds	r3, #4
 8001918:	8019      	strh	r1, [r3, #0]

	parse_msg_cmd_id(cmd, &cmd_id);
 800191a:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800191e:	4619      	mov	r1, r3
 8001920:	6838      	ldr	r0, [r7, #0]
 8001922:	f000 fb56 	bl	8001fd2 <parse_msg_cmd_id>
	if(cmd_id != MSG_CMD_REQUEST){
 8001926:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800192a:	2b01      	cmp	r3, #1
 800192c:	d001      	beq.n	8001932 <execute_cmd+0x3e>
		return 1;
 800192e:	2301      	movs	r3, #1
 8001930:	e06e      	b.n	8001a10 <execute_cmd+0x11c>
	}

    parse_cmd_code(cmd, cmd_code);
 8001932:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001936:	4619      	mov	r1, r3
 8001938:	6838      	ldr	r0, [r7, #0]
 800193a:	f000 fb59 	bl	8001ff0 <parse_cmd_code>
    if (parse_payload(cmd, payload)) {
 800193e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001942:	4619      	mov	r1, r3
 8001944:	6838      	ldr	r0, [r7, #0]
 8001946:	f000 fb63 	bl	8002010 <parse_payload>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <execute_cmd+0x60>
        return 1;
 8001950:	2301      	movs	r3, #1
 8001952:	e05d      	b.n	8001a10 <execute_cmd+0x11c>
    }


	if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_STATE_REQ)
 8001954:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001958:	2b01      	cmp	r3, #1
 800195a:	d103      	bne.n	8001964 <execute_cmd+0x70>
	{
		send_state(driving_system);
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f000 f901 	bl	8001b64 <send_state>
 8001962:	e054      	b.n	8001a0e <execute_cmd+0x11a>

	}else if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_CTRL_VELO_REQ)
 8001964:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001968:	2b02      	cmp	r3, #2
 800196a:	d12b      	bne.n	80019c4 <execute_cmd+0xd0>
	{
		int whole_number = payload[1];
 800196c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001970:	643b      	str	r3, [r7, #64]	@ 0x40
		float fractional_part =  payload[2] /100.0;
 8001972:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001976:	4618      	mov	r0, r3
 8001978:	f7fe fdfc 	bl	8000574 <__aeabi_i2d>
 800197c:	f04f 0200 	mov.w	r2, #0
 8001980:	4b26      	ldr	r3, [pc, #152]	@ (8001a1c <execute_cmd+0x128>)
 8001982:	f7fe ff8b 	bl	800089c <__aeabi_ddiv>
 8001986:	4602      	mov	r2, r0
 8001988:	460b      	mov	r3, r1
 800198a:	4610      	mov	r0, r2
 800198c:	4619      	mov	r1, r3
 800198e:	f7ff f953 	bl	8000c38 <__aeabi_d2f>
 8001992:	4603      	mov	r3, r0
 8001994:	63fb      	str	r3, [r7, #60]	@ 0x3c
		float vel = fractional_part + whole_number;
 8001996:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001998:	ee07 3a90 	vmov	s15, r3
 800199c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019a0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80019a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

		drive_velo_dir(driving_system, payload[PAYLOAD_DV_MODE_POS], vel);
 80019ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019b0:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80019b4:	4619      	mov	r1, r3
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 fa04 	bl	8001dc4 <drive_velo_dir>
		driving_system->velo_ctrl_flag = 1;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	741a      	strb	r2, [r3, #16]
 80019c2:	e024      	b.n	8001a0e <execute_cmd+0x11a>


	}else if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_PWM_DRIVING_REQ){
 80019c4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80019c8:	2b03      	cmp	r3, #3
 80019ca:	d10f      	bne.n	80019ec <execute_cmd+0xf8>

	    uint8_t pwm = payload[1];
 80019cc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80019d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		drive_pwm_dir(driving_system, payload[PAYLOAD_DV_MODE_POS], pwm);
 80019d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019d8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80019dc:	4619      	mov	r1, r3
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 fa32 	bl	8001e48 <drive_pwm_dir>
		driving_system->velo_ctrl_flag = 0;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	741a      	strb	r2, [r3, #16]
 80019ea:	e010      	b.n	8001a0e <execute_cmd+0x11a>
	}
	else{
		char msg[] = "Undefined First Cmd Literall";
 80019ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001a20 <execute_cmd+0x12c>)
 80019ee:	f107 040c 	add.w	r4, r7, #12
 80019f2:	461d      	mov	r5, r3
 80019f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80019fc:	c407      	stmia	r4!, {r0, r1, r2}
 80019fe:	7023      	strb	r3, [r4, #0]
		send_drv_err(msg);
 8001a00:	f107 030c 	add.w	r3, r7, #12
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 f80d 	bl	8001a24 <send_drv_err>
		return 1;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e000      	b.n	8001a10 <execute_cmd+0x11c>
	}
	return 0;
 8001a0e:	2300      	movs	r3, #0

}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3748      	adds	r7, #72	@ 0x48
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bdb0      	pop	{r4, r5, r7, pc}
 8001a18:	0800cb78 	.word	0x0800cb78
 8001a1c:	40590000 	.word	0x40590000
 8001a20:	0800cb80 	.word	0x0800cb80

08001a24 <send_drv_err>:



void send_drv_err(char* msg){
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b09c      	sub	sp, #112	@ 0x70
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]

	char err_buffer[100];
	memset(err_buffer, '\0', sizeof(err_buffer));
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	2264      	movs	r2, #100	@ 0x64
 8001a32:	2100      	movs	r1, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f007 fcaa 	bl	800938e <memset>
	strcat(err_buffer, DRIVING_ERR);
 8001a3a:	f107 030c 	add.w	r3, r7, #12
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7fe fc3e 	bl	80002c0 <strlen>
 8001a44:	4603      	mov	r3, r0
 8001a46:	461a      	mov	r2, r3
 8001a48:	f107 030c 	add.w	r3, r7, #12
 8001a4c:	4413      	add	r3, r2
 8001a4e:	4917      	ldr	r1, [pc, #92]	@ (8001aac <send_drv_err+0x88>)
 8001a50:	461a      	mov	r2, r3
 8001a52:	460b      	mov	r3, r1
 8001a54:	cb03      	ldmia	r3!, {r0, r1}
 8001a56:	6010      	str	r0, [r2, #0]
 8001a58:	6051      	str	r1, [r2, #4]
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	7213      	strb	r3, [r2, #8]
	strcat(err_buffer, msg);
 8001a5e:	f107 030c 	add.w	r3, r7, #12
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f007 fc9a 	bl	800939e <strcat>
	strcat(err_buffer, "\n\r");
 8001a6a:	f107 030c 	add.w	r3, r7, #12
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fc26 	bl	80002c0 <strlen>
 8001a74:	4603      	mov	r3, r0
 8001a76:	461a      	mov	r2, r3
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	4413      	add	r3, r2
 8001a7e:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab0 <send_drv_err+0x8c>)
 8001a80:	8811      	ldrh	r1, [r2, #0]
 8001a82:	7892      	ldrb	r2, [r2, #2]
 8001a84:	8019      	strh	r1, [r3, #0]
 8001a86:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) err_buffer, strlen(err_buffer), STATE_SENDING_TIMEOUT);
 8001a88:	f107 030c 	add.w	r3, r7, #12
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7fe fc17 	bl	80002c0 <strlen>
 8001a92:	4603      	mov	r3, r0
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	f107 010c 	add.w	r1, r7, #12
 8001a9a:	230a      	movs	r3, #10
 8001a9c:	4805      	ldr	r0, [pc, #20]	@ (8001ab4 <send_drv_err+0x90>)
 8001a9e:	f004 fa0b 	bl	8005eb8 <HAL_UART_Transmit>

}
 8001aa2:	bf00      	nop
 8001aa4:	3770      	adds	r7, #112	@ 0x70
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	0800cba0 	.word	0x0800cba0
 8001ab0:	0800cbac 	.word	0x0800cbac
 8001ab4:	20000448 	.word	0x20000448

08001ab8 <add_states_payload_to_state_msg>:


static void add_states_payload_to_state_msg(MotorState* motor_state, uint8_t* offset, uint8_t* state_msg){
 8001ab8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001abc:	b089      	sub	sp, #36	@ 0x24
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
 8001ac6:	466b      	mov	r3, sp
 8001ac8:	461e      	mov	r6, r3

	uint8_t payload_length = 6;
 8001aca:	2306      	movs	r3, #6
 8001acc:	76fb      	strb	r3, [r7, #27]
	uint8_t state_payload[payload_length];
 8001ace:	7ef9      	ldrb	r1, [r7, #27]
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	617b      	str	r3, [r7, #20]
 8001ad6:	b2cb      	uxtb	r3, r1
 8001ad8:	2200      	movs	r2, #0
 8001ada:	4698      	mov	r8, r3
 8001adc:	4691      	mov	r9, r2
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	f04f 0300 	mov.w	r3, #0
 8001ae6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001aea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001aee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001af2:	b2cb      	uxtb	r3, r1
 8001af4:	2200      	movs	r2, #0
 8001af6:	461c      	mov	r4, r3
 8001af8:	4615      	mov	r5, r2
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	f04f 0300 	mov.w	r3, #0
 8001b02:	00eb      	lsls	r3, r5, #3
 8001b04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b08:	00e2      	lsls	r2, r4, #3
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	3307      	adds	r3, #7
 8001b0e:	08db      	lsrs	r3, r3, #3
 8001b10:	00db      	lsls	r3, r3, #3
 8001b12:	ebad 0d03 	sub.w	sp, sp, r3
 8001b16:	466b      	mov	r3, sp
 8001b18:	3300      	adds	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]
	bytes_motor_state(motor_state, state_payload);
 8001b1c:	6939      	ldr	r1, [r7, #16]
 8001b1e:	68f8      	ldr	r0, [r7, #12]
 8001b20:	f000 f8c7 	bl	8001cb2 <bytes_motor_state>

	for (int i = 0; i < payload_length; i++){
 8001b24:	2300      	movs	r3, #0
 8001b26:	61fb      	str	r3, [r7, #28]
 8001b28:	e012      	b.n	8001b50 <add_states_payload_to_state_msg+0x98>
		state_msg[*offset] = state_payload[i];
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4413      	add	r3, r2
 8001b34:	6939      	ldr	r1, [r7, #16]
 8001b36:	69fa      	ldr	r2, [r7, #28]
 8001b38:	440a      	add	r2, r1
 8001b3a:	7812      	ldrb	r2, [r2, #0]
 8001b3c:	701a      	strb	r2, [r3, #0]
		*offset += 1;
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < payload_length; i++){
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	7efb      	ldrb	r3, [r7, #27]
 8001b52:	69fa      	ldr	r2, [r7, #28]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	dbe8      	blt.n	8001b2a <add_states_payload_to_state_msg+0x72>
 8001b58:	46b5      	mov	sp, r6
	}

}
 8001b5a:	bf00      	nop
 8001b5c:	3724      	adds	r7, #36	@ 0x24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001b64 <send_state>:


}


void send_state(DrivingSystem* driving_system){
 8001b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b68:	b088      	sub	sp, #32
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	466b      	mov	r3, sp
 8001b70:	469a      	mov	sl, r3

	uint8_t state_msg_length = 26;
 8001b72:	231a      	movs	r3, #26
 8001b74:	76fb      	strb	r3, [r7, #27]
	uint8_t state_msg[state_msg_length];
 8001b76:	7efe      	ldrb	r6, [r7, #27]
 8001b78:	4633      	mov	r3, r6
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	b2f3      	uxtb	r3, r6
 8001b80:	2200      	movs	r2, #0
 8001b82:	4698      	mov	r8, r3
 8001b84:	4691      	mov	r9, r2
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b9a:	b2f3      	uxtb	r3, r6
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	461c      	mov	r4, r3
 8001ba0:	4615      	mov	r5, r2
 8001ba2:	f04f 0200 	mov.w	r2, #0
 8001ba6:	f04f 0300 	mov.w	r3, #0
 8001baa:	00eb      	lsls	r3, r5, #3
 8001bac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bb0:	00e2      	lsls	r2, r4, #3
 8001bb2:	4633      	mov	r3, r6
 8001bb4:	3307      	adds	r3, #7
 8001bb6:	08db      	lsrs	r3, r3, #3
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	ebad 0d03 	sub.w	sp, sp, r3
 8001bbe:	466b      	mov	r3, sp
 8001bc0:	3300      	adds	r3, #0
 8001bc2:	613b      	str	r3, [r7, #16]
	state_msg[0] = MSG_STATE;
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	701a      	strb	r2, [r3, #0]
	uint8_t offset = 1;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	73fb      	strb	r3, [r7, #15]


	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]
 8001bd2:	e019      	b.n	8001c08 <send_state+0xa4>

		add_states_payload_to_state_msg(driving_system->left_motors_lst[i]->motor_state, &offset, state_msg);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	69fa      	ldr	r2, [r7, #28]
 8001bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f107 010f 	add.w	r1, r7, #15
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ff67 	bl	8001ab8 <add_states_payload_to_state_msg>
		add_states_payload_to_state_msg(driving_system->right_motors_lst[i]->motor_state, &offset, state_msg);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69fa      	ldr	r2, [r7, #28]
 8001bee:	3202      	adds	r2, #2
 8001bf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f107 010f 	add.w	r1, r7, #15
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff5b 	bl	8001ab8 <add_states_payload_to_state_msg>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3301      	adds	r3, #1
 8001c06:	61fb      	str	r3, [r7, #28]
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	dde2      	ble.n	8001bd4 <send_state+0x70>
	}
	state_msg[state_msg_length-1] = MSG_END_CHAR;
 8001c0e:	7efb      	ldrb	r3, [r7, #27]
 8001c10:	3b01      	subs	r3, #1
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	21fe      	movs	r1, #254	@ 0xfe
 8001c16:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) state_msg, sizeof(state_msg)/sizeof(state_msg[0]),STATE_SENDING_TIMEOUT);
 8001c18:	4632      	mov	r2, r6
 8001c1a:	230a      	movs	r3, #10
 8001c1c:	6939      	ldr	r1, [r7, #16]
 8001c1e:	4804      	ldr	r0, [pc, #16]	@ (8001c30 <send_state+0xcc>)
 8001c20:	f004 f94a 	bl	8005eb8 <HAL_UART_Transmit>
 8001c24:	46d5      	mov	sp, sl

}
 8001c26:	bf00      	nop
 8001c28:	3720      	adds	r7, #32
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c30:	20000448 	.word	0x20000448

08001c34 <init_encoder_info>:
 */

#include "encoder_driver.h"

void init_encoder_info(EncoderInfo* encoder_info, TIM_HandleTypeDef* encoder_timer_)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
	encoder_info->encoder_timer=encoder_timer_;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	683a      	ldr	r2, [r7, #0]
 8001c42:	601a      	str	r2, [r3, #0]

}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <init_motor_state>:

#include <motor_features.h>
#include "motor_driver.h"
#include "timers_configuration.h"

void init_motor_state(MotorState *motor_state, EMotorId motor_id_){
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	70fb      	strb	r3, [r7, #3]

	motor_state->motor_id = motor_id_;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	78fa      	ldrb	r2, [r7, #3]
 8001c60:	741a      	strb	r2, [r3, #16]
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <init_motor>:
		MotorState *motor_state_,
		TIM_HandleTypeDef *updater_tim_,
		EncoderInfo *enc_inf_param_,
		PIDController *pid_controller_,
		L298N_driver *L298N_)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b084      	sub	sp, #16
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	60f8      	str	r0, [r7, #12]
 8001c76:	60b9      	str	r1, [r7, #8]
 8001c78:	607a      	str	r2, [r7, #4]
 8001c7a:	603b      	str	r3, [r7, #0]
	motor_struct->motor_state = motor_state_;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	68ba      	ldr	r2, [r7, #8]
 8001c80:	601a      	str	r2, [r3, #0]
	motor_struct->motor_updater_tim = updater_tim_;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	60da      	str	r2, [r3, #12]
	motor_struct->updater_timer_periods = CountPeriodS(updater_tim_);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f000 fa3d 	bl	8002108 <CountPeriodS>
 8001c8e:	eef0 7a40 	vmov.f32	s15, s0
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	edc3 7a04 	vstr	s15, [r3, #16]
	motor_struct->encoder_info = enc_inf_param_;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	683a      	ldr	r2, [r7, #0]
 8001c9c:	609a      	str	r2, [r3, #8]
	motor_struct->L298N_driver = L298N_;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	69fa      	ldr	r2, [r7, #28]
 8001ca2:	615a      	str	r2, [r3, #20]
	motor_struct->pid_controller = pid_controller_;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	605a      	str	r2, [r3, #4]

}
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <bytes_motor_state>:
void str_motor_state(MotorState* motor_state, char* state_buffer){

	sprintf(state_buffer, "%d,%.2f,%.2f\n\r", motor_state->motor_id, motor_state->set_velocity, motor_state->measured_velocity);
}

void bytes_motor_state(MotorState* motor_state, uint8_t* state_payload){
 8001cb2:	b480      	push	{r7}
 8001cb4:	b087      	sub	sp, #28
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	60f8      	str	r0, [r7, #12]
 8001cba:	60b9      	str	r1, [r7, #8]

	state_payload[0] = motor_state->motor_id;
 8001cbc:	68f9      	ldr	r1, [r7, #12]
 8001cbe:	7c08      	ldrb	r0, [r1, #16]
 8001cc0:	68b9      	ldr	r1, [r7, #8]
 8001cc2:	7008      	strb	r0, [r1, #0]
	state_payload[1]=  (uint8_t)motor_state->measured_velocity;
 8001cc4:	68f9      	ldr	r1, [r7, #12]
 8001cc6:	edd1 7a00 	vldr	s15, [r1]
 8001cca:	68b9      	ldr	r1, [r7, #8]
 8001ccc:	3101      	adds	r1, #1
 8001cce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cd2:	edc7 7a01 	vstr	s15, [r7, #4]
 8001cd6:	7938      	ldrb	r0, [r7, #4]
 8001cd8:	b2c0      	uxtb	r0, r0
 8001cda:	7008      	strb	r0, [r1, #0]
	uint64_t position_uint = (int32_t)motor_state->position;
 8001cdc:	68f9      	ldr	r1, [r7, #12]
 8001cde:	edd1 7a02 	vldr	s15, [r1, #8]
 8001ce2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ce6:	ee17 0a90 	vmov	r0, s15
 8001cea:	17c1      	asrs	r1, r0, #31
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	e9c7 2304 	strd	r2, r3, [r7, #16]

	state_payload[2] = (position_uint >> 24) & (0xFF);
 8001cf4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	f04f 0300 	mov.w	r3, #0
 8001d00:	0e02      	lsrs	r2, r0, #24
 8001d02:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d06:	0e0b      	lsrs	r3, r1, #24
 8001d08:	68b9      	ldr	r1, [r7, #8]
 8001d0a:	3102      	adds	r1, #2
 8001d0c:	b2d3      	uxtb	r3, r2
 8001d0e:	700b      	strb	r3, [r1, #0]
	state_payload[3] = (position_uint >> 16) & (0xFF);
 8001d10:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	f04f 0300 	mov.w	r3, #0
 8001d1c:	0c02      	lsrs	r2, r0, #16
 8001d1e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001d22:	0c0b      	lsrs	r3, r1, #16
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	3103      	adds	r1, #3
 8001d28:	b2d3      	uxtb	r3, r2
 8001d2a:	700b      	strb	r3, [r1, #0]
	state_payload[4] = (position_uint >> 8) & (0xFF);
 8001d2c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	0a02      	lsrs	r2, r0, #8
 8001d3a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001d3e:	0a0b      	lsrs	r3, r1, #8
 8001d40:	68b9      	ldr	r1, [r7, #8]
 8001d42:	3104      	adds	r1, #4
 8001d44:	b2d3      	uxtb	r3, r2
 8001d46:	700b      	strb	r3, [r1, #0]
	state_payload[5] = (position_uint >> 0) & (0xFF);
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	3305      	adds	r3, #5
 8001d4c:	7c3a      	ldrb	r2, [r7, #16]
 8001d4e:	701a      	strb	r2, [r3, #0]



}
 8001d50:	bf00      	nop
 8001d52:	371c      	adds	r7, #28
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <motor_state_set_velocity>:
	motor_state->position = motor_state->last_position - position_change_rad;

}

void motor_state_set_velocity(MotorState *motor_state, float velocity)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	ed87 0a00 	vstr	s0, [r7]
	motor_state->set_velocity = velocity;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
}
 8001d6e:	bf00      	nop
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <pid_init>:
#include "pid_controller.h"
#include "motor_features.h"

void pid_init(PIDController *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b087      	sub	sp, #28
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6178      	str	r0, [r7, #20]
 8001d82:	ed87 0a04 	vstr	s0, [r7, #16]
 8001d86:	edc7 0a03 	vstr	s1, [r7, #12]
 8001d8a:	ed87 1a02 	vstr	s2, [r7, #8]
 8001d8e:	6079      	str	r1, [r7, #4]
	pid_data->previous_error = 0;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	f04f 0200 	mov.w	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
	pid_data->total_error = 0;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	68ba      	ldr	r2, [r7, #8]
 8001db0:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	615a      	str	r2, [r3, #20]
}
 8001db8:	bf00      	nop
 8001dba:	371c      	adds	r7, #28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <drive_velo_dir>:

#include "driving_modes.h"



void drive_velo_dir(DrivingSystem* driving_system, EDvDir dv_dir, float velocity){
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	460b      	mov	r3, r1
 8001dce:	ed87 0a01 	vstr	s0, [r7, #4]
 8001dd2:	72fb      	strb	r3, [r7, #11]

	if(dv_dir == DV_DIR_STOP){
 8001dd4:	7afb      	ldrb	r3, [r7, #11]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d107      	bne.n	8001dea <drive_velo_dir+0x26>
		drive_velo(driving_system, velocity, L298N_MODE_STOP, L298N_MODE_STOP);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2100      	movs	r1, #0
 8001dde:	ed97 0a01 	vldr	s0, [r7, #4]
 8001de2:	68f8      	ldr	r0, [r7, #12]
 8001de4:	f000 f86d 	bl	8001ec2 <drive_velo>
	}else if(dv_dir == DV_DIR_LEFT){
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
	}else if(dv_dir == DV_DIR_RIGHT){
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
	}
}
 8001de8:	e02a      	b.n	8001e40 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_FORWARD){
 8001dea:	7afb      	ldrb	r3, [r7, #11]
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d107      	bne.n	8001e00 <drive_velo_dir+0x3c>
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_FORWARD);
 8001df0:	2201      	movs	r2, #1
 8001df2:	2101      	movs	r1, #1
 8001df4:	ed97 0a01 	vldr	s0, [r7, #4]
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f000 f862 	bl	8001ec2 <drive_velo>
}
 8001dfe:	e01f      	b.n	8001e40 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_BACKWARD){
 8001e00:	7afb      	ldrb	r3, [r7, #11]
 8001e02:	2b03      	cmp	r3, #3
 8001e04:	d107      	bne.n	8001e16 <drive_velo_dir+0x52>
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_BACKWARD);
 8001e06:	2202      	movs	r2, #2
 8001e08:	2102      	movs	r1, #2
 8001e0a:	ed97 0a01 	vldr	s0, [r7, #4]
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f000 f857 	bl	8001ec2 <drive_velo>
}
 8001e14:	e014      	b.n	8001e40 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_LEFT){
 8001e16:	7afb      	ldrb	r3, [r7, #11]
 8001e18:	2b04      	cmp	r3, #4
 8001e1a:	d107      	bne.n	8001e2c <drive_velo_dir+0x68>
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	2101      	movs	r1, #1
 8001e20:	ed97 0a01 	vldr	s0, [r7, #4]
 8001e24:	68f8      	ldr	r0, [r7, #12]
 8001e26:	f000 f84c 	bl	8001ec2 <drive_velo>
}
 8001e2a:	e009      	b.n	8001e40 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_RIGHT){
 8001e2c:	7afb      	ldrb	r3, [r7, #11]
 8001e2e:	2b05      	cmp	r3, #5
 8001e30:	d106      	bne.n	8001e40 <drive_velo_dir+0x7c>
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
 8001e32:	2201      	movs	r2, #1
 8001e34:	2102      	movs	r1, #2
 8001e36:	ed97 0a01 	vldr	s0, [r7, #4]
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f000 f841 	bl	8001ec2 <drive_velo>
}
 8001e40:	bf00      	nop
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <drive_pwm_dir>:

void drive_pwm_dir(DrivingSystem* driving_system, EDvDir dv_dir, uint8_t pwm){
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	70fb      	strb	r3, [r7, #3]
 8001e54:	4613      	mov	r3, r2
 8001e56:	70bb      	strb	r3, [r7, #2]

	if(dv_dir == DV_DIR_STOP){
 8001e58:	78fb      	ldrb	r3, [r7, #3]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d106      	bne.n	8001e6c <drive_pwm_dir+0x24>
		drive_pwm(driving_system, pwm, L298N_MODE_STOP, L298N_MODE_STOP);
 8001e5e:	78b9      	ldrb	r1, [r7, #2]
 8001e60:	2300      	movs	r3, #0
 8001e62:	2200      	movs	r2, #0
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f000 f86e 	bl	8001f46 <drive_pwm>
	}else if(dv_dir == DV_DIR_LEFT){
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
	}else if(dv_dir == DV_DIR_RIGHT){
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
	}
}
 8001e6a:	e026      	b.n	8001eba <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_FORWARD){
 8001e6c:	78fb      	ldrb	r3, [r7, #3]
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d106      	bne.n	8001e80 <drive_pwm_dir+0x38>
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_FORWARD);
 8001e72:	78b9      	ldrb	r1, [r7, #2]
 8001e74:	2301      	movs	r3, #1
 8001e76:	2201      	movs	r2, #1
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f864 	bl	8001f46 <drive_pwm>
}
 8001e7e:	e01c      	b.n	8001eba <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_BACKWARD){
 8001e80:	78fb      	ldrb	r3, [r7, #3]
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	d106      	bne.n	8001e94 <drive_pwm_dir+0x4c>
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_BACKWARD);
 8001e86:	78b9      	ldrb	r1, [r7, #2]
 8001e88:	2302      	movs	r3, #2
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f000 f85a 	bl	8001f46 <drive_pwm>
}
 8001e92:	e012      	b.n	8001eba <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_LEFT){
 8001e94:	78fb      	ldrb	r3, [r7, #3]
 8001e96:	2b04      	cmp	r3, #4
 8001e98:	d106      	bne.n	8001ea8 <drive_pwm_dir+0x60>
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
 8001e9a:	78b9      	ldrb	r1, [r7, #2]
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f850 	bl	8001f46 <drive_pwm>
}
 8001ea6:	e008      	b.n	8001eba <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_RIGHT){
 8001ea8:	78fb      	ldrb	r3, [r7, #3]
 8001eaa:	2b05      	cmp	r3, #5
 8001eac:	d105      	bne.n	8001eba <drive_pwm_dir+0x72>
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
 8001eae:	78b9      	ldrb	r1, [r7, #2]
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 f846 	bl	8001f46 <drive_pwm>
}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <drive_velo>:



void drive_velo(DrivingSystem* driving_system, float velocity, EL298N_MODE left_dir, EL298N_MODE right_dir)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	ed87 0a02 	vstr	s0, [r7, #8]
 8001ece:	460b      	mov	r3, r1
 8001ed0:	71fb      	strb	r3, [r7, #7]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	71bb      	strb	r3, [r7, #6]

	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	e02c      	b.n	8001f36 <drive_velo+0x74>
	{
		L298N_set_input_configuration(driving_system->left_motors_lst[i]->L298N_driver, left_dir);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	79fa      	ldrb	r2, [r7, #7]
 8001ee8:	4611      	mov	r1, r2
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fc8d 	bl	800180a <L298N_set_input_configuration>
		L298N_set_input_configuration(driving_system->right_motors_lst[i]->L298N_driver, right_dir);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	3202      	adds	r2, #2
 8001ef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001efa:	695b      	ldr	r3, [r3, #20]
 8001efc:	79ba      	ldrb	r2, [r7, #6]
 8001efe:	4611      	mov	r1, r2
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff fc82 	bl	800180a <L298N_set_input_configuration>
		motor_state_set_velocity(driving_system->left_motors_lst[i]->motor_state, velocity);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	ed97 0a02 	vldr	s0, [r7, #8]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff ff21 	bl	8001d5c <motor_state_set_velocity>
		motor_state_set_velocity(driving_system->right_motors_lst[i]->motor_state, velocity);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	697a      	ldr	r2, [r7, #20]
 8001f1e:	3202      	adds	r2, #2
 8001f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	ed97 0a02 	vldr	s0, [r7, #8]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ff16 	bl	8001d5c <motor_state_set_velocity>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	3301      	adds	r3, #1
 8001f34:	617b      	str	r3, [r7, #20]
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	ddcf      	ble.n	8001edc <drive_velo+0x1a>

	}
}
 8001f3c:	bf00      	nop
 8001f3e:	bf00      	nop
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <drive_pwm>:


void drive_pwm(DrivingSystem* driving_system, uint8_t pwm, EL298N_MODE left_dir, EL298N_MODE right_dir){
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b084      	sub	sp, #16
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	4608      	mov	r0, r1
 8001f50:	4611      	mov	r1, r2
 8001f52:	461a      	mov	r2, r3
 8001f54:	4603      	mov	r3, r0
 8001f56:	70fb      	strb	r3, [r7, #3]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	70bb      	strb	r3, [r7, #2]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	707b      	strb	r3, [r7, #1]
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	e02d      	b.n	8001fc2 <drive_pwm+0x7c>
	{
		L298N_set_input_configuration(driving_system->left_motors_lst[i]->L298N_driver, left_dir);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f6e:	695b      	ldr	r3, [r3, #20]
 8001f70:	78ba      	ldrb	r2, [r7, #2]
 8001f72:	4611      	mov	r1, r2
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff fc48 	bl	800180a <L298N_set_input_configuration>
		L298N_set_input_configuration(driving_system->right_motors_lst[i]->L298N_driver, right_dir);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	3202      	adds	r2, #2
 8001f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	787a      	ldrb	r2, [r7, #1]
 8001f88:	4611      	mov	r1, r2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fc3d 	bl	800180a <L298N_set_input_configuration>
		L298N_set_pwm_count(driving_system->right_motors_lst[i]->L298N_driver, pwm);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	3202      	adds	r2, #2
 8001f96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f9a:	695b      	ldr	r3, [r3, #20]
 8001f9c:	78fa      	ldrb	r2, [r7, #3]
 8001f9e:	4611      	mov	r1, r2
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff fc23 	bl	80017ec <L298N_set_pwm_count>
		L298N_set_pwm_count(driving_system->right_motors_lst[i]->L298N_driver, pwm);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	3202      	adds	r2, #2
 8001fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	78fa      	ldrb	r2, [r7, #3]
 8001fb4:	4611      	mov	r1, r2
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff fc18 	bl	80017ec <L298N_set_pwm_count>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	60fb      	str	r3, [r7, #12]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	ddce      	ble.n	8001f66 <drive_pwm+0x20>
	}

}
 8001fc8:	bf00      	nop
 8001fca:	bf00      	nop
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <parse_msg_cmd_id>:
#ifndef SRC_FEATURES_PARSER_FEATURES_C_
#define SRC_FEATURES_PARSER_FEATURES_C_

#include "parser_features.h"

void parse_msg_cmd_id(uint8_t* cmd, uint8_t* msg_cmd_id){
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
 8001fda:	6039      	str	r1, [r7, #0]

	*msg_cmd_id = cmd[0];
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	781a      	ldrb	r2, [r3, #0]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	701a      	strb	r2, [r3, #0]

}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <parse_cmd_code>:

void parse_cmd_code(uint8_t* cmd, uint8_t* cmd_code){
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
//		send_parsing_err("cmd[1] wrong format");
//		return 1;
//	}
//	return 0;

	cmd_code[0] = cmd[1];
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	785a      	ldrb	r2, [r3, #1]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	701a      	strb	r2, [r3, #0]
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
	...

08002010 <parse_payload>:

int parse_payload(uint8_t* cmd, uint8_t* payload) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]

    uint8_t cmd_index = MSG_CMD_PAYLOAD_BEGIN;
 800201a:	2302      	movs	r3, #2
 800201c:	73fb      	strb	r3, [r7, #15]
    while (cmd[cmd_index] != MSG_END_CHAR) {
 800201e:	e013      	b.n	8002048 <parse_payload+0x38>

    	if((cmd_index-MSG_CMD_PAYLOAD_BEGIN) == MSG_PAYLOAD_LENGTH-1){
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	2b07      	cmp	r3, #7
 8002024:	d104      	bne.n	8002030 <parse_payload+0x20>
    		send_parsing_err("cmd end char not received");
 8002026:	4811      	ldr	r0, [pc, #68]	@ (800206c <parse_payload+0x5c>)
 8002028:	f000 f822 	bl	8002070 <send_parsing_err>
    		return 1;
 800202c:	2301      	movs	r3, #1
 800202e:	e018      	b.n	8002062 <parse_payload+0x52>
    	}
        payload[cmd_index-MSG_CMD_PAYLOAD_BEGIN] = cmd[cmd_index];
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	441a      	add	r2, r3
 8002036:	7bfb      	ldrb	r3, [r7, #15]
 8002038:	3b02      	subs	r3, #2
 800203a:	6839      	ldr	r1, [r7, #0]
 800203c:	440b      	add	r3, r1
 800203e:	7812      	ldrb	r2, [r2, #0]
 8002040:	701a      	strb	r2, [r3, #0]
        cmd_index++;
 8002042:	7bfb      	ldrb	r3, [r7, #15]
 8002044:	3301      	adds	r3, #1
 8002046:	73fb      	strb	r3, [r7, #15]
    while (cmd[cmd_index] != MSG_END_CHAR) {
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2bfe      	cmp	r3, #254	@ 0xfe
 8002052:	d1e5      	bne.n	8002020 <parse_payload+0x10>
    }

    payload[cmd_index-MSG_CMD_PAYLOAD_BEGIN] = '\0';
 8002054:	7bfb      	ldrb	r3, [r7, #15]
 8002056:	3b02      	subs	r3, #2
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	4413      	add	r3, r2
 800205c:	2200      	movs	r2, #0
 800205e:	701a      	strb	r2, [r3, #0]
    return 0;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	0800cbb8 	.word	0x0800cbb8

08002070 <send_parsing_err>:

void send_parsing_err(char* msg){
 8002070:	b580      	push	{r7, lr}
 8002072:	b09c      	sub	sp, #112	@ 0x70
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]

	char err_buffer[100];
	memset(err_buffer, '\0', sizeof(err_buffer));
 8002078:	f107 030c 	add.w	r3, r7, #12
 800207c:	2264      	movs	r2, #100	@ 0x64
 800207e:	2100      	movs	r1, #0
 8002080:	4618      	mov	r0, r3
 8002082:	f007 f984 	bl	800938e <memset>
	strcat(err_buffer, PARSING_ERR);
 8002086:	f107 030c 	add.w	r3, r7, #12
 800208a:	4618      	mov	r0, r3
 800208c:	f7fe f918 	bl	80002c0 <strlen>
 8002090:	4603      	mov	r3, r0
 8002092:	461a      	mov	r2, r3
 8002094:	f107 030c 	add.w	r3, r7, #12
 8002098:	4413      	add	r3, r2
 800209a:	4918      	ldr	r1, [pc, #96]	@ (80020fc <send_parsing_err+0x8c>)
 800209c:	461a      	mov	r2, r3
 800209e:	460b      	mov	r3, r1
 80020a0:	cb03      	ldmia	r3!, {r0, r1}
 80020a2:	6010      	str	r0, [r2, #0]
 80020a4:	6051      	str	r1, [r2, #4]
 80020a6:	8819      	ldrh	r1, [r3, #0]
 80020a8:	789b      	ldrb	r3, [r3, #2]
 80020aa:	8111      	strh	r1, [r2, #8]
 80020ac:	7293      	strb	r3, [r2, #10]
	strcat(err_buffer, msg);
 80020ae:	f107 030c 	add.w	r3, r7, #12
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f007 f972 	bl	800939e <strcat>
	strcat(err_buffer, "\n\r");
 80020ba:	f107 030c 	add.w	r3, r7, #12
 80020be:	4618      	mov	r0, r3
 80020c0:	f7fe f8fe 	bl	80002c0 <strlen>
 80020c4:	4603      	mov	r3, r0
 80020c6:	461a      	mov	r2, r3
 80020c8:	f107 030c 	add.w	r3, r7, #12
 80020cc:	4413      	add	r3, r2
 80020ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002100 <send_parsing_err+0x90>)
 80020d0:	8811      	ldrh	r1, [r2, #0]
 80020d2:	7892      	ldrb	r2, [r2, #2]
 80020d4:	8019      	strh	r1, [r3, #0]
 80020d6:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) err_buffer, strlen(err_buffer), PARSING_ERROR_TIMEOUT);
 80020d8:	f107 030c 	add.w	r3, r7, #12
 80020dc:	4618      	mov	r0, r3
 80020de:	f7fe f8ef 	bl	80002c0 <strlen>
 80020e2:	4603      	mov	r3, r0
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	f107 010c 	add.w	r1, r7, #12
 80020ea:	230a      	movs	r3, #10
 80020ec:	4805      	ldr	r0, [pc, #20]	@ (8002104 <send_parsing_err+0x94>)
 80020ee:	f003 fee3 	bl	8005eb8 <HAL_UART_Transmit>

}
 80020f2:	bf00      	nop
 80020f4:	3770      	adds	r7, #112	@ 0x70
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	0800cbd4 	.word	0x0800cbd4
 8002100:	0800cbe0 	.word	0x0800cbe0
 8002104:	20000448 	.word	0x20000448

08002108 <CountPeriodS>:
 */

#include "timers_feature.h"

// Funkcja obliczajca okres w sekundach
float CountPeriodS(TIM_HandleTypeDef *htim) {
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
    uint32_t prescaler = htim->Init.Prescaler;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	617b      	str	r3, [r7, #20]
    uint32_t period = htim->Init.Period;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	613b      	str	r3, [r7, #16]
    uint32_t clock_freq = HAL_RCC_GetHCLKFreq();
 800211c:	f001 fe54 	bl	8003dc8 <HAL_RCC_GetHCLKFreq>
 8002120:	60f8      	str	r0, [r7, #12]

    float period_seconds = (float)(prescaler * period) / (float)clock_freq;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	fb02 f303 	mul.w	r3, r2, r3
 800212a:	ee07 3a90 	vmov	s15, r3
 800212e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	ee07 3a90 	vmov	s15, r3
 8002138:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800213c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002140:	edc7 7a02 	vstr	s15, [r7, #8]

    return period_seconds;
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	ee07 3a90 	vmov	s15, r3
}
 800214a:	eeb0 0a67 	vmov.f32	s0, s15
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <main>:
void generate_stair_signal_pwm(void);
void generate_random_signal_velo(void);


int main(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af04      	add	r7, sp, #16

  HAL_Init();
 800215a:	f000 fd72 	bl	8002c42 <HAL_Init>
  SystemClock_Config();
 800215e:	f7fe ff69 	bl	8001034 <SystemClock_Config>
  MX_GPIO_Init();
 8002162:	f7fe ffb3 	bl	80010cc <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8002166:	f7ff fa89 	bl	800167c <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 800216a:	f7ff fad1 	bl	8001710 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800216e:	f7ff f81d 	bl	80011ac <MX_TIM1_Init>
  MX_TIM3_Init();
 8002172:	f7ff f8f1 	bl	8001358 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002176:	f7ff f945 	bl	8001404 <MX_TIM4_Init>
  MX_TIM5_Init();
 800217a:	f7ff f999 	bl	80014b0 <MX_TIM5_Init>
  MX_TIM7_Init();
 800217e:	f7ff f9ed 	bl	800155c <MX_TIM7_Init>
  MX_TIM8_Init();
 8002182:	f7ff fa21 	bl	80015c8 <MX_TIM8_Init>


  init_encoder_info(&lb_encoder_info, &htim4);
 8002186:	4975      	ldr	r1, [pc, #468]	@ (800235c <main+0x208>)
 8002188:	4875      	ldr	r0, [pc, #468]	@ (8002360 <main+0x20c>)
 800218a:	f7ff fd53 	bl	8001c34 <init_encoder_info>
  init_encoder_info(&rb_encoder_info, &htim5);
 800218e:	4975      	ldr	r1, [pc, #468]	@ (8002364 <main+0x210>)
 8002190:	4875      	ldr	r0, [pc, #468]	@ (8002368 <main+0x214>)
 8002192:	f7ff fd4f 	bl	8001c34 <init_encoder_info>
  init_encoder_info(&rf_encoder_info, &htim3);
 8002196:	4975      	ldr	r1, [pc, #468]	@ (800236c <main+0x218>)
 8002198:	4875      	ldr	r0, [pc, #468]	@ (8002370 <main+0x21c>)
 800219a:	f7ff fd4b 	bl	8001c34 <init_encoder_info>
  init_encoder_info(&lf_encoder_info, &htim8);
 800219e:	4975      	ldr	r1, [pc, #468]	@ (8002374 <main+0x220>)
 80021a0:	4875      	ldr	r0, [pc, #468]	@ (8002378 <main+0x224>)
 80021a2:	f7ff fd47 	bl	8001c34 <init_encoder_info>



  init_motor_state(&lb_motor_state, LB);
 80021a6:	2101      	movs	r1, #1
 80021a8:	4874      	ldr	r0, [pc, #464]	@ (800237c <main+0x228>)
 80021aa:	f7ff fd51 	bl	8001c50 <init_motor_state>
  init_motor_state(&rb_motor_state, RB);
 80021ae:	2102      	movs	r1, #2
 80021b0:	4873      	ldr	r0, [pc, #460]	@ (8002380 <main+0x22c>)
 80021b2:	f7ff fd4d 	bl	8001c50 <init_motor_state>
  init_motor_state(&rf_motor_state, RF);
 80021b6:	2103      	movs	r1, #3
 80021b8:	4872      	ldr	r0, [pc, #456]	@ (8002384 <main+0x230>)
 80021ba:	f7ff fd49 	bl	8001c50 <init_motor_state>
  init_motor_state(&lf_motor_state, LF);
 80021be:	2104      	movs	r1, #4
 80021c0:	4871      	ldr	r0, [pc, #452]	@ (8002388 <main+0x234>)
 80021c2:	f7ff fd45 	bl	8001c50 <init_motor_state>


  L298N_init(&lb_L298N, TIM_CHANNEL_1, &htim1, GPIOA, GPIO_PIN_0, GPIOA, GPIO_PIN_1);
 80021c6:	2302      	movs	r3, #2
 80021c8:	9302      	str	r3, [sp, #8]
 80021ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80021ce:	9301      	str	r3, [sp, #4]
 80021d0:	2301      	movs	r3, #1
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80021d8:	4a6c      	ldr	r2, [pc, #432]	@ (800238c <main+0x238>)
 80021da:	2100      	movs	r1, #0
 80021dc:	486c      	ldr	r0, [pc, #432]	@ (8002390 <main+0x23c>)
 80021de:	f7ff fae3 	bl	80017a8 <L298N_init>
  L298N_init(&rb_L298N, TIM_CHANNEL_2, &htim1, GPIOA, GPIO_PIN_0, GPIOA, GPIO_PIN_1);
 80021e2:	2302      	movs	r3, #2
 80021e4:	9302      	str	r3, [sp, #8]
 80021e6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80021ea:	9301      	str	r3, [sp, #4]
 80021ec:	2301      	movs	r3, #1
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80021f4:	4a65      	ldr	r2, [pc, #404]	@ (800238c <main+0x238>)
 80021f6:	2104      	movs	r1, #4
 80021f8:	4866      	ldr	r0, [pc, #408]	@ (8002394 <main+0x240>)
 80021fa:	f7ff fad5 	bl	80017a8 <L298N_init>
  L298N_init(&rf_L298N, TIM_CHANNEL_3, &htim1, GPIOA, GPIO_PIN_8, GPIOA, GPIO_PIN_9);
 80021fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002202:	9302      	str	r3, [sp, #8]
 8002204:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002214:	4a5d      	ldr	r2, [pc, #372]	@ (800238c <main+0x238>)
 8002216:	2108      	movs	r1, #8
 8002218:	485f      	ldr	r0, [pc, #380]	@ (8002398 <main+0x244>)
 800221a:	f7ff fac5 	bl	80017a8 <L298N_init>
  L298N_init(&lf_L298N, TIM_CHANNEL_4, &htim1, GPIOA, GPIO_PIN_8, GPIOA, GPIO_PIN_9);
 800221e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002222:	9302      	str	r3, [sp, #8]
 8002224:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002234:	4a55      	ldr	r2, [pc, #340]	@ (800238c <main+0x238>)
 8002236:	210c      	movs	r1, #12
 8002238:	4858      	ldr	r0, [pc, #352]	@ (800239c <main+0x248>)
 800223a:	f7ff fab5 	bl	80017a8 <L298N_init>


  pid_init(&pid_controller, MOTOR_Kp , MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 800223e:	215f      	movs	r1, #95	@ 0x5f
 8002240:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 80023a0 <main+0x24c>
 8002244:	eddf 0a57 	vldr	s1, [pc, #348]	@ 80023a4 <main+0x250>
 8002248:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 80023a8 <main+0x254>
 800224c:	4857      	ldr	r0, [pc, #348]	@ (80023ac <main+0x258>)
 800224e:	f7ff fd94 	bl	8001d7a <pid_init>

 //TODO
  init_motor(&lb_motor, &lb_motor_state, &htim7, &lb_encoder_info, &pid_controller, &lb_L298N);
 8002252:	4b4f      	ldr	r3, [pc, #316]	@ (8002390 <main+0x23c>)
 8002254:	9301      	str	r3, [sp, #4]
 8002256:	4b55      	ldr	r3, [pc, #340]	@ (80023ac <main+0x258>)
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	4b41      	ldr	r3, [pc, #260]	@ (8002360 <main+0x20c>)
 800225c:	4a54      	ldr	r2, [pc, #336]	@ (80023b0 <main+0x25c>)
 800225e:	4947      	ldr	r1, [pc, #284]	@ (800237c <main+0x228>)
 8002260:	4854      	ldr	r0, [pc, #336]	@ (80023b4 <main+0x260>)
 8002262:	f7ff fd04 	bl	8001c6e <init_motor>
  init_motor(&rb_motor, &rb_motor_state, &htim7, &rb_encoder_info, &pid_controller, &rb_L298N);
 8002266:	4b4b      	ldr	r3, [pc, #300]	@ (8002394 <main+0x240>)
 8002268:	9301      	str	r3, [sp, #4]
 800226a:	4b50      	ldr	r3, [pc, #320]	@ (80023ac <main+0x258>)
 800226c:	9300      	str	r3, [sp, #0]
 800226e:	4b3e      	ldr	r3, [pc, #248]	@ (8002368 <main+0x214>)
 8002270:	4a4f      	ldr	r2, [pc, #316]	@ (80023b0 <main+0x25c>)
 8002272:	4943      	ldr	r1, [pc, #268]	@ (8002380 <main+0x22c>)
 8002274:	4850      	ldr	r0, [pc, #320]	@ (80023b8 <main+0x264>)
 8002276:	f7ff fcfa 	bl	8001c6e <init_motor>
  init_motor(&rf_motor, &rf_motor_state, &htim7, &rf_encoder_info, &pid_controller, &rf_L298N);
 800227a:	4b47      	ldr	r3, [pc, #284]	@ (8002398 <main+0x244>)
 800227c:	9301      	str	r3, [sp, #4]
 800227e:	4b4b      	ldr	r3, [pc, #300]	@ (80023ac <main+0x258>)
 8002280:	9300      	str	r3, [sp, #0]
 8002282:	4b3b      	ldr	r3, [pc, #236]	@ (8002370 <main+0x21c>)
 8002284:	4a4a      	ldr	r2, [pc, #296]	@ (80023b0 <main+0x25c>)
 8002286:	493f      	ldr	r1, [pc, #252]	@ (8002384 <main+0x230>)
 8002288:	484c      	ldr	r0, [pc, #304]	@ (80023bc <main+0x268>)
 800228a:	f7ff fcf0 	bl	8001c6e <init_motor>
  init_motor(&lf_motor, &lf_motor_state, &htim7, &lf_encoder_info, &pid_controller, &lf_L298N);
 800228e:	4b43      	ldr	r3, [pc, #268]	@ (800239c <main+0x248>)
 8002290:	9301      	str	r3, [sp, #4]
 8002292:	4b46      	ldr	r3, [pc, #280]	@ (80023ac <main+0x258>)
 8002294:	9300      	str	r3, [sp, #0]
 8002296:	4b38      	ldr	r3, [pc, #224]	@ (8002378 <main+0x224>)
 8002298:	4a45      	ldr	r2, [pc, #276]	@ (80023b0 <main+0x25c>)
 800229a:	493b      	ldr	r1, [pc, #236]	@ (8002388 <main+0x234>)
 800229c:	4848      	ldr	r0, [pc, #288]	@ (80023c0 <main+0x26c>)
 800229e:	f7ff fce6 	bl	8001c6e <init_motor>


  updater_timer_periods = CountPeriodS(lb_motor.motor_updater_tim);
 80022a2:	4b44      	ldr	r3, [pc, #272]	@ (80023b4 <main+0x260>)
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff ff2e 	bl	8002108 <CountPeriodS>
 80022ac:	eef0 7a40 	vmov.f32	s15, s0
 80022b0:	4b44      	ldr	r3, [pc, #272]	@ (80023c4 <main+0x270>)
 80022b2:	edc3 7a00 	vstr	s15, [r3]


  L298N_set_input_configuration(&lb_L298N, L298N_MODE_FORWARD);
 80022b6:	2101      	movs	r1, #1
 80022b8:	4835      	ldr	r0, [pc, #212]	@ (8002390 <main+0x23c>)
 80022ba:	f7ff faa6 	bl	800180a <L298N_set_input_configuration>
  L298N_set_input_configuration(&lf_L298N, L298N_MODE_FORWARD);
 80022be:	2101      	movs	r1, #1
 80022c0:	4836      	ldr	r0, [pc, #216]	@ (800239c <main+0x248>)
 80022c2:	f7ff faa2 	bl	800180a <L298N_set_input_configuration>
  L298N_set_input_configuration(&rb_L298N, L298N_MODE_FORWARD);
 80022c6:	2101      	movs	r1, #1
 80022c8:	4832      	ldr	r0, [pc, #200]	@ (8002394 <main+0x240>)
 80022ca:	f7ff fa9e 	bl	800180a <L298N_set_input_configuration>
  L298N_set_input_configuration(&rf_L298N, L298N_MODE_FORWARD);
 80022ce:	2101      	movs	r1, #1
 80022d0:	4831      	ldr	r0, [pc, #196]	@ (8002398 <main+0x244>)
 80022d2:	f7ff fa9a 	bl	800180a <L298N_set_input_configuration>

  init_driving_system(&driving_system ,&lb_motor, &rb_motor,&rf_motor, &lf_motor);
 80022d6:	4b3a      	ldr	r3, [pc, #232]	@ (80023c0 <main+0x26c>)
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	4b38      	ldr	r3, [pc, #224]	@ (80023bc <main+0x268>)
 80022dc:	4a36      	ldr	r2, [pc, #216]	@ (80023b8 <main+0x264>)
 80022de:	4935      	ldr	r1, [pc, #212]	@ (80023b4 <main+0x260>)
 80022e0:	4839      	ldr	r0, [pc, #228]	@ (80023c8 <main+0x274>)
 80022e2:	f7ff fad7 	bl	8001894 <init_driving_system>
  default_init_driving_system_if(&drv_system_if);
 80022e6:	4839      	ldr	r0, [pc, #228]	@ (80023cc <main+0x278>)
 80022e8:	f7ff faf0 	bl	80018cc <default_init_driving_system_if>


  pwm_output = 30;
 80022ec:	4b38      	ldr	r3, [pc, #224]	@ (80023d0 <main+0x27c>)
 80022ee:	221e      	movs	r2, #30
 80022f0:	701a      	strb	r2, [r3, #0]
  tick = 0;
 80022f2:	4938      	ldr	r1, [pc, #224]	@ (80023d4 <main+0x280>)
 80022f4:	f04f 0200 	mov.w	r2, #0
 80022f8:	f04f 0300 	mov.w	r3, #0
 80022fc:	e9c1 2300 	strd	r2, r3, [r1]
  velo = 0;
 8002300:	4b35      	ldr	r3, [pc, #212]	@ (80023d8 <main+0x284>)
 8002302:	2200      	movs	r2, #0
 8002304:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim7);
 8002306:	482a      	ldr	r0, [pc, #168]	@ (80023b0 <main+0x25c>)
 8002308:	f002 f8b4 	bl	8004474 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800230c:	2100      	movs	r1, #0
 800230e:	481f      	ldr	r0, [pc, #124]	@ (800238c <main+0x238>)
 8002310:	f002 f98a 	bl	8004628 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002314:	2104      	movs	r1, #4
 8002316:	481d      	ldr	r0, [pc, #116]	@ (800238c <main+0x238>)
 8002318:	f002 f986 	bl	8004628 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800231c:	2108      	movs	r1, #8
 800231e:	481b      	ldr	r0, [pc, #108]	@ (800238c <main+0x238>)
 8002320:	f002 f982 	bl	8004628 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002324:	210c      	movs	r1, #12
 8002326:	4819      	ldr	r0, [pc, #100]	@ (800238c <main+0x238>)
 8002328:	f002 f97e 	bl	8004628 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800232c:	213c      	movs	r1, #60	@ 0x3c
 800232e:	480f      	ldr	r0, [pc, #60]	@ (800236c <main+0x218>)
 8002330:	f002 fb32 	bl	8004998 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002334:	213c      	movs	r1, #60	@ 0x3c
 8002336:	4809      	ldr	r0, [pc, #36]	@ (800235c <main+0x208>)
 8002338:	f002 fb2e 	bl	8004998 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 800233c:	213c      	movs	r1, #60	@ 0x3c
 800233e:	4809      	ldr	r0, [pc, #36]	@ (8002364 <main+0x210>)
 8002340:	f002 fb2a 	bl	8004998 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8002344:	213c      	movs	r1, #60	@ 0x3c
 8002346:	480b      	ldr	r0, [pc, #44]	@ (8002374 <main+0x220>)
 8002348:	f002 fb26 	bl	8004998 <HAL_TIM_Encoder_Start>



  /* USER CODE END 2 */

  HAL_UART_Receive_IT(&hlpuart1, cmd_data, CMD_CODE_LENGTH + MSG_PAYLOAD_LENGTH);
 800234c:	2208      	movs	r2, #8
 800234e:	4923      	ldr	r1, [pc, #140]	@ (80023dc <main+0x288>)
 8002350:	4823      	ldr	r0, [pc, #140]	@ (80023e0 <main+0x28c>)
 8002352:	f003 fe3f 	bl	8005fd4 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  driving_system.velo_ctrl_flag = 1;
    while (1)
 8002356:	bf00      	nop
 8002358:	e7fd      	b.n	8002356 <main+0x202>
 800235a:	bf00      	nop
 800235c:	20000284 	.word	0x20000284
 8002360:	200004f4 	.word	0x200004f4
 8002364:	200002d0 	.word	0x200002d0
 8002368:	200004fc 	.word	0x200004fc
 800236c:	20000238 	.word	0x20000238
 8002370:	20000504 	.word	0x20000504
 8002374:	20000368 	.word	0x20000368
 8002378:	2000050c 	.word	0x2000050c
 800237c:	200005e4 	.word	0x200005e4
 8002380:	200005f8 	.word	0x200005f8
 8002384:	2000060c 	.word	0x2000060c
 8002388:	20000620 	.word	0x20000620
 800238c:	200001ec 	.word	0x200001ec
 8002390:	20000574 	.word	0x20000574
 8002394:	20000590 	.word	0x20000590
 8002398:	200005ac 	.word	0x200005ac
 800239c:	200005c8 	.word	0x200005c8
 80023a0:	00000000 	.word	0x00000000
 80023a4:	3e4ccccd 	.word	0x3e4ccccd
 80023a8:	3c23d70a 	.word	0x3c23d70a
 80023ac:	200004dc 	.word	0x200004dc
 80023b0:	2000031c 	.word	0x2000031c
 80023b4:	20000514 	.word	0x20000514
 80023b8:	2000052c 	.word	0x2000052c
 80023bc:	20000544 	.word	0x20000544
 80023c0:	2000055c 	.word	0x2000055c
 80023c4:	20000650 	.word	0x20000650
 80023c8:	20000634 	.word	0x20000634
 80023cc:	20000648 	.word	0x20000648
 80023d0:	2000065c 	.word	0x2000065c
 80023d4:	20000660 	.word	0x20000660
 80023d8:	2000065d 	.word	0x2000065d
 80023dc:	20000654 	.word	0x20000654
 80023e0:	20000448 	.word	0x20000448

080023e4 <HAL_UART_RxCpltCallback>:
  }

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]

//	drv_system_if.exe_cmd(&driving_system, cmd_data);
	HAL_UART_Receive_IT(&hlpuart1, cmd_data, CMD_CODE_LENGTH + MSG_PAYLOAD_LENGTH);
 80023ec:	2208      	movs	r2, #8
 80023ee:	4904      	ldr	r1, [pc, #16]	@ (8002400 <HAL_UART_RxCpltCallback+0x1c>)
 80023f0:	4804      	ldr	r0, [pc, #16]	@ (8002404 <HAL_UART_RxCpltCallback+0x20>)
 80023f2:	f003 fdef 	bl	8005fd4 <HAL_UART_Receive_IT>

}
 80023f6:	bf00      	nop
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	20000654 	.word	0x20000654
 8002404:	20000448 	.word	0x20000448

08002408 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002408:	b5b0      	push	{r4, r5, r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]

    if (htim->Instance == (TIM_TypeDef *)lb_motor.motor_updater_tim->Instance) {
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b18      	ldr	r3, [pc, #96]	@ (8002478 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	429a      	cmp	r2, r3
 800241c:	d128      	bne.n	8002470 <HAL_TIM_PeriodElapsedCallback+0x68>


//    	update_motor_position(lb_motor.motor_state, lb_motor.encoder_info);
//    	update_measured_velocity(&lb_motor);
//    	motor_state_set_velocity(&lb_motor_state, velo);
    	L298N_set_pwm_count(lb_motor.L298N_driver, pwm_output);
 800241e:	4b16      	ldr	r3, [pc, #88]	@ (8002478 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	4a16      	ldr	r2, [pc, #88]	@ (800247c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002424:	7812      	ldrb	r2, [r2, #0]
 8002426:	4611      	mov	r1, r2
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff f9df 	bl	80017ec <L298N_set_pwm_count>
    	L298N_set_pwm_count(rb_motor.L298N_driver, pwm_output);
 800242e:	4b14      	ldr	r3, [pc, #80]	@ (8002480 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	4a12      	ldr	r2, [pc, #72]	@ (800247c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002434:	7812      	ldrb	r2, [r2, #0]
 8002436:	4611      	mov	r1, r2
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff f9d7 	bl	80017ec <L298N_set_pwm_count>
    	L298N_set_pwm_count(rf_motor.L298N_driver, pwm_output);
 800243e:	4b11      	ldr	r3, [pc, #68]	@ (8002484 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	4a0e      	ldr	r2, [pc, #56]	@ (800247c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002444:	7812      	ldrb	r2, [r2, #0]
 8002446:	4611      	mov	r1, r2
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff f9cf 	bl	80017ec <L298N_set_pwm_count>
    	L298N_set_pwm_count(lf_motor.L298N_driver, pwm_output);
 800244e:	4b0e      	ldr	r3, [pc, #56]	@ (8002488 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	4a0a      	ldr	r2, [pc, #40]	@ (800247c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002454:	7812      	ldrb	r2, [r2, #0]
 8002456:	4611      	mov	r1, r2
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff f9c7 	bl	80017ec <L298N_set_pwm_count>

//    	driving_system_drive(&driving_system, velo);
    	tick += 1;
 800245e:	4b0b      	ldr	r3, [pc, #44]	@ (800248c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002464:	1c54      	adds	r4, r2, #1
 8002466:	f143 0500 	adc.w	r5, r3, #0
 800246a:	4b08      	ldr	r3, [pc, #32]	@ (800248c <HAL_TIM_PeriodElapsedCallback+0x84>)
 800246c:	e9c3 4500 	strd	r4, r5, [r3]
    }



//  /* USER CODE END Callback 1 */
}
 8002470:	bf00      	nop
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bdb0      	pop	{r4, r5, r7, pc}
 8002478:	20000514 	.word	0x20000514
 800247c:	2000065c 	.word	0x2000065c
 8002480:	2000052c 	.word	0x2000052c
 8002484:	20000544 	.word	0x20000544
 8002488:	2000055c 	.word	0x2000055c
 800248c:	20000660 	.word	0x20000660

08002490 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002494:	b672      	cpsid	i
}
 8002496:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002498:	bf00      	nop
 800249a:	e7fd      	b.n	8002498 <Error_Handler+0x8>

0800249c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a2:	4b0f      	ldr	r3, [pc, #60]	@ (80024e0 <HAL_MspInit+0x44>)
 80024a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024a6:	4a0e      	ldr	r2, [pc, #56]	@ (80024e0 <HAL_MspInit+0x44>)
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80024ae:	4b0c      	ldr	r3, [pc, #48]	@ (80024e0 <HAL_MspInit+0x44>)
 80024b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	607b      	str	r3, [r7, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ba:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <HAL_MspInit+0x44>)
 80024bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024be:	4a08      	ldr	r2, [pc, #32]	@ (80024e0 <HAL_MspInit+0x44>)
 80024c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80024c6:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <HAL_MspInit+0x44>)
 80024c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ce:	603b      	str	r3, [r7, #0]
 80024d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80024d2:	f000 ffb9 	bl	8003448 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000

080024e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b0a0      	sub	sp, #128	@ 0x80
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	60da      	str	r2, [r3, #12]
 80024fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024fc:	f107 0318 	add.w	r3, r7, #24
 8002500:	2254      	movs	r2, #84	@ 0x54
 8002502:	2100      	movs	r1, #0
 8002504:	4618      	mov	r0, r3
 8002506:	f006 ff42 	bl	800938e <memset>
  if(huart->Instance==LPUART1)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a41      	ldr	r2, [pc, #260]	@ (8002614 <HAL_UART_MspInit+0x130>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d13f      	bne.n	8002594 <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002514:	2320      	movs	r3, #32
 8002516:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002518:	2300      	movs	r3, #0
 800251a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800251c:	f107 0318 	add.w	r3, r7, #24
 8002520:	4618      	mov	r0, r3
 8002522:	f001 fd01 	bl	8003f28 <HAL_RCCEx_PeriphCLKConfig>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800252c:	f7ff ffb0 	bl	8002490 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002530:	4b39      	ldr	r3, [pc, #228]	@ (8002618 <HAL_UART_MspInit+0x134>)
 8002532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002534:	4a38      	ldr	r2, [pc, #224]	@ (8002618 <HAL_UART_MspInit+0x134>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800253c:	4b36      	ldr	r3, [pc, #216]	@ (8002618 <HAL_UART_MspInit+0x134>)
 800253e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002548:	4b33      	ldr	r3, [pc, #204]	@ (8002618 <HAL_UART_MspInit+0x134>)
 800254a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254c:	4a32      	ldr	r2, [pc, #200]	@ (8002618 <HAL_UART_MspInit+0x134>)
 800254e:	f043 0301 	orr.w	r3, r3, #1
 8002552:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002554:	4b30      	ldr	r3, [pc, #192]	@ (8002618 <HAL_UART_MspInit+0x134>)
 8002556:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	613b      	str	r3, [r7, #16]
 800255e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002560:	230c      	movs	r3, #12
 8002562:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002564:	2302      	movs	r3, #2
 8002566:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002568:	2300      	movs	r3, #0
 800256a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256c:	2300      	movs	r3, #0
 800256e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002570:	230c      	movs	r3, #12
 8002572:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002574:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002578:	4619      	mov	r1, r3
 800257a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800257e:	f000 fd25 	bl	8002fcc <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002582:	2200      	movs	r2, #0
 8002584:	2100      	movs	r1, #0
 8002586:	205b      	movs	r0, #91	@ 0x5b
 8002588:	f000 fc38 	bl	8002dfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800258c:	205b      	movs	r0, #91	@ 0x5b
 800258e:	f000 fc4f 	bl	8002e30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002592:	e03a      	b.n	800260a <HAL_UART_MspInit+0x126>
  else if(huart->Instance==USART1)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a20      	ldr	r2, [pc, #128]	@ (800261c <HAL_UART_MspInit+0x138>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d135      	bne.n	800260a <HAL_UART_MspInit+0x126>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800259e:	2301      	movs	r3, #1
 80025a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025a6:	f107 0318 	add.w	r3, r7, #24
 80025aa:	4618      	mov	r0, r3
 80025ac:	f001 fcbc 	bl	8003f28 <HAL_RCCEx_PeriphCLKConfig>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80025b6:	f7ff ff6b 	bl	8002490 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80025ba:	4b17      	ldr	r3, [pc, #92]	@ (8002618 <HAL_UART_MspInit+0x134>)
 80025bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025be:	4a16      	ldr	r2, [pc, #88]	@ (8002618 <HAL_UART_MspInit+0x134>)
 80025c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80025c6:	4b14      	ldr	r3, [pc, #80]	@ (8002618 <HAL_UART_MspInit+0x134>)
 80025c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025d2:	4b11      	ldr	r3, [pc, #68]	@ (8002618 <HAL_UART_MspInit+0x134>)
 80025d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025d6:	4a10      	ldr	r2, [pc, #64]	@ (8002618 <HAL_UART_MspInit+0x134>)
 80025d8:	f043 0304 	orr.w	r3, r3, #4
 80025dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025de:	4b0e      	ldr	r3, [pc, #56]	@ (8002618 <HAL_UART_MspInit+0x134>)
 80025e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025e2:	f003 0304 	and.w	r3, r3, #4
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80025ea:	2330      	movs	r3, #48	@ 0x30
 80025ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ee:	2302      	movs	r3, #2
 80025f0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	2300      	movs	r3, #0
 80025f8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025fa:	2307      	movs	r3, #7
 80025fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025fe:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002602:	4619      	mov	r1, r3
 8002604:	4806      	ldr	r0, [pc, #24]	@ (8002620 <HAL_UART_MspInit+0x13c>)
 8002606:	f000 fce1 	bl	8002fcc <HAL_GPIO_Init>
}
 800260a:	bf00      	nop
 800260c:	3780      	adds	r7, #128	@ 0x80
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40008000 	.word	0x40008000
 8002618:	40021000 	.word	0x40021000
 800261c:	40013800 	.word	0x40013800
 8002620:	48000800 	.word	0x48000800

08002624 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a16      	ldr	r2, [pc, #88]	@ (800268c <HAL_TIM_Base_MspInit+0x68>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d10c      	bne.n	8002650 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002636:	4b16      	ldr	r3, [pc, #88]	@ (8002690 <HAL_TIM_Base_MspInit+0x6c>)
 8002638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800263a:	4a15      	ldr	r2, [pc, #84]	@ (8002690 <HAL_TIM_Base_MspInit+0x6c>)
 800263c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002640:	6613      	str	r3, [r2, #96]	@ 0x60
 8002642:	4b13      	ldr	r3, [pc, #76]	@ (8002690 <HAL_TIM_Base_MspInit+0x6c>)
 8002644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002646:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800264e:	e018      	b.n	8002682 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a0f      	ldr	r2, [pc, #60]	@ (8002694 <HAL_TIM_Base_MspInit+0x70>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d113      	bne.n	8002682 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <HAL_TIM_Base_MspInit+0x6c>)
 800265c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265e:	4a0c      	ldr	r2, [pc, #48]	@ (8002690 <HAL_TIM_Base_MspInit+0x6c>)
 8002660:	f043 0320 	orr.w	r3, r3, #32
 8002664:	6593      	str	r3, [r2, #88]	@ 0x58
 8002666:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <HAL_TIM_Base_MspInit+0x6c>)
 8002668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266a:	f003 0320 	and.w	r3, r3, #32
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8002672:	2200      	movs	r2, #0
 8002674:	2100      	movs	r1, #0
 8002676:	2037      	movs	r0, #55	@ 0x37
 8002678:	f000 fbc0 	bl	8002dfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 800267c:	2037      	movs	r0, #55	@ 0x37
 800267e:	f000 fbd7 	bl	8002e30 <HAL_NVIC_EnableIRQ>
}
 8002682:	bf00      	nop
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40012c00 	.word	0x40012c00
 8002690:	40021000 	.word	0x40021000
 8002694:	40001400 	.word	0x40001400

08002698 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b090      	sub	sp, #64	@ 0x40
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a6c      	ldr	r2, [pc, #432]	@ (8002868 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d129      	bne.n	800270e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026ba:	4b6c      	ldr	r3, [pc, #432]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80026bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026be:	4a6b      	ldr	r2, [pc, #428]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80026c6:	4b69      	ldr	r3, [pc, #420]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80026c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d2:	4b66      	ldr	r3, [pc, #408]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80026d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d6:	4a65      	ldr	r2, [pc, #404]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026de:	4b63      	ldr	r3, [pc, #396]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80026e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80026e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80026ea:	2350      	movs	r3, #80	@ 0x50
 80026ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ee:	2302      	movs	r3, #2
 80026f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f6:	2300      	movs	r3, #0
 80026f8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026fa:	2302      	movs	r3, #2
 80026fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002702:	4619      	mov	r1, r3
 8002704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002708:	f000 fc60 	bl	8002fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800270c:	e0a7      	b.n	800285e <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM4)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a57      	ldr	r2, [pc, #348]	@ (8002870 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d12a      	bne.n	800276e <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002718:	4b54      	ldr	r3, [pc, #336]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800271a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271c:	4a53      	ldr	r2, [pc, #332]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800271e:	f043 0304 	orr.w	r3, r3, #4
 8002722:	6593      	str	r3, [r2, #88]	@ 0x58
 8002724:	4b51      	ldr	r3, [pc, #324]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	623b      	str	r3, [r7, #32]
 800272e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002730:	4b4e      	ldr	r3, [pc, #312]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002734:	4a4d      	ldr	r2, [pc, #308]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800273c:	4b4b      	ldr	r3, [pc, #300]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800273e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	61fb      	str	r3, [r7, #28]
 8002746:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002748:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800274c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274e:	2302      	movs	r3, #2
 8002750:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002752:	2300      	movs	r3, #0
 8002754:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002756:	2300      	movs	r3, #0
 8002758:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800275a:	230a      	movs	r3, #10
 800275c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800275e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002762:	4619      	mov	r1, r3
 8002764:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002768:	f000 fc30 	bl	8002fcc <HAL_GPIO_Init>
}
 800276c:	e077      	b.n	800285e <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM5)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a40      	ldr	r2, [pc, #256]	@ (8002874 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d145      	bne.n	8002804 <HAL_TIM_Encoder_MspInit+0x16c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002778:	4b3c      	ldr	r3, [pc, #240]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800277a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800277c:	4a3b      	ldr	r2, [pc, #236]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800277e:	f043 0308 	orr.w	r3, r3, #8
 8002782:	6593      	str	r3, [r2, #88]	@ 0x58
 8002784:	4b39      	ldr	r3, [pc, #228]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002788:	f003 0308 	and.w	r3, r3, #8
 800278c:	61bb      	str	r3, [r7, #24]
 800278e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002790:	4b36      	ldr	r3, [pc, #216]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002794:	4a35      	ldr	r2, [pc, #212]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002796:	f043 0302 	orr.w	r3, r3, #2
 800279a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800279c:	4b33      	ldr	r3, [pc, #204]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800279e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	617b      	str	r3, [r7, #20]
 80027a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027a8:	4b30      	ldr	r3, [pc, #192]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80027aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ac:	4a2f      	ldr	r2, [pc, #188]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80027ae:	f043 0304 	orr.w	r3, r3, #4
 80027b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027b4:	4b2d      	ldr	r3, [pc, #180]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 80027b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027c0:	2304      	movs	r3, #4
 80027c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c4:	2302      	movs	r3, #2
 80027c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c8:	2300      	movs	r3, #0
 80027ca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027cc:	2300      	movs	r3, #0
 80027ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80027d0:	2302      	movs	r3, #2
 80027d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027d8:	4619      	mov	r1, r3
 80027da:	4827      	ldr	r0, [pc, #156]	@ (8002878 <HAL_TIM_Encoder_MspInit+0x1e0>)
 80027dc:	f000 fbf6 	bl	8002fcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80027e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e6:	2302      	movs	r3, #2
 80027e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ee:	2300      	movs	r3, #0
 80027f0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 80027f2:	2301      	movs	r3, #1
 80027f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027fa:	4619      	mov	r1, r3
 80027fc:	481f      	ldr	r0, [pc, #124]	@ (800287c <HAL_TIM_Encoder_MspInit+0x1e4>)
 80027fe:	f000 fbe5 	bl	8002fcc <HAL_GPIO_Init>
}
 8002802:	e02c      	b.n	800285e <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM8)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a1d      	ldr	r2, [pc, #116]	@ (8002880 <HAL_TIM_Encoder_MspInit+0x1e8>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d127      	bne.n	800285e <HAL_TIM_Encoder_MspInit+0x1c6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800280e:	4b17      	ldr	r3, [pc, #92]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002812:	4a16      	ldr	r2, [pc, #88]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002814:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002818:	6613      	str	r3, [r2, #96]	@ 0x60
 800281a:	4b14      	ldr	r3, [pc, #80]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800281c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800281e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800282a:	4a10      	ldr	r2, [pc, #64]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800282c:	f043 0304 	orr.w	r3, r3, #4
 8002830:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002832:	4b0e      	ldr	r3, [pc, #56]	@ (800286c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002836:	f003 0304 	and.w	r3, r3, #4
 800283a:	60bb      	str	r3, [r7, #8]
 800283c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800283e:	23c0      	movs	r3, #192	@ 0xc0
 8002840:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002842:	2302      	movs	r3, #2
 8002844:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002846:	2300      	movs	r3, #0
 8002848:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284a:	2300      	movs	r3, #0
 800284c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800284e:	2304      	movs	r3, #4
 8002850:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002852:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002856:	4619      	mov	r1, r3
 8002858:	4808      	ldr	r0, [pc, #32]	@ (800287c <HAL_TIM_Encoder_MspInit+0x1e4>)
 800285a:	f000 fbb7 	bl	8002fcc <HAL_GPIO_Init>
}
 800285e:	bf00      	nop
 8002860:	3740      	adds	r7, #64	@ 0x40
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40000400 	.word	0x40000400
 800286c:	40021000 	.word	0x40021000
 8002870:	40000800 	.word	0x40000800
 8002874:	40000c00 	.word	0x40000c00
 8002878:	48000400 	.word	0x48000400
 800287c:	48000800 	.word	0x48000800
 8002880:	40013400 	.word	0x40013400

08002884 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b088      	sub	sp, #32
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800288c:	f107 030c 	add.w	r3, r7, #12
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	605a      	str	r2, [r3, #4]
 8002896:	609a      	str	r2, [r3, #8]
 8002898:	60da      	str	r2, [r3, #12]
 800289a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a11      	ldr	r2, [pc, #68]	@ (80028e8 <HAL_TIM_MspPostInit+0x64>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d11b      	bne.n	80028de <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028a6:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <HAL_TIM_MspPostInit+0x68>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028aa:	4a10      	ldr	r2, [pc, #64]	@ (80028ec <HAL_TIM_MspPostInit+0x68>)
 80028ac:	f043 0304 	orr.w	r3, r3, #4
 80028b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028b2:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <HAL_TIM_MspPostInit+0x68>)
 80028b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b6:	f003 0304 	and.w	r3, r3, #4
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80028be:	230f      	movs	r3, #15
 80028c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	2300      	movs	r3, #0
 80028cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80028ce:	2302      	movs	r3, #2
 80028d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d2:	f107 030c 	add.w	r3, r7, #12
 80028d6:	4619      	mov	r1, r3
 80028d8:	4805      	ldr	r0, [pc, #20]	@ (80028f0 <HAL_TIM_MspPostInit+0x6c>)
 80028da:	f000 fb77 	bl	8002fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80028de:	bf00      	nop
 80028e0:	3720      	adds	r7, #32
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40012c00 	.word	0x40012c00
 80028ec:	40021000 	.word	0x40021000
 80028f0:	48000800 	.word	0x48000800

080028f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08c      	sub	sp, #48	@ 0x30
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80028fc:	2300      	movs	r3, #0
 80028fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002904:	4b2c      	ldr	r3, [pc, #176]	@ (80029b8 <HAL_InitTick+0xc4>)
 8002906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002908:	4a2b      	ldr	r2, [pc, #172]	@ (80029b8 <HAL_InitTick+0xc4>)
 800290a:	f043 0310 	orr.w	r3, r3, #16
 800290e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002910:	4b29      	ldr	r3, [pc, #164]	@ (80029b8 <HAL_InitTick+0xc4>)
 8002912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002914:	f003 0310 	and.w	r3, r3, #16
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800291c:	f107 020c 	add.w	r2, r7, #12
 8002920:	f107 0310 	add.w	r3, r7, #16
 8002924:	4611      	mov	r1, r2
 8002926:	4618      	mov	r0, r3
 8002928:	f001 fa86 	bl	8003e38 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800292c:	f001 fa58 	bl	8003de0 <HAL_RCC_GetPCLK1Freq>
 8002930:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002934:	4a21      	ldr	r2, [pc, #132]	@ (80029bc <HAL_InitTick+0xc8>)
 8002936:	fba2 2303 	umull	r2, r3, r2, r3
 800293a:	0c9b      	lsrs	r3, r3, #18
 800293c:	3b01      	subs	r3, #1
 800293e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002940:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <HAL_InitTick+0xcc>)
 8002942:	4a20      	ldr	r2, [pc, #128]	@ (80029c4 <HAL_InitTick+0xd0>)
 8002944:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002946:	4b1e      	ldr	r3, [pc, #120]	@ (80029c0 <HAL_InitTick+0xcc>)
 8002948:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800294c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800294e:	4a1c      	ldr	r2, [pc, #112]	@ (80029c0 <HAL_InitTick+0xcc>)
 8002950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002952:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002954:	4b1a      	ldr	r3, [pc, #104]	@ (80029c0 <HAL_InitTick+0xcc>)
 8002956:	2200      	movs	r2, #0
 8002958:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800295a:	4b19      	ldr	r3, [pc, #100]	@ (80029c0 <HAL_InitTick+0xcc>)
 800295c:	2200      	movs	r2, #0
 800295e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002960:	4817      	ldr	r0, [pc, #92]	@ (80029c0 <HAL_InitTick+0xcc>)
 8002962:	f001 fd2f 	bl	80043c4 <HAL_TIM_Base_Init>
 8002966:	4603      	mov	r3, r0
 8002968:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800296c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002970:	2b00      	cmp	r3, #0
 8002972:	d11b      	bne.n	80029ac <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002974:	4812      	ldr	r0, [pc, #72]	@ (80029c0 <HAL_InitTick+0xcc>)
 8002976:	f001 fd7d 	bl	8004474 <HAL_TIM_Base_Start_IT>
 800297a:	4603      	mov	r3, r0
 800297c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002980:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002984:	2b00      	cmp	r3, #0
 8002986:	d111      	bne.n	80029ac <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002988:	2036      	movs	r0, #54	@ 0x36
 800298a:	f000 fa51 	bl	8002e30 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b0f      	cmp	r3, #15
 8002992:	d808      	bhi.n	80029a6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002994:	2200      	movs	r2, #0
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	2036      	movs	r0, #54	@ 0x36
 800299a:	f000 fa2f 	bl	8002dfc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800299e:	4a0a      	ldr	r2, [pc, #40]	@ (80029c8 <HAL_InitTick+0xd4>)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	e002      	b.n	80029ac <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80029ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3730      	adds	r7, #48	@ 0x30
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40021000 	.word	0x40021000
 80029bc:	431bde83 	.word	0x431bde83
 80029c0:	20000668 	.word	0x20000668
 80029c4:	40001000 	.word	0x40001000
 80029c8:	20000004 	.word	0x20000004

080029cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029d0:	bf00      	nop
 80029d2:	e7fd      	b.n	80029d0 <NMI_Handler+0x4>

080029d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029d8:	bf00      	nop
 80029da:	e7fd      	b.n	80029d8 <HardFault_Handler+0x4>

080029dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029e0:	bf00      	nop
 80029e2:	e7fd      	b.n	80029e0 <MemManage_Handler+0x4>

080029e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029e8:	bf00      	nop
 80029ea:	e7fd      	b.n	80029e8 <BusFault_Handler+0x4>

080029ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f0:	bf00      	nop
 80029f2:	e7fd      	b.n	80029f0 <UsageFault_Handler+0x4>

080029f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002a08:	4802      	ldr	r0, [pc, #8]	@ (8002a14 <TIM6_DAC_IRQHandler+0x10>)
 8002a0a:	f002 f853 	bl	8004ab4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000668 	.word	0x20000668

08002a18 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002a1c:	4802      	ldr	r0, [pc, #8]	@ (8002a28 <TIM7_DAC_IRQHandler+0x10>)
 8002a1e:	f002 f849 	bl	8004ab4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8002a22:	bf00      	nop
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	2000031c 	.word	0x2000031c

08002a2c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002a30:	4802      	ldr	r0, [pc, #8]	@ (8002a3c <LPUART1_IRQHandler+0x10>)
 8002a32:	f003 fb1b 	bl	800606c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20000448 	.word	0x20000448

08002a40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
	return 1;
 8002a44:	2301      	movs	r3, #1
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <_kill>:

int _kill(int pid, int sig)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a5a:	f006 fcf9 	bl	8009450 <__errno>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2216      	movs	r2, #22
 8002a62:	601a      	str	r2, [r3, #0]
	return -1;
 8002a64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <_exit>:

void _exit (int status)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a78:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7ff ffe7 	bl	8002a50 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a82:	bf00      	nop
 8002a84:	e7fd      	b.n	8002a82 <_exit+0x12>

08002a86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b086      	sub	sp, #24
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	60f8      	str	r0, [r7, #12]
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
 8002a96:	e00a      	b.n	8002aae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a98:	f3af 8000 	nop.w
 8002a9c:	4601      	mov	r1, r0
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	60ba      	str	r2, [r7, #8]
 8002aa4:	b2ca      	uxtb	r2, r1
 8002aa6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	dbf0      	blt.n	8002a98 <_read+0x12>
	}

return len;
 8002ab6:	687b      	ldr	r3, [r7, #4]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e009      	b.n	8002ae6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	60ba      	str	r2, [r7, #8]
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	dbf1      	blt.n	8002ad2 <_write+0x12>
	}
	return len;
 8002aee:	687b      	ldr	r3, [r7, #4]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <_close>:

int _close(int file)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
	return -1;
 8002b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b20:	605a      	str	r2, [r3, #4]
	return 0;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <_isatty>:

int _isatty(int file)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
	return 1;
 8002b38:	2301      	movs	r3, #1
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b085      	sub	sp, #20
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	60f8      	str	r0, [r7, #12]
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
	return 0;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b68:	4a14      	ldr	r2, [pc, #80]	@ (8002bbc <_sbrk+0x5c>)
 8002b6a:	4b15      	ldr	r3, [pc, #84]	@ (8002bc0 <_sbrk+0x60>)
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b74:	4b13      	ldr	r3, [pc, #76]	@ (8002bc4 <_sbrk+0x64>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d102      	bne.n	8002b82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b7c:	4b11      	ldr	r3, [pc, #68]	@ (8002bc4 <_sbrk+0x64>)
 8002b7e:	4a12      	ldr	r2, [pc, #72]	@ (8002bc8 <_sbrk+0x68>)
 8002b80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b82:	4b10      	ldr	r3, [pc, #64]	@ (8002bc4 <_sbrk+0x64>)
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4413      	add	r3, r2
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d207      	bcs.n	8002ba0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b90:	f006 fc5e 	bl	8009450 <__errno>
 8002b94:	4603      	mov	r3, r0
 8002b96:	220c      	movs	r2, #12
 8002b98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9e:	e009      	b.n	8002bb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ba0:	4b08      	ldr	r3, [pc, #32]	@ (8002bc4 <_sbrk+0x64>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ba6:	4b07      	ldr	r3, [pc, #28]	@ (8002bc4 <_sbrk+0x64>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4413      	add	r3, r2
 8002bae:	4a05      	ldr	r2, [pc, #20]	@ (8002bc4 <_sbrk+0x64>)
 8002bb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	20020000 	.word	0x20020000
 8002bc0:	00000400 	.word	0x00000400
 8002bc4:	200006b4 	.word	0x200006b4
 8002bc8:	20000898 	.word	0x20000898

08002bcc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002bd0:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <SystemInit+0x20>)
 8002bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd6:	4a05      	ldr	r2, [pc, #20]	@ (8002bec <SystemInit+0x20>)
 8002bd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002be0:	bf00      	nop
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	e000ed00 	.word	0xe000ed00

08002bf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002bf0:	480d      	ldr	r0, [pc, #52]	@ (8002c28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002bf2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bf4:	f7ff ffea 	bl	8002bcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bf8:	480c      	ldr	r0, [pc, #48]	@ (8002c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8002bfa:	490d      	ldr	r1, [pc, #52]	@ (8002c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c34 <LoopForever+0xe>)
  movs r3, #0
 8002bfe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002c00:	e002      	b.n	8002c08 <LoopCopyDataInit>

08002c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c06:	3304      	adds	r3, #4

08002c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c0c:	d3f9      	bcc.n	8002c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c10:	4c0a      	ldr	r4, [pc, #40]	@ (8002c3c <LoopForever+0x16>)
  movs r3, #0
 8002c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c14:	e001      	b.n	8002c1a <LoopFillZerobss>

08002c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c18:	3204      	adds	r2, #4

08002c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c1c:	d3fb      	bcc.n	8002c16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c1e:	f006 fc1d 	bl	800945c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c22:	f7ff fa97 	bl	8002154 <main>

08002c26 <LoopForever>:

LoopForever:
    b LoopForever
 8002c26:	e7fe      	b.n	8002c26 <LoopForever>
  ldr   r0, =_estack
 8002c28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c30:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8002c34:	0800d060 	.word	0x0800d060
  ldr r2, =_sbss
 8002c38:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8002c3c:	20000894 	.word	0x20000894

08002c40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c40:	e7fe      	b.n	8002c40 <ADC1_2_IRQHandler>

08002c42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b082      	sub	sp, #8
 8002c46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c4c:	2003      	movs	r0, #3
 8002c4e:	f000 f8ca 	bl	8002de6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c52:	200f      	movs	r0, #15
 8002c54:	f7ff fe4e 	bl	80028f4 <HAL_InitTick>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d002      	beq.n	8002c64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	71fb      	strb	r3, [r7, #7]
 8002c62:	e001      	b.n	8002c68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c64:	f7ff fc1a 	bl	800249c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c68:	79fb      	ldrb	r3, [r7, #7]

}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  return uwTick;
 8002c78:	4b03      	ldr	r3, [pc, #12]	@ (8002c88 <HAL_GetTick+0x14>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 }
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	200006b8 	.word	0x200006b8

08002c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f003 0307 	and.w	r3, r3, #7
 8002c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ca8:	4013      	ands	r3, r2
 8002caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cbe:	4a04      	ldr	r2, [pc, #16]	@ (8002cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	60d3      	str	r3, [r2, #12]
}
 8002cc4:	bf00      	nop
 8002cc6:	3714      	adds	r7, #20
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	e000ed00 	.word	0xe000ed00

08002cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cd8:	4b04      	ldr	r3, [pc, #16]	@ (8002cec <__NVIC_GetPriorityGrouping+0x18>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	0a1b      	lsrs	r3, r3, #8
 8002cde:	f003 0307 	and.w	r3, r3, #7
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	e000ed00 	.word	0xe000ed00

08002cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	db0b      	blt.n	8002d1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	f003 021f 	and.w	r2, r3, #31
 8002d08:	4907      	ldr	r1, [pc, #28]	@ (8002d28 <__NVIC_EnableIRQ+0x38>)
 8002d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0e:	095b      	lsrs	r3, r3, #5
 8002d10:	2001      	movs	r0, #1
 8002d12:	fa00 f202 	lsl.w	r2, r0, r2
 8002d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	e000e100 	.word	0xe000e100

08002d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	6039      	str	r1, [r7, #0]
 8002d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	db0a      	blt.n	8002d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	490c      	ldr	r1, [pc, #48]	@ (8002d78 <__NVIC_SetPriority+0x4c>)
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	0112      	lsls	r2, r2, #4
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	440b      	add	r3, r1
 8002d50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d54:	e00a      	b.n	8002d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	b2da      	uxtb	r2, r3
 8002d5a:	4908      	ldr	r1, [pc, #32]	@ (8002d7c <__NVIC_SetPriority+0x50>)
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	3b04      	subs	r3, #4
 8002d64:	0112      	lsls	r2, r2, #4
 8002d66:	b2d2      	uxtb	r2, r2
 8002d68:	440b      	add	r3, r1
 8002d6a:	761a      	strb	r2, [r3, #24]
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	e000e100 	.word	0xe000e100
 8002d7c:	e000ed00 	.word	0xe000ed00

08002d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b089      	sub	sp, #36	@ 0x24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f1c3 0307 	rsb	r3, r3, #7
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	bf28      	it	cs
 8002d9e:	2304      	movcs	r3, #4
 8002da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	3304      	adds	r3, #4
 8002da6:	2b06      	cmp	r3, #6
 8002da8:	d902      	bls.n	8002db0 <NVIC_EncodePriority+0x30>
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	3b03      	subs	r3, #3
 8002dae:	e000      	b.n	8002db2 <NVIC_EncodePriority+0x32>
 8002db0:	2300      	movs	r3, #0
 8002db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db4:	f04f 32ff 	mov.w	r2, #4294967295
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43da      	mvns	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	401a      	ands	r2, r3
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd2:	43d9      	mvns	r1, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd8:	4313      	orrs	r3, r2
         );
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3724      	adds	r7, #36	@ 0x24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff ff4c 	bl	8002c8c <__NVIC_SetPriorityGrouping>
}
 8002df4:	bf00      	nop
 8002df6:	3708      	adds	r7, #8
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e0a:	f7ff ff63 	bl	8002cd4 <__NVIC_GetPriorityGrouping>
 8002e0e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	68b9      	ldr	r1, [r7, #8]
 8002e14:	6978      	ldr	r0, [r7, #20]
 8002e16:	f7ff ffb3 	bl	8002d80 <NVIC_EncodePriority>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e20:	4611      	mov	r1, r2
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff ff82 	bl	8002d2c <__NVIC_SetPriority>
}
 8002e28:	bf00      	nop
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4603      	mov	r3, r0
 8002e38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff ff56 	bl	8002cf0 <__NVIC_EnableIRQ>
}
 8002e44:	bf00      	nop
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d005      	beq.n	8002e70 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2204      	movs	r2, #4
 8002e68:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	73fb      	strb	r3, [r7, #15]
 8002e6e:	e037      	b.n	8002ee0 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 020e 	bic.w	r2, r2, #14
 8002e7e:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e8e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0201 	bic.w	r2, r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea4:	f003 021f 	and.w	r2, r3, #31
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eac:	2101      	movs	r1, #1
 8002eae:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb2:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ebc:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00c      	beq.n	8002ee0 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ed4:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ede:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3714      	adds	r7, #20
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr

08002efe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b084      	sub	sp, #16
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f06:	2300      	movs	r3, #0
 8002f08:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d00d      	beq.n	8002f32 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2204      	movs	r2, #4
 8002f1a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
 8002f30:	e047      	b.n	8002fc2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 020e 	bic.w	r2, r2, #14
 8002f40:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0201 	bic.w	r2, r2, #1
 8002f50:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f66:	f003 021f 	and.w	r2, r3, #31
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6e:	2101      	movs	r1, #1
 8002f70:	fa01 f202 	lsl.w	r2, r1, r2
 8002f74:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002f7e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00c      	beq.n	8002fa2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f96:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002fa0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	4798      	blx	r3
    }
  }
  return status;
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b087      	sub	sp, #28
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fda:	e15a      	b.n	8003292 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe8:	4013      	ands	r3, r2
 8002fea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f000 814c 	beq.w	800328c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f003 0303 	and.w	r3, r3, #3
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d005      	beq.n	800300c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003008:	2b02      	cmp	r3, #2
 800300a:	d130      	bne.n	800306e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	2203      	movs	r2, #3
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	43db      	mvns	r3, r3
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	4013      	ands	r3, r2
 8003022:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	68da      	ldr	r2, [r3, #12]
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	4313      	orrs	r3, r2
 8003034:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003042:	2201      	movs	r2, #1
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	43db      	mvns	r3, r3
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	4013      	ands	r3, r2
 8003050:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	091b      	lsrs	r3, r3, #4
 8003058:	f003 0201 	and.w	r2, r3, #1
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	4313      	orrs	r3, r2
 8003066:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	693a      	ldr	r2, [r7, #16]
 800306c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	2b03      	cmp	r3, #3
 8003078:	d017      	beq.n	80030aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	2203      	movs	r2, #3
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	43db      	mvns	r3, r3
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4013      	ands	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	689a      	ldr	r2, [r3, #8]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d123      	bne.n	80030fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	08da      	lsrs	r2, r3, #3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	3208      	adds	r2, #8
 80030be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	220f      	movs	r2, #15
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43db      	mvns	r3, r3
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	4013      	ands	r3, r2
 80030d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	691a      	ldr	r2, [r3, #16]
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	08da      	lsrs	r2, r3, #3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3208      	adds	r2, #8
 80030f8:	6939      	ldr	r1, [r7, #16]
 80030fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	2203      	movs	r2, #3
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43db      	mvns	r3, r3
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	4013      	ands	r3, r2
 8003114:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f003 0203 	and.w	r2, r3, #3
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	fa02 f303 	lsl.w	r3, r2, r3
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	4313      	orrs	r3, r2
 800312a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800313a:	2b00      	cmp	r3, #0
 800313c:	f000 80a6 	beq.w	800328c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003140:	4b5b      	ldr	r3, [pc, #364]	@ (80032b0 <HAL_GPIO_Init+0x2e4>)
 8003142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003144:	4a5a      	ldr	r2, [pc, #360]	@ (80032b0 <HAL_GPIO_Init+0x2e4>)
 8003146:	f043 0301 	orr.w	r3, r3, #1
 800314a:	6613      	str	r3, [r2, #96]	@ 0x60
 800314c:	4b58      	ldr	r3, [pc, #352]	@ (80032b0 <HAL_GPIO_Init+0x2e4>)
 800314e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	60bb      	str	r3, [r7, #8]
 8003156:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003158:	4a56      	ldr	r2, [pc, #344]	@ (80032b4 <HAL_GPIO_Init+0x2e8>)
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	089b      	lsrs	r3, r3, #2
 800315e:	3302      	adds	r3, #2
 8003160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003164:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f003 0303 	and.w	r3, r3, #3
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	220f      	movs	r2, #15
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	43db      	mvns	r3, r3
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	4013      	ands	r3, r2
 800317a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003182:	d01f      	beq.n	80031c4 <HAL_GPIO_Init+0x1f8>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a4c      	ldr	r2, [pc, #304]	@ (80032b8 <HAL_GPIO_Init+0x2ec>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d019      	beq.n	80031c0 <HAL_GPIO_Init+0x1f4>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a4b      	ldr	r2, [pc, #300]	@ (80032bc <HAL_GPIO_Init+0x2f0>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d013      	beq.n	80031bc <HAL_GPIO_Init+0x1f0>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a4a      	ldr	r2, [pc, #296]	@ (80032c0 <HAL_GPIO_Init+0x2f4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d00d      	beq.n	80031b8 <HAL_GPIO_Init+0x1ec>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a49      	ldr	r2, [pc, #292]	@ (80032c4 <HAL_GPIO_Init+0x2f8>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d007      	beq.n	80031b4 <HAL_GPIO_Init+0x1e8>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a48      	ldr	r2, [pc, #288]	@ (80032c8 <HAL_GPIO_Init+0x2fc>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d101      	bne.n	80031b0 <HAL_GPIO_Init+0x1e4>
 80031ac:	2305      	movs	r3, #5
 80031ae:	e00a      	b.n	80031c6 <HAL_GPIO_Init+0x1fa>
 80031b0:	2306      	movs	r3, #6
 80031b2:	e008      	b.n	80031c6 <HAL_GPIO_Init+0x1fa>
 80031b4:	2304      	movs	r3, #4
 80031b6:	e006      	b.n	80031c6 <HAL_GPIO_Init+0x1fa>
 80031b8:	2303      	movs	r3, #3
 80031ba:	e004      	b.n	80031c6 <HAL_GPIO_Init+0x1fa>
 80031bc:	2302      	movs	r3, #2
 80031be:	e002      	b.n	80031c6 <HAL_GPIO_Init+0x1fa>
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <HAL_GPIO_Init+0x1fa>
 80031c4:	2300      	movs	r3, #0
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	f002 0203 	and.w	r2, r2, #3
 80031cc:	0092      	lsls	r2, r2, #2
 80031ce:	4093      	lsls	r3, r2
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031d6:	4937      	ldr	r1, [pc, #220]	@ (80032b4 <HAL_GPIO_Init+0x2e8>)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	089b      	lsrs	r3, r3, #2
 80031dc:	3302      	adds	r3, #2
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80031e4:	4b39      	ldr	r3, [pc, #228]	@ (80032cc <HAL_GPIO_Init+0x300>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	43db      	mvns	r3, r3
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	4013      	ands	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d003      	beq.n	8003208 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4313      	orrs	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003208:	4a30      	ldr	r2, [pc, #192]	@ (80032cc <HAL_GPIO_Init+0x300>)
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800320e:	4b2f      	ldr	r3, [pc, #188]	@ (80032cc <HAL_GPIO_Init+0x300>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	43db      	mvns	r3, r3
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	4013      	ands	r3, r2
 800321c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d003      	beq.n	8003232 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4313      	orrs	r3, r2
 8003230:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003232:	4a26      	ldr	r2, [pc, #152]	@ (80032cc <HAL_GPIO_Init+0x300>)
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003238:	4b24      	ldr	r3, [pc, #144]	@ (80032cc <HAL_GPIO_Init+0x300>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	43db      	mvns	r3, r3
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	4013      	ands	r3, r2
 8003246:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4313      	orrs	r3, r2
 800325a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800325c:	4a1b      	ldr	r2, [pc, #108]	@ (80032cc <HAL_GPIO_Init+0x300>)
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003262:	4b1a      	ldr	r3, [pc, #104]	@ (80032cc <HAL_GPIO_Init+0x300>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	43db      	mvns	r3, r3
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	4013      	ands	r3, r2
 8003270:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d003      	beq.n	8003286 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003286:	4a11      	ldr	r2, [pc, #68]	@ (80032cc <HAL_GPIO_Init+0x300>)
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	3301      	adds	r3, #1
 8003290:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	fa22 f303 	lsr.w	r3, r2, r3
 800329c:	2b00      	cmp	r3, #0
 800329e:	f47f ae9d 	bne.w	8002fdc <HAL_GPIO_Init+0x10>
  }
}
 80032a2:	bf00      	nop
 80032a4:	bf00      	nop
 80032a6:	371c      	adds	r7, #28
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	40021000 	.word	0x40021000
 80032b4:	40010000 	.word	0x40010000
 80032b8:	48000400 	.word	0x48000400
 80032bc:	48000800 	.word	0x48000800
 80032c0:	48000c00 	.word	0x48000c00
 80032c4:	48001000 	.word	0x48001000
 80032c8:	48001400 	.word	0x48001400
 80032cc:	40010400 	.word	0x40010400

080032d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	807b      	strh	r3, [r7, #2]
 80032dc:	4613      	mov	r3, r2
 80032de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032e0:	787b      	ldrb	r3, [r7, #1]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d003      	beq.n	80032ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032e6:	887a      	ldrh	r2, [r7, #2]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80032ec:	e002      	b.n	80032f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032ee:	887a      	ldrh	r2, [r7, #2]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d141      	bne.n	8003392 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800330e:	4b4b      	ldr	r3, [pc, #300]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800331a:	d131      	bne.n	8003380 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800331c:	4b47      	ldr	r3, [pc, #284]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800331e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003322:	4a46      	ldr	r2, [pc, #280]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003328:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800332c:	4b43      	ldr	r3, [pc, #268]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003334:	4a41      	ldr	r2, [pc, #260]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003336:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800333a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800333c:	4b40      	ldr	r3, [pc, #256]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2232      	movs	r2, #50	@ 0x32
 8003342:	fb02 f303 	mul.w	r3, r2, r3
 8003346:	4a3f      	ldr	r2, [pc, #252]	@ (8003444 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003348:	fba2 2303 	umull	r2, r3, r2, r3
 800334c:	0c9b      	lsrs	r3, r3, #18
 800334e:	3301      	adds	r3, #1
 8003350:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003352:	e002      	b.n	800335a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	3b01      	subs	r3, #1
 8003358:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800335a:	4b38      	ldr	r3, [pc, #224]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003366:	d102      	bne.n	800336e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f2      	bne.n	8003354 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800336e:	4b33      	ldr	r3, [pc, #204]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800337a:	d158      	bne.n	800342e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e057      	b.n	8003430 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003380:	4b2e      	ldr	r3, [pc, #184]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003386:	4a2d      	ldr	r2, [pc, #180]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800338c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003390:	e04d      	b.n	800342e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003398:	d141      	bne.n	800341e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800339a:	4b28      	ldr	r3, [pc, #160]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033a6:	d131      	bne.n	800340c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033a8:	4b24      	ldr	r3, [pc, #144]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033ae:	4a23      	ldr	r2, [pc, #140]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033b8:	4b20      	ldr	r3, [pc, #128]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033c0:	4a1e      	ldr	r2, [pc, #120]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2232      	movs	r2, #50	@ 0x32
 80033ce:	fb02 f303 	mul.w	r3, r2, r3
 80033d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003444 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80033d4:	fba2 2303 	umull	r2, r3, r2, r3
 80033d8:	0c9b      	lsrs	r3, r3, #18
 80033da:	3301      	adds	r3, #1
 80033dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033de:	e002      	b.n	80033e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	3b01      	subs	r3, #1
 80033e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033e6:	4b15      	ldr	r3, [pc, #84]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033f2:	d102      	bne.n	80033fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f2      	bne.n	80033e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033fa:	4b10      	ldr	r3, [pc, #64]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003406:	d112      	bne.n	800342e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e011      	b.n	8003430 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800340c:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800340e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003412:	4a0a      	ldr	r2, [pc, #40]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003418:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800341c:	e007      	b.n	800342e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800341e:	4b07      	ldr	r3, [pc, #28]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003426:	4a05      	ldr	r2, [pc, #20]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003428:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800342c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	40007000 	.word	0x40007000
 8003440:	20000000 	.word	0x20000000
 8003444:	431bde83 	.word	0x431bde83

08003448 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800344c:	4b05      	ldr	r3, [pc, #20]	@ (8003464 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	4a04      	ldr	r2, [pc, #16]	@ (8003464 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003452:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003456:	6093      	str	r3, [r2, #8]
}
 8003458:	bf00      	nop
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40007000 	.word	0x40007000

08003468 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e2fe      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d075      	beq.n	8003572 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003486:	4b97      	ldr	r3, [pc, #604]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 030c 	and.w	r3, r3, #12
 800348e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003490:	4b94      	ldr	r3, [pc, #592]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	2b0c      	cmp	r3, #12
 800349e:	d102      	bne.n	80034a6 <HAL_RCC_OscConfig+0x3e>
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	2b03      	cmp	r3, #3
 80034a4:	d002      	beq.n	80034ac <HAL_RCC_OscConfig+0x44>
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d10b      	bne.n	80034c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ac:	4b8d      	ldr	r3, [pc, #564]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d05b      	beq.n	8003570 <HAL_RCC_OscConfig+0x108>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d157      	bne.n	8003570 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e2d9      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034cc:	d106      	bne.n	80034dc <HAL_RCC_OscConfig+0x74>
 80034ce:	4b85      	ldr	r3, [pc, #532]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a84      	ldr	r2, [pc, #528]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80034d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e01d      	b.n	8003518 <HAL_RCC_OscConfig+0xb0>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034e4:	d10c      	bne.n	8003500 <HAL_RCC_OscConfig+0x98>
 80034e6:	4b7f      	ldr	r3, [pc, #508]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a7e      	ldr	r2, [pc, #504]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80034ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034f0:	6013      	str	r3, [r2, #0]
 80034f2:	4b7c      	ldr	r3, [pc, #496]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a7b      	ldr	r2, [pc, #492]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80034f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034fc:	6013      	str	r3, [r2, #0]
 80034fe:	e00b      	b.n	8003518 <HAL_RCC_OscConfig+0xb0>
 8003500:	4b78      	ldr	r3, [pc, #480]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a77      	ldr	r2, [pc, #476]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003506:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800350a:	6013      	str	r3, [r2, #0]
 800350c:	4b75      	ldr	r3, [pc, #468]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a74      	ldr	r2, [pc, #464]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003512:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d013      	beq.n	8003548 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7ff fba8 	bl	8002c74 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003528:	f7ff fba4 	bl	8002c74 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b64      	cmp	r3, #100	@ 0x64
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e29e      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800353a:	4b6a      	ldr	r3, [pc, #424]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f0      	beq.n	8003528 <HAL_RCC_OscConfig+0xc0>
 8003546:	e014      	b.n	8003572 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003548:	f7ff fb94 	bl	8002c74 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003550:	f7ff fb90 	bl	8002c74 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b64      	cmp	r3, #100	@ 0x64
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e28a      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003562:	4b60      	ldr	r3, [pc, #384]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0xe8>
 800356e:	e000      	b.n	8003572 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d075      	beq.n	800366a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800357e:	4b59      	ldr	r3, [pc, #356]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 030c 	and.w	r3, r3, #12
 8003586:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003588:	4b56      	ldr	r3, [pc, #344]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	2b0c      	cmp	r3, #12
 8003596:	d102      	bne.n	800359e <HAL_RCC_OscConfig+0x136>
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	2b02      	cmp	r3, #2
 800359c:	d002      	beq.n	80035a4 <HAL_RCC_OscConfig+0x13c>
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	2b04      	cmp	r3, #4
 80035a2:	d11f      	bne.n	80035e4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035a4:	4b4f      	ldr	r3, [pc, #316]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d005      	beq.n	80035bc <HAL_RCC_OscConfig+0x154>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e25d      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035bc:	4b49      	ldr	r3, [pc, #292]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	061b      	lsls	r3, r3, #24
 80035ca:	4946      	ldr	r1, [pc, #280]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80035d0:	4b45      	ldr	r3, [pc, #276]	@ (80036e8 <HAL_RCC_OscConfig+0x280>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff f98d 	bl	80028f4 <HAL_InitTick>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d043      	beq.n	8003668 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e249      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d023      	beq.n	8003634 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ec:	4b3d      	ldr	r3, [pc, #244]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a3c      	ldr	r2, [pc, #240]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80035f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f8:	f7ff fb3c 	bl	8002c74 <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003600:	f7ff fb38 	bl	8002c74 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e232      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003612:	4b34      	ldr	r3, [pc, #208]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0f0      	beq.n	8003600 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800361e:	4b31      	ldr	r3, [pc, #196]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	061b      	lsls	r3, r3, #24
 800362c:	492d      	ldr	r1, [pc, #180]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 800362e:	4313      	orrs	r3, r2
 8003630:	604b      	str	r3, [r1, #4]
 8003632:	e01a      	b.n	800366a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003634:	4b2b      	ldr	r3, [pc, #172]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a2a      	ldr	r2, [pc, #168]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 800363a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800363e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003640:	f7ff fb18 	bl	8002c74 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003648:	f7ff fb14 	bl	8002c74 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e20e      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800365a:	4b22      	ldr	r3, [pc, #136]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f0      	bne.n	8003648 <HAL_RCC_OscConfig+0x1e0>
 8003666:	e000      	b.n	800366a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003668:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b00      	cmp	r3, #0
 8003674:	d041      	beq.n	80036fa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d01c      	beq.n	80036b8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800367e:	4b19      	ldr	r3, [pc, #100]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003680:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003684:	4a17      	ldr	r2, [pc, #92]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 8003686:	f043 0301 	orr.w	r3, r3, #1
 800368a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368e:	f7ff faf1 	bl	8002c74 <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003696:	f7ff faed 	bl	8002c74 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e1e7      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036a8:	4b0e      	ldr	r3, [pc, #56]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80036aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d0ef      	beq.n	8003696 <HAL_RCC_OscConfig+0x22e>
 80036b6:	e020      	b.n	80036fa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036b8:	4b0a      	ldr	r3, [pc, #40]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80036ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036be:	4a09      	ldr	r2, [pc, #36]	@ (80036e4 <HAL_RCC_OscConfig+0x27c>)
 80036c0:	f023 0301 	bic.w	r3, r3, #1
 80036c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c8:	f7ff fad4 	bl	8002c74 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036ce:	e00d      	b.n	80036ec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d0:	f7ff fad0 	bl	8002c74 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d906      	bls.n	80036ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e1ca      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
 80036e2:	bf00      	nop
 80036e4:	40021000 	.word	0x40021000
 80036e8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036ec:	4b8c      	ldr	r3, [pc, #560]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80036ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d1ea      	bne.n	80036d0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0304 	and.w	r3, r3, #4
 8003702:	2b00      	cmp	r3, #0
 8003704:	f000 80a6 	beq.w	8003854 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003708:	2300      	movs	r3, #0
 800370a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800370c:	4b84      	ldr	r3, [pc, #528]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 800370e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d101      	bne.n	800371c <HAL_RCC_OscConfig+0x2b4>
 8003718:	2301      	movs	r3, #1
 800371a:	e000      	b.n	800371e <HAL_RCC_OscConfig+0x2b6>
 800371c:	2300      	movs	r3, #0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00d      	beq.n	800373e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003722:	4b7f      	ldr	r3, [pc, #508]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003726:	4a7e      	ldr	r2, [pc, #504]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800372c:	6593      	str	r3, [r2, #88]	@ 0x58
 800372e:	4b7c      	ldr	r3, [pc, #496]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003736:	60fb      	str	r3, [r7, #12]
 8003738:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800373a:	2301      	movs	r3, #1
 800373c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800373e:	4b79      	ldr	r3, [pc, #484]	@ (8003924 <HAL_RCC_OscConfig+0x4bc>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003746:	2b00      	cmp	r3, #0
 8003748:	d118      	bne.n	800377c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800374a:	4b76      	ldr	r3, [pc, #472]	@ (8003924 <HAL_RCC_OscConfig+0x4bc>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a75      	ldr	r2, [pc, #468]	@ (8003924 <HAL_RCC_OscConfig+0x4bc>)
 8003750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003756:	f7ff fa8d 	bl	8002c74 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800375e:	f7ff fa89 	bl	8002c74 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e183      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003770:	4b6c      	ldr	r3, [pc, #432]	@ (8003924 <HAL_RCC_OscConfig+0x4bc>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0f0      	beq.n	800375e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d108      	bne.n	8003796 <HAL_RCC_OscConfig+0x32e>
 8003784:	4b66      	ldr	r3, [pc, #408]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800378a:	4a65      	ldr	r2, [pc, #404]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 800378c:	f043 0301 	orr.w	r3, r3, #1
 8003790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003794:	e024      	b.n	80037e0 <HAL_RCC_OscConfig+0x378>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	2b05      	cmp	r3, #5
 800379c:	d110      	bne.n	80037c0 <HAL_RCC_OscConfig+0x358>
 800379e:	4b60      	ldr	r3, [pc, #384]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80037a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037a4:	4a5e      	ldr	r2, [pc, #376]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80037a6:	f043 0304 	orr.w	r3, r3, #4
 80037aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037ae:	4b5c      	ldr	r3, [pc, #368]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80037b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b4:	4a5a      	ldr	r2, [pc, #360]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037be:	e00f      	b.n	80037e0 <HAL_RCC_OscConfig+0x378>
 80037c0:	4b57      	ldr	r3, [pc, #348]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80037c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c6:	4a56      	ldr	r2, [pc, #344]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80037c8:	f023 0301 	bic.w	r3, r3, #1
 80037cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037d0:	4b53      	ldr	r3, [pc, #332]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80037d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037d6:	4a52      	ldr	r2, [pc, #328]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80037d8:	f023 0304 	bic.w	r3, r3, #4
 80037dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d016      	beq.n	8003816 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e8:	f7ff fa44 	bl	8002c74 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037ee:	e00a      	b.n	8003806 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f0:	f7ff fa40 	bl	8002c74 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037fe:	4293      	cmp	r3, r2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e138      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003806:	4b46      	ldr	r3, [pc, #280]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b00      	cmp	r3, #0
 8003812:	d0ed      	beq.n	80037f0 <HAL_RCC_OscConfig+0x388>
 8003814:	e015      	b.n	8003842 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003816:	f7ff fa2d 	bl	8002c74 <HAL_GetTick>
 800381a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800381c:	e00a      	b.n	8003834 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800381e:	f7ff fa29 	bl	8002c74 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800382c:	4293      	cmp	r3, r2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e121      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003834:	4b3a      	ldr	r3, [pc, #232]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1ed      	bne.n	800381e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003842:	7ffb      	ldrb	r3, [r7, #31]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d105      	bne.n	8003854 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003848:	4b35      	ldr	r3, [pc, #212]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 800384a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384c:	4a34      	ldr	r2, [pc, #208]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 800384e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003852:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0320 	and.w	r3, r3, #32
 800385c:	2b00      	cmp	r3, #0
 800385e:	d03c      	beq.n	80038da <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d01c      	beq.n	80038a2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003868:	4b2d      	ldr	r3, [pc, #180]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 800386a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800386e:	4a2c      	ldr	r2, [pc, #176]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003878:	f7ff f9fc 	bl	8002c74 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003880:	f7ff f9f8 	bl	8002c74 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e0f2      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003892:	4b23      	ldr	r3, [pc, #140]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003894:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0ef      	beq.n	8003880 <HAL_RCC_OscConfig+0x418>
 80038a0:	e01b      	b.n	80038da <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80038a2:	4b1f      	ldr	r3, [pc, #124]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80038a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80038aa:	f023 0301 	bic.w	r3, r3, #1
 80038ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038b2:	f7ff f9df 	bl	8002c74 <HAL_GetTick>
 80038b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038b8:	e008      	b.n	80038cc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038ba:	f7ff f9db 	bl	8002c74 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e0d5      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038cc:	4b14      	ldr	r3, [pc, #80]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80038ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1ef      	bne.n	80038ba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 80c9 	beq.w	8003a76 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 030c 	and.w	r3, r3, #12
 80038ec:	2b0c      	cmp	r3, #12
 80038ee:	f000 8083 	beq.w	80039f8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d15e      	bne.n	80039b8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038fa:	4b09      	ldr	r3, [pc, #36]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a08      	ldr	r2, [pc, #32]	@ (8003920 <HAL_RCC_OscConfig+0x4b8>)
 8003900:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003906:	f7ff f9b5 	bl	8002c74 <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800390c:	e00c      	b.n	8003928 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800390e:	f7ff f9b1 	bl	8002c74 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d905      	bls.n	8003928 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e0ab      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
 8003920:	40021000 	.word	0x40021000
 8003924:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003928:	4b55      	ldr	r3, [pc, #340]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1ec      	bne.n	800390e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003934:	4b52      	ldr	r3, [pc, #328]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 8003936:	68da      	ldr	r2, [r3, #12]
 8003938:	4b52      	ldr	r3, [pc, #328]	@ (8003a84 <HAL_RCC_OscConfig+0x61c>)
 800393a:	4013      	ands	r3, r2
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	6a11      	ldr	r1, [r2, #32]
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003944:	3a01      	subs	r2, #1
 8003946:	0112      	lsls	r2, r2, #4
 8003948:	4311      	orrs	r1, r2
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800394e:	0212      	lsls	r2, r2, #8
 8003950:	4311      	orrs	r1, r2
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003956:	0852      	lsrs	r2, r2, #1
 8003958:	3a01      	subs	r2, #1
 800395a:	0552      	lsls	r2, r2, #21
 800395c:	4311      	orrs	r1, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003962:	0852      	lsrs	r2, r2, #1
 8003964:	3a01      	subs	r2, #1
 8003966:	0652      	lsls	r2, r2, #25
 8003968:	4311      	orrs	r1, r2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800396e:	06d2      	lsls	r2, r2, #27
 8003970:	430a      	orrs	r2, r1
 8003972:	4943      	ldr	r1, [pc, #268]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 8003974:	4313      	orrs	r3, r2
 8003976:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003978:	4b41      	ldr	r3, [pc, #260]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a40      	ldr	r2, [pc, #256]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 800397e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003982:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003984:	4b3e      	ldr	r3, [pc, #248]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	4a3d      	ldr	r2, [pc, #244]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 800398a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800398e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003990:	f7ff f970 	bl	8002c74 <HAL_GetTick>
 8003994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003998:	f7ff f96c 	bl	8002c74 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e066      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039aa:	4b35      	ldr	r3, [pc, #212]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d0f0      	beq.n	8003998 <HAL_RCC_OscConfig+0x530>
 80039b6:	e05e      	b.n	8003a76 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b8:	4b31      	ldr	r3, [pc, #196]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a30      	ldr	r2, [pc, #192]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 80039be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c4:	f7ff f956 	bl	8002c74 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039cc:	f7ff f952 	bl	8002c74 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e04c      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039de:	4b28      	ldr	r3, [pc, #160]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1f0      	bne.n	80039cc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80039ea:	4b25      	ldr	r3, [pc, #148]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 80039ec:	68da      	ldr	r2, [r3, #12]
 80039ee:	4924      	ldr	r1, [pc, #144]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 80039f0:	4b25      	ldr	r3, [pc, #148]	@ (8003a88 <HAL_RCC_OscConfig+0x620>)
 80039f2:	4013      	ands	r3, r2
 80039f4:	60cb      	str	r3, [r1, #12]
 80039f6:	e03e      	b.n	8003a76 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d101      	bne.n	8003a04 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e039      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003a04:	4b1e      	ldr	r3, [pc, #120]	@ (8003a80 <HAL_RCC_OscConfig+0x618>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	f003 0203 	and.w	r2, r3, #3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d12c      	bne.n	8003a72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a22:	3b01      	subs	r3, #1
 8003a24:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d123      	bne.n	8003a72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a34:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d11b      	bne.n	8003a72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a44:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d113      	bne.n	8003a72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a54:	085b      	lsrs	r3, r3, #1
 8003a56:	3b01      	subs	r3, #1
 8003a58:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d109      	bne.n	8003a72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a68:	085b      	lsrs	r3, r3, #1
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d001      	beq.n	8003a76 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e000      	b.n	8003a78 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3720      	adds	r7, #32
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40021000 	.word	0x40021000
 8003a84:	019f800c 	.word	0x019f800c
 8003a88:	feeefffc 	.word	0xfeeefffc

08003a8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003a96:	2300      	movs	r3, #0
 8003a98:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e11e      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa4:	4b91      	ldr	r3, [pc, #580]	@ (8003cec <HAL_RCC_ClockConfig+0x260>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 030f 	and.w	r3, r3, #15
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d910      	bls.n	8003ad4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab2:	4b8e      	ldr	r3, [pc, #568]	@ (8003cec <HAL_RCC_ClockConfig+0x260>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 020f 	bic.w	r2, r3, #15
 8003aba:	498c      	ldr	r1, [pc, #560]	@ (8003cec <HAL_RCC_ClockConfig+0x260>)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac2:	4b8a      	ldr	r3, [pc, #552]	@ (8003cec <HAL_RCC_ClockConfig+0x260>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d001      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e106      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d073      	beq.n	8003bc8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d129      	bne.n	8003b3c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ae8:	4b81      	ldr	r3, [pc, #516]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e0f4      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003af8:	f000 f9d0 	bl	8003e9c <RCC_GetSysClockFreqFromPLLSource>
 8003afc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	4a7c      	ldr	r2, [pc, #496]	@ (8003cf4 <HAL_RCC_ClockConfig+0x268>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d93f      	bls.n	8003b86 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b06:	4b7a      	ldr	r3, [pc, #488]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d009      	beq.n	8003b26 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d033      	beq.n	8003b86 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d12f      	bne.n	8003b86 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b26:	4b72      	ldr	r3, [pc, #456]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b2e:	4a70      	ldr	r2, [pc, #448]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b34:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003b36:	2380      	movs	r3, #128	@ 0x80
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	e024      	b.n	8003b86 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d107      	bne.n	8003b54 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b44:	4b6a      	ldr	r3, [pc, #424]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d109      	bne.n	8003b64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e0c6      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b54:	4b66      	ldr	r3, [pc, #408]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e0be      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003b64:	f000 f8ce 	bl	8003d04 <HAL_RCC_GetSysClockFreq>
 8003b68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	4a61      	ldr	r2, [pc, #388]	@ (8003cf4 <HAL_RCC_ClockConfig+0x268>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d909      	bls.n	8003b86 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b72:	4b5f      	ldr	r3, [pc, #380]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b7a:	4a5d      	ldr	r2, [pc, #372]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b80:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003b82:	2380      	movs	r3, #128	@ 0x80
 8003b84:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b86:	4b5a      	ldr	r3, [pc, #360]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f023 0203 	bic.w	r2, r3, #3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	4957      	ldr	r1, [pc, #348]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b98:	f7ff f86c 	bl	8002c74 <HAL_GetTick>
 8003b9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9e:	e00a      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ba0:	f7ff f868 	bl	8002c74 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d901      	bls.n	8003bb6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e095      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb6:	4b4e      	ldr	r3, [pc, #312]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f003 020c 	and.w	r2, r3, #12
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d1eb      	bne.n	8003ba0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d023      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0304 	and.w	r3, r3, #4
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003be0:	4b43      	ldr	r3, [pc, #268]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	4a42      	ldr	r2, [pc, #264]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003be6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003bea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0308 	and.w	r3, r3, #8
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d007      	beq.n	8003c08 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003bf8:	4b3d      	ldr	r3, [pc, #244]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c00:	4a3b      	ldr	r2, [pc, #236]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003c02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c06:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c08:	4b39      	ldr	r3, [pc, #228]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	4936      	ldr	r1, [pc, #216]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	608b      	str	r3, [r1, #8]
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2b80      	cmp	r3, #128	@ 0x80
 8003c20:	d105      	bne.n	8003c2e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003c22:	4b33      	ldr	r3, [pc, #204]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	4a32      	ldr	r2, [pc, #200]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003c28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c2c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8003cec <HAL_RCC_ClockConfig+0x260>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d21d      	bcs.n	8003c78 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003cec <HAL_RCC_ClockConfig+0x260>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f023 020f 	bic.w	r2, r3, #15
 8003c44:	4929      	ldr	r1, [pc, #164]	@ (8003cec <HAL_RCC_ClockConfig+0x260>)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c4c:	f7ff f812 	bl	8002c74 <HAL_GetTick>
 8003c50:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c52:	e00a      	b.n	8003c6a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c54:	f7ff f80e 	bl	8002c74 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e03b      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c6a:	4b20      	ldr	r3, [pc, #128]	@ (8003cec <HAL_RCC_ClockConfig+0x260>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 030f 	and.w	r3, r3, #15
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d1ed      	bne.n	8003c54 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d008      	beq.n	8003c96 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c84:	4b1a      	ldr	r3, [pc, #104]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	4917      	ldr	r1, [pc, #92]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0308 	and.w	r3, r3, #8
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d009      	beq.n	8003cb6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ca2:	4b13      	ldr	r3, [pc, #76]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	490f      	ldr	r1, [pc, #60]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cb6:	f000 f825 	bl	8003d04 <HAL_RCC_GetSysClockFreq>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf0 <HAL_RCC_ClockConfig+0x264>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	091b      	lsrs	r3, r3, #4
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	490c      	ldr	r1, [pc, #48]	@ (8003cf8 <HAL_RCC_ClockConfig+0x26c>)
 8003cc8:	5ccb      	ldrb	r3, [r1, r3]
 8003cca:	f003 031f 	and.w	r3, r3, #31
 8003cce:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8003cfc <HAL_RCC_ClockConfig+0x270>)
 8003cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003d00 <HAL_RCC_ClockConfig+0x274>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7fe fe0a 	bl	80028f4 <HAL_InitTick>
 8003ce0:	4603      	mov	r3, r0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	40022000 	.word	0x40022000
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	04c4b400 	.word	0x04c4b400
 8003cf8:	0800cbe4 	.word	0x0800cbe4
 8003cfc:	20000000 	.word	0x20000000
 8003d00:	20000004 	.word	0x20000004

08003d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b087      	sub	sp, #28
 8003d08:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d0a:	4b2c      	ldr	r3, [pc, #176]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d102      	bne.n	8003d1c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d16:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d18:	613b      	str	r3, [r7, #16]
 8003d1a:	e047      	b.n	8003dac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003d1c:	4b27      	ldr	r3, [pc, #156]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 030c 	and.w	r3, r3, #12
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d102      	bne.n	8003d2e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d28:	4b26      	ldr	r3, [pc, #152]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d2a:	613b      	str	r3, [r7, #16]
 8003d2c:	e03e      	b.n	8003dac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003d2e:	4b23      	ldr	r3, [pc, #140]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 030c 	and.w	r3, r3, #12
 8003d36:	2b0c      	cmp	r3, #12
 8003d38:	d136      	bne.n	8003da8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d3a:	4b20      	ldr	r3, [pc, #128]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d44:	4b1d      	ldr	r3, [pc, #116]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	091b      	lsrs	r3, r3, #4
 8003d4a:	f003 030f 	and.w	r3, r3, #15
 8003d4e:	3301      	adds	r3, #1
 8003d50:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d10c      	bne.n	8003d72 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d58:	4a1a      	ldr	r2, [pc, #104]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d60:	4a16      	ldr	r2, [pc, #88]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d62:	68d2      	ldr	r2, [r2, #12]
 8003d64:	0a12      	lsrs	r2, r2, #8
 8003d66:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d6a:	fb02 f303 	mul.w	r3, r2, r3
 8003d6e:	617b      	str	r3, [r7, #20]
      break;
 8003d70:	e00c      	b.n	8003d8c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d72:	4a13      	ldr	r2, [pc, #76]	@ (8003dc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7a:	4a10      	ldr	r2, [pc, #64]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d7c:	68d2      	ldr	r2, [r2, #12]
 8003d7e:	0a12      	lsrs	r2, r2, #8
 8003d80:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d84:	fb02 f303 	mul.w	r3, r2, r3
 8003d88:	617b      	str	r3, [r7, #20]
      break;
 8003d8a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	0e5b      	lsrs	r3, r3, #25
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	3301      	adds	r3, #1
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003d9c:	697a      	ldr	r2, [r7, #20]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da4:	613b      	str	r3, [r7, #16]
 8003da6:	e001      	b.n	8003dac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003dac:	693b      	ldr	r3, [r7, #16]
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	371c      	adds	r7, #28
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	00f42400 	.word	0x00f42400
 8003dc4:	016e3600 	.word	0x016e3600

08003dc8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dcc:	4b03      	ldr	r3, [pc, #12]	@ (8003ddc <HAL_RCC_GetHCLKFreq+0x14>)
 8003dce:	681b      	ldr	r3, [r3, #0]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	20000000 	.word	0x20000000

08003de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003de4:	f7ff fff0 	bl	8003dc8 <HAL_RCC_GetHCLKFreq>
 8003de8:	4602      	mov	r2, r0
 8003dea:	4b06      	ldr	r3, [pc, #24]	@ (8003e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	0a1b      	lsrs	r3, r3, #8
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	4904      	ldr	r1, [pc, #16]	@ (8003e08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003df6:	5ccb      	ldrb	r3, [r1, r3]
 8003df8:	f003 031f 	and.w	r3, r3, #31
 8003dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	40021000 	.word	0x40021000
 8003e08:	0800cbf4 	.word	0x0800cbf4

08003e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e10:	f7ff ffda 	bl	8003dc8 <HAL_RCC_GetHCLKFreq>
 8003e14:	4602      	mov	r2, r0
 8003e16:	4b06      	ldr	r3, [pc, #24]	@ (8003e30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	0adb      	lsrs	r3, r3, #11
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	4904      	ldr	r1, [pc, #16]	@ (8003e34 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e22:	5ccb      	ldrb	r3, [r1, r3]
 8003e24:	f003 031f 	and.w	r3, r3, #31
 8003e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40021000 	.word	0x40021000
 8003e34:	0800cbf4 	.word	0x0800cbf4

08003e38 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	220f      	movs	r2, #15
 8003e46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003e48:	4b12      	ldr	r3, [pc, #72]	@ (8003e94 <HAL_RCC_GetClockConfig+0x5c>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f003 0203 	and.w	r2, r3, #3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003e54:	4b0f      	ldr	r3, [pc, #60]	@ (8003e94 <HAL_RCC_GetClockConfig+0x5c>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003e60:	4b0c      	ldr	r3, [pc, #48]	@ (8003e94 <HAL_RCC_GetClockConfig+0x5c>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003e6c:	4b09      	ldr	r3, [pc, #36]	@ (8003e94 <HAL_RCC_GetClockConfig+0x5c>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	08db      	lsrs	r3, r3, #3
 8003e72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003e7a:	4b07      	ldr	r3, [pc, #28]	@ (8003e98 <HAL_RCC_GetClockConfig+0x60>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 020f 	and.w	r2, r3, #15
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	601a      	str	r2, [r3, #0]
}
 8003e86:	bf00      	nop
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	40021000 	.word	0x40021000
 8003e98:	40022000 	.word	0x40022000

08003e9c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8003f1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	f003 0303 	and.w	r3, r3, #3
 8003eaa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eac:	4b1b      	ldr	r3, [pc, #108]	@ (8003f1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	091b      	lsrs	r3, r3, #4
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	d10c      	bne.n	8003eda <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ec0:	4a17      	ldr	r2, [pc, #92]	@ (8003f20 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec8:	4a14      	ldr	r2, [pc, #80]	@ (8003f1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003eca:	68d2      	ldr	r2, [r2, #12]
 8003ecc:	0a12      	lsrs	r2, r2, #8
 8003ece:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ed2:	fb02 f303 	mul.w	r3, r2, r3
 8003ed6:	617b      	str	r3, [r7, #20]
    break;
 8003ed8:	e00c      	b.n	8003ef4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003eda:	4a12      	ldr	r2, [pc, #72]	@ (8003f24 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee2:	4a0e      	ldr	r2, [pc, #56]	@ (8003f1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ee4:	68d2      	ldr	r2, [r2, #12]
 8003ee6:	0a12      	lsrs	r2, r2, #8
 8003ee8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003eec:	fb02 f303 	mul.w	r3, r2, r3
 8003ef0:	617b      	str	r3, [r7, #20]
    break;
 8003ef2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ef4:	4b09      	ldr	r3, [pc, #36]	@ (8003f1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	0e5b      	lsrs	r3, r3, #25
 8003efa:	f003 0303 	and.w	r3, r3, #3
 8003efe:	3301      	adds	r3, #1
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003f04:	697a      	ldr	r2, [r7, #20]
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003f0e:	687b      	ldr	r3, [r7, #4]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	371c      	adds	r7, #28
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	016e3600 	.word	0x016e3600
 8003f24:	00f42400 	.word	0x00f42400

08003f28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f30:	2300      	movs	r3, #0
 8003f32:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f34:	2300      	movs	r3, #0
 8003f36:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 8098 	beq.w	8004076 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f46:	2300      	movs	r3, #0
 8003f48:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f4a:	4b43      	ldr	r3, [pc, #268]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10d      	bne.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f56:	4b40      	ldr	r3, [pc, #256]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5a:	4a3f      	ldr	r2, [pc, #252]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f60:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f62:	4b3d      	ldr	r3, [pc, #244]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f6a:	60bb      	str	r3, [r7, #8]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f72:	4b3a      	ldr	r3, [pc, #232]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a39      	ldr	r2, [pc, #228]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f7e:	f7fe fe79 	bl	8002c74 <HAL_GetTick>
 8003f82:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f84:	e009      	b.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f86:	f7fe fe75 	bl	8002c74 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d902      	bls.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	74fb      	strb	r3, [r7, #19]
        break;
 8003f98:	e005      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f9a:	4b30      	ldr	r3, [pc, #192]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0ef      	beq.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003fa6:	7cfb      	ldrb	r3, [r7, #19]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d159      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003fac:	4b2a      	ldr	r3, [pc, #168]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fb6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d01e      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d019      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003fc8:	4b23      	ldr	r3, [pc, #140]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fd2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003fd4:	4b20      	ldr	r3, [pc, #128]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fda:	4a1f      	ldr	r2, [pc, #124]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fe4:	4b1c      	ldr	r3, [pc, #112]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fea:	4a1b      	ldr	r2, [pc, #108]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ff4:	4a18      	ldr	r2, [pc, #96]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d016      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004006:	f7fe fe35 	bl	8002c74 <HAL_GetTick>
 800400a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800400c:	e00b      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400e:	f7fe fe31 	bl	8002c74 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401c:	4293      	cmp	r3, r2
 800401e:	d902      	bls.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	74fb      	strb	r3, [r7, #19]
            break;
 8004024:	e006      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004026:	4b0c      	ldr	r3, [pc, #48]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0ec      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004034:	7cfb      	ldrb	r3, [r7, #19]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10b      	bne.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800403a:	4b07      	ldr	r3, [pc, #28]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800403c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004040:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004048:	4903      	ldr	r1, [pc, #12]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800404a:	4313      	orrs	r3, r2
 800404c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004050:	e008      	b.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004052:	7cfb      	ldrb	r3, [r7, #19]
 8004054:	74bb      	strb	r3, [r7, #18]
 8004056:	e005      	b.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004058:	40021000 	.word	0x40021000
 800405c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004060:	7cfb      	ldrb	r3, [r7, #19]
 8004062:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004064:	7c7b      	ldrb	r3, [r7, #17]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d105      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800406a:	4ba7      	ldr	r3, [pc, #668]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800406c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406e:	4aa6      	ldr	r2, [pc, #664]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004070:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004074:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00a      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004082:	4ba1      	ldr	r3, [pc, #644]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004088:	f023 0203 	bic.w	r2, r3, #3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	499d      	ldr	r1, [pc, #628]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004092:	4313      	orrs	r3, r2
 8004094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00a      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040a4:	4b98      	ldr	r3, [pc, #608]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040aa:	f023 020c 	bic.w	r2, r3, #12
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	4995      	ldr	r1, [pc, #596]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00a      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040c6:	4b90      	ldr	r3, [pc, #576]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	498c      	ldr	r1, [pc, #560]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00a      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040e8:	4b87      	ldr	r3, [pc, #540]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	4984      	ldr	r1, [pc, #528]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0310 	and.w	r3, r3, #16
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00a      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800410a:	4b7f      	ldr	r3, [pc, #508]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004110:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	497b      	ldr	r1, [pc, #492]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800411a:	4313      	orrs	r3, r2
 800411c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00a      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800412c:	4b76      	ldr	r3, [pc, #472]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800412e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004132:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	4973      	ldr	r1, [pc, #460]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800413c:	4313      	orrs	r3, r2
 800413e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00a      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800414e:	4b6e      	ldr	r3, [pc, #440]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004154:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	69db      	ldr	r3, [r3, #28]
 800415c:	496a      	ldr	r1, [pc, #424]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800415e:	4313      	orrs	r3, r2
 8004160:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800416c:	2b00      	cmp	r3, #0
 800416e:	d00a      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004170:	4b65      	ldr	r3, [pc, #404]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004176:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	4962      	ldr	r1, [pc, #392]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004180:	4313      	orrs	r3, r2
 8004182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00a      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004192:	4b5d      	ldr	r3, [pc, #372]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004198:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a0:	4959      	ldr	r1, [pc, #356]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d00a      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041b4:	4b54      	ldr	r3, [pc, #336]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041ba:	f023 0203 	bic.w	r2, r3, #3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c2:	4951      	ldr	r1, [pc, #324]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00a      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041d6:	4b4c      	ldr	r3, [pc, #304]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e4:	4948      	ldr	r1, [pc, #288]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d015      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041f8:	4b43      	ldr	r3, [pc, #268]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004206:	4940      	ldr	r1, [pc, #256]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004208:	4313      	orrs	r3, r2
 800420a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004212:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004216:	d105      	bne.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004218:	4b3b      	ldr	r3, [pc, #236]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	4a3a      	ldr	r2, [pc, #232]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800421e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004222:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800422c:	2b00      	cmp	r3, #0
 800422e:	d015      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004230:	4b35      	ldr	r3, [pc, #212]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004236:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800423e:	4932      	ldr	r1, [pc, #200]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800424a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800424e:	d105      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004250:	4b2d      	ldr	r3, [pc, #180]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	4a2c      	ldr	r2, [pc, #176]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004256:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800425a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d015      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004268:	4b27      	ldr	r3, [pc, #156]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004276:	4924      	ldr	r1, [pc, #144]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004282:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004286:	d105      	bne.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004288:	4b1f      	ldr	r3, [pc, #124]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	4a1e      	ldr	r2, [pc, #120]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004292:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d015      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042a0:	4b19      	ldr	r3, [pc, #100]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ae:	4916      	ldr	r1, [pc, #88]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042be:	d105      	bne.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042c0:	4b11      	ldr	r3, [pc, #68]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	4a10      	ldr	r2, [pc, #64]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042ca:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d019      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	4908      	ldr	r1, [pc, #32]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042f6:	d109      	bne.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f8:	4b03      	ldr	r3, [pc, #12]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	4a02      	ldr	r2, [pc, #8]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004302:	60d3      	str	r3, [r2, #12]
 8004304:	e002      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004306:	bf00      	nop
 8004308:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d015      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004318:	4b29      	ldr	r3, [pc, #164]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800431a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004326:	4926      	ldr	r1, [pc, #152]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004328:	4313      	orrs	r3, r2
 800432a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004332:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004336:	d105      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004338:	4b21      	ldr	r3, [pc, #132]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	4a20      	ldr	r2, [pc, #128]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800433e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004342:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d015      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004350:	4b1b      	ldr	r3, [pc, #108]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004356:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800435e:	4918      	ldr	r1, [pc, #96]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800436a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800436e:	d105      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004370:	4b13      	ldr	r3, [pc, #76]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	4a12      	ldr	r2, [pc, #72]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004376:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800437a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d015      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004388:	4b0d      	ldr	r3, [pc, #52]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800438a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800438e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004396:	490a      	ldr	r1, [pc, #40]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043a6:	d105      	bne.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043a8:	4b05      	ldr	r3, [pc, #20]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	4a04      	ldr	r2, [pc, #16]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80043b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3718      	adds	r7, #24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	40021000 	.word	0x40021000

080043c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e049      	b.n	800446a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d106      	bne.n	80043f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7fe f91a 	bl	8002624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2202      	movs	r2, #2
 80043f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	3304      	adds	r3, #4
 8004400:	4619      	mov	r1, r3
 8004402:	4610      	mov	r0, r2
 8004404:	f000 fef8 	bl	80051f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3708      	adds	r7, #8
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
	...

08004474 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b01      	cmp	r3, #1
 8004486:	d001      	beq.n	800448c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e054      	b.n	8004536 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a26      	ldr	r2, [pc, #152]	@ (8004544 <HAL_TIM_Base_Start_IT+0xd0>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d022      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044b6:	d01d      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a22      	ldr	r2, [pc, #136]	@ (8004548 <HAL_TIM_Base_Start_IT+0xd4>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d018      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a21      	ldr	r2, [pc, #132]	@ (800454c <HAL_TIM_Base_Start_IT+0xd8>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d013      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004550 <HAL_TIM_Base_Start_IT+0xdc>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d00e      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a1e      	ldr	r2, [pc, #120]	@ (8004554 <HAL_TIM_Base_Start_IT+0xe0>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d009      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a1c      	ldr	r2, [pc, #112]	@ (8004558 <HAL_TIM_Base_Start_IT+0xe4>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d004      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a1b      	ldr	r2, [pc, #108]	@ (800455c <HAL_TIM_Base_Start_IT+0xe8>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d115      	bne.n	8004520 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689a      	ldr	r2, [r3, #8]
 80044fa:	4b19      	ldr	r3, [pc, #100]	@ (8004560 <HAL_TIM_Base_Start_IT+0xec>)
 80044fc:	4013      	ands	r3, r2
 80044fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2b06      	cmp	r3, #6
 8004504:	d015      	beq.n	8004532 <HAL_TIM_Base_Start_IT+0xbe>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800450c:	d011      	beq.n	8004532 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f042 0201 	orr.w	r2, r2, #1
 800451c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800451e:	e008      	b.n	8004532 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f042 0201 	orr.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	e000      	b.n	8004534 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004532:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	40012c00 	.word	0x40012c00
 8004548:	40000400 	.word	0x40000400
 800454c:	40000800 	.word	0x40000800
 8004550:	40000c00 	.word	0x40000c00
 8004554:	40013400 	.word	0x40013400
 8004558:	40014000 	.word	0x40014000
 800455c:	40015000 	.word	0x40015000
 8004560:	00010007 	.word	0x00010007

08004564 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e049      	b.n	800460a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d106      	bne.n	8004590 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f841 	bl	8004612 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	3304      	adds	r3, #4
 80045a0:	4619      	mov	r1, r3
 80045a2:	4610      	mov	r0, r2
 80045a4:	f000 fe28 	bl	80051f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004612:	b480      	push	{r7}
 8004614:	b083      	sub	sp, #12
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800461a:	bf00      	nop
 800461c:	370c      	adds	r7, #12
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
	...

08004628 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d109      	bne.n	800464c <HAL_TIM_PWM_Start+0x24>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b01      	cmp	r3, #1
 8004642:	bf14      	ite	ne
 8004644:	2301      	movne	r3, #1
 8004646:	2300      	moveq	r3, #0
 8004648:	b2db      	uxtb	r3, r3
 800464a:	e03c      	b.n	80046c6 <HAL_TIM_PWM_Start+0x9e>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	2b04      	cmp	r3, #4
 8004650:	d109      	bne.n	8004666 <HAL_TIM_PWM_Start+0x3e>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b01      	cmp	r3, #1
 800465c:	bf14      	ite	ne
 800465e:	2301      	movne	r3, #1
 8004660:	2300      	moveq	r3, #0
 8004662:	b2db      	uxtb	r3, r3
 8004664:	e02f      	b.n	80046c6 <HAL_TIM_PWM_Start+0x9e>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2b08      	cmp	r3, #8
 800466a:	d109      	bne.n	8004680 <HAL_TIM_PWM_Start+0x58>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004672:	b2db      	uxtb	r3, r3
 8004674:	2b01      	cmp	r3, #1
 8004676:	bf14      	ite	ne
 8004678:	2301      	movne	r3, #1
 800467a:	2300      	moveq	r3, #0
 800467c:	b2db      	uxtb	r3, r3
 800467e:	e022      	b.n	80046c6 <HAL_TIM_PWM_Start+0x9e>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2b0c      	cmp	r3, #12
 8004684:	d109      	bne.n	800469a <HAL_TIM_PWM_Start+0x72>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b01      	cmp	r3, #1
 8004690:	bf14      	ite	ne
 8004692:	2301      	movne	r3, #1
 8004694:	2300      	moveq	r3, #0
 8004696:	b2db      	uxtb	r3, r3
 8004698:	e015      	b.n	80046c6 <HAL_TIM_PWM_Start+0x9e>
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2b10      	cmp	r3, #16
 800469e:	d109      	bne.n	80046b4 <HAL_TIM_PWM_Start+0x8c>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	bf14      	ite	ne
 80046ac:	2301      	movne	r3, #1
 80046ae:	2300      	moveq	r3, #0
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	e008      	b.n	80046c6 <HAL_TIM_PWM_Start+0x9e>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b01      	cmp	r3, #1
 80046be:	bf14      	ite	ne
 80046c0:	2301      	movne	r3, #1
 80046c2:	2300      	moveq	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e0a6      	b.n	800481c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d104      	bne.n	80046de <HAL_TIM_PWM_Start+0xb6>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2202      	movs	r2, #2
 80046d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046dc:	e023      	b.n	8004726 <HAL_TIM_PWM_Start+0xfe>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b04      	cmp	r3, #4
 80046e2:	d104      	bne.n	80046ee <HAL_TIM_PWM_Start+0xc6>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2202      	movs	r2, #2
 80046e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046ec:	e01b      	b.n	8004726 <HAL_TIM_PWM_Start+0xfe>
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	2b08      	cmp	r3, #8
 80046f2:	d104      	bne.n	80046fe <HAL_TIM_PWM_Start+0xd6>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2202      	movs	r2, #2
 80046f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046fc:	e013      	b.n	8004726 <HAL_TIM_PWM_Start+0xfe>
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b0c      	cmp	r3, #12
 8004702:	d104      	bne.n	800470e <HAL_TIM_PWM_Start+0xe6>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800470c:	e00b      	b.n	8004726 <HAL_TIM_PWM_Start+0xfe>
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2b10      	cmp	r3, #16
 8004712:	d104      	bne.n	800471e <HAL_TIM_PWM_Start+0xf6>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2202      	movs	r2, #2
 8004718:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800471c:	e003      	b.n	8004726 <HAL_TIM_PWM_Start+0xfe>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2202      	movs	r2, #2
 8004722:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2201      	movs	r2, #1
 800472c:	6839      	ldr	r1, [r7, #0]
 800472e:	4618      	mov	r0, r3
 8004730:	f001 f9dc 	bl	8005aec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a3a      	ldr	r2, [pc, #232]	@ (8004824 <HAL_TIM_PWM_Start+0x1fc>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d018      	beq.n	8004770 <HAL_TIM_PWM_Start+0x148>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a39      	ldr	r2, [pc, #228]	@ (8004828 <HAL_TIM_PWM_Start+0x200>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d013      	beq.n	8004770 <HAL_TIM_PWM_Start+0x148>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a37      	ldr	r2, [pc, #220]	@ (800482c <HAL_TIM_PWM_Start+0x204>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d00e      	beq.n	8004770 <HAL_TIM_PWM_Start+0x148>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a36      	ldr	r2, [pc, #216]	@ (8004830 <HAL_TIM_PWM_Start+0x208>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d009      	beq.n	8004770 <HAL_TIM_PWM_Start+0x148>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a34      	ldr	r2, [pc, #208]	@ (8004834 <HAL_TIM_PWM_Start+0x20c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d004      	beq.n	8004770 <HAL_TIM_PWM_Start+0x148>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a33      	ldr	r2, [pc, #204]	@ (8004838 <HAL_TIM_PWM_Start+0x210>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d101      	bne.n	8004774 <HAL_TIM_PWM_Start+0x14c>
 8004770:	2301      	movs	r3, #1
 8004772:	e000      	b.n	8004776 <HAL_TIM_PWM_Start+0x14e>
 8004774:	2300      	movs	r3, #0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d007      	beq.n	800478a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004788:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a25      	ldr	r2, [pc, #148]	@ (8004824 <HAL_TIM_PWM_Start+0x1fc>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d022      	beq.n	80047da <HAL_TIM_PWM_Start+0x1b2>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800479c:	d01d      	beq.n	80047da <HAL_TIM_PWM_Start+0x1b2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a26      	ldr	r2, [pc, #152]	@ (800483c <HAL_TIM_PWM_Start+0x214>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d018      	beq.n	80047da <HAL_TIM_PWM_Start+0x1b2>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a24      	ldr	r2, [pc, #144]	@ (8004840 <HAL_TIM_PWM_Start+0x218>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d013      	beq.n	80047da <HAL_TIM_PWM_Start+0x1b2>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a23      	ldr	r2, [pc, #140]	@ (8004844 <HAL_TIM_PWM_Start+0x21c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d00e      	beq.n	80047da <HAL_TIM_PWM_Start+0x1b2>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a19      	ldr	r2, [pc, #100]	@ (8004828 <HAL_TIM_PWM_Start+0x200>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d009      	beq.n	80047da <HAL_TIM_PWM_Start+0x1b2>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a18      	ldr	r2, [pc, #96]	@ (800482c <HAL_TIM_PWM_Start+0x204>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d004      	beq.n	80047da <HAL_TIM_PWM_Start+0x1b2>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a18      	ldr	r2, [pc, #96]	@ (8004838 <HAL_TIM_PWM_Start+0x210>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d115      	bne.n	8004806 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689a      	ldr	r2, [r3, #8]
 80047e0:	4b19      	ldr	r3, [pc, #100]	@ (8004848 <HAL_TIM_PWM_Start+0x220>)
 80047e2:	4013      	ands	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2b06      	cmp	r3, #6
 80047ea:	d015      	beq.n	8004818 <HAL_TIM_PWM_Start+0x1f0>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047f2:	d011      	beq.n	8004818 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0201 	orr.w	r2, r2, #1
 8004802:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004804:	e008      	b.n	8004818 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0201 	orr.w	r2, r2, #1
 8004814:	601a      	str	r2, [r3, #0]
 8004816:	e000      	b.n	800481a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004818:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	40012c00 	.word	0x40012c00
 8004828:	40013400 	.word	0x40013400
 800482c:	40014000 	.word	0x40014000
 8004830:	40014400 	.word	0x40014400
 8004834:	40014800 	.word	0x40014800
 8004838:	40015000 	.word	0x40015000
 800483c:	40000400 	.word	0x40000400
 8004840:	40000800 	.word	0x40000800
 8004844:	40000c00 	.word	0x40000c00
 8004848:	00010007 	.word	0x00010007

0800484c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d101      	bne.n	8004860 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e097      	b.n	8004990 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b00      	cmp	r3, #0
 800486a:	d106      	bne.n	800487a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f7fd ff0f 	bl	8002698 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2202      	movs	r2, #2
 800487e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6812      	ldr	r2, [r2, #0]
 800488c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004890:	f023 0307 	bic.w	r3, r3, #7
 8004894:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	3304      	adds	r3, #4
 800489e:	4619      	mov	r1, r3
 80048a0:	4610      	mov	r0, r2
 80048a2:	f000 fca9 	bl	80051f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6a1b      	ldr	r3, [r3, #32]
 80048bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ce:	f023 0303 	bic.w	r3, r3, #3
 80048d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	689a      	ldr	r2, [r3, #8]
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	021b      	lsls	r3, r3, #8
 80048de:	4313      	orrs	r3, r2
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80048ec:	f023 030c 	bic.w	r3, r3, #12
 80048f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80048f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	68da      	ldr	r2, [r3, #12]
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	69db      	ldr	r3, [r3, #28]
 8004906:	021b      	lsls	r3, r3, #8
 8004908:	4313      	orrs	r3, r2
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4313      	orrs	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	011a      	lsls	r2, r3, #4
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	031b      	lsls	r3, r3, #12
 800491c:	4313      	orrs	r3, r2
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800492a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004932:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	011b      	lsls	r3, r3, #4
 800493e:	4313      	orrs	r3, r2
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3718      	adds	r7, #24
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049a8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80049b0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049b8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049c0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d110      	bne.n	80049ea <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80049c8:	7bfb      	ldrb	r3, [r7, #15]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d102      	bne.n	80049d4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80049ce:	7b7b      	ldrb	r3, [r7, #13]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d001      	beq.n	80049d8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e069      	b.n	8004aac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2202      	movs	r2, #2
 80049dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2202      	movs	r2, #2
 80049e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049e8:	e031      	b.n	8004a4e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d110      	bne.n	8004a12 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80049f0:	7bbb      	ldrb	r3, [r7, #14]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d102      	bne.n	80049fc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80049f6:	7b3b      	ldrb	r3, [r7, #12]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d001      	beq.n	8004a00 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e055      	b.n	8004aac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a10:	e01d      	b.n	8004a4e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a12:	7bfb      	ldrb	r3, [r7, #15]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d108      	bne.n	8004a2a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a18:	7bbb      	ldrb	r3, [r7, #14]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d105      	bne.n	8004a2a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a1e:	7b7b      	ldrb	r3, [r7, #13]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d102      	bne.n	8004a2a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004a24:	7b3b      	ldrb	r3, [r7, #12]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d001      	beq.n	8004a2e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e03e      	b.n	8004aac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2202      	movs	r2, #2
 8004a32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2202      	movs	r2, #2
 8004a3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2202      	movs	r2, #2
 8004a42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2202      	movs	r2, #2
 8004a4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <HAL_TIM_Encoder_Start+0xc4>
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2b04      	cmp	r3, #4
 8004a58:	d008      	beq.n	8004a6c <HAL_TIM_Encoder_Start+0xd4>
 8004a5a:	e00f      	b.n	8004a7c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2201      	movs	r2, #1
 8004a62:	2100      	movs	r1, #0
 8004a64:	4618      	mov	r0, r3
 8004a66:	f001 f841 	bl	8005aec <TIM_CCxChannelCmd>
      break;
 8004a6a:	e016      	b.n	8004a9a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2201      	movs	r2, #1
 8004a72:	2104      	movs	r1, #4
 8004a74:	4618      	mov	r0, r3
 8004a76:	f001 f839 	bl	8005aec <TIM_CCxChannelCmd>
      break;
 8004a7a:	e00e      	b.n	8004a9a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2201      	movs	r2, #1
 8004a82:	2100      	movs	r1, #0
 8004a84:	4618      	mov	r0, r3
 8004a86:	f001 f831 	bl	8005aec <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	2104      	movs	r1, #4
 8004a92:	4618      	mov	r0, r3
 8004a94:	f001 f82a 	bl	8005aec <TIM_CCxChannelCmd>
      break;
 8004a98:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f042 0201 	orr.w	r2, r2, #1
 8004aa8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d020      	beq.n	8004b18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d01b      	beq.n	8004b18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f06f 0202 	mvn.w	r2, #2
 8004ae8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	f003 0303 	and.w	r3, r3, #3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d003      	beq.n	8004b06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 fb5c 	bl	80051bc <HAL_TIM_IC_CaptureCallback>
 8004b04:	e005      	b.n	8004b12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 fb4e 	bl	80051a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 fb5f 	bl	80051d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	f003 0304 	and.w	r3, r3, #4
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d020      	beq.n	8004b64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f003 0304 	and.w	r3, r3, #4
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d01b      	beq.n	8004b64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f06f 0204 	mvn.w	r2, #4
 8004b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2202      	movs	r2, #2
 8004b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d003      	beq.n	8004b52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 fb36 	bl	80051bc <HAL_TIM_IC_CaptureCallback>
 8004b50:	e005      	b.n	8004b5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 fb28 	bl	80051a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 fb39 	bl	80051d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	f003 0308 	and.w	r3, r3, #8
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d020      	beq.n	8004bb0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f003 0308 	and.w	r3, r3, #8
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d01b      	beq.n	8004bb0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f06f 0208 	mvn.w	r2, #8
 8004b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2204      	movs	r2, #4
 8004b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	69db      	ldr	r3, [r3, #28]
 8004b8e:	f003 0303 	and.w	r3, r3, #3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 fb10 	bl	80051bc <HAL_TIM_IC_CaptureCallback>
 8004b9c:	e005      	b.n	8004baa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 fb02 	bl	80051a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f000 fb13 	bl	80051d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	f003 0310 	and.w	r3, r3, #16
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d020      	beq.n	8004bfc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f003 0310 	and.w	r3, r3, #16
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d01b      	beq.n	8004bfc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f06f 0210 	mvn.w	r2, #16
 8004bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2208      	movs	r2, #8
 8004bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d003      	beq.n	8004bea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 faea 	bl	80051bc <HAL_TIM_IC_CaptureCallback>
 8004be8:	e005      	b.n	8004bf6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 fadc 	bl	80051a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f000 faed 	bl	80051d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00c      	beq.n	8004c20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d007      	beq.n	8004c20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f06f 0201 	mvn.w	r2, #1
 8004c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f7fd fbf4 	bl	8002408 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d104      	bne.n	8004c34 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00c      	beq.n	8004c4e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d007      	beq.n	8004c4e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f001 f8a9 	bl	8005da0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00c      	beq.n	8004c72 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d007      	beq.n	8004c72 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f001 f8a1 	bl	8005db4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00c      	beq.n	8004c96 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d007      	beq.n	8004c96 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 faa7 	bl	80051e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f003 0320 	and.w	r3, r3, #32
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00c      	beq.n	8004cba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f003 0320 	and.w	r3, r3, #32
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d007      	beq.n	8004cba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f06f 0220 	mvn.w	r2, #32
 8004cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f001 f869 	bl	8005d8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00c      	beq.n	8004cde <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d007      	beq.n	8004cde <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f001 f875 	bl	8005dc8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00c      	beq.n	8004d02 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d007      	beq.n	8004d02 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f001 f86d 	bl	8005ddc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d00c      	beq.n	8004d26 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d007      	beq.n	8004d26 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004d1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f001 f865 	bl	8005df0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00c      	beq.n	8004d4a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d007      	beq.n	8004d4a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004d42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f001 f85d 	bl	8005e04 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d4a:	bf00      	nop
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
	...

08004d54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d60:	2300      	movs	r3, #0
 8004d62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d101      	bne.n	8004d72 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d6e:	2302      	movs	r3, #2
 8004d70:	e0ff      	b.n	8004f72 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b14      	cmp	r3, #20
 8004d7e:	f200 80f0 	bhi.w	8004f62 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004d82:	a201      	add	r2, pc, #4	@ (adr r2, 8004d88 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d88:	08004ddd 	.word	0x08004ddd
 8004d8c:	08004f63 	.word	0x08004f63
 8004d90:	08004f63 	.word	0x08004f63
 8004d94:	08004f63 	.word	0x08004f63
 8004d98:	08004e1d 	.word	0x08004e1d
 8004d9c:	08004f63 	.word	0x08004f63
 8004da0:	08004f63 	.word	0x08004f63
 8004da4:	08004f63 	.word	0x08004f63
 8004da8:	08004e5f 	.word	0x08004e5f
 8004dac:	08004f63 	.word	0x08004f63
 8004db0:	08004f63 	.word	0x08004f63
 8004db4:	08004f63 	.word	0x08004f63
 8004db8:	08004e9f 	.word	0x08004e9f
 8004dbc:	08004f63 	.word	0x08004f63
 8004dc0:	08004f63 	.word	0x08004f63
 8004dc4:	08004f63 	.word	0x08004f63
 8004dc8:	08004ee1 	.word	0x08004ee1
 8004dcc:	08004f63 	.word	0x08004f63
 8004dd0:	08004f63 	.word	0x08004f63
 8004dd4:	08004f63 	.word	0x08004f63
 8004dd8:	08004f21 	.word	0x08004f21
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68b9      	ldr	r1, [r7, #8]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f000 fabc 	bl	8005360 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699a      	ldr	r2, [r3, #24]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0208 	orr.w	r2, r2, #8
 8004df6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699a      	ldr	r2, [r3, #24]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0204 	bic.w	r2, r2, #4
 8004e06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6999      	ldr	r1, [r3, #24]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	691a      	ldr	r2, [r3, #16]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	619a      	str	r2, [r3, #24]
      break;
 8004e1a:	e0a5      	b.n	8004f68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68b9      	ldr	r1, [r7, #8]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f000 fb36 	bl	8005494 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	699a      	ldr	r2, [r3, #24]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6999      	ldr	r1, [r3, #24]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	021a      	lsls	r2, r3, #8
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	619a      	str	r2, [r3, #24]
      break;
 8004e5c:	e084      	b.n	8004f68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68b9      	ldr	r1, [r7, #8]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f000 fba9 	bl	80055bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	69da      	ldr	r2, [r3, #28]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f042 0208 	orr.w	r2, r2, #8
 8004e78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	69da      	ldr	r2, [r3, #28]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0204 	bic.w	r2, r2, #4
 8004e88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	69d9      	ldr	r1, [r3, #28]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	691a      	ldr	r2, [r3, #16]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	61da      	str	r2, [r3, #28]
      break;
 8004e9c:	e064      	b.n	8004f68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68b9      	ldr	r1, [r7, #8]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 fc1b 	bl	80056e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	69da      	ldr	r2, [r3, #28]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004eb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	69da      	ldr	r2, [r3, #28]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	69d9      	ldr	r1, [r3, #28]
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	021a      	lsls	r2, r3, #8
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	430a      	orrs	r2, r1
 8004edc:	61da      	str	r2, [r3, #28]
      break;
 8004ede:	e043      	b.n	8004f68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68b9      	ldr	r1, [r7, #8]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fc8e 	bl	8005808 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f042 0208 	orr.w	r2, r2, #8
 8004efa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f022 0204 	bic.w	r2, r2, #4
 8004f0a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	691a      	ldr	r2, [r3, #16]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004f1e:	e023      	b.n	8004f68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68b9      	ldr	r1, [r7, #8]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 fcd8 	bl	80058dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f3a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f4a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	021a      	lsls	r2, r3, #8
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004f60:	e002      	b.n	8004f68 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	75fb      	strb	r3, [r7, #23]
      break;
 8004f66:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f70:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3718      	adds	r7, #24
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop

08004f7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f86:	2300      	movs	r3, #0
 8004f88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d101      	bne.n	8004f98 <HAL_TIM_ConfigClockSource+0x1c>
 8004f94:	2302      	movs	r3, #2
 8004f96:	e0f6      	b.n	8005186 <HAL_TIM_ConfigClockSource+0x20a>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2202      	movs	r2, #2
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004fb6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004fba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fc2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68ba      	ldr	r2, [r7, #8]
 8004fca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a6f      	ldr	r2, [pc, #444]	@ (8005190 <HAL_TIM_ConfigClockSource+0x214>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	f000 80c1 	beq.w	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8004fd8:	4a6d      	ldr	r2, [pc, #436]	@ (8005190 <HAL_TIM_ConfigClockSource+0x214>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	f200 80c6 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8004fe0:	4a6c      	ldr	r2, [pc, #432]	@ (8005194 <HAL_TIM_ConfigClockSource+0x218>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	f000 80b9 	beq.w	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8004fe8:	4a6a      	ldr	r2, [pc, #424]	@ (8005194 <HAL_TIM_ConfigClockSource+0x218>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	f200 80be 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8004ff0:	4a69      	ldr	r2, [pc, #420]	@ (8005198 <HAL_TIM_ConfigClockSource+0x21c>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	f000 80b1 	beq.w	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8004ff8:	4a67      	ldr	r2, [pc, #412]	@ (8005198 <HAL_TIM_ConfigClockSource+0x21c>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	f200 80b6 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005000:	4a66      	ldr	r2, [pc, #408]	@ (800519c <HAL_TIM_ConfigClockSource+0x220>)
 8005002:	4293      	cmp	r3, r2
 8005004:	f000 80a9 	beq.w	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8005008:	4a64      	ldr	r2, [pc, #400]	@ (800519c <HAL_TIM_ConfigClockSource+0x220>)
 800500a:	4293      	cmp	r3, r2
 800500c:	f200 80ae 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005010:	4a63      	ldr	r2, [pc, #396]	@ (80051a0 <HAL_TIM_ConfigClockSource+0x224>)
 8005012:	4293      	cmp	r3, r2
 8005014:	f000 80a1 	beq.w	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8005018:	4a61      	ldr	r2, [pc, #388]	@ (80051a0 <HAL_TIM_ConfigClockSource+0x224>)
 800501a:	4293      	cmp	r3, r2
 800501c:	f200 80a6 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005020:	4a60      	ldr	r2, [pc, #384]	@ (80051a4 <HAL_TIM_ConfigClockSource+0x228>)
 8005022:	4293      	cmp	r3, r2
 8005024:	f000 8099 	beq.w	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8005028:	4a5e      	ldr	r2, [pc, #376]	@ (80051a4 <HAL_TIM_ConfigClockSource+0x228>)
 800502a:	4293      	cmp	r3, r2
 800502c:	f200 809e 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005030:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005034:	f000 8091 	beq.w	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8005038:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800503c:	f200 8096 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005040:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005044:	f000 8089 	beq.w	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8005048:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800504c:	f200 808e 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005054:	d03e      	beq.n	80050d4 <HAL_TIM_ConfigClockSource+0x158>
 8005056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800505a:	f200 8087 	bhi.w	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 800505e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005062:	f000 8086 	beq.w	8005172 <HAL_TIM_ConfigClockSource+0x1f6>
 8005066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800506a:	d87f      	bhi.n	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 800506c:	2b70      	cmp	r3, #112	@ 0x70
 800506e:	d01a      	beq.n	80050a6 <HAL_TIM_ConfigClockSource+0x12a>
 8005070:	2b70      	cmp	r3, #112	@ 0x70
 8005072:	d87b      	bhi.n	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005074:	2b60      	cmp	r3, #96	@ 0x60
 8005076:	d050      	beq.n	800511a <HAL_TIM_ConfigClockSource+0x19e>
 8005078:	2b60      	cmp	r3, #96	@ 0x60
 800507a:	d877      	bhi.n	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 800507c:	2b50      	cmp	r3, #80	@ 0x50
 800507e:	d03c      	beq.n	80050fa <HAL_TIM_ConfigClockSource+0x17e>
 8005080:	2b50      	cmp	r3, #80	@ 0x50
 8005082:	d873      	bhi.n	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005084:	2b40      	cmp	r3, #64	@ 0x40
 8005086:	d058      	beq.n	800513a <HAL_TIM_ConfigClockSource+0x1be>
 8005088:	2b40      	cmp	r3, #64	@ 0x40
 800508a:	d86f      	bhi.n	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 800508c:	2b30      	cmp	r3, #48	@ 0x30
 800508e:	d064      	beq.n	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8005090:	2b30      	cmp	r3, #48	@ 0x30
 8005092:	d86b      	bhi.n	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 8005094:	2b20      	cmp	r3, #32
 8005096:	d060      	beq.n	800515a <HAL_TIM_ConfigClockSource+0x1de>
 8005098:	2b20      	cmp	r3, #32
 800509a:	d867      	bhi.n	800516c <HAL_TIM_ConfigClockSource+0x1f0>
 800509c:	2b00      	cmp	r3, #0
 800509e:	d05c      	beq.n	800515a <HAL_TIM_ConfigClockSource+0x1de>
 80050a0:	2b10      	cmp	r3, #16
 80050a2:	d05a      	beq.n	800515a <HAL_TIM_ConfigClockSource+0x1de>
 80050a4:	e062      	b.n	800516c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050b6:	f000 fcf9 	bl	8005aac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80050c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	609a      	str	r2, [r3, #8]
      break;
 80050d2:	e04f      	b.n	8005174 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050e4:	f000 fce2 	bl	8005aac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689a      	ldr	r2, [r3, #8]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050f6:	609a      	str	r2, [r3, #8]
      break;
 80050f8:	e03c      	b.n	8005174 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005106:	461a      	mov	r2, r3
 8005108:	f000 fc54 	bl	80059b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2150      	movs	r1, #80	@ 0x50
 8005112:	4618      	mov	r0, r3
 8005114:	f000 fcad 	bl	8005a72 <TIM_ITRx_SetConfig>
      break;
 8005118:	e02c      	b.n	8005174 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005126:	461a      	mov	r2, r3
 8005128:	f000 fc73 	bl	8005a12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2160      	movs	r1, #96	@ 0x60
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fc9d 	bl	8005a72 <TIM_ITRx_SetConfig>
      break;
 8005138:	e01c      	b.n	8005174 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005146:	461a      	mov	r2, r3
 8005148:	f000 fc34 	bl	80059b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2140      	movs	r1, #64	@ 0x40
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fc8d 	bl	8005a72 <TIM_ITRx_SetConfig>
      break;
 8005158:	e00c      	b.n	8005174 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4619      	mov	r1, r3
 8005164:	4610      	mov	r0, r2
 8005166:	f000 fc84 	bl	8005a72 <TIM_ITRx_SetConfig>
      break;
 800516a:	e003      	b.n	8005174 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
      break;
 8005170:	e000      	b.n	8005174 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005172:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005184:	7bfb      	ldrb	r3, [r7, #15]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	00100070 	.word	0x00100070
 8005194:	00100060 	.word	0x00100060
 8005198:	00100050 	.word	0x00100050
 800519c:	00100040 	.word	0x00100040
 80051a0:	00100030 	.word	0x00100030
 80051a4:	00100020 	.word	0x00100020

080051a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a4c      	ldr	r2, [pc, #304]	@ (800533c <TIM_Base_SetConfig+0x144>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d017      	beq.n	8005240 <TIM_Base_SetConfig+0x48>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005216:	d013      	beq.n	8005240 <TIM_Base_SetConfig+0x48>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a49      	ldr	r2, [pc, #292]	@ (8005340 <TIM_Base_SetConfig+0x148>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d00f      	beq.n	8005240 <TIM_Base_SetConfig+0x48>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a48      	ldr	r2, [pc, #288]	@ (8005344 <TIM_Base_SetConfig+0x14c>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d00b      	beq.n	8005240 <TIM_Base_SetConfig+0x48>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a47      	ldr	r2, [pc, #284]	@ (8005348 <TIM_Base_SetConfig+0x150>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d007      	beq.n	8005240 <TIM_Base_SetConfig+0x48>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a46      	ldr	r2, [pc, #280]	@ (800534c <TIM_Base_SetConfig+0x154>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d003      	beq.n	8005240 <TIM_Base_SetConfig+0x48>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a45      	ldr	r2, [pc, #276]	@ (8005350 <TIM_Base_SetConfig+0x158>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d108      	bne.n	8005252 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	4313      	orrs	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a39      	ldr	r2, [pc, #228]	@ (800533c <TIM_Base_SetConfig+0x144>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d023      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005260:	d01f      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a36      	ldr	r2, [pc, #216]	@ (8005340 <TIM_Base_SetConfig+0x148>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d01b      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a35      	ldr	r2, [pc, #212]	@ (8005344 <TIM_Base_SetConfig+0x14c>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d017      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a34      	ldr	r2, [pc, #208]	@ (8005348 <TIM_Base_SetConfig+0x150>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d013      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a33      	ldr	r2, [pc, #204]	@ (800534c <TIM_Base_SetConfig+0x154>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d00f      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a33      	ldr	r2, [pc, #204]	@ (8005354 <TIM_Base_SetConfig+0x15c>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d00b      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a32      	ldr	r2, [pc, #200]	@ (8005358 <TIM_Base_SetConfig+0x160>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d007      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a31      	ldr	r2, [pc, #196]	@ (800535c <TIM_Base_SetConfig+0x164>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d003      	beq.n	80052a2 <TIM_Base_SetConfig+0xaa>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a2c      	ldr	r2, [pc, #176]	@ (8005350 <TIM_Base_SetConfig+0x158>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d108      	bne.n	80052b4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	689a      	ldr	r2, [r3, #8]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a18      	ldr	r2, [pc, #96]	@ (800533c <TIM_Base_SetConfig+0x144>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d013      	beq.n	8005308 <TIM_Base_SetConfig+0x110>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a1a      	ldr	r2, [pc, #104]	@ (800534c <TIM_Base_SetConfig+0x154>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00f      	beq.n	8005308 <TIM_Base_SetConfig+0x110>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005354 <TIM_Base_SetConfig+0x15c>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d00b      	beq.n	8005308 <TIM_Base_SetConfig+0x110>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a19      	ldr	r2, [pc, #100]	@ (8005358 <TIM_Base_SetConfig+0x160>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d007      	beq.n	8005308 <TIM_Base_SetConfig+0x110>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a18      	ldr	r2, [pc, #96]	@ (800535c <TIM_Base_SetConfig+0x164>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d003      	beq.n	8005308 <TIM_Base_SetConfig+0x110>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a13      	ldr	r2, [pc, #76]	@ (8005350 <TIM_Base_SetConfig+0x158>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d103      	bne.n	8005310 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	691a      	ldr	r2, [r3, #16]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b01      	cmp	r3, #1
 8005320:	d105      	bne.n	800532e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f023 0201 	bic.w	r2, r3, #1
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	611a      	str	r2, [r3, #16]
  }
}
 800532e:	bf00      	nop
 8005330:	3714      	adds	r7, #20
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	40012c00 	.word	0x40012c00
 8005340:	40000400 	.word	0x40000400
 8005344:	40000800 	.word	0x40000800
 8005348:	40000c00 	.word	0x40000c00
 800534c:	40013400 	.word	0x40013400
 8005350:	40015000 	.word	0x40015000
 8005354:	40014000 	.word	0x40014000
 8005358:	40014400 	.word	0x40014400
 800535c:	40014800 	.word	0x40014800

08005360 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005360:	b480      	push	{r7}
 8005362:	b087      	sub	sp, #28
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	f023 0201 	bic.w	r2, r3, #1
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800538e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 0303 	bic.w	r3, r3, #3
 800539a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f023 0302 	bic.w	r3, r3, #2
 80053ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a30      	ldr	r2, [pc, #192]	@ (800547c <TIM_OC1_SetConfig+0x11c>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d013      	beq.n	80053e8 <TIM_OC1_SetConfig+0x88>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a2f      	ldr	r2, [pc, #188]	@ (8005480 <TIM_OC1_SetConfig+0x120>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00f      	beq.n	80053e8 <TIM_OC1_SetConfig+0x88>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a2e      	ldr	r2, [pc, #184]	@ (8005484 <TIM_OC1_SetConfig+0x124>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d00b      	beq.n	80053e8 <TIM_OC1_SetConfig+0x88>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a2d      	ldr	r2, [pc, #180]	@ (8005488 <TIM_OC1_SetConfig+0x128>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d007      	beq.n	80053e8 <TIM_OC1_SetConfig+0x88>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a2c      	ldr	r2, [pc, #176]	@ (800548c <TIM_OC1_SetConfig+0x12c>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d003      	beq.n	80053e8 <TIM_OC1_SetConfig+0x88>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a2b      	ldr	r2, [pc, #172]	@ (8005490 <TIM_OC1_SetConfig+0x130>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d10c      	bne.n	8005402 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f023 0308 	bic.w	r3, r3, #8
 80053ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	f023 0304 	bic.w	r3, r3, #4
 8005400:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a1d      	ldr	r2, [pc, #116]	@ (800547c <TIM_OC1_SetConfig+0x11c>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d013      	beq.n	8005432 <TIM_OC1_SetConfig+0xd2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a1c      	ldr	r2, [pc, #112]	@ (8005480 <TIM_OC1_SetConfig+0x120>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d00f      	beq.n	8005432 <TIM_OC1_SetConfig+0xd2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a1b      	ldr	r2, [pc, #108]	@ (8005484 <TIM_OC1_SetConfig+0x124>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d00b      	beq.n	8005432 <TIM_OC1_SetConfig+0xd2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a1a      	ldr	r2, [pc, #104]	@ (8005488 <TIM_OC1_SetConfig+0x128>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d007      	beq.n	8005432 <TIM_OC1_SetConfig+0xd2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a19      	ldr	r2, [pc, #100]	@ (800548c <TIM_OC1_SetConfig+0x12c>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d003      	beq.n	8005432 <TIM_OC1_SetConfig+0xd2>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a18      	ldr	r2, [pc, #96]	@ (8005490 <TIM_OC1_SetConfig+0x130>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d111      	bne.n	8005456 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005438:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005440:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	4313      	orrs	r3, r2
 800544a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	693a      	ldr	r2, [r7, #16]
 8005452:	4313      	orrs	r3, r2
 8005454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685a      	ldr	r2, [r3, #4]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	697a      	ldr	r2, [r7, #20]
 800546e:	621a      	str	r2, [r3, #32]
}
 8005470:	bf00      	nop
 8005472:	371c      	adds	r7, #28
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr
 800547c:	40012c00 	.word	0x40012c00
 8005480:	40013400 	.word	0x40013400
 8005484:	40014000 	.word	0x40014000
 8005488:	40014400 	.word	0x40014400
 800548c:	40014800 	.word	0x40014800
 8005490:	40015000 	.word	0x40015000

08005494 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005494:	b480      	push	{r7}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	f023 0210 	bic.w	r2, r3, #16
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	021b      	lsls	r3, r3, #8
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	4313      	orrs	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	f023 0320 	bic.w	r3, r3, #32
 80054e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	011b      	lsls	r3, r3, #4
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a2c      	ldr	r2, [pc, #176]	@ (80055a4 <TIM_OC2_SetConfig+0x110>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d007      	beq.n	8005508 <TIM_OC2_SetConfig+0x74>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a2b      	ldr	r2, [pc, #172]	@ (80055a8 <TIM_OC2_SetConfig+0x114>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d003      	beq.n	8005508 <TIM_OC2_SetConfig+0x74>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a2a      	ldr	r2, [pc, #168]	@ (80055ac <TIM_OC2_SetConfig+0x118>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d10d      	bne.n	8005524 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800550e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	011b      	lsls	r3, r3, #4
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	4313      	orrs	r3, r2
 800551a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005522:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a1f      	ldr	r2, [pc, #124]	@ (80055a4 <TIM_OC2_SetConfig+0x110>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d013      	beq.n	8005554 <TIM_OC2_SetConfig+0xc0>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a1e      	ldr	r2, [pc, #120]	@ (80055a8 <TIM_OC2_SetConfig+0x114>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d00f      	beq.n	8005554 <TIM_OC2_SetConfig+0xc0>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a1e      	ldr	r2, [pc, #120]	@ (80055b0 <TIM_OC2_SetConfig+0x11c>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00b      	beq.n	8005554 <TIM_OC2_SetConfig+0xc0>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a1d      	ldr	r2, [pc, #116]	@ (80055b4 <TIM_OC2_SetConfig+0x120>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d007      	beq.n	8005554 <TIM_OC2_SetConfig+0xc0>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a1c      	ldr	r2, [pc, #112]	@ (80055b8 <TIM_OC2_SetConfig+0x124>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d003      	beq.n	8005554 <TIM_OC2_SetConfig+0xc0>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a17      	ldr	r2, [pc, #92]	@ (80055ac <TIM_OC2_SetConfig+0x118>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d113      	bne.n	800557c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800555a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005562:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	4313      	orrs	r3, r2
 800556e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	4313      	orrs	r3, r2
 800557a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	693a      	ldr	r2, [r7, #16]
 8005580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	621a      	str	r2, [r3, #32]
}
 8005596:	bf00      	nop
 8005598:	371c      	adds	r7, #28
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	40012c00 	.word	0x40012c00
 80055a8:	40013400 	.word	0x40013400
 80055ac:	40015000 	.word	0x40015000
 80055b0:	40014000 	.word	0x40014000
 80055b4:	40014400 	.word	0x40014400
 80055b8:	40014800 	.word	0x40014800

080055bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055bc:	b480      	push	{r7}
 80055be:	b087      	sub	sp, #28
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a1b      	ldr	r3, [r3, #32]
 80055d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	69db      	ldr	r3, [r3, #28]
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0303 	bic.w	r3, r3, #3
 80055f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	4313      	orrs	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	021b      	lsls	r3, r3, #8
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	4313      	orrs	r3, r2
 8005614:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a2b      	ldr	r2, [pc, #172]	@ (80056c8 <TIM_OC3_SetConfig+0x10c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d007      	beq.n	800562e <TIM_OC3_SetConfig+0x72>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a2a      	ldr	r2, [pc, #168]	@ (80056cc <TIM_OC3_SetConfig+0x110>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d003      	beq.n	800562e <TIM_OC3_SetConfig+0x72>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a29      	ldr	r2, [pc, #164]	@ (80056d0 <TIM_OC3_SetConfig+0x114>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d10d      	bne.n	800564a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005634:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	021b      	lsls	r3, r3, #8
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	4313      	orrs	r3, r2
 8005640:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005648:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a1e      	ldr	r2, [pc, #120]	@ (80056c8 <TIM_OC3_SetConfig+0x10c>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d013      	beq.n	800567a <TIM_OC3_SetConfig+0xbe>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a1d      	ldr	r2, [pc, #116]	@ (80056cc <TIM_OC3_SetConfig+0x110>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d00f      	beq.n	800567a <TIM_OC3_SetConfig+0xbe>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a1d      	ldr	r2, [pc, #116]	@ (80056d4 <TIM_OC3_SetConfig+0x118>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d00b      	beq.n	800567a <TIM_OC3_SetConfig+0xbe>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a1c      	ldr	r2, [pc, #112]	@ (80056d8 <TIM_OC3_SetConfig+0x11c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d007      	beq.n	800567a <TIM_OC3_SetConfig+0xbe>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a1b      	ldr	r2, [pc, #108]	@ (80056dc <TIM_OC3_SetConfig+0x120>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d003      	beq.n	800567a <TIM_OC3_SetConfig+0xbe>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a16      	ldr	r2, [pc, #88]	@ (80056d0 <TIM_OC3_SetConfig+0x114>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d113      	bne.n	80056a2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005680:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005688:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	011b      	lsls	r3, r3, #4
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	4313      	orrs	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	621a      	str	r2, [r3, #32]
}
 80056bc:	bf00      	nop
 80056be:	371c      	adds	r7, #28
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr
 80056c8:	40012c00 	.word	0x40012c00
 80056cc:	40013400 	.word	0x40013400
 80056d0:	40015000 	.word	0x40015000
 80056d4:	40014000 	.word	0x40014000
 80056d8:	40014400 	.word	0x40014400
 80056dc:	40014800 	.word	0x40014800

080056e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b087      	sub	sp, #28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a1b      	ldr	r3, [r3, #32]
 80056ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a1b      	ldr	r3, [r3, #32]
 80056f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800570e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800571a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	021b      	lsls	r3, r3, #8
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800572e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	031b      	lsls	r3, r3, #12
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	4313      	orrs	r3, r2
 800573a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a2c      	ldr	r2, [pc, #176]	@ (80057f0 <TIM_OC4_SetConfig+0x110>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d007      	beq.n	8005754 <TIM_OC4_SetConfig+0x74>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a2b      	ldr	r2, [pc, #172]	@ (80057f4 <TIM_OC4_SetConfig+0x114>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d003      	beq.n	8005754 <TIM_OC4_SetConfig+0x74>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a2a      	ldr	r2, [pc, #168]	@ (80057f8 <TIM_OC4_SetConfig+0x118>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d10d      	bne.n	8005770 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800575a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	031b      	lsls	r3, r3, #12
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	4313      	orrs	r3, r2
 8005766:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800576e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a1f      	ldr	r2, [pc, #124]	@ (80057f0 <TIM_OC4_SetConfig+0x110>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d013      	beq.n	80057a0 <TIM_OC4_SetConfig+0xc0>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a1e      	ldr	r2, [pc, #120]	@ (80057f4 <TIM_OC4_SetConfig+0x114>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d00f      	beq.n	80057a0 <TIM_OC4_SetConfig+0xc0>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a1e      	ldr	r2, [pc, #120]	@ (80057fc <TIM_OC4_SetConfig+0x11c>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d00b      	beq.n	80057a0 <TIM_OC4_SetConfig+0xc0>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a1d      	ldr	r2, [pc, #116]	@ (8005800 <TIM_OC4_SetConfig+0x120>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d007      	beq.n	80057a0 <TIM_OC4_SetConfig+0xc0>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a1c      	ldr	r2, [pc, #112]	@ (8005804 <TIM_OC4_SetConfig+0x124>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d003      	beq.n	80057a0 <TIM_OC4_SetConfig+0xc0>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a17      	ldr	r2, [pc, #92]	@ (80057f8 <TIM_OC4_SetConfig+0x118>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d113      	bne.n	80057c8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057a6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80057ae:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	695b      	ldr	r3, [r3, #20]
 80057b4:	019b      	lsls	r3, r3, #6
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	019b      	lsls	r3, r3, #6
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	621a      	str	r2, [r3, #32]
}
 80057e2:	bf00      	nop
 80057e4:	371c      	adds	r7, #28
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	40012c00 	.word	0x40012c00
 80057f4:	40013400 	.word	0x40013400
 80057f8:	40015000 	.word	0x40015000
 80057fc:	40014000 	.word	0x40014000
 8005800:	40014400 	.word	0x40014400
 8005804:	40014800 	.word	0x40014800

08005808 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a1b      	ldr	r3, [r3, #32]
 800581c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800582e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800583a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	4313      	orrs	r3, r2
 8005844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800584c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	041b      	lsls	r3, r3, #16
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	4313      	orrs	r3, r2
 8005858:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a19      	ldr	r2, [pc, #100]	@ (80058c4 <TIM_OC5_SetConfig+0xbc>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d013      	beq.n	800588a <TIM_OC5_SetConfig+0x82>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a18      	ldr	r2, [pc, #96]	@ (80058c8 <TIM_OC5_SetConfig+0xc0>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d00f      	beq.n	800588a <TIM_OC5_SetConfig+0x82>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a17      	ldr	r2, [pc, #92]	@ (80058cc <TIM_OC5_SetConfig+0xc4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d00b      	beq.n	800588a <TIM_OC5_SetConfig+0x82>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a16      	ldr	r2, [pc, #88]	@ (80058d0 <TIM_OC5_SetConfig+0xc8>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d007      	beq.n	800588a <TIM_OC5_SetConfig+0x82>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a15      	ldr	r2, [pc, #84]	@ (80058d4 <TIM_OC5_SetConfig+0xcc>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d003      	beq.n	800588a <TIM_OC5_SetConfig+0x82>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a14      	ldr	r2, [pc, #80]	@ (80058d8 <TIM_OC5_SetConfig+0xd0>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d109      	bne.n	800589e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005890:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	021b      	lsls	r3, r3, #8
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	4313      	orrs	r3, r2
 800589c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	685a      	ldr	r2, [r3, #4]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	621a      	str	r2, [r3, #32]
}
 80058b8:	bf00      	nop
 80058ba:	371c      	adds	r7, #28
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr
 80058c4:	40012c00 	.word	0x40012c00
 80058c8:	40013400 	.word	0x40013400
 80058cc:	40014000 	.word	0x40014000
 80058d0:	40014400 	.word	0x40014400
 80058d4:	40014800 	.word	0x40014800
 80058d8:	40015000 	.word	0x40015000

080058dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80058dc:	b480      	push	{r7}
 80058de:	b087      	sub	sp, #28
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800590a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800590e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	021b      	lsls	r3, r3, #8
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	4313      	orrs	r3, r2
 800591a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005922:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	051b      	lsls	r3, r3, #20
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	4313      	orrs	r3, r2
 800592e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a1a      	ldr	r2, [pc, #104]	@ (800599c <TIM_OC6_SetConfig+0xc0>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d013      	beq.n	8005960 <TIM_OC6_SetConfig+0x84>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a19      	ldr	r2, [pc, #100]	@ (80059a0 <TIM_OC6_SetConfig+0xc4>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d00f      	beq.n	8005960 <TIM_OC6_SetConfig+0x84>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a18      	ldr	r2, [pc, #96]	@ (80059a4 <TIM_OC6_SetConfig+0xc8>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d00b      	beq.n	8005960 <TIM_OC6_SetConfig+0x84>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a17      	ldr	r2, [pc, #92]	@ (80059a8 <TIM_OC6_SetConfig+0xcc>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d007      	beq.n	8005960 <TIM_OC6_SetConfig+0x84>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a16      	ldr	r2, [pc, #88]	@ (80059ac <TIM_OC6_SetConfig+0xd0>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d003      	beq.n	8005960 <TIM_OC6_SetConfig+0x84>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a15      	ldr	r2, [pc, #84]	@ (80059b0 <TIM_OC6_SetConfig+0xd4>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d109      	bne.n	8005974 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005966:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	029b      	lsls	r3, r3, #10
 800596e:	697a      	ldr	r2, [r7, #20]
 8005970:	4313      	orrs	r3, r2
 8005972:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685a      	ldr	r2, [r3, #4]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	621a      	str	r2, [r3, #32]
}
 800598e:	bf00      	nop
 8005990:	371c      	adds	r7, #28
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	40012c00 	.word	0x40012c00
 80059a0:	40013400 	.word	0x40013400
 80059a4:	40014000 	.word	0x40014000
 80059a8:	40014400 	.word	0x40014400
 80059ac:	40014800 	.word	0x40014800
 80059b0:	40015000 	.word	0x40015000

080059b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b087      	sub	sp, #28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a1b      	ldr	r3, [r3, #32]
 80059c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6a1b      	ldr	r3, [r3, #32]
 80059ca:	f023 0201 	bic.w	r2, r3, #1
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	699b      	ldr	r3, [r3, #24]
 80059d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	011b      	lsls	r3, r3, #4
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f023 030a 	bic.w	r3, r3, #10
 80059f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	621a      	str	r2, [r3, #32]
}
 8005a06:	bf00      	nop
 8005a08:	371c      	adds	r7, #28
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b087      	sub	sp, #28
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	60b9      	str	r1, [r7, #8]
 8005a1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	f023 0210 	bic.w	r2, r3, #16
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	031b      	lsls	r3, r3, #12
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	011b      	lsls	r3, r3, #4
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	621a      	str	r2, [r3, #32]
}
 8005a66:	bf00      	nop
 8005a68:	371c      	adds	r7, #28
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr

08005a72 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a72:	b480      	push	{r7}
 8005a74:	b085      	sub	sp, #20
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005a88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a8e:	683a      	ldr	r2, [r7, #0]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	f043 0307 	orr.w	r3, r3, #7
 8005a98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	609a      	str	r2, [r3, #8]
}
 8005aa0:	bf00      	nop
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
 8005ab8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ac6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	021a      	lsls	r2, r3, #8
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	609a      	str	r2, [r3, #8]
}
 8005ae0:	bf00      	nop
 8005ae2:	371c      	adds	r7, #28
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	f003 031f 	and.w	r3, r3, #31
 8005afe:	2201      	movs	r2, #1
 8005b00:	fa02 f303 	lsl.w	r3, r2, r3
 8005b04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6a1a      	ldr	r2, [r3, #32]
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	43db      	mvns	r3, r3
 8005b0e:	401a      	ands	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6a1a      	ldr	r2, [r3, #32]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f003 031f 	and.w	r3, r3, #31
 8005b1e:	6879      	ldr	r1, [r7, #4]
 8005b20:	fa01 f303 	lsl.w	r3, r1, r3
 8005b24:	431a      	orrs	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	621a      	str	r2, [r3, #32]
}
 8005b2a:	bf00      	nop
 8005b2c:	371c      	adds	r7, #28
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
	...

08005b38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d101      	bne.n	8005b50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b4c:	2302      	movs	r3, #2
 8005b4e:	e074      	b.n	8005c3a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a34      	ldr	r2, [pc, #208]	@ (8005c48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d009      	beq.n	8005b8e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a33      	ldr	r2, [pc, #204]	@ (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d004      	beq.n	8005b8e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a31      	ldr	r2, [pc, #196]	@ (8005c50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d108      	bne.n	8005ba0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005b94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005baa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a21      	ldr	r2, [pc, #132]	@ (8005c48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d022      	beq.n	8005c0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bd0:	d01d      	beq.n	8005c0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a1f      	ldr	r2, [pc, #124]	@ (8005c54 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d018      	beq.n	8005c0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a1d      	ldr	r2, [pc, #116]	@ (8005c58 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d013      	beq.n	8005c0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a1c      	ldr	r2, [pc, #112]	@ (8005c5c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d00e      	beq.n	8005c0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a15      	ldr	r2, [pc, #84]	@ (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d009      	beq.n	8005c0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a18      	ldr	r2, [pc, #96]	@ (8005c60 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d004      	beq.n	8005c0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a11      	ldr	r2, [pc, #68]	@ (8005c50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d10c      	bne.n	8005c28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	40012c00 	.word	0x40012c00
 8005c4c:	40013400 	.word	0x40013400
 8005c50:	40015000 	.word	0x40015000
 8005c54:	40000400 	.word	0x40000400
 8005c58:	40000800 	.word	0x40000800
 8005c5c:	40000c00 	.word	0x40000c00
 8005c60:	40014000 	.word	0x40014000

08005c64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d101      	bne.n	8005c80 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005c7c:	2302      	movs	r3, #2
 8005c7e:	e078      	b.n	8005d72 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	041b      	lsls	r3, r3, #16
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	69db      	ldr	r3, [r3, #28]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a1c      	ldr	r2, [pc, #112]	@ (8005d80 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d009      	beq.n	8005d26 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a1b      	ldr	r2, [pc, #108]	@ (8005d84 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d004      	beq.n	8005d26 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a19      	ldr	r2, [pc, #100]	@ (8005d88 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d11c      	bne.n	8005d60 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d30:	051b      	lsls	r3, r3, #20
 8005d32:	4313      	orrs	r3, r2
 8005d34:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	6a1b      	ldr	r3, [r3, #32]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	40012c00 	.word	0x40012c00
 8005d84:	40013400 	.word	0x40013400
 8005d88:	40015000 	.word	0x40015000

08005d8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d94:	bf00      	nop
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d101      	bne.n	8005e2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e042      	b.n	8005eb0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d106      	bne.n	8005e42 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f7fc fb51 	bl	80024e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2224      	movs	r2, #36	@ 0x24
 8005e46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f022 0201 	bic.w	r2, r2, #1
 8005e58:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d002      	beq.n	8005e68 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 ff42 	bl	8006cec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 fc43 	bl	80066f4 <UART_SetConfig>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d101      	bne.n	8005e78 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e01b      	b.n	8005eb0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	689a      	ldr	r2, [r3, #8]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0201 	orr.w	r2, r2, #1
 8005ea6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 ffc1 	bl	8006e30 <UART_CheckIdleState>
 8005eae:	4603      	mov	r3, r0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3708      	adds	r7, #8
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b08a      	sub	sp, #40	@ 0x28
 8005ebc:	af02      	add	r7, sp, #8
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	603b      	str	r3, [r7, #0]
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ece:	2b20      	cmp	r3, #32
 8005ed0:	d17b      	bne.n	8005fca <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d002      	beq.n	8005ede <HAL_UART_Transmit+0x26>
 8005ed8:	88fb      	ldrh	r3, [r7, #6]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e074      	b.n	8005fcc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2221      	movs	r2, #33	@ 0x21
 8005eee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ef2:	f7fc febf 	bl	8002c74 <HAL_GetTick>
 8005ef6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	88fa      	ldrh	r2, [r7, #6]
 8005efc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	88fa      	ldrh	r2, [r7, #6]
 8005f04:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f10:	d108      	bne.n	8005f24 <HAL_UART_Transmit+0x6c>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d104      	bne.n	8005f24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	61bb      	str	r3, [r7, #24]
 8005f22:	e003      	b.n	8005f2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f2c:	e030      	b.n	8005f90 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	9300      	str	r3, [sp, #0]
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	2200      	movs	r2, #0
 8005f36:	2180      	movs	r1, #128	@ 0x80
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	f001 f823 	bl	8006f84 <UART_WaitOnFlagUntilTimeout>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d005      	beq.n	8005f50 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e03d      	b.n	8005fcc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10b      	bne.n	8005f6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	881b      	ldrh	r3, [r3, #0]
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f64:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	3302      	adds	r3, #2
 8005f6a:	61bb      	str	r3, [r7, #24]
 8005f6c:	e007      	b.n	8005f7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	781a      	ldrb	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d1c8      	bne.n	8005f2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	2140      	movs	r1, #64	@ 0x40
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f000 ffec 	bl	8006f84 <UART_WaitOnFlagUntilTimeout>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d005      	beq.n	8005fbe <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005fba:	2303      	movs	r3, #3
 8005fbc:	e006      	b.n	8005fcc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	e000      	b.n	8005fcc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005fca:	2302      	movs	r3, #2
  }
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3720      	adds	r7, #32
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b08a      	sub	sp, #40	@ 0x28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fe8:	2b20      	cmp	r3, #32
 8005fea:	d137      	bne.n	800605c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d002      	beq.n	8005ff8 <HAL_UART_Receive_IT+0x24>
 8005ff2:	88fb      	ldrh	r3, [r7, #6]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e030      	b.n	800605e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a18      	ldr	r2, [pc, #96]	@ (8006068 <HAL_UART_Receive_IT+0x94>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d01f      	beq.n	800604c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d018      	beq.n	800604c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	e853 3f00 	ldrex	r3, [r3]
 8006026:	613b      	str	r3, [r7, #16]
   return(result);
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800602e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	461a      	mov	r2, r3
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	623b      	str	r3, [r7, #32]
 800603a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603c:	69f9      	ldr	r1, [r7, #28]
 800603e:	6a3a      	ldr	r2, [r7, #32]
 8006040:	e841 2300 	strex	r3, r2, [r1]
 8006044:	61bb      	str	r3, [r7, #24]
   return(result);
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1e6      	bne.n	800601a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800604c:	88fb      	ldrh	r3, [r7, #6]
 800604e:	461a      	mov	r2, r3
 8006050:	68b9      	ldr	r1, [r7, #8]
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f001 f804 	bl	8007060 <UART_Start_Receive_IT>
 8006058:	4603      	mov	r3, r0
 800605a:	e000      	b.n	800605e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800605c:	2302      	movs	r3, #2
  }
}
 800605e:	4618      	mov	r0, r3
 8006060:	3728      	adds	r7, #40	@ 0x28
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	40008000 	.word	0x40008000

0800606c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b0ba      	sub	sp, #232	@ 0xe8
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	69db      	ldr	r3, [r3, #28]
 800607a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006092:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006096:	f640 030f 	movw	r3, #2063	@ 0x80f
 800609a:	4013      	ands	r3, r2
 800609c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80060a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d11b      	bne.n	80060e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80060a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ac:	f003 0320 	and.w	r3, r3, #32
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d015      	beq.n	80060e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80060b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060b8:	f003 0320 	and.w	r3, r3, #32
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d105      	bne.n	80060cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80060c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d009      	beq.n	80060e0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f000 82e3 	beq.w	800669c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	4798      	blx	r3
      }
      return;
 80060de:	e2dd      	b.n	800669c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80060e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 8123 	beq.w	8006330 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80060ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80060ee:	4b8d      	ldr	r3, [pc, #564]	@ (8006324 <HAL_UART_IRQHandler+0x2b8>)
 80060f0:	4013      	ands	r3, r2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d106      	bne.n	8006104 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80060f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80060fa:	4b8b      	ldr	r3, [pc, #556]	@ (8006328 <HAL_UART_IRQHandler+0x2bc>)
 80060fc:	4013      	ands	r3, r2
 80060fe:	2b00      	cmp	r3, #0
 8006100:	f000 8116 	beq.w	8006330 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	2b00      	cmp	r3, #0
 800610e:	d011      	beq.n	8006134 <HAL_UART_IRQHandler+0xc8>
 8006110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00b      	beq.n	8006134 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2201      	movs	r2, #1
 8006122:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800612a:	f043 0201 	orr.w	r2, r3, #1
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006138:	f003 0302 	and.w	r3, r3, #2
 800613c:	2b00      	cmp	r3, #0
 800613e:	d011      	beq.n	8006164 <HAL_UART_IRQHandler+0xf8>
 8006140:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006144:	f003 0301 	and.w	r3, r3, #1
 8006148:	2b00      	cmp	r3, #0
 800614a:	d00b      	beq.n	8006164 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2202      	movs	r2, #2
 8006152:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800615a:	f043 0204 	orr.w	r2, r3, #4
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006168:	f003 0304 	and.w	r3, r3, #4
 800616c:	2b00      	cmp	r3, #0
 800616e:	d011      	beq.n	8006194 <HAL_UART_IRQHandler+0x128>
 8006170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006174:	f003 0301 	and.w	r3, r3, #1
 8006178:	2b00      	cmp	r3, #0
 800617a:	d00b      	beq.n	8006194 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2204      	movs	r2, #4
 8006182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800618a:	f043 0202 	orr.w	r2, r3, #2
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006198:	f003 0308 	and.w	r3, r3, #8
 800619c:	2b00      	cmp	r3, #0
 800619e:	d017      	beq.n	80061d0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80061a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061a4:	f003 0320 	and.w	r3, r3, #32
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d105      	bne.n	80061b8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80061ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80061b0:	4b5c      	ldr	r3, [pc, #368]	@ (8006324 <HAL_UART_IRQHandler+0x2b8>)
 80061b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00b      	beq.n	80061d0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2208      	movs	r2, #8
 80061be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061c6:	f043 0208 	orr.w	r2, r3, #8
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d012      	beq.n	8006202 <HAL_UART_IRQHandler+0x196>
 80061dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d00c      	beq.n	8006202 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061f8:	f043 0220 	orr.w	r2, r3, #32
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 8249 	beq.w	80066a0 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800620e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006212:	f003 0320 	and.w	r3, r3, #32
 8006216:	2b00      	cmp	r3, #0
 8006218:	d013      	beq.n	8006242 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800621a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800621e:	f003 0320 	and.w	r3, r3, #32
 8006222:	2b00      	cmp	r3, #0
 8006224:	d105      	bne.n	8006232 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006226:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800622a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d007      	beq.n	8006242 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006236:	2b00      	cmp	r3, #0
 8006238:	d003      	beq.n	8006242 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006248:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006256:	2b40      	cmp	r3, #64	@ 0x40
 8006258:	d005      	beq.n	8006266 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800625a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800625e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006262:	2b00      	cmp	r3, #0
 8006264:	d054      	beq.n	8006310 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f001 f81c 	bl	80072a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006276:	2b40      	cmp	r3, #64	@ 0x40
 8006278:	d146      	bne.n	8006308 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	3308      	adds	r3, #8
 8006280:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006284:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006288:	e853 3f00 	ldrex	r3, [r3]
 800628c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006290:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006294:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006298:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3308      	adds	r3, #8
 80062a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80062a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80062aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80062b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80062b6:	e841 2300 	strex	r3, r2, [r1]
 80062ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80062be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1d9      	bne.n	800627a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d017      	beq.n	8006300 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062d6:	4a15      	ldr	r2, [pc, #84]	@ (800632c <HAL_UART_IRQHandler+0x2c0>)
 80062d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062e0:	4618      	mov	r0, r3
 80062e2:	f7fc fe0c 	bl	8002efe <HAL_DMA_Abort_IT>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d019      	beq.n	8006320 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80062fa:	4610      	mov	r0, r2
 80062fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062fe:	e00f      	b.n	8006320 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 f9e1 	bl	80066c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006306:	e00b      	b.n	8006320 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 f9dd 	bl	80066c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800630e:	e007      	b.n	8006320 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 f9d9 	bl	80066c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800631e:	e1bf      	b.n	80066a0 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006320:	bf00      	nop
    return;
 8006322:	e1bd      	b.n	80066a0 <HAL_UART_IRQHandler+0x634>
 8006324:	10000001 	.word	0x10000001
 8006328:	04000120 	.word	0x04000120
 800632c:	08007371 	.word	0x08007371

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006334:	2b01      	cmp	r3, #1
 8006336:	f040 8153 	bne.w	80065e0 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800633a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800633e:	f003 0310 	and.w	r3, r3, #16
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 814c 	beq.w	80065e0 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006348:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800634c:	f003 0310 	and.w	r3, r3, #16
 8006350:	2b00      	cmp	r3, #0
 8006352:	f000 8145 	beq.w	80065e0 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2210      	movs	r2, #16
 800635c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006368:	2b40      	cmp	r3, #64	@ 0x40
 800636a:	f040 80bb 	bne.w	80064e4 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800637c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006380:	2b00      	cmp	r3, #0
 8006382:	f000 818f 	beq.w	80066a4 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800638c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006390:	429a      	cmp	r2, r3
 8006392:	f080 8187 	bcs.w	80066a4 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800639c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 0320 	and.w	r3, r3, #32
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f040 8087 	bne.w	80064c2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80063c0:	e853 3f00 	ldrex	r3, [r3]
 80063c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80063c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	461a      	mov	r2, r3
 80063da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80063e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80063ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80063ee:	e841 2300 	strex	r3, r2, [r1]
 80063f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80063f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1da      	bne.n	80063b4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	3308      	adds	r3, #8
 8006404:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006406:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006408:	e853 3f00 	ldrex	r3, [r3]
 800640c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800640e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006410:	f023 0301 	bic.w	r3, r3, #1
 8006414:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	3308      	adds	r3, #8
 800641e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006422:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006426:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006428:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800642a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800642e:	e841 2300 	strex	r3, r2, [r1]
 8006432:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006434:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1e1      	bne.n	80063fe <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	3308      	adds	r3, #8
 8006440:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006442:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006444:	e853 3f00 	ldrex	r3, [r3]
 8006448:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800644a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800644c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006450:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	3308      	adds	r3, #8
 800645a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800645e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006460:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006462:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006464:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006466:	e841 2300 	strex	r3, r2, [r1]
 800646a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800646c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1e3      	bne.n	800643a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2220      	movs	r2, #32
 8006476:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006486:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006488:	e853 3f00 	ldrex	r3, [r3]
 800648c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800648e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006490:	f023 0310 	bic.w	r3, r3, #16
 8006494:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	461a      	mov	r2, r3
 800649e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064aa:	e841 2300 	strex	r3, r2, [r1]
 80064ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1e4      	bne.n	8006480 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064bc:	4618      	mov	r0, r3
 80064be:	f7fc fcc5 	bl	8002e4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2202      	movs	r2, #2
 80064c6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	b29b      	uxth	r3, r3
 80064da:	4619      	mov	r1, r3
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f8fd 	bl	80066dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064e2:	e0df      	b.n	80066a4 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064fe:	b29b      	uxth	r3, r3
 8006500:	2b00      	cmp	r3, #0
 8006502:	f000 80d1 	beq.w	80066a8 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8006506:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800650a:	2b00      	cmp	r3, #0
 800650c:	f000 80cc 	beq.w	80066a8 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006518:	e853 3f00 	ldrex	r3, [r3]
 800651c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800651e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006520:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006524:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	461a      	mov	r2, r3
 800652e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006532:	647b      	str	r3, [r7, #68]	@ 0x44
 8006534:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006536:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006538:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800653a:	e841 2300 	strex	r3, r2, [r1]
 800653e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1e4      	bne.n	8006510 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3308      	adds	r3, #8
 800654c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006550:	e853 3f00 	ldrex	r3, [r3]
 8006554:	623b      	str	r3, [r7, #32]
   return(result);
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800655c:	f023 0301 	bic.w	r3, r3, #1
 8006560:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	3308      	adds	r3, #8
 800656a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800656e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006570:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006572:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006574:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006576:	e841 2300 	strex	r3, r2, [r1]
 800657a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800657c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1e1      	bne.n	8006546 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2220      	movs	r2, #32
 8006586:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	e853 3f00 	ldrex	r3, [r3]
 80065a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f023 0310 	bic.w	r3, r3, #16
 80065aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	461a      	mov	r2, r3
 80065b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80065b8:	61fb      	str	r3, [r7, #28]
 80065ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065bc:	69b9      	ldr	r1, [r7, #24]
 80065be:	69fa      	ldr	r2, [r7, #28]
 80065c0:	e841 2300 	strex	r3, r2, [r1]
 80065c4:	617b      	str	r3, [r7, #20]
   return(result);
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1e4      	bne.n	8006596 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80065d6:	4619      	mov	r1, r3
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f87f 	bl	80066dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80065de:	e063      	b.n	80066a8 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80065e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00e      	beq.n	800660a <HAL_UART_IRQHandler+0x59e>
 80065ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d008      	beq.n	800660a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006600:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f001 fc12 	bl	8007e2c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006608:	e051      	b.n	80066ae <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800660a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800660e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006612:	2b00      	cmp	r3, #0
 8006614:	d014      	beq.n	8006640 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800661a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800661e:	2b00      	cmp	r3, #0
 8006620:	d105      	bne.n	800662e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006622:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006626:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d008      	beq.n	8006640 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006632:	2b00      	cmp	r3, #0
 8006634:	d03a      	beq.n	80066ac <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	4798      	blx	r3
    }
    return;
 800663e:	e035      	b.n	80066ac <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006648:	2b00      	cmp	r3, #0
 800664a:	d009      	beq.n	8006660 <HAL_UART_IRQHandler+0x5f4>
 800664c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006654:	2b00      	cmp	r3, #0
 8006656:	d003      	beq.n	8006660 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 fe9f 	bl	800739c <UART_EndTransmit_IT>
    return;
 800665e:	e026      	b.n	80066ae <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006664:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d009      	beq.n	8006680 <HAL_UART_IRQHandler+0x614>
 800666c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006670:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d003      	beq.n	8006680 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f001 fbeb 	bl	8007e54 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800667e:	e016      	b.n	80066ae <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006684:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006688:	2b00      	cmp	r3, #0
 800668a:	d010      	beq.n	80066ae <HAL_UART_IRQHandler+0x642>
 800668c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006690:	2b00      	cmp	r3, #0
 8006692:	da0c      	bge.n	80066ae <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f001 fbd3 	bl	8007e40 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800669a:	e008      	b.n	80066ae <HAL_UART_IRQHandler+0x642>
      return;
 800669c:	bf00      	nop
 800669e:	e006      	b.n	80066ae <HAL_UART_IRQHandler+0x642>
    return;
 80066a0:	bf00      	nop
 80066a2:	e004      	b.n	80066ae <HAL_UART_IRQHandler+0x642>
      return;
 80066a4:	bf00      	nop
 80066a6:	e002      	b.n	80066ae <HAL_UART_IRQHandler+0x642>
      return;
 80066a8:	bf00      	nop
 80066aa:	e000      	b.n	80066ae <HAL_UART_IRQHandler+0x642>
    return;
 80066ac:	bf00      	nop
  }
}
 80066ae:	37e8      	adds	r7, #232	@ 0xe8
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066bc:	bf00      	nop
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	460b      	mov	r3, r1
 80066e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066f8:	b08c      	sub	sp, #48	@ 0x30
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066fe:	2300      	movs	r3, #0
 8006700:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	689a      	ldr	r2, [r3, #8]
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	691b      	ldr	r3, [r3, #16]
 800670c:	431a      	orrs	r2, r3
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	431a      	orrs	r2, r3
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	69db      	ldr	r3, [r3, #28]
 8006718:	4313      	orrs	r3, r2
 800671a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	4baa      	ldr	r3, [pc, #680]	@ (80069cc <UART_SetConfig+0x2d8>)
 8006724:	4013      	ands	r3, r2
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	6812      	ldr	r2, [r2, #0]
 800672a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800672c:	430b      	orrs	r3, r1
 800672e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a9f      	ldr	r2, [pc, #636]	@ (80069d0 <UART_SetConfig+0x2dc>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d004      	beq.n	8006760 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800675c:	4313      	orrs	r3, r2
 800675e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800676a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	6812      	ldr	r2, [r2, #0]
 8006772:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006774:	430b      	orrs	r3, r1
 8006776:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677e:	f023 010f 	bic.w	r1, r3, #15
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a90      	ldr	r2, [pc, #576]	@ (80069d4 <UART_SetConfig+0x2e0>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d125      	bne.n	80067e4 <UART_SetConfig+0xf0>
 8006798:	4b8f      	ldr	r3, [pc, #572]	@ (80069d8 <UART_SetConfig+0x2e4>)
 800679a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800679e:	f003 0303 	and.w	r3, r3, #3
 80067a2:	2b03      	cmp	r3, #3
 80067a4:	d81a      	bhi.n	80067dc <UART_SetConfig+0xe8>
 80067a6:	a201      	add	r2, pc, #4	@ (adr r2, 80067ac <UART_SetConfig+0xb8>)
 80067a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ac:	080067bd 	.word	0x080067bd
 80067b0:	080067cd 	.word	0x080067cd
 80067b4:	080067c5 	.word	0x080067c5
 80067b8:	080067d5 	.word	0x080067d5
 80067bc:	2301      	movs	r3, #1
 80067be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067c2:	e116      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80067c4:	2302      	movs	r3, #2
 80067c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ca:	e112      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80067cc:	2304      	movs	r3, #4
 80067ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067d2:	e10e      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80067d4:	2308      	movs	r3, #8
 80067d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067da:	e10a      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80067dc:	2310      	movs	r3, #16
 80067de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067e2:	e106      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a7c      	ldr	r2, [pc, #496]	@ (80069dc <UART_SetConfig+0x2e8>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d138      	bne.n	8006860 <UART_SetConfig+0x16c>
 80067ee:	4b7a      	ldr	r3, [pc, #488]	@ (80069d8 <UART_SetConfig+0x2e4>)
 80067f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f4:	f003 030c 	and.w	r3, r3, #12
 80067f8:	2b0c      	cmp	r3, #12
 80067fa:	d82d      	bhi.n	8006858 <UART_SetConfig+0x164>
 80067fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006804 <UART_SetConfig+0x110>)
 80067fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006802:	bf00      	nop
 8006804:	08006839 	.word	0x08006839
 8006808:	08006859 	.word	0x08006859
 800680c:	08006859 	.word	0x08006859
 8006810:	08006859 	.word	0x08006859
 8006814:	08006849 	.word	0x08006849
 8006818:	08006859 	.word	0x08006859
 800681c:	08006859 	.word	0x08006859
 8006820:	08006859 	.word	0x08006859
 8006824:	08006841 	.word	0x08006841
 8006828:	08006859 	.word	0x08006859
 800682c:	08006859 	.word	0x08006859
 8006830:	08006859 	.word	0x08006859
 8006834:	08006851 	.word	0x08006851
 8006838:	2300      	movs	r3, #0
 800683a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800683e:	e0d8      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006840:	2302      	movs	r3, #2
 8006842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006846:	e0d4      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006848:	2304      	movs	r3, #4
 800684a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800684e:	e0d0      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006850:	2308      	movs	r3, #8
 8006852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006856:	e0cc      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006858:	2310      	movs	r3, #16
 800685a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800685e:	e0c8      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a5e      	ldr	r2, [pc, #376]	@ (80069e0 <UART_SetConfig+0x2ec>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d125      	bne.n	80068b6 <UART_SetConfig+0x1c2>
 800686a:	4b5b      	ldr	r3, [pc, #364]	@ (80069d8 <UART_SetConfig+0x2e4>)
 800686c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006870:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006874:	2b30      	cmp	r3, #48	@ 0x30
 8006876:	d016      	beq.n	80068a6 <UART_SetConfig+0x1b2>
 8006878:	2b30      	cmp	r3, #48	@ 0x30
 800687a:	d818      	bhi.n	80068ae <UART_SetConfig+0x1ba>
 800687c:	2b20      	cmp	r3, #32
 800687e:	d00a      	beq.n	8006896 <UART_SetConfig+0x1a2>
 8006880:	2b20      	cmp	r3, #32
 8006882:	d814      	bhi.n	80068ae <UART_SetConfig+0x1ba>
 8006884:	2b00      	cmp	r3, #0
 8006886:	d002      	beq.n	800688e <UART_SetConfig+0x19a>
 8006888:	2b10      	cmp	r3, #16
 800688a:	d008      	beq.n	800689e <UART_SetConfig+0x1aa>
 800688c:	e00f      	b.n	80068ae <UART_SetConfig+0x1ba>
 800688e:	2300      	movs	r3, #0
 8006890:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006894:	e0ad      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006896:	2302      	movs	r3, #2
 8006898:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800689c:	e0a9      	b.n	80069f2 <UART_SetConfig+0x2fe>
 800689e:	2304      	movs	r3, #4
 80068a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068a4:	e0a5      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80068a6:	2308      	movs	r3, #8
 80068a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ac:	e0a1      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80068ae:	2310      	movs	r3, #16
 80068b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068b4:	e09d      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a4a      	ldr	r2, [pc, #296]	@ (80069e4 <UART_SetConfig+0x2f0>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d125      	bne.n	800690c <UART_SetConfig+0x218>
 80068c0:	4b45      	ldr	r3, [pc, #276]	@ (80069d8 <UART_SetConfig+0x2e4>)
 80068c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80068ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80068cc:	d016      	beq.n	80068fc <UART_SetConfig+0x208>
 80068ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80068d0:	d818      	bhi.n	8006904 <UART_SetConfig+0x210>
 80068d2:	2b80      	cmp	r3, #128	@ 0x80
 80068d4:	d00a      	beq.n	80068ec <UART_SetConfig+0x1f8>
 80068d6:	2b80      	cmp	r3, #128	@ 0x80
 80068d8:	d814      	bhi.n	8006904 <UART_SetConfig+0x210>
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d002      	beq.n	80068e4 <UART_SetConfig+0x1f0>
 80068de:	2b40      	cmp	r3, #64	@ 0x40
 80068e0:	d008      	beq.n	80068f4 <UART_SetConfig+0x200>
 80068e2:	e00f      	b.n	8006904 <UART_SetConfig+0x210>
 80068e4:	2300      	movs	r3, #0
 80068e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ea:	e082      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80068ec:	2302      	movs	r3, #2
 80068ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068f2:	e07e      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80068f4:	2304      	movs	r3, #4
 80068f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068fa:	e07a      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80068fc:	2308      	movs	r3, #8
 80068fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006902:	e076      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006904:	2310      	movs	r3, #16
 8006906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800690a:	e072      	b.n	80069f2 <UART_SetConfig+0x2fe>
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a35      	ldr	r2, [pc, #212]	@ (80069e8 <UART_SetConfig+0x2f4>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d12a      	bne.n	800696c <UART_SetConfig+0x278>
 8006916:	4b30      	ldr	r3, [pc, #192]	@ (80069d8 <UART_SetConfig+0x2e4>)
 8006918:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800691c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006920:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006924:	d01a      	beq.n	800695c <UART_SetConfig+0x268>
 8006926:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800692a:	d81b      	bhi.n	8006964 <UART_SetConfig+0x270>
 800692c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006930:	d00c      	beq.n	800694c <UART_SetConfig+0x258>
 8006932:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006936:	d815      	bhi.n	8006964 <UART_SetConfig+0x270>
 8006938:	2b00      	cmp	r3, #0
 800693a:	d003      	beq.n	8006944 <UART_SetConfig+0x250>
 800693c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006940:	d008      	beq.n	8006954 <UART_SetConfig+0x260>
 8006942:	e00f      	b.n	8006964 <UART_SetConfig+0x270>
 8006944:	2300      	movs	r3, #0
 8006946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800694a:	e052      	b.n	80069f2 <UART_SetConfig+0x2fe>
 800694c:	2302      	movs	r3, #2
 800694e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006952:	e04e      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006954:	2304      	movs	r3, #4
 8006956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800695a:	e04a      	b.n	80069f2 <UART_SetConfig+0x2fe>
 800695c:	2308      	movs	r3, #8
 800695e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006962:	e046      	b.n	80069f2 <UART_SetConfig+0x2fe>
 8006964:	2310      	movs	r3, #16
 8006966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800696a:	e042      	b.n	80069f2 <UART_SetConfig+0x2fe>
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a17      	ldr	r2, [pc, #92]	@ (80069d0 <UART_SetConfig+0x2dc>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d13a      	bne.n	80069ec <UART_SetConfig+0x2f8>
 8006976:	4b18      	ldr	r3, [pc, #96]	@ (80069d8 <UART_SetConfig+0x2e4>)
 8006978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800697c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006980:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006984:	d01a      	beq.n	80069bc <UART_SetConfig+0x2c8>
 8006986:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800698a:	d81b      	bhi.n	80069c4 <UART_SetConfig+0x2d0>
 800698c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006990:	d00c      	beq.n	80069ac <UART_SetConfig+0x2b8>
 8006992:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006996:	d815      	bhi.n	80069c4 <UART_SetConfig+0x2d0>
 8006998:	2b00      	cmp	r3, #0
 800699a:	d003      	beq.n	80069a4 <UART_SetConfig+0x2b0>
 800699c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069a0:	d008      	beq.n	80069b4 <UART_SetConfig+0x2c0>
 80069a2:	e00f      	b.n	80069c4 <UART_SetConfig+0x2d0>
 80069a4:	2300      	movs	r3, #0
 80069a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069aa:	e022      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80069ac:	2302      	movs	r3, #2
 80069ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069b2:	e01e      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80069b4:	2304      	movs	r3, #4
 80069b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ba:	e01a      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80069bc:	2308      	movs	r3, #8
 80069be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069c2:	e016      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80069c4:	2310      	movs	r3, #16
 80069c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ca:	e012      	b.n	80069f2 <UART_SetConfig+0x2fe>
 80069cc:	cfff69f3 	.word	0xcfff69f3
 80069d0:	40008000 	.word	0x40008000
 80069d4:	40013800 	.word	0x40013800
 80069d8:	40021000 	.word	0x40021000
 80069dc:	40004400 	.word	0x40004400
 80069e0:	40004800 	.word	0x40004800
 80069e4:	40004c00 	.word	0x40004c00
 80069e8:	40005000 	.word	0x40005000
 80069ec:	2310      	movs	r3, #16
 80069ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4aae      	ldr	r2, [pc, #696]	@ (8006cb0 <UART_SetConfig+0x5bc>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	f040 8097 	bne.w	8006b2c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80069fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a02:	2b08      	cmp	r3, #8
 8006a04:	d823      	bhi.n	8006a4e <UART_SetConfig+0x35a>
 8006a06:	a201      	add	r2, pc, #4	@ (adr r2, 8006a0c <UART_SetConfig+0x318>)
 8006a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a0c:	08006a31 	.word	0x08006a31
 8006a10:	08006a4f 	.word	0x08006a4f
 8006a14:	08006a39 	.word	0x08006a39
 8006a18:	08006a4f 	.word	0x08006a4f
 8006a1c:	08006a3f 	.word	0x08006a3f
 8006a20:	08006a4f 	.word	0x08006a4f
 8006a24:	08006a4f 	.word	0x08006a4f
 8006a28:	08006a4f 	.word	0x08006a4f
 8006a2c:	08006a47 	.word	0x08006a47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a30:	f7fd f9d6 	bl	8003de0 <HAL_RCC_GetPCLK1Freq>
 8006a34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a36:	e010      	b.n	8006a5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a38:	4b9e      	ldr	r3, [pc, #632]	@ (8006cb4 <UART_SetConfig+0x5c0>)
 8006a3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a3c:	e00d      	b.n	8006a5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a3e:	f7fd f961 	bl	8003d04 <HAL_RCC_GetSysClockFreq>
 8006a42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a44:	e009      	b.n	8006a5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a4c:	e005      	b.n	8006a5a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	f000 8130 	beq.w	8006cc2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a66:	4a94      	ldr	r2, [pc, #592]	@ (8006cb8 <UART_SetConfig+0x5c4>)
 8006a68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a70:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a74:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	685a      	ldr	r2, [r3, #4]
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	005b      	lsls	r3, r3, #1
 8006a7e:	4413      	add	r3, r2
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d305      	bcc.n	8006a92 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a8c:	69ba      	ldr	r2, [r7, #24]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d903      	bls.n	8006a9a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a98:	e113      	b.n	8006cc2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	60bb      	str	r3, [r7, #8]
 8006aa0:	60fa      	str	r2, [r7, #12]
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa6:	4a84      	ldr	r2, [pc, #528]	@ (8006cb8 <UART_SetConfig+0x5c4>)
 8006aa8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	2200      	movs	r2, #0
 8006ab0:	603b      	str	r3, [r7, #0]
 8006ab2:	607a      	str	r2, [r7, #4]
 8006ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ab8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006abc:	f7fa f90c 	bl	8000cd8 <__aeabi_uldivmod>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	f04f 0200 	mov.w	r2, #0
 8006acc:	f04f 0300 	mov.w	r3, #0
 8006ad0:	020b      	lsls	r3, r1, #8
 8006ad2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006ad6:	0202      	lsls	r2, r0, #8
 8006ad8:	6979      	ldr	r1, [r7, #20]
 8006ada:	6849      	ldr	r1, [r1, #4]
 8006adc:	0849      	lsrs	r1, r1, #1
 8006ade:	2000      	movs	r0, #0
 8006ae0:	460c      	mov	r4, r1
 8006ae2:	4605      	mov	r5, r0
 8006ae4:	eb12 0804 	adds.w	r8, r2, r4
 8006ae8:	eb43 0905 	adc.w	r9, r3, r5
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	469a      	mov	sl, r3
 8006af4:	4693      	mov	fp, r2
 8006af6:	4652      	mov	r2, sl
 8006af8:	465b      	mov	r3, fp
 8006afa:	4640      	mov	r0, r8
 8006afc:	4649      	mov	r1, r9
 8006afe:	f7fa f8eb 	bl	8000cd8 <__aeabi_uldivmod>
 8006b02:	4602      	mov	r2, r0
 8006b04:	460b      	mov	r3, r1
 8006b06:	4613      	mov	r3, r2
 8006b08:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b0a:	6a3b      	ldr	r3, [r7, #32]
 8006b0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b10:	d308      	bcc.n	8006b24 <UART_SetConfig+0x430>
 8006b12:	6a3b      	ldr	r3, [r7, #32]
 8006b14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b18:	d204      	bcs.n	8006b24 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	6a3a      	ldr	r2, [r7, #32]
 8006b20:	60da      	str	r2, [r3, #12]
 8006b22:	e0ce      	b.n	8006cc2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006b2a:	e0ca      	b.n	8006cc2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b34:	d166      	bne.n	8006c04 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006b36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b3a:	2b08      	cmp	r3, #8
 8006b3c:	d827      	bhi.n	8006b8e <UART_SetConfig+0x49a>
 8006b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b44 <UART_SetConfig+0x450>)
 8006b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b44:	08006b69 	.word	0x08006b69
 8006b48:	08006b71 	.word	0x08006b71
 8006b4c:	08006b79 	.word	0x08006b79
 8006b50:	08006b8f 	.word	0x08006b8f
 8006b54:	08006b7f 	.word	0x08006b7f
 8006b58:	08006b8f 	.word	0x08006b8f
 8006b5c:	08006b8f 	.word	0x08006b8f
 8006b60:	08006b8f 	.word	0x08006b8f
 8006b64:	08006b87 	.word	0x08006b87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b68:	f7fd f93a 	bl	8003de0 <HAL_RCC_GetPCLK1Freq>
 8006b6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b6e:	e014      	b.n	8006b9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b70:	f7fd f94c 	bl	8003e0c <HAL_RCC_GetPCLK2Freq>
 8006b74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b76:	e010      	b.n	8006b9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b78:	4b4e      	ldr	r3, [pc, #312]	@ (8006cb4 <UART_SetConfig+0x5c0>)
 8006b7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b7c:	e00d      	b.n	8006b9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b7e:	f7fd f8c1 	bl	8003d04 <HAL_RCC_GetSysClockFreq>
 8006b82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b84:	e009      	b.n	8006b9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b8c:	e005      	b.n	8006b9a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006b98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f000 8090 	beq.w	8006cc2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba6:	4a44      	ldr	r2, [pc, #272]	@ (8006cb8 <UART_SetConfig+0x5c4>)
 8006ba8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bac:	461a      	mov	r2, r3
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bb4:	005a      	lsls	r2, r3, #1
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	085b      	lsrs	r3, r3, #1
 8006bbc:	441a      	add	r2, r3
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bc6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bc8:	6a3b      	ldr	r3, [r7, #32]
 8006bca:	2b0f      	cmp	r3, #15
 8006bcc:	d916      	bls.n	8006bfc <UART_SetConfig+0x508>
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bd4:	d212      	bcs.n	8006bfc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	f023 030f 	bic.w	r3, r3, #15
 8006bde:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006be0:	6a3b      	ldr	r3, [r7, #32]
 8006be2:	085b      	lsrs	r3, r3, #1
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	f003 0307 	and.w	r3, r3, #7
 8006bea:	b29a      	uxth	r2, r3
 8006bec:	8bfb      	ldrh	r3, [r7, #30]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	8bfa      	ldrh	r2, [r7, #30]
 8006bf8:	60da      	str	r2, [r3, #12]
 8006bfa:	e062      	b.n	8006cc2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006c02:	e05e      	b.n	8006cc2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c04:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c08:	2b08      	cmp	r3, #8
 8006c0a:	d828      	bhi.n	8006c5e <UART_SetConfig+0x56a>
 8006c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c14 <UART_SetConfig+0x520>)
 8006c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c12:	bf00      	nop
 8006c14:	08006c39 	.word	0x08006c39
 8006c18:	08006c41 	.word	0x08006c41
 8006c1c:	08006c49 	.word	0x08006c49
 8006c20:	08006c5f 	.word	0x08006c5f
 8006c24:	08006c4f 	.word	0x08006c4f
 8006c28:	08006c5f 	.word	0x08006c5f
 8006c2c:	08006c5f 	.word	0x08006c5f
 8006c30:	08006c5f 	.word	0x08006c5f
 8006c34:	08006c57 	.word	0x08006c57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c38:	f7fd f8d2 	bl	8003de0 <HAL_RCC_GetPCLK1Freq>
 8006c3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c3e:	e014      	b.n	8006c6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c40:	f7fd f8e4 	bl	8003e0c <HAL_RCC_GetPCLK2Freq>
 8006c44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c46:	e010      	b.n	8006c6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c48:	4b1a      	ldr	r3, [pc, #104]	@ (8006cb4 <UART_SetConfig+0x5c0>)
 8006c4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c4c:	e00d      	b.n	8006c6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c4e:	f7fd f859 	bl	8003d04 <HAL_RCC_GetSysClockFreq>
 8006c52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c54:	e009      	b.n	8006c6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c5c:	e005      	b.n	8006c6a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c68:	bf00      	nop
    }

    if (pclk != 0U)
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d028      	beq.n	8006cc2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c74:	4a10      	ldr	r2, [pc, #64]	@ (8006cb8 <UART_SetConfig+0x5c4>)
 8006c76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	085b      	lsrs	r3, r3, #1
 8006c88:	441a      	add	r2, r3
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c94:	6a3b      	ldr	r3, [r7, #32]
 8006c96:	2b0f      	cmp	r3, #15
 8006c98:	d910      	bls.n	8006cbc <UART_SetConfig+0x5c8>
 8006c9a:	6a3b      	ldr	r3, [r7, #32]
 8006c9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ca0:	d20c      	bcs.n	8006cbc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ca2:	6a3b      	ldr	r3, [r7, #32]
 8006ca4:	b29a      	uxth	r2, r3
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	60da      	str	r2, [r3, #12]
 8006cac:	e009      	b.n	8006cc2 <UART_SetConfig+0x5ce>
 8006cae:	bf00      	nop
 8006cb0:	40008000 	.word	0x40008000
 8006cb4:	00f42400 	.word	0x00f42400
 8006cb8:	0800cbfc 	.word	0x0800cbfc
      }
      else
      {
        ret = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006cde:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3730      	adds	r7, #48	@ 0x30
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006cec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf8:	f003 0308 	and.w	r3, r3, #8
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d00a      	beq.n	8006d16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	430a      	orrs	r2, r1
 8006d14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d00a      	beq.n	8006d38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	430a      	orrs	r2, r1
 8006d36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3c:	f003 0302 	and.w	r3, r3, #2
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d00a      	beq.n	8006d5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	430a      	orrs	r2, r1
 8006d58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5e:	f003 0304 	and.w	r3, r3, #4
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00a      	beq.n	8006d7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	430a      	orrs	r2, r1
 8006d7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d80:	f003 0310 	and.w	r3, r3, #16
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00a      	beq.n	8006d9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	430a      	orrs	r2, r1
 8006d9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da2:	f003 0320 	and.w	r3, r3, #32
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00a      	beq.n	8006dc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	430a      	orrs	r2, r1
 8006dbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d01a      	beq.n	8006e02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dea:	d10a      	bne.n	8006e02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	430a      	orrs	r2, r1
 8006e00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00a      	beq.n	8006e24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	430a      	orrs	r2, r1
 8006e22:	605a      	str	r2, [r3, #4]
  }
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b098      	sub	sp, #96	@ 0x60
 8006e34:	af02      	add	r7, sp, #8
 8006e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e40:	f7fb ff18 	bl	8002c74 <HAL_GetTick>
 8006e44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0308 	and.w	r3, r3, #8
 8006e50:	2b08      	cmp	r3, #8
 8006e52:	d12f      	bne.n	8006eb4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e58:	9300      	str	r3, [sp, #0]
 8006e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 f88e 	bl	8006f84 <UART_WaitOnFlagUntilTimeout>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d022      	beq.n	8006eb4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e76:	e853 3f00 	ldrex	r3, [r3]
 8006e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e82:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	461a      	mov	r2, r3
 8006e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e94:	e841 2300 	strex	r3, r2, [r1]
 8006e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1e6      	bne.n	8006e6e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2220      	movs	r2, #32
 8006ea4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	e063      	b.n	8006f7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0304 	and.w	r3, r3, #4
 8006ebe:	2b04      	cmp	r3, #4
 8006ec0:	d149      	bne.n	8006f56 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ec2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ec6:	9300      	str	r3, [sp, #0]
 8006ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f000 f857 	bl	8006f84 <UART_WaitOnFlagUntilTimeout>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d03c      	beq.n	8006f56 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee4:	e853 3f00 	ldrex	r3, [r3]
 8006ee8:	623b      	str	r3, [r7, #32]
   return(result);
 8006eea:	6a3b      	ldr	r3, [r7, #32]
 8006eec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006efa:	633b      	str	r3, [r7, #48]	@ 0x30
 8006efc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f02:	e841 2300 	strex	r3, r2, [r1]
 8006f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1e6      	bne.n	8006edc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	3308      	adds	r3, #8
 8006f14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	e853 3f00 	ldrex	r3, [r3]
 8006f1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f023 0301 	bic.w	r3, r3, #1
 8006f24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	3308      	adds	r3, #8
 8006f2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f2e:	61fa      	str	r2, [r7, #28]
 8006f30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f32:	69b9      	ldr	r1, [r7, #24]
 8006f34:	69fa      	ldr	r2, [r7, #28]
 8006f36:	e841 2300 	strex	r3, r2, [r1]
 8006f3a:	617b      	str	r3, [r7, #20]
   return(result);
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1e5      	bne.n	8006f0e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2220      	movs	r2, #32
 8006f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e012      	b.n	8006f7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2220      	movs	r2, #32
 8006f5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2220      	movs	r2, #32
 8006f62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3758      	adds	r7, #88	@ 0x58
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	603b      	str	r3, [r7, #0]
 8006f90:	4613      	mov	r3, r2
 8006f92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f94:	e04f      	b.n	8007036 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9c:	d04b      	beq.n	8007036 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f9e:	f7fb fe69 	bl	8002c74 <HAL_GetTick>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	1ad3      	subs	r3, r2, r3
 8006fa8:	69ba      	ldr	r2, [r7, #24]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d302      	bcc.n	8006fb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d101      	bne.n	8006fb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006fb4:	2303      	movs	r3, #3
 8006fb6:	e04e      	b.n	8007056 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0304 	and.w	r3, r3, #4
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d037      	beq.n	8007036 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	2b80      	cmp	r3, #128	@ 0x80
 8006fca:	d034      	beq.n	8007036 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	2b40      	cmp	r3, #64	@ 0x40
 8006fd0:	d031      	beq.n	8007036 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	f003 0308 	and.w	r3, r3, #8
 8006fdc:	2b08      	cmp	r3, #8
 8006fde:	d110      	bne.n	8007002 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2208      	movs	r2, #8
 8006fe6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fe8:	68f8      	ldr	r0, [r7, #12]
 8006fea:	f000 f95b 	bl	80072a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2208      	movs	r2, #8
 8006ff2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e029      	b.n	8007056 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	69db      	ldr	r3, [r3, #28]
 8007008:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800700c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007010:	d111      	bne.n	8007036 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800701a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 f941 	bl	80072a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2220      	movs	r2, #32
 8007026:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007032:	2303      	movs	r3, #3
 8007034:	e00f      	b.n	8007056 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	69da      	ldr	r2, [r3, #28]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	4013      	ands	r3, r2
 8007040:	68ba      	ldr	r2, [r7, #8]
 8007042:	429a      	cmp	r2, r3
 8007044:	bf0c      	ite	eq
 8007046:	2301      	moveq	r3, #1
 8007048:	2300      	movne	r3, #0
 800704a:	b2db      	uxtb	r3, r3
 800704c:	461a      	mov	r2, r3
 800704e:	79fb      	ldrb	r3, [r7, #7]
 8007050:	429a      	cmp	r2, r3
 8007052:	d0a0      	beq.n	8006f96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
	...

08007060 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007060:	b480      	push	{r7}
 8007062:	b0a3      	sub	sp, #140	@ 0x8c
 8007064:	af00      	add	r7, sp, #0
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	60b9      	str	r1, [r7, #8]
 800706a:	4613      	mov	r3, r2
 800706c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	68ba      	ldr	r2, [r7, #8]
 8007072:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	88fa      	ldrh	r2, [r7, #6]
 8007078:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	88fa      	ldrh	r2, [r7, #6]
 8007080:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007092:	d10e      	bne.n	80070b2 <UART_Start_Receive_IT+0x52>
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d105      	bne.n	80070a8 <UART_Start_Receive_IT+0x48>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80070a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80070a6:	e02d      	b.n	8007104 <UART_Start_Receive_IT+0xa4>
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	22ff      	movs	r2, #255	@ 0xff
 80070ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80070b0:	e028      	b.n	8007104 <UART_Start_Receive_IT+0xa4>
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d10d      	bne.n	80070d6 <UART_Start_Receive_IT+0x76>
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d104      	bne.n	80070cc <UART_Start_Receive_IT+0x6c>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	22ff      	movs	r2, #255	@ 0xff
 80070c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80070ca:	e01b      	b.n	8007104 <UART_Start_Receive_IT+0xa4>
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	227f      	movs	r2, #127	@ 0x7f
 80070d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80070d4:	e016      	b.n	8007104 <UART_Start_Receive_IT+0xa4>
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070de:	d10d      	bne.n	80070fc <UART_Start_Receive_IT+0x9c>
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	691b      	ldr	r3, [r3, #16]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d104      	bne.n	80070f2 <UART_Start_Receive_IT+0x92>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	227f      	movs	r2, #127	@ 0x7f
 80070ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80070f0:	e008      	b.n	8007104 <UART_Start_Receive_IT+0xa4>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	223f      	movs	r2, #63	@ 0x3f
 80070f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80070fa:	e003      	b.n	8007104 <UART_Start_Receive_IT+0xa4>
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2200      	movs	r2, #0
 8007108:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2222      	movs	r2, #34	@ 0x22
 8007110:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	3308      	adds	r3, #8
 800711a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800711e:	e853 3f00 	ldrex	r3, [r3]
 8007122:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007124:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007126:	f043 0301 	orr.w	r3, r3, #1
 800712a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3308      	adds	r3, #8
 8007134:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007138:	673a      	str	r2, [r7, #112]	@ 0x70
 800713a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800713e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007140:	e841 2300 	strex	r3, r2, [r1]
 8007144:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007146:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1e3      	bne.n	8007114 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007150:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007154:	d14f      	bne.n	80071f6 <UART_Start_Receive_IT+0x196>
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800715c:	88fa      	ldrh	r2, [r7, #6]
 800715e:	429a      	cmp	r2, r3
 8007160:	d349      	bcc.n	80071f6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800716a:	d107      	bne.n	800717c <UART_Start_Receive_IT+0x11c>
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d103      	bne.n	800717c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	4a47      	ldr	r2, [pc, #284]	@ (8007294 <UART_Start_Receive_IT+0x234>)
 8007178:	675a      	str	r2, [r3, #116]	@ 0x74
 800717a:	e002      	b.n	8007182 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4a46      	ldr	r2, [pc, #280]	@ (8007298 <UART_Start_Receive_IT+0x238>)
 8007180:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d01a      	beq.n	80071c0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007192:	e853 3f00 	ldrex	r3, [r3]
 8007196:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007198:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800719a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800719e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80071ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071ae:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80071b2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80071b4:	e841 2300 	strex	r3, r2, [r1]
 80071b8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80071ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1e4      	bne.n	800718a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	3308      	adds	r3, #8
 80071c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071ca:	e853 3f00 	ldrex	r3, [r3]
 80071ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80071d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	3308      	adds	r3, #8
 80071de:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80071e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80071e2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071e8:	e841 2300 	strex	r3, r2, [r1]
 80071ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80071ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1e5      	bne.n	80071c0 <UART_Start_Receive_IT+0x160>
 80071f4:	e046      	b.n	8007284 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071fe:	d107      	bne.n	8007210 <UART_Start_Receive_IT+0x1b0>
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d103      	bne.n	8007210 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	4a24      	ldr	r2, [pc, #144]	@ (800729c <UART_Start_Receive_IT+0x23c>)
 800720c:	675a      	str	r2, [r3, #116]	@ 0x74
 800720e:	e002      	b.n	8007216 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	4a23      	ldr	r2, [pc, #140]	@ (80072a0 <UART_Start_Receive_IT+0x240>)
 8007214:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d019      	beq.n	8007252 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007226:	e853 3f00 	ldrex	r3, [r3]
 800722a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800722c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007232:	677b      	str	r3, [r7, #116]	@ 0x74
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	461a      	mov	r2, r3
 800723a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800723c:	637b      	str	r3, [r7, #52]	@ 0x34
 800723e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007240:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007242:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007244:	e841 2300 	strex	r3, r2, [r1]
 8007248:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800724a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1e6      	bne.n	800721e <UART_Start_Receive_IT+0x1be>
 8007250:	e018      	b.n	8007284 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	e853 3f00 	ldrex	r3, [r3]
 800725e:	613b      	str	r3, [r7, #16]
   return(result);
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	f043 0320 	orr.w	r3, r3, #32
 8007266:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	461a      	mov	r2, r3
 800726e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007270:	623b      	str	r3, [r7, #32]
 8007272:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007274:	69f9      	ldr	r1, [r7, #28]
 8007276:	6a3a      	ldr	r2, [r7, #32]
 8007278:	e841 2300 	strex	r3, r2, [r1]
 800727c:	61bb      	str	r3, [r7, #24]
   return(result);
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d1e6      	bne.n	8007252 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	378c      	adds	r7, #140	@ 0x8c
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr
 8007292:	bf00      	nop
 8007294:	08007ac5 	.word	0x08007ac5
 8007298:	08007765 	.word	0x08007765
 800729c:	080075ad 	.word	0x080075ad
 80072a0:	080073f5 	.word	0x080073f5

080072a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b095      	sub	sp, #84	@ 0x54
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072b4:	e853 3f00 	ldrex	r3, [r3]
 80072b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80072ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	461a      	mov	r2, r3
 80072c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80072cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80072d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072d2:	e841 2300 	strex	r3, r2, [r1]
 80072d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80072d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1e6      	bne.n	80072ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	3308      	adds	r3, #8
 80072e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e6:	6a3b      	ldr	r3, [r7, #32]
 80072e8:	e853 3f00 	ldrex	r3, [r3]
 80072ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072f4:	f023 0301 	bic.w	r3, r3, #1
 80072f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	3308      	adds	r3, #8
 8007300:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007302:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007304:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007306:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007308:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800730a:	e841 2300 	strex	r3, r2, [r1]
 800730e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1e3      	bne.n	80072de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800731a:	2b01      	cmp	r3, #1
 800731c:	d118      	bne.n	8007350 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	e853 3f00 	ldrex	r3, [r3]
 800732a:	60bb      	str	r3, [r7, #8]
   return(result);
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	f023 0310 	bic.w	r3, r3, #16
 8007332:	647b      	str	r3, [r7, #68]	@ 0x44
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	461a      	mov	r2, r3
 800733a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800733c:	61bb      	str	r3, [r7, #24]
 800733e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007340:	6979      	ldr	r1, [r7, #20]
 8007342:	69ba      	ldr	r2, [r7, #24]
 8007344:	e841 2300 	strex	r3, r2, [r1]
 8007348:	613b      	str	r3, [r7, #16]
   return(result);
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d1e6      	bne.n	800731e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2220      	movs	r2, #32
 8007354:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007364:	bf00      	nop
 8007366:	3754      	adds	r7, #84	@ 0x54
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800737c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2200      	movs	r2, #0
 8007382:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f7ff f99a 	bl	80066c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007394:	bf00      	nop
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b088      	sub	sp, #32
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	e853 3f00 	ldrex	r3, [r3]
 80073b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073b8:	61fb      	str	r3, [r7, #28]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	461a      	mov	r2, r3
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	61bb      	str	r3, [r7, #24]
 80073c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c6:	6979      	ldr	r1, [r7, #20]
 80073c8:	69ba      	ldr	r2, [r7, #24]
 80073ca:	e841 2300 	strex	r3, r2, [r1]
 80073ce:	613b      	str	r3, [r7, #16]
   return(result);
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1e6      	bne.n	80073a4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2220      	movs	r2, #32
 80073da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f7ff f965 	bl	80066b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073ea:	bf00      	nop
 80073ec:	3720      	adds	r7, #32
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
	...

080073f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b09c      	sub	sp, #112	@ 0x70
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007402:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800740c:	2b22      	cmp	r3, #34	@ 0x22
 800740e:	f040 80be 	bne.w	800758e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007418:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800741c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007420:	b2d9      	uxtb	r1, r3
 8007422:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007426:	b2da      	uxtb	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800742c:	400a      	ands	r2, r1
 800742e:	b2d2      	uxtb	r2, r2
 8007430:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007436:	1c5a      	adds	r2, r3, #1
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007442:	b29b      	uxth	r3, r3
 8007444:	3b01      	subs	r3, #1
 8007446:	b29a      	uxth	r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007454:	b29b      	uxth	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	f040 80a1 	bne.w	800759e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007462:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007464:	e853 3f00 	ldrex	r3, [r3]
 8007468:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800746a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800746c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007470:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	461a      	mov	r2, r3
 8007478:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800747a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800747c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007480:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007482:	e841 2300 	strex	r3, r2, [r1]
 8007486:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007488:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1e6      	bne.n	800745c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	3308      	adds	r3, #8
 8007494:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007498:	e853 3f00 	ldrex	r3, [r3]
 800749c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800749e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074a0:	f023 0301 	bic.w	r3, r3, #1
 80074a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	3308      	adds	r3, #8
 80074ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80074ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80074b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074b6:	e841 2300 	strex	r3, r2, [r1]
 80074ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1e5      	bne.n	800748e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a33      	ldr	r2, [pc, #204]	@ (80075a8 <UART_RxISR_8BIT+0x1b4>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d01f      	beq.n	8007520 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d018      	beq.n	8007520 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f6:	e853 3f00 	ldrex	r3, [r3]
 80074fa:	623b      	str	r3, [r7, #32]
   return(result);
 80074fc:	6a3b      	ldr	r3, [r7, #32]
 80074fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007502:	663b      	str	r3, [r7, #96]	@ 0x60
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	461a      	mov	r2, r3
 800750a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800750c:	633b      	str	r3, [r7, #48]	@ 0x30
 800750e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007510:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007514:	e841 2300 	strex	r3, r2, [r1]
 8007518:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800751a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1e6      	bne.n	80074ee <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007524:	2b01      	cmp	r3, #1
 8007526:	d12e      	bne.n	8007586 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	e853 3f00 	ldrex	r3, [r3]
 800753a:	60fb      	str	r3, [r7, #12]
   return(result);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f023 0310 	bic.w	r3, r3, #16
 8007542:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	461a      	mov	r2, r3
 800754a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800754c:	61fb      	str	r3, [r7, #28]
 800754e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007550:	69b9      	ldr	r1, [r7, #24]
 8007552:	69fa      	ldr	r2, [r7, #28]
 8007554:	e841 2300 	strex	r3, r2, [r1]
 8007558:	617b      	str	r3, [r7, #20]
   return(result);
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d1e6      	bne.n	800752e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	69db      	ldr	r3, [r3, #28]
 8007566:	f003 0310 	and.w	r3, r3, #16
 800756a:	2b10      	cmp	r3, #16
 800756c:	d103      	bne.n	8007576 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2210      	movs	r2, #16
 8007574:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800757c:	4619      	mov	r1, r3
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7ff f8ac 	bl	80066dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007584:	e00b      	b.n	800759e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f7fa ff2c 	bl	80023e4 <HAL_UART_RxCpltCallback>
}
 800758c:	e007      	b.n	800759e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	699a      	ldr	r2, [r3, #24]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f042 0208 	orr.w	r2, r2, #8
 800759c:	619a      	str	r2, [r3, #24]
}
 800759e:	bf00      	nop
 80075a0:	3770      	adds	r7, #112	@ 0x70
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	40008000 	.word	0x40008000

080075ac <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b09c      	sub	sp, #112	@ 0x70
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80075ba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075c4:	2b22      	cmp	r3, #34	@ 0x22
 80075c6:	f040 80be 	bne.w	8007746 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075d8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80075da:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80075de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80075e2:	4013      	ands	r3, r2
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075e8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ee:	1c9a      	adds	r2, r3, #2
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	3b01      	subs	r3, #1
 80075fe:	b29a      	uxth	r2, r3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800760c:	b29b      	uxth	r3, r3
 800760e:	2b00      	cmp	r3, #0
 8007610:	f040 80a1 	bne.w	8007756 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800761c:	e853 3f00 	ldrex	r3, [r3]
 8007620:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007622:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007624:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007628:	667b      	str	r3, [r7, #100]	@ 0x64
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	461a      	mov	r2, r3
 8007630:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007632:	657b      	str	r3, [r7, #84]	@ 0x54
 8007634:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007636:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007638:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800763a:	e841 2300 	strex	r3, r2, [r1]
 800763e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007640:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1e6      	bne.n	8007614 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	3308      	adds	r3, #8
 800764c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007658:	f023 0301 	bic.w	r3, r3, #1
 800765c:	663b      	str	r3, [r7, #96]	@ 0x60
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	3308      	adds	r3, #8
 8007664:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007666:	643a      	str	r2, [r7, #64]	@ 0x40
 8007668:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800766c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800766e:	e841 2300 	strex	r3, r2, [r1]
 8007672:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1e5      	bne.n	8007646 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2220      	movs	r2, #32
 800767e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a33      	ldr	r2, [pc, #204]	@ (8007760 <UART_RxISR_16BIT+0x1b4>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d01f      	beq.n	80076d8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d018      	beq.n	80076d8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ac:	6a3b      	ldr	r3, [r7, #32]
 80076ae:	e853 3f00 	ldrex	r3, [r3]
 80076b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80076ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	461a      	mov	r2, r3
 80076c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076c6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076cc:	e841 2300 	strex	r3, r2, [r1]
 80076d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1e6      	bne.n	80076a6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d12e      	bne.n	800773e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	e853 3f00 	ldrex	r3, [r3]
 80076f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	f023 0310 	bic.w	r3, r3, #16
 80076fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	461a      	mov	r2, r3
 8007702:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007704:	61bb      	str	r3, [r7, #24]
 8007706:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007708:	6979      	ldr	r1, [r7, #20]
 800770a:	69ba      	ldr	r2, [r7, #24]
 800770c:	e841 2300 	strex	r3, r2, [r1]
 8007710:	613b      	str	r3, [r7, #16]
   return(result);
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d1e6      	bne.n	80076e6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	69db      	ldr	r3, [r3, #28]
 800771e:	f003 0310 	and.w	r3, r3, #16
 8007722:	2b10      	cmp	r3, #16
 8007724:	d103      	bne.n	800772e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2210      	movs	r2, #16
 800772c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007734:	4619      	mov	r1, r3
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f7fe ffd0 	bl	80066dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800773c:	e00b      	b.n	8007756 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7fa fe50 	bl	80023e4 <HAL_UART_RxCpltCallback>
}
 8007744:	e007      	b.n	8007756 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	699a      	ldr	r2, [r3, #24]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f042 0208 	orr.w	r2, r2, #8
 8007754:	619a      	str	r2, [r3, #24]
}
 8007756:	bf00      	nop
 8007758:	3770      	adds	r7, #112	@ 0x70
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	40008000 	.word	0x40008000

08007764 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b0ac      	sub	sp, #176	@ 0xb0
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007772:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	69db      	ldr	r3, [r3, #28]
 800777c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800779a:	2b22      	cmp	r3, #34	@ 0x22
 800779c:	f040 8182 	bne.w	8007aa4 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80077a6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80077aa:	e125      	b.n	80079f8 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80077b6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80077ba:	b2d9      	uxtb	r1, r3
 80077bc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80077c0:	b2da      	uxtb	r2, r3
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077c6:	400a      	ands	r2, r1
 80077c8:	b2d2      	uxtb	r2, r2
 80077ca:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80077dc:	b29b      	uxth	r3, r3
 80077de:	3b01      	subs	r3, #1
 80077e0:	b29a      	uxth	r2, r3
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	69db      	ldr	r3, [r3, #28]
 80077ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80077f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077f6:	f003 0307 	and.w	r3, r3, #7
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d053      	beq.n	80078a6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80077fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007802:	f003 0301 	and.w	r3, r3, #1
 8007806:	2b00      	cmp	r3, #0
 8007808:	d011      	beq.n	800782e <UART_RxISR_8BIT_FIFOEN+0xca>
 800780a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800780e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00b      	beq.n	800782e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2201      	movs	r2, #1
 800781c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007824:	f043 0201 	orr.w	r2, r3, #1
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800782e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007832:	f003 0302 	and.w	r3, r3, #2
 8007836:	2b00      	cmp	r3, #0
 8007838:	d011      	beq.n	800785e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800783a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800783e:	f003 0301 	and.w	r3, r3, #1
 8007842:	2b00      	cmp	r3, #0
 8007844:	d00b      	beq.n	800785e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2202      	movs	r2, #2
 800784c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007854:	f043 0204 	orr.w	r2, r3, #4
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800785e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007862:	f003 0304 	and.w	r3, r3, #4
 8007866:	2b00      	cmp	r3, #0
 8007868:	d011      	beq.n	800788e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800786a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800786e:	f003 0301 	and.w	r3, r3, #1
 8007872:	2b00      	cmp	r3, #0
 8007874:	d00b      	beq.n	800788e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2204      	movs	r2, #4
 800787c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007884:	f043 0202 	orr.w	r2, r3, #2
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007894:	2b00      	cmp	r3, #0
 8007896:	d006      	beq.n	80078a6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f7fe ff15 	bl	80066c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f040 80a2 	bne.w	80079f8 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078bc:	e853 3f00 	ldrex	r3, [r3]
 80078c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80078c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	461a      	mov	r2, r3
 80078d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80078d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80078d8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078da:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80078dc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80078de:	e841 2300 	strex	r3, r2, [r1]
 80078e2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80078e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1e4      	bne.n	80078b4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	3308      	adds	r3, #8
 80078f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078f4:	e853 3f00 	ldrex	r3, [r3]
 80078f8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80078fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007900:	f023 0301 	bic.w	r3, r3, #1
 8007904:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	3308      	adds	r3, #8
 800790e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007912:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007914:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007916:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007918:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800791a:	e841 2300 	strex	r3, r2, [r1]
 800791e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007920:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1e1      	bne.n	80078ea <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2220      	movs	r2, #32
 800792a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a5f      	ldr	r2, [pc, #380]	@ (8007abc <UART_RxISR_8BIT_FIFOEN+0x358>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d021      	beq.n	8007988 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800794e:	2b00      	cmp	r3, #0
 8007950:	d01a      	beq.n	8007988 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007958:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800795a:	e853 3f00 	ldrex	r3, [r3]
 800795e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007962:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007966:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007974:	657b      	str	r3, [r7, #84]	@ 0x54
 8007976:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007978:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800797a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800797c:	e841 2300 	strex	r3, r2, [r1]
 8007980:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1e4      	bne.n	8007952 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800798c:	2b01      	cmp	r3, #1
 800798e:	d130      	bne.n	80079f2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800799e:	e853 3f00 	ldrex	r3, [r3]
 80079a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a6:	f023 0310 	bic.w	r3, r3, #16
 80079aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	461a      	mov	r2, r3
 80079b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80079ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80079be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80079c0:	e841 2300 	strex	r3, r2, [r1]
 80079c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80079c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1e4      	bne.n	8007996 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	69db      	ldr	r3, [r3, #28]
 80079d2:	f003 0310 	and.w	r3, r3, #16
 80079d6:	2b10      	cmp	r3, #16
 80079d8:	d103      	bne.n	80079e2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2210      	movs	r2, #16
 80079e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079e8:	4619      	mov	r1, r3
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f7fe fe76 	bl	80066dc <HAL_UARTEx_RxEventCallback>
 80079f0:	e002      	b.n	80079f8 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f7fa fcf6 	bl	80023e4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80079f8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d006      	beq.n	8007a0e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8007a00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a04:	f003 0320 	and.w	r3, r3, #32
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f47f aecf 	bne.w	80077ac <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a14:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007a18:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d049      	beq.n	8007ab4 <UART_RxISR_8BIT_FIFOEN+0x350>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007a26:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d242      	bcs.n	8007ab4 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	3308      	adds	r3, #8
 8007a34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a36:	6a3b      	ldr	r3, [r7, #32]
 8007a38:	e853 3f00 	ldrex	r3, [r3]
 8007a3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	3308      	adds	r3, #8
 8007a4e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007a52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a5a:	e841 2300 	strex	r3, r2, [r1]
 8007a5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1e3      	bne.n	8007a2e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a15      	ldr	r2, [pc, #84]	@ (8007ac0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007a6a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	e853 3f00 	ldrex	r3, [r3]
 8007a78:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	f043 0320 	orr.w	r3, r3, #32
 8007a80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	461a      	mov	r2, r3
 8007a8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a8e:	61bb      	str	r3, [r7, #24]
 8007a90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a92:	6979      	ldr	r1, [r7, #20]
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	e841 2300 	strex	r3, r2, [r1]
 8007a9a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1e4      	bne.n	8007a6c <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007aa2:	e007      	b.n	8007ab4 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	699a      	ldr	r2, [r3, #24]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f042 0208 	orr.w	r2, r2, #8
 8007ab2:	619a      	str	r2, [r3, #24]
}
 8007ab4:	bf00      	nop
 8007ab6:	37b0      	adds	r7, #176	@ 0xb0
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	40008000 	.word	0x40008000
 8007ac0:	080073f5 	.word	0x080073f5

08007ac4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b0ae      	sub	sp, #184	@ 0xb8
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007ad2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	69db      	ldr	r3, [r3, #28]
 8007adc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007afa:	2b22      	cmp	r3, #34	@ 0x22
 8007afc:	f040 8186 	bne.w	8007e0c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007b06:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b0a:	e129      	b.n	8007d60 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b12:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007b1e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007b22:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007b26:	4013      	ands	r3, r2
 8007b28:	b29a      	uxth	r2, r3
 8007b2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b2e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b34:	1c9a      	adds	r2, r3, #2
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	3b01      	subs	r3, #1
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	69db      	ldr	r3, [r3, #28]
 8007b52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007b56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007b5a:	f003 0307 	and.w	r3, r3, #7
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d053      	beq.n	8007c0a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007b62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007b66:	f003 0301 	and.w	r3, r3, #1
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d011      	beq.n	8007b92 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007b6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d00b      	beq.n	8007b92 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b88:	f043 0201 	orr.w	r2, r3, #1
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007b96:	f003 0302 	and.w	r3, r3, #2
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d011      	beq.n	8007bc2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007b9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ba2:	f003 0301 	and.w	r3, r3, #1
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00b      	beq.n	8007bc2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2202      	movs	r2, #2
 8007bb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bb8:	f043 0204 	orr.w	r2, r3, #4
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007bc2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007bc6:	f003 0304 	and.w	r3, r3, #4
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d011      	beq.n	8007bf2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007bce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007bd2:	f003 0301 	and.w	r3, r3, #1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d00b      	beq.n	8007bf2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2204      	movs	r2, #4
 8007be0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007be8:	f043 0202 	orr.w	r2, r3, #2
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d006      	beq.n	8007c0a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f7fe fd63 	bl	80066c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	f040 80a4 	bne.w	8007d60 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c20:	e853 3f00 	ldrex	r3, [r3]
 8007c24:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007c26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	461a      	mov	r2, r3
 8007c36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c40:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007c42:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007c46:	e841 2300 	strex	r3, r2, [r1]
 8007c4a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007c4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1e2      	bne.n	8007c18 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	3308      	adds	r3, #8
 8007c58:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c5c:	e853 3f00 	ldrex	r3, [r3]
 8007c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007c62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c68:	f023 0301 	bic.w	r3, r3, #1
 8007c6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	3308      	adds	r3, #8
 8007c76:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007c7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007c7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007c80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007c82:	e841 2300 	strex	r3, r2, [r1]
 8007c86:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007c88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1e1      	bne.n	8007c52 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2220      	movs	r2, #32
 8007c92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a5f      	ldr	r2, [pc, #380]	@ (8007e24 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d021      	beq.n	8007cf0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d01a      	beq.n	8007cf0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cc2:	e853 3f00 	ldrex	r3, [r3]
 8007cc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007cc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007cce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007cdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007cde:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ce2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ce4:	e841 2300 	strex	r3, r2, [r1]
 8007ce8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007cea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e4      	bne.n	8007cba <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d130      	bne.n	8007d5a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d06:	e853 3f00 	ldrex	r3, [r3]
 8007d0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d0e:	f023 0310 	bic.w	r3, r3, #16
 8007d12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007d20:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d28:	e841 2300 	strex	r3, r2, [r1]
 8007d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d1e4      	bne.n	8007cfe <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	69db      	ldr	r3, [r3, #28]
 8007d3a:	f003 0310 	and.w	r3, r3, #16
 8007d3e:	2b10      	cmp	r3, #16
 8007d40:	d103      	bne.n	8007d4a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2210      	movs	r2, #16
 8007d48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d50:	4619      	mov	r1, r3
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f7fe fcc2 	bl	80066dc <HAL_UARTEx_RxEventCallback>
 8007d58:	e002      	b.n	8007d60 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f7fa fb42 	bl	80023e4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d60:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d006      	beq.n	8007d76 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8007d68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007d6c:	f003 0320 	and.w	r3, r3, #32
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f47f aecb 	bne.w	8007b0c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d7c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007d80:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d049      	beq.n	8007e1c <UART_RxISR_16BIT_FIFOEN+0x358>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d8e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d242      	bcs.n	8007e1c <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	3308      	adds	r3, #8
 8007d9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	623b      	str	r3, [r7, #32]
   return(result);
 8007da6:	6a3b      	ldr	r3, [r7, #32]
 8007da8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007dac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3308      	adds	r3, #8
 8007db6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007dba:	633a      	str	r2, [r7, #48]	@ 0x30
 8007dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dc2:	e841 2300 	strex	r3, r2, [r1]
 8007dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1e3      	bne.n	8007d96 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a15      	ldr	r2, [pc, #84]	@ (8007e28 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007dd2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	e853 3f00 	ldrex	r3, [r3]
 8007de0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f043 0320 	orr.w	r3, r3, #32
 8007de8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	461a      	mov	r2, r3
 8007df2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007df6:	61fb      	str	r3, [r7, #28]
 8007df8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfa:	69b9      	ldr	r1, [r7, #24]
 8007dfc:	69fa      	ldr	r2, [r7, #28]
 8007dfe:	e841 2300 	strex	r3, r2, [r1]
 8007e02:	617b      	str	r3, [r7, #20]
   return(result);
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d1e4      	bne.n	8007dd4 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e0a:	e007      	b.n	8007e1c <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	699a      	ldr	r2, [r3, #24]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f042 0208 	orr.w	r2, r2, #8
 8007e1a:	619a      	str	r2, [r3, #24]
}
 8007e1c:	bf00      	nop
 8007e1e:	37b8      	adds	r7, #184	@ 0xb8
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}
 8007e24:	40008000 	.word	0x40008000
 8007e28:	080075ad 	.word	0x080075ad

08007e2c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b083      	sub	sp, #12
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007e48:	bf00      	nop
 8007e4a:	370c      	adds	r7, #12
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007e5c:	bf00      	nop
 8007e5e:	370c      	adds	r7, #12
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b085      	sub	sp, #20
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d101      	bne.n	8007e7e <HAL_UARTEx_DisableFifoMode+0x16>
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	e027      	b.n	8007ece <HAL_UARTEx_DisableFifoMode+0x66>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2201      	movs	r2, #1
 8007e82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2224      	movs	r2, #36	@ 0x24
 8007e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f022 0201 	bic.w	r2, r2, #1
 8007ea4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007eac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3714      	adds	r7, #20
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr

08007eda <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b084      	sub	sp, #16
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	6078      	str	r0, [r7, #4]
 8007ee2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d101      	bne.n	8007ef2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007eee:	2302      	movs	r3, #2
 8007ef0:	e02d      	b.n	8007f4e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2224      	movs	r2, #36	@ 0x24
 8007efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f022 0201 	bic.w	r2, r2, #1
 8007f18:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	683a      	ldr	r2, [r7, #0]
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 f850 	bl	8007fd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68fa      	ldr	r2, [r7, #12]
 8007f3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2220      	movs	r2, #32
 8007f40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b084      	sub	sp, #16
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
 8007f5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d101      	bne.n	8007f6e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007f6a:	2302      	movs	r3, #2
 8007f6c:	e02d      	b.n	8007fca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2201      	movs	r2, #1
 8007f72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2224      	movs	r2, #36	@ 0x24
 8007f7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f022 0201 	bic.w	r2, r2, #1
 8007f94:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	683a      	ldr	r2, [r7, #0]
 8007fa6:	430a      	orrs	r2, r1
 8007fa8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 f812 	bl	8007fd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2220      	movs	r2, #32
 8007fbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
	...

08007fd4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b085      	sub	sp, #20
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d108      	bne.n	8007ff6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ff4:	e031      	b.n	800805a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ff6:	2308      	movs	r3, #8
 8007ff8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007ffa:	2308      	movs	r3, #8
 8007ffc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	0e5b      	lsrs	r3, r3, #25
 8008006:	b2db      	uxtb	r3, r3
 8008008:	f003 0307 	and.w	r3, r3, #7
 800800c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	0f5b      	lsrs	r3, r3, #29
 8008016:	b2db      	uxtb	r3, r3
 8008018:	f003 0307 	and.w	r3, r3, #7
 800801c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800801e:	7bbb      	ldrb	r3, [r7, #14]
 8008020:	7b3a      	ldrb	r2, [r7, #12]
 8008022:	4911      	ldr	r1, [pc, #68]	@ (8008068 <UARTEx_SetNbDataToProcess+0x94>)
 8008024:	5c8a      	ldrb	r2, [r1, r2]
 8008026:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800802a:	7b3a      	ldrb	r2, [r7, #12]
 800802c:	490f      	ldr	r1, [pc, #60]	@ (800806c <UARTEx_SetNbDataToProcess+0x98>)
 800802e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008030:	fb93 f3f2 	sdiv	r3, r3, r2
 8008034:	b29a      	uxth	r2, r3
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800803c:	7bfb      	ldrb	r3, [r7, #15]
 800803e:	7b7a      	ldrb	r2, [r7, #13]
 8008040:	4909      	ldr	r1, [pc, #36]	@ (8008068 <UARTEx_SetNbDataToProcess+0x94>)
 8008042:	5c8a      	ldrb	r2, [r1, r2]
 8008044:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008048:	7b7a      	ldrb	r2, [r7, #13]
 800804a:	4908      	ldr	r1, [pc, #32]	@ (800806c <UARTEx_SetNbDataToProcess+0x98>)
 800804c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800804e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008052:	b29a      	uxth	r2, r3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800805a:	bf00      	nop
 800805c:	3714      	adds	r7, #20
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	0800cc14 	.word	0x0800cc14
 800806c:	0800cc1c 	.word	0x0800cc1c

08008070 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b08a      	sub	sp, #40	@ 0x28
 8008074:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8008076:	2300      	movs	r3, #0
 8008078:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800807a:	4b7e      	ldr	r3, [pc, #504]	@ (8008274 <xTaskIncrementTick+0x204>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	2b00      	cmp	r3, #0
 8008080:	f040 80ed 	bne.w	800825e <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008084:	4b7c      	ldr	r3, [pc, #496]	@ (8008278 <xTaskIncrementTick+0x208>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	3301      	adds	r3, #1
 800808a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800808c:	4a7a      	ldr	r2, [pc, #488]	@ (8008278 <xTaskIncrementTick+0x208>)
 800808e:	6a3b      	ldr	r3, [r7, #32]
 8008090:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008092:	6a3b      	ldr	r3, [r7, #32]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d121      	bne.n	80080dc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8008098:	4b78      	ldr	r3, [pc, #480]	@ (800827c <xTaskIncrementTick+0x20c>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00b      	beq.n	80080ba <xTaskIncrementTick+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80080a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a6:	f383 8811 	msr	BASEPRI, r3
 80080aa:	f3bf 8f6f 	isb	sy
 80080ae:	f3bf 8f4f 	dsb	sy
 80080b2:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80080b4:	bf00      	nop
 80080b6:	bf00      	nop
 80080b8:	e7fd      	b.n	80080b6 <xTaskIncrementTick+0x46>
 80080ba:	4b70      	ldr	r3, [pc, #448]	@ (800827c <xTaskIncrementTick+0x20c>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	61fb      	str	r3, [r7, #28]
 80080c0:	4b6f      	ldr	r3, [pc, #444]	@ (8008280 <xTaskIncrementTick+0x210>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a6d      	ldr	r2, [pc, #436]	@ (800827c <xTaskIncrementTick+0x20c>)
 80080c6:	6013      	str	r3, [r2, #0]
 80080c8:	4a6d      	ldr	r2, [pc, #436]	@ (8008280 <xTaskIncrementTick+0x210>)
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	6013      	str	r3, [r2, #0]
 80080ce:	4b6d      	ldr	r3, [pc, #436]	@ (8008284 <xTaskIncrementTick+0x214>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	3301      	adds	r3, #1
 80080d4:	4a6b      	ldr	r2, [pc, #428]	@ (8008284 <xTaskIncrementTick+0x214>)
 80080d6:	6013      	str	r3, [r2, #0]
 80080d8:	f000 f93e 	bl	8008358 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80080dc:	4b6a      	ldr	r3, [pc, #424]	@ (8008288 <xTaskIncrementTick+0x218>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6a3a      	ldr	r2, [r7, #32]
 80080e2:	429a      	cmp	r2, r3
 80080e4:	f0c0 80a6 	bcc.w	8008234 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080e8:	4b64      	ldr	r3, [pc, #400]	@ (800827c <xTaskIncrementTick+0x20c>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d104      	bne.n	80080fc <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080f2:	4b65      	ldr	r3, [pc, #404]	@ (8008288 <xTaskIncrementTick+0x218>)
 80080f4:	f04f 32ff 	mov.w	r2, #4294967295
 80080f8:	601a      	str	r2, [r3, #0]
                    break;
 80080fa:	e09b      	b.n	8008234 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080fc:	4b5f      	ldr	r3, [pc, #380]	@ (800827c <xTaskIncrementTick+0x20c>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800810c:	6a3a      	ldr	r2, [r7, #32]
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	429a      	cmp	r2, r3
 8008112:	d203      	bcs.n	800811c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8008114:	4a5c      	ldr	r2, [pc, #368]	@ (8008288 <xTaskIncrementTick+0x218>)
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800811a:	e08b      	b.n	8008234 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	695b      	ldr	r3, [r3, #20]
 8008120:	613b      	str	r3, [r7, #16]
 8008122:	69bb      	ldr	r3, [r7, #24]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	69ba      	ldr	r2, [r7, #24]
 8008128:	68d2      	ldr	r2, [r2, #12]
 800812a:	609a      	str	r2, [r3, #8]
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	68db      	ldr	r3, [r3, #12]
 8008130:	69ba      	ldr	r2, [r7, #24]
 8008132:	6892      	ldr	r2, [r2, #8]
 8008134:	605a      	str	r2, [r3, #4]
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	685a      	ldr	r2, [r3, #4]
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	3304      	adds	r3, #4
 800813e:	429a      	cmp	r2, r3
 8008140:	d103      	bne.n	800814a <xTaskIncrementTick+0xda>
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	68da      	ldr	r2, [r3, #12]
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	605a      	str	r2, [r3, #4]
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	2200      	movs	r2, #0
 800814e:	615a      	str	r2, [r3, #20]
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	1e5a      	subs	r2, r3, #1
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800815e:	2b00      	cmp	r3, #0
 8008160:	d01e      	beq.n	80081a0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8008162:	69bb      	ldr	r3, [r7, #24]
 8008164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008166:	60fb      	str	r3, [r7, #12]
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	69db      	ldr	r3, [r3, #28]
 800816c:	69ba      	ldr	r2, [r7, #24]
 800816e:	6a12      	ldr	r2, [r2, #32]
 8008170:	609a      	str	r2, [r3, #8]
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	6a1b      	ldr	r3, [r3, #32]
 8008176:	69ba      	ldr	r2, [r7, #24]
 8008178:	69d2      	ldr	r2, [r2, #28]
 800817a:	605a      	str	r2, [r3, #4]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	685a      	ldr	r2, [r3, #4]
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	3318      	adds	r3, #24
 8008184:	429a      	cmp	r2, r3
 8008186:	d103      	bne.n	8008190 <xTaskIncrementTick+0x120>
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	6a1a      	ldr	r2, [r3, #32]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	605a      	str	r2, [r3, #4]
 8008190:	69bb      	ldr	r3, [r7, #24]
 8008192:	2200      	movs	r2, #0
 8008194:	629a      	str	r2, [r3, #40]	@ 0x28
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	1e5a      	subs	r2, r3, #1
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80081a0:	69bb      	ldr	r3, [r7, #24]
 80081a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a4:	2201      	movs	r2, #1
 80081a6:	409a      	lsls	r2, r3
 80081a8:	4b38      	ldr	r3, [pc, #224]	@ (800828c <xTaskIncrementTick+0x21c>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	4a37      	ldr	r2, [pc, #220]	@ (800828c <xTaskIncrementTick+0x21c>)
 80081b0:	6013      	str	r3, [r2, #0]
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081b6:	4936      	ldr	r1, [pc, #216]	@ (8008290 <xTaskIncrementTick+0x220>)
 80081b8:	4613      	mov	r3, r2
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	4413      	add	r3, r2
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	440b      	add	r3, r1
 80081c2:	3304      	adds	r3, #4
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	60bb      	str	r3, [r7, #8]
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	609a      	str	r2, [r3, #8]
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	689a      	ldr	r2, [r3, #8]
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	60da      	str	r2, [r3, #12]
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	69ba      	ldr	r2, [r7, #24]
 80081dc:	3204      	adds	r2, #4
 80081de:	605a      	str	r2, [r3, #4]
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	1d1a      	adds	r2, r3, #4
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	609a      	str	r2, [r3, #8]
 80081e8:	69bb      	ldr	r3, [r7, #24]
 80081ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ec:	4613      	mov	r3, r2
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	4413      	add	r3, r2
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	4a26      	ldr	r2, [pc, #152]	@ (8008290 <xTaskIncrementTick+0x220>)
 80081f6:	441a      	add	r2, r3
 80081f8:	69bb      	ldr	r3, [r7, #24]
 80081fa:	615a      	str	r2, [r3, #20]
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008200:	4923      	ldr	r1, [pc, #140]	@ (8008290 <xTaskIncrementTick+0x220>)
 8008202:	4613      	mov	r3, r2
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	4413      	add	r3, r2
 8008208:	009b      	lsls	r3, r3, #2
 800820a:	440b      	add	r3, r1
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	1c59      	adds	r1, r3, #1
 8008210:	481f      	ldr	r0, [pc, #124]	@ (8008290 <xTaskIncrementTick+0x220>)
 8008212:	4613      	mov	r3, r2
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	4413      	add	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4403      	add	r3, r0
 800821c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800821e:	69bb      	ldr	r3, [r7, #24]
 8008220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008222:	4b1c      	ldr	r3, [pc, #112]	@ (8008294 <xTaskIncrementTick+0x224>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008228:	429a      	cmp	r2, r3
 800822a:	f67f af5d 	bls.w	80080e8 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 800822e:	2301      	movs	r3, #1
 8008230:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008232:	e759      	b.n	80080e8 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008234:	4b17      	ldr	r3, [pc, #92]	@ (8008294 <xTaskIncrementTick+0x224>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800823a:	4915      	ldr	r1, [pc, #84]	@ (8008290 <xTaskIncrementTick+0x220>)
 800823c:	4613      	mov	r3, r2
 800823e:	009b      	lsls	r3, r3, #2
 8008240:	4413      	add	r3, r2
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	440b      	add	r3, r1
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b01      	cmp	r3, #1
 800824a:	d901      	bls.n	8008250 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 800824c:	2301      	movs	r3, #1
 800824e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8008250:	4b11      	ldr	r3, [pc, #68]	@ (8008298 <xTaskIncrementTick+0x228>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d007      	beq.n	8008268 <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 8008258:	2301      	movs	r3, #1
 800825a:	627b      	str	r3, [r7, #36]	@ 0x24
 800825c:	e004      	b.n	8008268 <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800825e:	4b0f      	ldr	r3, [pc, #60]	@ (800829c <xTaskIncrementTick+0x22c>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	3301      	adds	r3, #1
 8008264:	4a0d      	ldr	r2, [pc, #52]	@ (800829c <xTaskIncrementTick+0x22c>)
 8008266:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8008268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800826a:	4618      	mov	r0, r3
 800826c:	3728      	adds	r7, #40	@ 0x28
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	20000744 	.word	0x20000744
 8008278:	2000072c 	.word	0x2000072c
 800827c:	20000724 	.word	0x20000724
 8008280:	20000728 	.word	0x20000728
 8008284:	2000073c 	.word	0x2000073c
 8008288:	20000740 	.word	0x20000740
 800828c:	20000730 	.word	0x20000730
 8008290:	200006c0 	.word	0x200006c0
 8008294:	200006bc 	.word	0x200006bc
 8008298:	20000738 	.word	0x20000738
 800829c:	20000734 	.word	0x20000734

080082a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80082a0:	b480      	push	{r7}
 80082a2:	b087      	sub	sp, #28
 80082a4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80082a6:	4b27      	ldr	r3, [pc, #156]	@ (8008344 <vTaskSwitchContext+0xa4>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d003      	beq.n	80082b6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80082ae:	4b26      	ldr	r3, [pc, #152]	@ (8008348 <vTaskSwitchContext+0xa8>)
 80082b0:	2201      	movs	r2, #1
 80082b2:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80082b4:	e040      	b.n	8008338 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 80082b6:	4b24      	ldr	r3, [pc, #144]	@ (8008348 <vTaskSwitchContext+0xa8>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082bc:	4b23      	ldr	r3, [pc, #140]	@ (800834c <vTaskSwitchContext+0xac>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	fab3 f383 	clz	r3, r3
 80082c8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80082ca:	7afb      	ldrb	r3, [r7, #11]
 80082cc:	f1c3 031f 	rsb	r3, r3, #31
 80082d0:	617b      	str	r3, [r7, #20]
 80082d2:	491f      	ldr	r1, [pc, #124]	@ (8008350 <vTaskSwitchContext+0xb0>)
 80082d4:	697a      	ldr	r2, [r7, #20]
 80082d6:	4613      	mov	r3, r2
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	4413      	add	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	440b      	add	r3, r1
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d10b      	bne.n	80082fe <vTaskSwitchContext+0x5e>
        __asm volatile
 80082e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ea:	f383 8811 	msr	BASEPRI, r3
 80082ee:	f3bf 8f6f 	isb	sy
 80082f2:	f3bf 8f4f 	dsb	sy
 80082f6:	607b      	str	r3, [r7, #4]
    }
 80082f8:	bf00      	nop
 80082fa:	bf00      	nop
 80082fc:	e7fd      	b.n	80082fa <vTaskSwitchContext+0x5a>
 80082fe:	697a      	ldr	r2, [r7, #20]
 8008300:	4613      	mov	r3, r2
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	4413      	add	r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4a11      	ldr	r2, [pc, #68]	@ (8008350 <vTaskSwitchContext+0xb0>)
 800830a:	4413      	add	r3, r2
 800830c:	613b      	str	r3, [r7, #16]
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	685a      	ldr	r2, [r3, #4]
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	605a      	str	r2, [r3, #4]
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	3308      	adds	r3, #8
 8008320:	429a      	cmp	r2, r3
 8008322:	d104      	bne.n	800832e <vTaskSwitchContext+0x8e>
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	685a      	ldr	r2, [r3, #4]
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	605a      	str	r2, [r3, #4]
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	4a07      	ldr	r2, [pc, #28]	@ (8008354 <vTaskSwitchContext+0xb4>)
 8008336:	6013      	str	r3, [r2, #0]
}
 8008338:	bf00      	nop
 800833a:	371c      	adds	r7, #28
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr
 8008344:	20000744 	.word	0x20000744
 8008348:	20000738 	.word	0x20000738
 800834c:	20000730 	.word	0x20000730
 8008350:	200006c0 	.word	0x200006c0
 8008354:	200006bc 	.word	0x200006bc

08008358 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008358:	b480      	push	{r7}
 800835a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800835c:	4b0a      	ldr	r3, [pc, #40]	@ (8008388 <prvResetNextTaskUnblockTime+0x30>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d104      	bne.n	8008370 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8008366:	4b09      	ldr	r3, [pc, #36]	@ (800838c <prvResetNextTaskUnblockTime+0x34>)
 8008368:	f04f 32ff 	mov.w	r2, #4294967295
 800836c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800836e:	e005      	b.n	800837c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008370:	4b05      	ldr	r3, [pc, #20]	@ (8008388 <prvResetNextTaskUnblockTime+0x30>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a04      	ldr	r2, [pc, #16]	@ (800838c <prvResetNextTaskUnblockTime+0x34>)
 800837a:	6013      	str	r3, [r2, #0]
}
 800837c:	bf00      	nop
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	20000724 	.word	0x20000724
 800838c:	20000740 	.word	0x20000740

08008390 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008390:	4b07      	ldr	r3, [pc, #28]	@ (80083b0 <pxCurrentTCBConst2>)
 8008392:	6819      	ldr	r1, [r3, #0]
 8008394:	6808      	ldr	r0, [r1, #0]
 8008396:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800839a:	f380 8809 	msr	PSP, r0
 800839e:	f3bf 8f6f 	isb	sy
 80083a2:	f04f 0000 	mov.w	r0, #0
 80083a6:	f380 8811 	msr	BASEPRI, r0
 80083aa:	4770      	bx	lr
 80083ac:	f3af 8000 	nop.w

080083b0 <pxCurrentTCBConst2>:
 80083b0:	200006bc 	.word	0x200006bc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80083b4:	bf00      	nop
 80083b6:	bf00      	nop
	...

080083c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80083c0:	f3ef 8009 	mrs	r0, PSP
 80083c4:	f3bf 8f6f 	isb	sy
 80083c8:	4b15      	ldr	r3, [pc, #84]	@ (8008420 <pxCurrentTCBConst>)
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	f01e 0f10 	tst.w	lr, #16
 80083d0:	bf08      	it	eq
 80083d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80083d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083da:	6010      	str	r0, [r2, #0]
 80083dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80083e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80083e4:	f380 8811 	msr	BASEPRI, r0
 80083e8:	f3bf 8f4f 	dsb	sy
 80083ec:	f3bf 8f6f 	isb	sy
 80083f0:	f7ff ff56 	bl	80082a0 <vTaskSwitchContext>
 80083f4:	f04f 0000 	mov.w	r0, #0
 80083f8:	f380 8811 	msr	BASEPRI, r0
 80083fc:	bc09      	pop	{r0, r3}
 80083fe:	6819      	ldr	r1, [r3, #0]
 8008400:	6808      	ldr	r0, [r1, #0]
 8008402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008406:	f01e 0f10 	tst.w	lr, #16
 800840a:	bf08      	it	eq
 800840c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008410:	f380 8809 	msr	PSP, r0
 8008414:	f3bf 8f6f 	isb	sy
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	f3af 8000 	nop.w

08008420 <pxCurrentTCBConst>:
 8008420:	200006bc 	.word	0x200006bc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008424:	bf00      	nop
 8008426:	bf00      	nop

08008428 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
        __asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	607b      	str	r3, [r7, #4]
    }
 8008440:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008442:	f7ff fe15 	bl	8008070 <xTaskIncrementTick>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d003      	beq.n	8008454 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800844c:	4b06      	ldr	r3, [pc, #24]	@ (8008468 <SysTick_Handler+0x40>)
 800844e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008452:	601a      	str	r2, [r3, #0]
 8008454:	2300      	movs	r3, #0
 8008456:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800845e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8008460:	bf00      	nop
 8008462:	3708      	adds	r7, #8
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}
 8008468:	e000ed04 	.word	0xe000ed04

0800846c <__cvt>:
 800846c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008470:	ec57 6b10 	vmov	r6, r7, d0
 8008474:	2f00      	cmp	r7, #0
 8008476:	460c      	mov	r4, r1
 8008478:	4619      	mov	r1, r3
 800847a:	463b      	mov	r3, r7
 800847c:	bfbb      	ittet	lt
 800847e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008482:	461f      	movlt	r7, r3
 8008484:	2300      	movge	r3, #0
 8008486:	232d      	movlt	r3, #45	@ 0x2d
 8008488:	700b      	strb	r3, [r1, #0]
 800848a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800848c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008490:	4691      	mov	r9, r2
 8008492:	f023 0820 	bic.w	r8, r3, #32
 8008496:	bfbc      	itt	lt
 8008498:	4632      	movlt	r2, r6
 800849a:	4616      	movlt	r6, r2
 800849c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80084a0:	d005      	beq.n	80084ae <__cvt+0x42>
 80084a2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80084a6:	d100      	bne.n	80084aa <__cvt+0x3e>
 80084a8:	3401      	adds	r4, #1
 80084aa:	2102      	movs	r1, #2
 80084ac:	e000      	b.n	80084b0 <__cvt+0x44>
 80084ae:	2103      	movs	r1, #3
 80084b0:	ab03      	add	r3, sp, #12
 80084b2:	9301      	str	r3, [sp, #4]
 80084b4:	ab02      	add	r3, sp, #8
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	ec47 6b10 	vmov	d0, r6, r7
 80084bc:	4653      	mov	r3, sl
 80084be:	4622      	mov	r2, r4
 80084c0:	f001 f892 	bl	80095e8 <_dtoa_r>
 80084c4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80084c8:	4605      	mov	r5, r0
 80084ca:	d119      	bne.n	8008500 <__cvt+0x94>
 80084cc:	f019 0f01 	tst.w	r9, #1
 80084d0:	d00e      	beq.n	80084f0 <__cvt+0x84>
 80084d2:	eb00 0904 	add.w	r9, r0, r4
 80084d6:	2200      	movs	r2, #0
 80084d8:	2300      	movs	r3, #0
 80084da:	4630      	mov	r0, r6
 80084dc:	4639      	mov	r1, r7
 80084de:	f7f8 fb1b 	bl	8000b18 <__aeabi_dcmpeq>
 80084e2:	b108      	cbz	r0, 80084e8 <__cvt+0x7c>
 80084e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80084e8:	2230      	movs	r2, #48	@ 0x30
 80084ea:	9b03      	ldr	r3, [sp, #12]
 80084ec:	454b      	cmp	r3, r9
 80084ee:	d31e      	bcc.n	800852e <__cvt+0xc2>
 80084f0:	9b03      	ldr	r3, [sp, #12]
 80084f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084f4:	1b5b      	subs	r3, r3, r5
 80084f6:	4628      	mov	r0, r5
 80084f8:	6013      	str	r3, [r2, #0]
 80084fa:	b004      	add	sp, #16
 80084fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008500:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008504:	eb00 0904 	add.w	r9, r0, r4
 8008508:	d1e5      	bne.n	80084d6 <__cvt+0x6a>
 800850a:	7803      	ldrb	r3, [r0, #0]
 800850c:	2b30      	cmp	r3, #48	@ 0x30
 800850e:	d10a      	bne.n	8008526 <__cvt+0xba>
 8008510:	2200      	movs	r2, #0
 8008512:	2300      	movs	r3, #0
 8008514:	4630      	mov	r0, r6
 8008516:	4639      	mov	r1, r7
 8008518:	f7f8 fafe 	bl	8000b18 <__aeabi_dcmpeq>
 800851c:	b918      	cbnz	r0, 8008526 <__cvt+0xba>
 800851e:	f1c4 0401 	rsb	r4, r4, #1
 8008522:	f8ca 4000 	str.w	r4, [sl]
 8008526:	f8da 3000 	ldr.w	r3, [sl]
 800852a:	4499      	add	r9, r3
 800852c:	e7d3      	b.n	80084d6 <__cvt+0x6a>
 800852e:	1c59      	adds	r1, r3, #1
 8008530:	9103      	str	r1, [sp, #12]
 8008532:	701a      	strb	r2, [r3, #0]
 8008534:	e7d9      	b.n	80084ea <__cvt+0x7e>

08008536 <__exponent>:
 8008536:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008538:	2900      	cmp	r1, #0
 800853a:	bfba      	itte	lt
 800853c:	4249      	neglt	r1, r1
 800853e:	232d      	movlt	r3, #45	@ 0x2d
 8008540:	232b      	movge	r3, #43	@ 0x2b
 8008542:	2909      	cmp	r1, #9
 8008544:	7002      	strb	r2, [r0, #0]
 8008546:	7043      	strb	r3, [r0, #1]
 8008548:	dd29      	ble.n	800859e <__exponent+0x68>
 800854a:	f10d 0307 	add.w	r3, sp, #7
 800854e:	461d      	mov	r5, r3
 8008550:	270a      	movs	r7, #10
 8008552:	461a      	mov	r2, r3
 8008554:	fbb1 f6f7 	udiv	r6, r1, r7
 8008558:	fb07 1416 	mls	r4, r7, r6, r1
 800855c:	3430      	adds	r4, #48	@ 0x30
 800855e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008562:	460c      	mov	r4, r1
 8008564:	2c63      	cmp	r4, #99	@ 0x63
 8008566:	f103 33ff 	add.w	r3, r3, #4294967295
 800856a:	4631      	mov	r1, r6
 800856c:	dcf1      	bgt.n	8008552 <__exponent+0x1c>
 800856e:	3130      	adds	r1, #48	@ 0x30
 8008570:	1e94      	subs	r4, r2, #2
 8008572:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008576:	1c41      	adds	r1, r0, #1
 8008578:	4623      	mov	r3, r4
 800857a:	42ab      	cmp	r3, r5
 800857c:	d30a      	bcc.n	8008594 <__exponent+0x5e>
 800857e:	f10d 0309 	add.w	r3, sp, #9
 8008582:	1a9b      	subs	r3, r3, r2
 8008584:	42ac      	cmp	r4, r5
 8008586:	bf88      	it	hi
 8008588:	2300      	movhi	r3, #0
 800858a:	3302      	adds	r3, #2
 800858c:	4403      	add	r3, r0
 800858e:	1a18      	subs	r0, r3, r0
 8008590:	b003      	add	sp, #12
 8008592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008594:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008598:	f801 6f01 	strb.w	r6, [r1, #1]!
 800859c:	e7ed      	b.n	800857a <__exponent+0x44>
 800859e:	2330      	movs	r3, #48	@ 0x30
 80085a0:	3130      	adds	r1, #48	@ 0x30
 80085a2:	7083      	strb	r3, [r0, #2]
 80085a4:	70c1      	strb	r1, [r0, #3]
 80085a6:	1d03      	adds	r3, r0, #4
 80085a8:	e7f1      	b.n	800858e <__exponent+0x58>
	...

080085ac <_printf_float>:
 80085ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b0:	b08d      	sub	sp, #52	@ 0x34
 80085b2:	460c      	mov	r4, r1
 80085b4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80085b8:	4616      	mov	r6, r2
 80085ba:	461f      	mov	r7, r3
 80085bc:	4605      	mov	r5, r0
 80085be:	f000 fefd 	bl	80093bc <_localeconv_r>
 80085c2:	6803      	ldr	r3, [r0, #0]
 80085c4:	9304      	str	r3, [sp, #16]
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7f7 fe7a 	bl	80002c0 <strlen>
 80085cc:	2300      	movs	r3, #0
 80085ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80085d0:	f8d8 3000 	ldr.w	r3, [r8]
 80085d4:	9005      	str	r0, [sp, #20]
 80085d6:	3307      	adds	r3, #7
 80085d8:	f023 0307 	bic.w	r3, r3, #7
 80085dc:	f103 0208 	add.w	r2, r3, #8
 80085e0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80085e4:	f8d4 b000 	ldr.w	fp, [r4]
 80085e8:	f8c8 2000 	str.w	r2, [r8]
 80085ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085f0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80085f4:	9307      	str	r3, [sp, #28]
 80085f6:	f8cd 8018 	str.w	r8, [sp, #24]
 80085fa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80085fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008602:	4b9c      	ldr	r3, [pc, #624]	@ (8008874 <_printf_float+0x2c8>)
 8008604:	f04f 32ff 	mov.w	r2, #4294967295
 8008608:	f7f8 fab8 	bl	8000b7c <__aeabi_dcmpun>
 800860c:	bb70      	cbnz	r0, 800866c <_printf_float+0xc0>
 800860e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008612:	4b98      	ldr	r3, [pc, #608]	@ (8008874 <_printf_float+0x2c8>)
 8008614:	f04f 32ff 	mov.w	r2, #4294967295
 8008618:	f7f8 fa92 	bl	8000b40 <__aeabi_dcmple>
 800861c:	bb30      	cbnz	r0, 800866c <_printf_float+0xc0>
 800861e:	2200      	movs	r2, #0
 8008620:	2300      	movs	r3, #0
 8008622:	4640      	mov	r0, r8
 8008624:	4649      	mov	r1, r9
 8008626:	f7f8 fa81 	bl	8000b2c <__aeabi_dcmplt>
 800862a:	b110      	cbz	r0, 8008632 <_printf_float+0x86>
 800862c:	232d      	movs	r3, #45	@ 0x2d
 800862e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008632:	4a91      	ldr	r2, [pc, #580]	@ (8008878 <_printf_float+0x2cc>)
 8008634:	4b91      	ldr	r3, [pc, #580]	@ (800887c <_printf_float+0x2d0>)
 8008636:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800863a:	bf94      	ite	ls
 800863c:	4690      	movls	r8, r2
 800863e:	4698      	movhi	r8, r3
 8008640:	2303      	movs	r3, #3
 8008642:	6123      	str	r3, [r4, #16]
 8008644:	f02b 0304 	bic.w	r3, fp, #4
 8008648:	6023      	str	r3, [r4, #0]
 800864a:	f04f 0900 	mov.w	r9, #0
 800864e:	9700      	str	r7, [sp, #0]
 8008650:	4633      	mov	r3, r6
 8008652:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008654:	4621      	mov	r1, r4
 8008656:	4628      	mov	r0, r5
 8008658:	f000 f9d2 	bl	8008a00 <_printf_common>
 800865c:	3001      	adds	r0, #1
 800865e:	f040 808d 	bne.w	800877c <_printf_float+0x1d0>
 8008662:	f04f 30ff 	mov.w	r0, #4294967295
 8008666:	b00d      	add	sp, #52	@ 0x34
 8008668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800866c:	4642      	mov	r2, r8
 800866e:	464b      	mov	r3, r9
 8008670:	4640      	mov	r0, r8
 8008672:	4649      	mov	r1, r9
 8008674:	f7f8 fa82 	bl	8000b7c <__aeabi_dcmpun>
 8008678:	b140      	cbz	r0, 800868c <_printf_float+0xe0>
 800867a:	464b      	mov	r3, r9
 800867c:	2b00      	cmp	r3, #0
 800867e:	bfbc      	itt	lt
 8008680:	232d      	movlt	r3, #45	@ 0x2d
 8008682:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008686:	4a7e      	ldr	r2, [pc, #504]	@ (8008880 <_printf_float+0x2d4>)
 8008688:	4b7e      	ldr	r3, [pc, #504]	@ (8008884 <_printf_float+0x2d8>)
 800868a:	e7d4      	b.n	8008636 <_printf_float+0x8a>
 800868c:	6863      	ldr	r3, [r4, #4]
 800868e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008692:	9206      	str	r2, [sp, #24]
 8008694:	1c5a      	adds	r2, r3, #1
 8008696:	d13b      	bne.n	8008710 <_printf_float+0x164>
 8008698:	2306      	movs	r3, #6
 800869a:	6063      	str	r3, [r4, #4]
 800869c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80086a0:	2300      	movs	r3, #0
 80086a2:	6022      	str	r2, [r4, #0]
 80086a4:	9303      	str	r3, [sp, #12]
 80086a6:	ab0a      	add	r3, sp, #40	@ 0x28
 80086a8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80086ac:	ab09      	add	r3, sp, #36	@ 0x24
 80086ae:	9300      	str	r3, [sp, #0]
 80086b0:	6861      	ldr	r1, [r4, #4]
 80086b2:	ec49 8b10 	vmov	d0, r8, r9
 80086b6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80086ba:	4628      	mov	r0, r5
 80086bc:	f7ff fed6 	bl	800846c <__cvt>
 80086c0:	9b06      	ldr	r3, [sp, #24]
 80086c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80086c4:	2b47      	cmp	r3, #71	@ 0x47
 80086c6:	4680      	mov	r8, r0
 80086c8:	d129      	bne.n	800871e <_printf_float+0x172>
 80086ca:	1cc8      	adds	r0, r1, #3
 80086cc:	db02      	blt.n	80086d4 <_printf_float+0x128>
 80086ce:	6863      	ldr	r3, [r4, #4]
 80086d0:	4299      	cmp	r1, r3
 80086d2:	dd41      	ble.n	8008758 <_printf_float+0x1ac>
 80086d4:	f1aa 0a02 	sub.w	sl, sl, #2
 80086d8:	fa5f fa8a 	uxtb.w	sl, sl
 80086dc:	3901      	subs	r1, #1
 80086de:	4652      	mov	r2, sl
 80086e0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80086e4:	9109      	str	r1, [sp, #36]	@ 0x24
 80086e6:	f7ff ff26 	bl	8008536 <__exponent>
 80086ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086ec:	1813      	adds	r3, r2, r0
 80086ee:	2a01      	cmp	r2, #1
 80086f0:	4681      	mov	r9, r0
 80086f2:	6123      	str	r3, [r4, #16]
 80086f4:	dc02      	bgt.n	80086fc <_printf_float+0x150>
 80086f6:	6822      	ldr	r2, [r4, #0]
 80086f8:	07d2      	lsls	r2, r2, #31
 80086fa:	d501      	bpl.n	8008700 <_printf_float+0x154>
 80086fc:	3301      	adds	r3, #1
 80086fe:	6123      	str	r3, [r4, #16]
 8008700:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008704:	2b00      	cmp	r3, #0
 8008706:	d0a2      	beq.n	800864e <_printf_float+0xa2>
 8008708:	232d      	movs	r3, #45	@ 0x2d
 800870a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800870e:	e79e      	b.n	800864e <_printf_float+0xa2>
 8008710:	9a06      	ldr	r2, [sp, #24]
 8008712:	2a47      	cmp	r2, #71	@ 0x47
 8008714:	d1c2      	bne.n	800869c <_printf_float+0xf0>
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1c0      	bne.n	800869c <_printf_float+0xf0>
 800871a:	2301      	movs	r3, #1
 800871c:	e7bd      	b.n	800869a <_printf_float+0xee>
 800871e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008722:	d9db      	bls.n	80086dc <_printf_float+0x130>
 8008724:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008728:	d118      	bne.n	800875c <_printf_float+0x1b0>
 800872a:	2900      	cmp	r1, #0
 800872c:	6863      	ldr	r3, [r4, #4]
 800872e:	dd0b      	ble.n	8008748 <_printf_float+0x19c>
 8008730:	6121      	str	r1, [r4, #16]
 8008732:	b913      	cbnz	r3, 800873a <_printf_float+0x18e>
 8008734:	6822      	ldr	r2, [r4, #0]
 8008736:	07d0      	lsls	r0, r2, #31
 8008738:	d502      	bpl.n	8008740 <_printf_float+0x194>
 800873a:	3301      	adds	r3, #1
 800873c:	440b      	add	r3, r1
 800873e:	6123      	str	r3, [r4, #16]
 8008740:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008742:	f04f 0900 	mov.w	r9, #0
 8008746:	e7db      	b.n	8008700 <_printf_float+0x154>
 8008748:	b913      	cbnz	r3, 8008750 <_printf_float+0x1a4>
 800874a:	6822      	ldr	r2, [r4, #0]
 800874c:	07d2      	lsls	r2, r2, #31
 800874e:	d501      	bpl.n	8008754 <_printf_float+0x1a8>
 8008750:	3302      	adds	r3, #2
 8008752:	e7f4      	b.n	800873e <_printf_float+0x192>
 8008754:	2301      	movs	r3, #1
 8008756:	e7f2      	b.n	800873e <_printf_float+0x192>
 8008758:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800875c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800875e:	4299      	cmp	r1, r3
 8008760:	db05      	blt.n	800876e <_printf_float+0x1c2>
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	6121      	str	r1, [r4, #16]
 8008766:	07d8      	lsls	r0, r3, #31
 8008768:	d5ea      	bpl.n	8008740 <_printf_float+0x194>
 800876a:	1c4b      	adds	r3, r1, #1
 800876c:	e7e7      	b.n	800873e <_printf_float+0x192>
 800876e:	2900      	cmp	r1, #0
 8008770:	bfd4      	ite	le
 8008772:	f1c1 0202 	rsble	r2, r1, #2
 8008776:	2201      	movgt	r2, #1
 8008778:	4413      	add	r3, r2
 800877a:	e7e0      	b.n	800873e <_printf_float+0x192>
 800877c:	6823      	ldr	r3, [r4, #0]
 800877e:	055a      	lsls	r2, r3, #21
 8008780:	d407      	bmi.n	8008792 <_printf_float+0x1e6>
 8008782:	6923      	ldr	r3, [r4, #16]
 8008784:	4642      	mov	r2, r8
 8008786:	4631      	mov	r1, r6
 8008788:	4628      	mov	r0, r5
 800878a:	47b8      	blx	r7
 800878c:	3001      	adds	r0, #1
 800878e:	d12b      	bne.n	80087e8 <_printf_float+0x23c>
 8008790:	e767      	b.n	8008662 <_printf_float+0xb6>
 8008792:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008796:	f240 80dd 	bls.w	8008954 <_printf_float+0x3a8>
 800879a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800879e:	2200      	movs	r2, #0
 80087a0:	2300      	movs	r3, #0
 80087a2:	f7f8 f9b9 	bl	8000b18 <__aeabi_dcmpeq>
 80087a6:	2800      	cmp	r0, #0
 80087a8:	d033      	beq.n	8008812 <_printf_float+0x266>
 80087aa:	4a37      	ldr	r2, [pc, #220]	@ (8008888 <_printf_float+0x2dc>)
 80087ac:	2301      	movs	r3, #1
 80087ae:	4631      	mov	r1, r6
 80087b0:	4628      	mov	r0, r5
 80087b2:	47b8      	blx	r7
 80087b4:	3001      	adds	r0, #1
 80087b6:	f43f af54 	beq.w	8008662 <_printf_float+0xb6>
 80087ba:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80087be:	4543      	cmp	r3, r8
 80087c0:	db02      	blt.n	80087c8 <_printf_float+0x21c>
 80087c2:	6823      	ldr	r3, [r4, #0]
 80087c4:	07d8      	lsls	r0, r3, #31
 80087c6:	d50f      	bpl.n	80087e8 <_printf_float+0x23c>
 80087c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087cc:	4631      	mov	r1, r6
 80087ce:	4628      	mov	r0, r5
 80087d0:	47b8      	blx	r7
 80087d2:	3001      	adds	r0, #1
 80087d4:	f43f af45 	beq.w	8008662 <_printf_float+0xb6>
 80087d8:	f04f 0900 	mov.w	r9, #0
 80087dc:	f108 38ff 	add.w	r8, r8, #4294967295
 80087e0:	f104 0a1a 	add.w	sl, r4, #26
 80087e4:	45c8      	cmp	r8, r9
 80087e6:	dc09      	bgt.n	80087fc <_printf_float+0x250>
 80087e8:	6823      	ldr	r3, [r4, #0]
 80087ea:	079b      	lsls	r3, r3, #30
 80087ec:	f100 8103 	bmi.w	80089f6 <_printf_float+0x44a>
 80087f0:	68e0      	ldr	r0, [r4, #12]
 80087f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087f4:	4298      	cmp	r0, r3
 80087f6:	bfb8      	it	lt
 80087f8:	4618      	movlt	r0, r3
 80087fa:	e734      	b.n	8008666 <_printf_float+0xba>
 80087fc:	2301      	movs	r3, #1
 80087fe:	4652      	mov	r2, sl
 8008800:	4631      	mov	r1, r6
 8008802:	4628      	mov	r0, r5
 8008804:	47b8      	blx	r7
 8008806:	3001      	adds	r0, #1
 8008808:	f43f af2b 	beq.w	8008662 <_printf_float+0xb6>
 800880c:	f109 0901 	add.w	r9, r9, #1
 8008810:	e7e8      	b.n	80087e4 <_printf_float+0x238>
 8008812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008814:	2b00      	cmp	r3, #0
 8008816:	dc39      	bgt.n	800888c <_printf_float+0x2e0>
 8008818:	4a1b      	ldr	r2, [pc, #108]	@ (8008888 <_printf_float+0x2dc>)
 800881a:	2301      	movs	r3, #1
 800881c:	4631      	mov	r1, r6
 800881e:	4628      	mov	r0, r5
 8008820:	47b8      	blx	r7
 8008822:	3001      	adds	r0, #1
 8008824:	f43f af1d 	beq.w	8008662 <_printf_float+0xb6>
 8008828:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800882c:	ea59 0303 	orrs.w	r3, r9, r3
 8008830:	d102      	bne.n	8008838 <_printf_float+0x28c>
 8008832:	6823      	ldr	r3, [r4, #0]
 8008834:	07d9      	lsls	r1, r3, #31
 8008836:	d5d7      	bpl.n	80087e8 <_printf_float+0x23c>
 8008838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800883c:	4631      	mov	r1, r6
 800883e:	4628      	mov	r0, r5
 8008840:	47b8      	blx	r7
 8008842:	3001      	adds	r0, #1
 8008844:	f43f af0d 	beq.w	8008662 <_printf_float+0xb6>
 8008848:	f04f 0a00 	mov.w	sl, #0
 800884c:	f104 0b1a 	add.w	fp, r4, #26
 8008850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008852:	425b      	negs	r3, r3
 8008854:	4553      	cmp	r3, sl
 8008856:	dc01      	bgt.n	800885c <_printf_float+0x2b0>
 8008858:	464b      	mov	r3, r9
 800885a:	e793      	b.n	8008784 <_printf_float+0x1d8>
 800885c:	2301      	movs	r3, #1
 800885e:	465a      	mov	r2, fp
 8008860:	4631      	mov	r1, r6
 8008862:	4628      	mov	r0, r5
 8008864:	47b8      	blx	r7
 8008866:	3001      	adds	r0, #1
 8008868:	f43f aefb 	beq.w	8008662 <_printf_float+0xb6>
 800886c:	f10a 0a01 	add.w	sl, sl, #1
 8008870:	e7ee      	b.n	8008850 <_printf_float+0x2a4>
 8008872:	bf00      	nop
 8008874:	7fefffff 	.word	0x7fefffff
 8008878:	0800cc24 	.word	0x0800cc24
 800887c:	0800cc28 	.word	0x0800cc28
 8008880:	0800cc2c 	.word	0x0800cc2c
 8008884:	0800cc30 	.word	0x0800cc30
 8008888:	0800cc34 	.word	0x0800cc34
 800888c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800888e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008892:	4553      	cmp	r3, sl
 8008894:	bfa8      	it	ge
 8008896:	4653      	movge	r3, sl
 8008898:	2b00      	cmp	r3, #0
 800889a:	4699      	mov	r9, r3
 800889c:	dc36      	bgt.n	800890c <_printf_float+0x360>
 800889e:	f04f 0b00 	mov.w	fp, #0
 80088a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088a6:	f104 021a 	add.w	r2, r4, #26
 80088aa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80088ac:	9306      	str	r3, [sp, #24]
 80088ae:	eba3 0309 	sub.w	r3, r3, r9
 80088b2:	455b      	cmp	r3, fp
 80088b4:	dc31      	bgt.n	800891a <_printf_float+0x36e>
 80088b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b8:	459a      	cmp	sl, r3
 80088ba:	dc3a      	bgt.n	8008932 <_printf_float+0x386>
 80088bc:	6823      	ldr	r3, [r4, #0]
 80088be:	07da      	lsls	r2, r3, #31
 80088c0:	d437      	bmi.n	8008932 <_printf_float+0x386>
 80088c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c4:	ebaa 0903 	sub.w	r9, sl, r3
 80088c8:	9b06      	ldr	r3, [sp, #24]
 80088ca:	ebaa 0303 	sub.w	r3, sl, r3
 80088ce:	4599      	cmp	r9, r3
 80088d0:	bfa8      	it	ge
 80088d2:	4699      	movge	r9, r3
 80088d4:	f1b9 0f00 	cmp.w	r9, #0
 80088d8:	dc33      	bgt.n	8008942 <_printf_float+0x396>
 80088da:	f04f 0800 	mov.w	r8, #0
 80088de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088e2:	f104 0b1a 	add.w	fp, r4, #26
 80088e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088e8:	ebaa 0303 	sub.w	r3, sl, r3
 80088ec:	eba3 0309 	sub.w	r3, r3, r9
 80088f0:	4543      	cmp	r3, r8
 80088f2:	f77f af79 	ble.w	80087e8 <_printf_float+0x23c>
 80088f6:	2301      	movs	r3, #1
 80088f8:	465a      	mov	r2, fp
 80088fa:	4631      	mov	r1, r6
 80088fc:	4628      	mov	r0, r5
 80088fe:	47b8      	blx	r7
 8008900:	3001      	adds	r0, #1
 8008902:	f43f aeae 	beq.w	8008662 <_printf_float+0xb6>
 8008906:	f108 0801 	add.w	r8, r8, #1
 800890a:	e7ec      	b.n	80088e6 <_printf_float+0x33a>
 800890c:	4642      	mov	r2, r8
 800890e:	4631      	mov	r1, r6
 8008910:	4628      	mov	r0, r5
 8008912:	47b8      	blx	r7
 8008914:	3001      	adds	r0, #1
 8008916:	d1c2      	bne.n	800889e <_printf_float+0x2f2>
 8008918:	e6a3      	b.n	8008662 <_printf_float+0xb6>
 800891a:	2301      	movs	r3, #1
 800891c:	4631      	mov	r1, r6
 800891e:	4628      	mov	r0, r5
 8008920:	9206      	str	r2, [sp, #24]
 8008922:	47b8      	blx	r7
 8008924:	3001      	adds	r0, #1
 8008926:	f43f ae9c 	beq.w	8008662 <_printf_float+0xb6>
 800892a:	9a06      	ldr	r2, [sp, #24]
 800892c:	f10b 0b01 	add.w	fp, fp, #1
 8008930:	e7bb      	b.n	80088aa <_printf_float+0x2fe>
 8008932:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008936:	4631      	mov	r1, r6
 8008938:	4628      	mov	r0, r5
 800893a:	47b8      	blx	r7
 800893c:	3001      	adds	r0, #1
 800893e:	d1c0      	bne.n	80088c2 <_printf_float+0x316>
 8008940:	e68f      	b.n	8008662 <_printf_float+0xb6>
 8008942:	9a06      	ldr	r2, [sp, #24]
 8008944:	464b      	mov	r3, r9
 8008946:	4442      	add	r2, r8
 8008948:	4631      	mov	r1, r6
 800894a:	4628      	mov	r0, r5
 800894c:	47b8      	blx	r7
 800894e:	3001      	adds	r0, #1
 8008950:	d1c3      	bne.n	80088da <_printf_float+0x32e>
 8008952:	e686      	b.n	8008662 <_printf_float+0xb6>
 8008954:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008958:	f1ba 0f01 	cmp.w	sl, #1
 800895c:	dc01      	bgt.n	8008962 <_printf_float+0x3b6>
 800895e:	07db      	lsls	r3, r3, #31
 8008960:	d536      	bpl.n	80089d0 <_printf_float+0x424>
 8008962:	2301      	movs	r3, #1
 8008964:	4642      	mov	r2, r8
 8008966:	4631      	mov	r1, r6
 8008968:	4628      	mov	r0, r5
 800896a:	47b8      	blx	r7
 800896c:	3001      	adds	r0, #1
 800896e:	f43f ae78 	beq.w	8008662 <_printf_float+0xb6>
 8008972:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008976:	4631      	mov	r1, r6
 8008978:	4628      	mov	r0, r5
 800897a:	47b8      	blx	r7
 800897c:	3001      	adds	r0, #1
 800897e:	f43f ae70 	beq.w	8008662 <_printf_float+0xb6>
 8008982:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008986:	2200      	movs	r2, #0
 8008988:	2300      	movs	r3, #0
 800898a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800898e:	f7f8 f8c3 	bl	8000b18 <__aeabi_dcmpeq>
 8008992:	b9c0      	cbnz	r0, 80089c6 <_printf_float+0x41a>
 8008994:	4653      	mov	r3, sl
 8008996:	f108 0201 	add.w	r2, r8, #1
 800899a:	4631      	mov	r1, r6
 800899c:	4628      	mov	r0, r5
 800899e:	47b8      	blx	r7
 80089a0:	3001      	adds	r0, #1
 80089a2:	d10c      	bne.n	80089be <_printf_float+0x412>
 80089a4:	e65d      	b.n	8008662 <_printf_float+0xb6>
 80089a6:	2301      	movs	r3, #1
 80089a8:	465a      	mov	r2, fp
 80089aa:	4631      	mov	r1, r6
 80089ac:	4628      	mov	r0, r5
 80089ae:	47b8      	blx	r7
 80089b0:	3001      	adds	r0, #1
 80089b2:	f43f ae56 	beq.w	8008662 <_printf_float+0xb6>
 80089b6:	f108 0801 	add.w	r8, r8, #1
 80089ba:	45d0      	cmp	r8, sl
 80089bc:	dbf3      	blt.n	80089a6 <_printf_float+0x3fa>
 80089be:	464b      	mov	r3, r9
 80089c0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80089c4:	e6df      	b.n	8008786 <_printf_float+0x1da>
 80089c6:	f04f 0800 	mov.w	r8, #0
 80089ca:	f104 0b1a 	add.w	fp, r4, #26
 80089ce:	e7f4      	b.n	80089ba <_printf_float+0x40e>
 80089d0:	2301      	movs	r3, #1
 80089d2:	4642      	mov	r2, r8
 80089d4:	e7e1      	b.n	800899a <_printf_float+0x3ee>
 80089d6:	2301      	movs	r3, #1
 80089d8:	464a      	mov	r2, r9
 80089da:	4631      	mov	r1, r6
 80089dc:	4628      	mov	r0, r5
 80089de:	47b8      	blx	r7
 80089e0:	3001      	adds	r0, #1
 80089e2:	f43f ae3e 	beq.w	8008662 <_printf_float+0xb6>
 80089e6:	f108 0801 	add.w	r8, r8, #1
 80089ea:	68e3      	ldr	r3, [r4, #12]
 80089ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089ee:	1a5b      	subs	r3, r3, r1
 80089f0:	4543      	cmp	r3, r8
 80089f2:	dcf0      	bgt.n	80089d6 <_printf_float+0x42a>
 80089f4:	e6fc      	b.n	80087f0 <_printf_float+0x244>
 80089f6:	f04f 0800 	mov.w	r8, #0
 80089fa:	f104 0919 	add.w	r9, r4, #25
 80089fe:	e7f4      	b.n	80089ea <_printf_float+0x43e>

08008a00 <_printf_common>:
 8008a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a04:	4616      	mov	r6, r2
 8008a06:	4698      	mov	r8, r3
 8008a08:	688a      	ldr	r2, [r1, #8]
 8008a0a:	690b      	ldr	r3, [r1, #16]
 8008a0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a10:	4293      	cmp	r3, r2
 8008a12:	bfb8      	it	lt
 8008a14:	4613      	movlt	r3, r2
 8008a16:	6033      	str	r3, [r6, #0]
 8008a18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a1c:	4607      	mov	r7, r0
 8008a1e:	460c      	mov	r4, r1
 8008a20:	b10a      	cbz	r2, 8008a26 <_printf_common+0x26>
 8008a22:	3301      	adds	r3, #1
 8008a24:	6033      	str	r3, [r6, #0]
 8008a26:	6823      	ldr	r3, [r4, #0]
 8008a28:	0699      	lsls	r1, r3, #26
 8008a2a:	bf42      	ittt	mi
 8008a2c:	6833      	ldrmi	r3, [r6, #0]
 8008a2e:	3302      	addmi	r3, #2
 8008a30:	6033      	strmi	r3, [r6, #0]
 8008a32:	6825      	ldr	r5, [r4, #0]
 8008a34:	f015 0506 	ands.w	r5, r5, #6
 8008a38:	d106      	bne.n	8008a48 <_printf_common+0x48>
 8008a3a:	f104 0a19 	add.w	sl, r4, #25
 8008a3e:	68e3      	ldr	r3, [r4, #12]
 8008a40:	6832      	ldr	r2, [r6, #0]
 8008a42:	1a9b      	subs	r3, r3, r2
 8008a44:	42ab      	cmp	r3, r5
 8008a46:	dc26      	bgt.n	8008a96 <_printf_common+0x96>
 8008a48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a4c:	6822      	ldr	r2, [r4, #0]
 8008a4e:	3b00      	subs	r3, #0
 8008a50:	bf18      	it	ne
 8008a52:	2301      	movne	r3, #1
 8008a54:	0692      	lsls	r2, r2, #26
 8008a56:	d42b      	bmi.n	8008ab0 <_printf_common+0xb0>
 8008a58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a5c:	4641      	mov	r1, r8
 8008a5e:	4638      	mov	r0, r7
 8008a60:	47c8      	blx	r9
 8008a62:	3001      	adds	r0, #1
 8008a64:	d01e      	beq.n	8008aa4 <_printf_common+0xa4>
 8008a66:	6823      	ldr	r3, [r4, #0]
 8008a68:	6922      	ldr	r2, [r4, #16]
 8008a6a:	f003 0306 	and.w	r3, r3, #6
 8008a6e:	2b04      	cmp	r3, #4
 8008a70:	bf02      	ittt	eq
 8008a72:	68e5      	ldreq	r5, [r4, #12]
 8008a74:	6833      	ldreq	r3, [r6, #0]
 8008a76:	1aed      	subeq	r5, r5, r3
 8008a78:	68a3      	ldr	r3, [r4, #8]
 8008a7a:	bf0c      	ite	eq
 8008a7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a80:	2500      	movne	r5, #0
 8008a82:	4293      	cmp	r3, r2
 8008a84:	bfc4      	itt	gt
 8008a86:	1a9b      	subgt	r3, r3, r2
 8008a88:	18ed      	addgt	r5, r5, r3
 8008a8a:	2600      	movs	r6, #0
 8008a8c:	341a      	adds	r4, #26
 8008a8e:	42b5      	cmp	r5, r6
 8008a90:	d11a      	bne.n	8008ac8 <_printf_common+0xc8>
 8008a92:	2000      	movs	r0, #0
 8008a94:	e008      	b.n	8008aa8 <_printf_common+0xa8>
 8008a96:	2301      	movs	r3, #1
 8008a98:	4652      	mov	r2, sl
 8008a9a:	4641      	mov	r1, r8
 8008a9c:	4638      	mov	r0, r7
 8008a9e:	47c8      	blx	r9
 8008aa0:	3001      	adds	r0, #1
 8008aa2:	d103      	bne.n	8008aac <_printf_common+0xac>
 8008aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aac:	3501      	adds	r5, #1
 8008aae:	e7c6      	b.n	8008a3e <_printf_common+0x3e>
 8008ab0:	18e1      	adds	r1, r4, r3
 8008ab2:	1c5a      	adds	r2, r3, #1
 8008ab4:	2030      	movs	r0, #48	@ 0x30
 8008ab6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008aba:	4422      	add	r2, r4
 8008abc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ac0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ac4:	3302      	adds	r3, #2
 8008ac6:	e7c7      	b.n	8008a58 <_printf_common+0x58>
 8008ac8:	2301      	movs	r3, #1
 8008aca:	4622      	mov	r2, r4
 8008acc:	4641      	mov	r1, r8
 8008ace:	4638      	mov	r0, r7
 8008ad0:	47c8      	blx	r9
 8008ad2:	3001      	adds	r0, #1
 8008ad4:	d0e6      	beq.n	8008aa4 <_printf_common+0xa4>
 8008ad6:	3601      	adds	r6, #1
 8008ad8:	e7d9      	b.n	8008a8e <_printf_common+0x8e>
	...

08008adc <_printf_i>:
 8008adc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ae0:	7e0f      	ldrb	r7, [r1, #24]
 8008ae2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ae4:	2f78      	cmp	r7, #120	@ 0x78
 8008ae6:	4691      	mov	r9, r2
 8008ae8:	4680      	mov	r8, r0
 8008aea:	460c      	mov	r4, r1
 8008aec:	469a      	mov	sl, r3
 8008aee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008af2:	d807      	bhi.n	8008b04 <_printf_i+0x28>
 8008af4:	2f62      	cmp	r7, #98	@ 0x62
 8008af6:	d80a      	bhi.n	8008b0e <_printf_i+0x32>
 8008af8:	2f00      	cmp	r7, #0
 8008afa:	f000 80d2 	beq.w	8008ca2 <_printf_i+0x1c6>
 8008afe:	2f58      	cmp	r7, #88	@ 0x58
 8008b00:	f000 80b9 	beq.w	8008c76 <_printf_i+0x19a>
 8008b04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b0c:	e03a      	b.n	8008b84 <_printf_i+0xa8>
 8008b0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b12:	2b15      	cmp	r3, #21
 8008b14:	d8f6      	bhi.n	8008b04 <_printf_i+0x28>
 8008b16:	a101      	add	r1, pc, #4	@ (adr r1, 8008b1c <_printf_i+0x40>)
 8008b18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b1c:	08008b75 	.word	0x08008b75
 8008b20:	08008b89 	.word	0x08008b89
 8008b24:	08008b05 	.word	0x08008b05
 8008b28:	08008b05 	.word	0x08008b05
 8008b2c:	08008b05 	.word	0x08008b05
 8008b30:	08008b05 	.word	0x08008b05
 8008b34:	08008b89 	.word	0x08008b89
 8008b38:	08008b05 	.word	0x08008b05
 8008b3c:	08008b05 	.word	0x08008b05
 8008b40:	08008b05 	.word	0x08008b05
 8008b44:	08008b05 	.word	0x08008b05
 8008b48:	08008c89 	.word	0x08008c89
 8008b4c:	08008bb3 	.word	0x08008bb3
 8008b50:	08008c43 	.word	0x08008c43
 8008b54:	08008b05 	.word	0x08008b05
 8008b58:	08008b05 	.word	0x08008b05
 8008b5c:	08008cab 	.word	0x08008cab
 8008b60:	08008b05 	.word	0x08008b05
 8008b64:	08008bb3 	.word	0x08008bb3
 8008b68:	08008b05 	.word	0x08008b05
 8008b6c:	08008b05 	.word	0x08008b05
 8008b70:	08008c4b 	.word	0x08008c4b
 8008b74:	6833      	ldr	r3, [r6, #0]
 8008b76:	1d1a      	adds	r2, r3, #4
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	6032      	str	r2, [r6, #0]
 8008b7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b84:	2301      	movs	r3, #1
 8008b86:	e09d      	b.n	8008cc4 <_printf_i+0x1e8>
 8008b88:	6833      	ldr	r3, [r6, #0]
 8008b8a:	6820      	ldr	r0, [r4, #0]
 8008b8c:	1d19      	adds	r1, r3, #4
 8008b8e:	6031      	str	r1, [r6, #0]
 8008b90:	0606      	lsls	r6, r0, #24
 8008b92:	d501      	bpl.n	8008b98 <_printf_i+0xbc>
 8008b94:	681d      	ldr	r5, [r3, #0]
 8008b96:	e003      	b.n	8008ba0 <_printf_i+0xc4>
 8008b98:	0645      	lsls	r5, r0, #25
 8008b9a:	d5fb      	bpl.n	8008b94 <_printf_i+0xb8>
 8008b9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008ba0:	2d00      	cmp	r5, #0
 8008ba2:	da03      	bge.n	8008bac <_printf_i+0xd0>
 8008ba4:	232d      	movs	r3, #45	@ 0x2d
 8008ba6:	426d      	negs	r5, r5
 8008ba8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bac:	4859      	ldr	r0, [pc, #356]	@ (8008d14 <_printf_i+0x238>)
 8008bae:	230a      	movs	r3, #10
 8008bb0:	e011      	b.n	8008bd6 <_printf_i+0xfa>
 8008bb2:	6821      	ldr	r1, [r4, #0]
 8008bb4:	6833      	ldr	r3, [r6, #0]
 8008bb6:	0608      	lsls	r0, r1, #24
 8008bb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8008bbc:	d402      	bmi.n	8008bc4 <_printf_i+0xe8>
 8008bbe:	0649      	lsls	r1, r1, #25
 8008bc0:	bf48      	it	mi
 8008bc2:	b2ad      	uxthmi	r5, r5
 8008bc4:	2f6f      	cmp	r7, #111	@ 0x6f
 8008bc6:	4853      	ldr	r0, [pc, #332]	@ (8008d14 <_printf_i+0x238>)
 8008bc8:	6033      	str	r3, [r6, #0]
 8008bca:	bf14      	ite	ne
 8008bcc:	230a      	movne	r3, #10
 8008bce:	2308      	moveq	r3, #8
 8008bd0:	2100      	movs	r1, #0
 8008bd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008bd6:	6866      	ldr	r6, [r4, #4]
 8008bd8:	60a6      	str	r6, [r4, #8]
 8008bda:	2e00      	cmp	r6, #0
 8008bdc:	bfa2      	ittt	ge
 8008bde:	6821      	ldrge	r1, [r4, #0]
 8008be0:	f021 0104 	bicge.w	r1, r1, #4
 8008be4:	6021      	strge	r1, [r4, #0]
 8008be6:	b90d      	cbnz	r5, 8008bec <_printf_i+0x110>
 8008be8:	2e00      	cmp	r6, #0
 8008bea:	d04b      	beq.n	8008c84 <_printf_i+0x1a8>
 8008bec:	4616      	mov	r6, r2
 8008bee:	fbb5 f1f3 	udiv	r1, r5, r3
 8008bf2:	fb03 5711 	mls	r7, r3, r1, r5
 8008bf6:	5dc7      	ldrb	r7, [r0, r7]
 8008bf8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bfc:	462f      	mov	r7, r5
 8008bfe:	42bb      	cmp	r3, r7
 8008c00:	460d      	mov	r5, r1
 8008c02:	d9f4      	bls.n	8008bee <_printf_i+0x112>
 8008c04:	2b08      	cmp	r3, #8
 8008c06:	d10b      	bne.n	8008c20 <_printf_i+0x144>
 8008c08:	6823      	ldr	r3, [r4, #0]
 8008c0a:	07df      	lsls	r7, r3, #31
 8008c0c:	d508      	bpl.n	8008c20 <_printf_i+0x144>
 8008c0e:	6923      	ldr	r3, [r4, #16]
 8008c10:	6861      	ldr	r1, [r4, #4]
 8008c12:	4299      	cmp	r1, r3
 8008c14:	bfde      	ittt	le
 8008c16:	2330      	movle	r3, #48	@ 0x30
 8008c18:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c1c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c20:	1b92      	subs	r2, r2, r6
 8008c22:	6122      	str	r2, [r4, #16]
 8008c24:	f8cd a000 	str.w	sl, [sp]
 8008c28:	464b      	mov	r3, r9
 8008c2a:	aa03      	add	r2, sp, #12
 8008c2c:	4621      	mov	r1, r4
 8008c2e:	4640      	mov	r0, r8
 8008c30:	f7ff fee6 	bl	8008a00 <_printf_common>
 8008c34:	3001      	adds	r0, #1
 8008c36:	d14a      	bne.n	8008cce <_printf_i+0x1f2>
 8008c38:	f04f 30ff 	mov.w	r0, #4294967295
 8008c3c:	b004      	add	sp, #16
 8008c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c42:	6823      	ldr	r3, [r4, #0]
 8008c44:	f043 0320 	orr.w	r3, r3, #32
 8008c48:	6023      	str	r3, [r4, #0]
 8008c4a:	4833      	ldr	r0, [pc, #204]	@ (8008d18 <_printf_i+0x23c>)
 8008c4c:	2778      	movs	r7, #120	@ 0x78
 8008c4e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c52:	6823      	ldr	r3, [r4, #0]
 8008c54:	6831      	ldr	r1, [r6, #0]
 8008c56:	061f      	lsls	r7, r3, #24
 8008c58:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c5c:	d402      	bmi.n	8008c64 <_printf_i+0x188>
 8008c5e:	065f      	lsls	r7, r3, #25
 8008c60:	bf48      	it	mi
 8008c62:	b2ad      	uxthmi	r5, r5
 8008c64:	6031      	str	r1, [r6, #0]
 8008c66:	07d9      	lsls	r1, r3, #31
 8008c68:	bf44      	itt	mi
 8008c6a:	f043 0320 	orrmi.w	r3, r3, #32
 8008c6e:	6023      	strmi	r3, [r4, #0]
 8008c70:	b11d      	cbz	r5, 8008c7a <_printf_i+0x19e>
 8008c72:	2310      	movs	r3, #16
 8008c74:	e7ac      	b.n	8008bd0 <_printf_i+0xf4>
 8008c76:	4827      	ldr	r0, [pc, #156]	@ (8008d14 <_printf_i+0x238>)
 8008c78:	e7e9      	b.n	8008c4e <_printf_i+0x172>
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	f023 0320 	bic.w	r3, r3, #32
 8008c80:	6023      	str	r3, [r4, #0]
 8008c82:	e7f6      	b.n	8008c72 <_printf_i+0x196>
 8008c84:	4616      	mov	r6, r2
 8008c86:	e7bd      	b.n	8008c04 <_printf_i+0x128>
 8008c88:	6833      	ldr	r3, [r6, #0]
 8008c8a:	6825      	ldr	r5, [r4, #0]
 8008c8c:	6961      	ldr	r1, [r4, #20]
 8008c8e:	1d18      	adds	r0, r3, #4
 8008c90:	6030      	str	r0, [r6, #0]
 8008c92:	062e      	lsls	r6, r5, #24
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	d501      	bpl.n	8008c9c <_printf_i+0x1c0>
 8008c98:	6019      	str	r1, [r3, #0]
 8008c9a:	e002      	b.n	8008ca2 <_printf_i+0x1c6>
 8008c9c:	0668      	lsls	r0, r5, #25
 8008c9e:	d5fb      	bpl.n	8008c98 <_printf_i+0x1bc>
 8008ca0:	8019      	strh	r1, [r3, #0]
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	6123      	str	r3, [r4, #16]
 8008ca6:	4616      	mov	r6, r2
 8008ca8:	e7bc      	b.n	8008c24 <_printf_i+0x148>
 8008caa:	6833      	ldr	r3, [r6, #0]
 8008cac:	1d1a      	adds	r2, r3, #4
 8008cae:	6032      	str	r2, [r6, #0]
 8008cb0:	681e      	ldr	r6, [r3, #0]
 8008cb2:	6862      	ldr	r2, [r4, #4]
 8008cb4:	2100      	movs	r1, #0
 8008cb6:	4630      	mov	r0, r6
 8008cb8:	f7f7 fab2 	bl	8000220 <memchr>
 8008cbc:	b108      	cbz	r0, 8008cc2 <_printf_i+0x1e6>
 8008cbe:	1b80      	subs	r0, r0, r6
 8008cc0:	6060      	str	r0, [r4, #4]
 8008cc2:	6863      	ldr	r3, [r4, #4]
 8008cc4:	6123      	str	r3, [r4, #16]
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ccc:	e7aa      	b.n	8008c24 <_printf_i+0x148>
 8008cce:	6923      	ldr	r3, [r4, #16]
 8008cd0:	4632      	mov	r2, r6
 8008cd2:	4649      	mov	r1, r9
 8008cd4:	4640      	mov	r0, r8
 8008cd6:	47d0      	blx	sl
 8008cd8:	3001      	adds	r0, #1
 8008cda:	d0ad      	beq.n	8008c38 <_printf_i+0x15c>
 8008cdc:	6823      	ldr	r3, [r4, #0]
 8008cde:	079b      	lsls	r3, r3, #30
 8008ce0:	d413      	bmi.n	8008d0a <_printf_i+0x22e>
 8008ce2:	68e0      	ldr	r0, [r4, #12]
 8008ce4:	9b03      	ldr	r3, [sp, #12]
 8008ce6:	4298      	cmp	r0, r3
 8008ce8:	bfb8      	it	lt
 8008cea:	4618      	movlt	r0, r3
 8008cec:	e7a6      	b.n	8008c3c <_printf_i+0x160>
 8008cee:	2301      	movs	r3, #1
 8008cf0:	4632      	mov	r2, r6
 8008cf2:	4649      	mov	r1, r9
 8008cf4:	4640      	mov	r0, r8
 8008cf6:	47d0      	blx	sl
 8008cf8:	3001      	adds	r0, #1
 8008cfa:	d09d      	beq.n	8008c38 <_printf_i+0x15c>
 8008cfc:	3501      	adds	r5, #1
 8008cfe:	68e3      	ldr	r3, [r4, #12]
 8008d00:	9903      	ldr	r1, [sp, #12]
 8008d02:	1a5b      	subs	r3, r3, r1
 8008d04:	42ab      	cmp	r3, r5
 8008d06:	dcf2      	bgt.n	8008cee <_printf_i+0x212>
 8008d08:	e7eb      	b.n	8008ce2 <_printf_i+0x206>
 8008d0a:	2500      	movs	r5, #0
 8008d0c:	f104 0619 	add.w	r6, r4, #25
 8008d10:	e7f5      	b.n	8008cfe <_printf_i+0x222>
 8008d12:	bf00      	nop
 8008d14:	0800cc36 	.word	0x0800cc36
 8008d18:	0800cc47 	.word	0x0800cc47

08008d1c <_scanf_float>:
 8008d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d20:	b087      	sub	sp, #28
 8008d22:	4617      	mov	r7, r2
 8008d24:	9303      	str	r3, [sp, #12]
 8008d26:	688b      	ldr	r3, [r1, #8]
 8008d28:	1e5a      	subs	r2, r3, #1
 8008d2a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008d2e:	bf81      	itttt	hi
 8008d30:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008d34:	eb03 0b05 	addhi.w	fp, r3, r5
 8008d38:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008d3c:	608b      	strhi	r3, [r1, #8]
 8008d3e:	680b      	ldr	r3, [r1, #0]
 8008d40:	460a      	mov	r2, r1
 8008d42:	f04f 0500 	mov.w	r5, #0
 8008d46:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008d4a:	f842 3b1c 	str.w	r3, [r2], #28
 8008d4e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008d52:	4680      	mov	r8, r0
 8008d54:	460c      	mov	r4, r1
 8008d56:	bf98      	it	ls
 8008d58:	f04f 0b00 	movls.w	fp, #0
 8008d5c:	9201      	str	r2, [sp, #4]
 8008d5e:	4616      	mov	r6, r2
 8008d60:	46aa      	mov	sl, r5
 8008d62:	46a9      	mov	r9, r5
 8008d64:	9502      	str	r5, [sp, #8]
 8008d66:	68a2      	ldr	r2, [r4, #8]
 8008d68:	b152      	cbz	r2, 8008d80 <_scanf_float+0x64>
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	2b4e      	cmp	r3, #78	@ 0x4e
 8008d70:	d864      	bhi.n	8008e3c <_scanf_float+0x120>
 8008d72:	2b40      	cmp	r3, #64	@ 0x40
 8008d74:	d83c      	bhi.n	8008df0 <_scanf_float+0xd4>
 8008d76:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008d7a:	b2c8      	uxtb	r0, r1
 8008d7c:	280e      	cmp	r0, #14
 8008d7e:	d93a      	bls.n	8008df6 <_scanf_float+0xda>
 8008d80:	f1b9 0f00 	cmp.w	r9, #0
 8008d84:	d003      	beq.n	8008d8e <_scanf_float+0x72>
 8008d86:	6823      	ldr	r3, [r4, #0]
 8008d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d8c:	6023      	str	r3, [r4, #0]
 8008d8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d92:	f1ba 0f01 	cmp.w	sl, #1
 8008d96:	f200 8117 	bhi.w	8008fc8 <_scanf_float+0x2ac>
 8008d9a:	9b01      	ldr	r3, [sp, #4]
 8008d9c:	429e      	cmp	r6, r3
 8008d9e:	f200 8108 	bhi.w	8008fb2 <_scanf_float+0x296>
 8008da2:	2001      	movs	r0, #1
 8008da4:	b007      	add	sp, #28
 8008da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008daa:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008dae:	2a0d      	cmp	r2, #13
 8008db0:	d8e6      	bhi.n	8008d80 <_scanf_float+0x64>
 8008db2:	a101      	add	r1, pc, #4	@ (adr r1, 8008db8 <_scanf_float+0x9c>)
 8008db4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008db8:	08008eff 	.word	0x08008eff
 8008dbc:	08008d81 	.word	0x08008d81
 8008dc0:	08008d81 	.word	0x08008d81
 8008dc4:	08008d81 	.word	0x08008d81
 8008dc8:	08008f5f 	.word	0x08008f5f
 8008dcc:	08008f37 	.word	0x08008f37
 8008dd0:	08008d81 	.word	0x08008d81
 8008dd4:	08008d81 	.word	0x08008d81
 8008dd8:	08008f0d 	.word	0x08008f0d
 8008ddc:	08008d81 	.word	0x08008d81
 8008de0:	08008d81 	.word	0x08008d81
 8008de4:	08008d81 	.word	0x08008d81
 8008de8:	08008d81 	.word	0x08008d81
 8008dec:	08008ec5 	.word	0x08008ec5
 8008df0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008df4:	e7db      	b.n	8008dae <_scanf_float+0x92>
 8008df6:	290e      	cmp	r1, #14
 8008df8:	d8c2      	bhi.n	8008d80 <_scanf_float+0x64>
 8008dfa:	a001      	add	r0, pc, #4	@ (adr r0, 8008e00 <_scanf_float+0xe4>)
 8008dfc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008e00:	08008eb5 	.word	0x08008eb5
 8008e04:	08008d81 	.word	0x08008d81
 8008e08:	08008eb5 	.word	0x08008eb5
 8008e0c:	08008f4b 	.word	0x08008f4b
 8008e10:	08008d81 	.word	0x08008d81
 8008e14:	08008e5d 	.word	0x08008e5d
 8008e18:	08008e9b 	.word	0x08008e9b
 8008e1c:	08008e9b 	.word	0x08008e9b
 8008e20:	08008e9b 	.word	0x08008e9b
 8008e24:	08008e9b 	.word	0x08008e9b
 8008e28:	08008e9b 	.word	0x08008e9b
 8008e2c:	08008e9b 	.word	0x08008e9b
 8008e30:	08008e9b 	.word	0x08008e9b
 8008e34:	08008e9b 	.word	0x08008e9b
 8008e38:	08008e9b 	.word	0x08008e9b
 8008e3c:	2b6e      	cmp	r3, #110	@ 0x6e
 8008e3e:	d809      	bhi.n	8008e54 <_scanf_float+0x138>
 8008e40:	2b60      	cmp	r3, #96	@ 0x60
 8008e42:	d8b2      	bhi.n	8008daa <_scanf_float+0x8e>
 8008e44:	2b54      	cmp	r3, #84	@ 0x54
 8008e46:	d07b      	beq.n	8008f40 <_scanf_float+0x224>
 8008e48:	2b59      	cmp	r3, #89	@ 0x59
 8008e4a:	d199      	bne.n	8008d80 <_scanf_float+0x64>
 8008e4c:	2d07      	cmp	r5, #7
 8008e4e:	d197      	bne.n	8008d80 <_scanf_float+0x64>
 8008e50:	2508      	movs	r5, #8
 8008e52:	e02c      	b.n	8008eae <_scanf_float+0x192>
 8008e54:	2b74      	cmp	r3, #116	@ 0x74
 8008e56:	d073      	beq.n	8008f40 <_scanf_float+0x224>
 8008e58:	2b79      	cmp	r3, #121	@ 0x79
 8008e5a:	e7f6      	b.n	8008e4a <_scanf_float+0x12e>
 8008e5c:	6821      	ldr	r1, [r4, #0]
 8008e5e:	05c8      	lsls	r0, r1, #23
 8008e60:	d51b      	bpl.n	8008e9a <_scanf_float+0x17e>
 8008e62:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008e66:	6021      	str	r1, [r4, #0]
 8008e68:	f109 0901 	add.w	r9, r9, #1
 8008e6c:	f1bb 0f00 	cmp.w	fp, #0
 8008e70:	d003      	beq.n	8008e7a <_scanf_float+0x15e>
 8008e72:	3201      	adds	r2, #1
 8008e74:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e78:	60a2      	str	r2, [r4, #8]
 8008e7a:	68a3      	ldr	r3, [r4, #8]
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	60a3      	str	r3, [r4, #8]
 8008e80:	6923      	ldr	r3, [r4, #16]
 8008e82:	3301      	adds	r3, #1
 8008e84:	6123      	str	r3, [r4, #16]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	3b01      	subs	r3, #1
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	607b      	str	r3, [r7, #4]
 8008e8e:	f340 8087 	ble.w	8008fa0 <_scanf_float+0x284>
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	3301      	adds	r3, #1
 8008e96:	603b      	str	r3, [r7, #0]
 8008e98:	e765      	b.n	8008d66 <_scanf_float+0x4a>
 8008e9a:	eb1a 0105 	adds.w	r1, sl, r5
 8008e9e:	f47f af6f 	bne.w	8008d80 <_scanf_float+0x64>
 8008ea2:	6822      	ldr	r2, [r4, #0]
 8008ea4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008ea8:	6022      	str	r2, [r4, #0]
 8008eaa:	460d      	mov	r5, r1
 8008eac:	468a      	mov	sl, r1
 8008eae:	f806 3b01 	strb.w	r3, [r6], #1
 8008eb2:	e7e2      	b.n	8008e7a <_scanf_float+0x15e>
 8008eb4:	6822      	ldr	r2, [r4, #0]
 8008eb6:	0610      	lsls	r0, r2, #24
 8008eb8:	f57f af62 	bpl.w	8008d80 <_scanf_float+0x64>
 8008ebc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ec0:	6022      	str	r2, [r4, #0]
 8008ec2:	e7f4      	b.n	8008eae <_scanf_float+0x192>
 8008ec4:	f1ba 0f00 	cmp.w	sl, #0
 8008ec8:	d10e      	bne.n	8008ee8 <_scanf_float+0x1cc>
 8008eca:	f1b9 0f00 	cmp.w	r9, #0
 8008ece:	d10e      	bne.n	8008eee <_scanf_float+0x1d2>
 8008ed0:	6822      	ldr	r2, [r4, #0]
 8008ed2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008ed6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008eda:	d108      	bne.n	8008eee <_scanf_float+0x1d2>
 8008edc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008ee0:	6022      	str	r2, [r4, #0]
 8008ee2:	f04f 0a01 	mov.w	sl, #1
 8008ee6:	e7e2      	b.n	8008eae <_scanf_float+0x192>
 8008ee8:	f1ba 0f02 	cmp.w	sl, #2
 8008eec:	d055      	beq.n	8008f9a <_scanf_float+0x27e>
 8008eee:	2d01      	cmp	r5, #1
 8008ef0:	d002      	beq.n	8008ef8 <_scanf_float+0x1dc>
 8008ef2:	2d04      	cmp	r5, #4
 8008ef4:	f47f af44 	bne.w	8008d80 <_scanf_float+0x64>
 8008ef8:	3501      	adds	r5, #1
 8008efa:	b2ed      	uxtb	r5, r5
 8008efc:	e7d7      	b.n	8008eae <_scanf_float+0x192>
 8008efe:	f1ba 0f01 	cmp.w	sl, #1
 8008f02:	f47f af3d 	bne.w	8008d80 <_scanf_float+0x64>
 8008f06:	f04f 0a02 	mov.w	sl, #2
 8008f0a:	e7d0      	b.n	8008eae <_scanf_float+0x192>
 8008f0c:	b97d      	cbnz	r5, 8008f2e <_scanf_float+0x212>
 8008f0e:	f1b9 0f00 	cmp.w	r9, #0
 8008f12:	f47f af38 	bne.w	8008d86 <_scanf_float+0x6a>
 8008f16:	6822      	ldr	r2, [r4, #0]
 8008f18:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008f1c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008f20:	f040 8108 	bne.w	8009134 <_scanf_float+0x418>
 8008f24:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008f28:	6022      	str	r2, [r4, #0]
 8008f2a:	2501      	movs	r5, #1
 8008f2c:	e7bf      	b.n	8008eae <_scanf_float+0x192>
 8008f2e:	2d03      	cmp	r5, #3
 8008f30:	d0e2      	beq.n	8008ef8 <_scanf_float+0x1dc>
 8008f32:	2d05      	cmp	r5, #5
 8008f34:	e7de      	b.n	8008ef4 <_scanf_float+0x1d8>
 8008f36:	2d02      	cmp	r5, #2
 8008f38:	f47f af22 	bne.w	8008d80 <_scanf_float+0x64>
 8008f3c:	2503      	movs	r5, #3
 8008f3e:	e7b6      	b.n	8008eae <_scanf_float+0x192>
 8008f40:	2d06      	cmp	r5, #6
 8008f42:	f47f af1d 	bne.w	8008d80 <_scanf_float+0x64>
 8008f46:	2507      	movs	r5, #7
 8008f48:	e7b1      	b.n	8008eae <_scanf_float+0x192>
 8008f4a:	6822      	ldr	r2, [r4, #0]
 8008f4c:	0591      	lsls	r1, r2, #22
 8008f4e:	f57f af17 	bpl.w	8008d80 <_scanf_float+0x64>
 8008f52:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008f56:	6022      	str	r2, [r4, #0]
 8008f58:	f8cd 9008 	str.w	r9, [sp, #8]
 8008f5c:	e7a7      	b.n	8008eae <_scanf_float+0x192>
 8008f5e:	6822      	ldr	r2, [r4, #0]
 8008f60:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008f64:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008f68:	d006      	beq.n	8008f78 <_scanf_float+0x25c>
 8008f6a:	0550      	lsls	r0, r2, #21
 8008f6c:	f57f af08 	bpl.w	8008d80 <_scanf_float+0x64>
 8008f70:	f1b9 0f00 	cmp.w	r9, #0
 8008f74:	f000 80de 	beq.w	8009134 <_scanf_float+0x418>
 8008f78:	0591      	lsls	r1, r2, #22
 8008f7a:	bf58      	it	pl
 8008f7c:	9902      	ldrpl	r1, [sp, #8]
 8008f7e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008f82:	bf58      	it	pl
 8008f84:	eba9 0101 	subpl.w	r1, r9, r1
 8008f88:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008f8c:	bf58      	it	pl
 8008f8e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008f92:	6022      	str	r2, [r4, #0]
 8008f94:	f04f 0900 	mov.w	r9, #0
 8008f98:	e789      	b.n	8008eae <_scanf_float+0x192>
 8008f9a:	f04f 0a03 	mov.w	sl, #3
 8008f9e:	e786      	b.n	8008eae <_scanf_float+0x192>
 8008fa0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008fa4:	4639      	mov	r1, r7
 8008fa6:	4640      	mov	r0, r8
 8008fa8:	4798      	blx	r3
 8008faa:	2800      	cmp	r0, #0
 8008fac:	f43f aedb 	beq.w	8008d66 <_scanf_float+0x4a>
 8008fb0:	e6e6      	b.n	8008d80 <_scanf_float+0x64>
 8008fb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008fb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008fba:	463a      	mov	r2, r7
 8008fbc:	4640      	mov	r0, r8
 8008fbe:	4798      	blx	r3
 8008fc0:	6923      	ldr	r3, [r4, #16]
 8008fc2:	3b01      	subs	r3, #1
 8008fc4:	6123      	str	r3, [r4, #16]
 8008fc6:	e6e8      	b.n	8008d9a <_scanf_float+0x7e>
 8008fc8:	1e6b      	subs	r3, r5, #1
 8008fca:	2b06      	cmp	r3, #6
 8008fcc:	d824      	bhi.n	8009018 <_scanf_float+0x2fc>
 8008fce:	2d02      	cmp	r5, #2
 8008fd0:	d836      	bhi.n	8009040 <_scanf_float+0x324>
 8008fd2:	9b01      	ldr	r3, [sp, #4]
 8008fd4:	429e      	cmp	r6, r3
 8008fd6:	f67f aee4 	bls.w	8008da2 <_scanf_float+0x86>
 8008fda:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008fde:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008fe2:	463a      	mov	r2, r7
 8008fe4:	4640      	mov	r0, r8
 8008fe6:	4798      	blx	r3
 8008fe8:	6923      	ldr	r3, [r4, #16]
 8008fea:	3b01      	subs	r3, #1
 8008fec:	6123      	str	r3, [r4, #16]
 8008fee:	e7f0      	b.n	8008fd2 <_scanf_float+0x2b6>
 8008ff0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ff4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008ff8:	463a      	mov	r2, r7
 8008ffa:	4640      	mov	r0, r8
 8008ffc:	4798      	blx	r3
 8008ffe:	6923      	ldr	r3, [r4, #16]
 8009000:	3b01      	subs	r3, #1
 8009002:	6123      	str	r3, [r4, #16]
 8009004:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009008:	fa5f fa8a 	uxtb.w	sl, sl
 800900c:	f1ba 0f02 	cmp.w	sl, #2
 8009010:	d1ee      	bne.n	8008ff0 <_scanf_float+0x2d4>
 8009012:	3d03      	subs	r5, #3
 8009014:	b2ed      	uxtb	r5, r5
 8009016:	1b76      	subs	r6, r6, r5
 8009018:	6823      	ldr	r3, [r4, #0]
 800901a:	05da      	lsls	r2, r3, #23
 800901c:	d530      	bpl.n	8009080 <_scanf_float+0x364>
 800901e:	055b      	lsls	r3, r3, #21
 8009020:	d511      	bpl.n	8009046 <_scanf_float+0x32a>
 8009022:	9b01      	ldr	r3, [sp, #4]
 8009024:	429e      	cmp	r6, r3
 8009026:	f67f aebc 	bls.w	8008da2 <_scanf_float+0x86>
 800902a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800902e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009032:	463a      	mov	r2, r7
 8009034:	4640      	mov	r0, r8
 8009036:	4798      	blx	r3
 8009038:	6923      	ldr	r3, [r4, #16]
 800903a:	3b01      	subs	r3, #1
 800903c:	6123      	str	r3, [r4, #16]
 800903e:	e7f0      	b.n	8009022 <_scanf_float+0x306>
 8009040:	46aa      	mov	sl, r5
 8009042:	46b3      	mov	fp, r6
 8009044:	e7de      	b.n	8009004 <_scanf_float+0x2e8>
 8009046:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800904a:	6923      	ldr	r3, [r4, #16]
 800904c:	2965      	cmp	r1, #101	@ 0x65
 800904e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009052:	f106 35ff 	add.w	r5, r6, #4294967295
 8009056:	6123      	str	r3, [r4, #16]
 8009058:	d00c      	beq.n	8009074 <_scanf_float+0x358>
 800905a:	2945      	cmp	r1, #69	@ 0x45
 800905c:	d00a      	beq.n	8009074 <_scanf_float+0x358>
 800905e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009062:	463a      	mov	r2, r7
 8009064:	4640      	mov	r0, r8
 8009066:	4798      	blx	r3
 8009068:	6923      	ldr	r3, [r4, #16]
 800906a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800906e:	3b01      	subs	r3, #1
 8009070:	1eb5      	subs	r5, r6, #2
 8009072:	6123      	str	r3, [r4, #16]
 8009074:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009078:	463a      	mov	r2, r7
 800907a:	4640      	mov	r0, r8
 800907c:	4798      	blx	r3
 800907e:	462e      	mov	r6, r5
 8009080:	6822      	ldr	r2, [r4, #0]
 8009082:	f012 0210 	ands.w	r2, r2, #16
 8009086:	d001      	beq.n	800908c <_scanf_float+0x370>
 8009088:	2000      	movs	r0, #0
 800908a:	e68b      	b.n	8008da4 <_scanf_float+0x88>
 800908c:	7032      	strb	r2, [r6, #0]
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009094:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009098:	d11c      	bne.n	80090d4 <_scanf_float+0x3b8>
 800909a:	9b02      	ldr	r3, [sp, #8]
 800909c:	454b      	cmp	r3, r9
 800909e:	eba3 0209 	sub.w	r2, r3, r9
 80090a2:	d123      	bne.n	80090ec <_scanf_float+0x3d0>
 80090a4:	9901      	ldr	r1, [sp, #4]
 80090a6:	2200      	movs	r2, #0
 80090a8:	4640      	mov	r0, r8
 80090aa:	f002 fc15 	bl	800b8d8 <_strtod_r>
 80090ae:	9b03      	ldr	r3, [sp, #12]
 80090b0:	6821      	ldr	r1, [r4, #0]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f011 0f02 	tst.w	r1, #2
 80090b8:	ec57 6b10 	vmov	r6, r7, d0
 80090bc:	f103 0204 	add.w	r2, r3, #4
 80090c0:	d01f      	beq.n	8009102 <_scanf_float+0x3e6>
 80090c2:	9903      	ldr	r1, [sp, #12]
 80090c4:	600a      	str	r2, [r1, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	e9c3 6700 	strd	r6, r7, [r3]
 80090cc:	68e3      	ldr	r3, [r4, #12]
 80090ce:	3301      	adds	r3, #1
 80090d0:	60e3      	str	r3, [r4, #12]
 80090d2:	e7d9      	b.n	8009088 <_scanf_float+0x36c>
 80090d4:	9b04      	ldr	r3, [sp, #16]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d0e4      	beq.n	80090a4 <_scanf_float+0x388>
 80090da:	9905      	ldr	r1, [sp, #20]
 80090dc:	230a      	movs	r3, #10
 80090de:	3101      	adds	r1, #1
 80090e0:	4640      	mov	r0, r8
 80090e2:	f002 fc79 	bl	800b9d8 <_strtol_r>
 80090e6:	9b04      	ldr	r3, [sp, #16]
 80090e8:	9e05      	ldr	r6, [sp, #20]
 80090ea:	1ac2      	subs	r2, r0, r3
 80090ec:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80090f0:	429e      	cmp	r6, r3
 80090f2:	bf28      	it	cs
 80090f4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80090f8:	4910      	ldr	r1, [pc, #64]	@ (800913c <_scanf_float+0x420>)
 80090fa:	4630      	mov	r0, r6
 80090fc:	f000 f8e4 	bl	80092c8 <siprintf>
 8009100:	e7d0      	b.n	80090a4 <_scanf_float+0x388>
 8009102:	f011 0f04 	tst.w	r1, #4
 8009106:	9903      	ldr	r1, [sp, #12]
 8009108:	600a      	str	r2, [r1, #0]
 800910a:	d1dc      	bne.n	80090c6 <_scanf_float+0x3aa>
 800910c:	681d      	ldr	r5, [r3, #0]
 800910e:	4632      	mov	r2, r6
 8009110:	463b      	mov	r3, r7
 8009112:	4630      	mov	r0, r6
 8009114:	4639      	mov	r1, r7
 8009116:	f7f7 fd31 	bl	8000b7c <__aeabi_dcmpun>
 800911a:	b128      	cbz	r0, 8009128 <_scanf_float+0x40c>
 800911c:	4808      	ldr	r0, [pc, #32]	@ (8009140 <_scanf_float+0x424>)
 800911e:	f000 f9d3 	bl	80094c8 <nanf>
 8009122:	ed85 0a00 	vstr	s0, [r5]
 8009126:	e7d1      	b.n	80090cc <_scanf_float+0x3b0>
 8009128:	4630      	mov	r0, r6
 800912a:	4639      	mov	r1, r7
 800912c:	f7f7 fd84 	bl	8000c38 <__aeabi_d2f>
 8009130:	6028      	str	r0, [r5, #0]
 8009132:	e7cb      	b.n	80090cc <_scanf_float+0x3b0>
 8009134:	f04f 0900 	mov.w	r9, #0
 8009138:	e629      	b.n	8008d8e <_scanf_float+0x72>
 800913a:	bf00      	nop
 800913c:	0800cc58 	.word	0x0800cc58
 8009140:	0800cfed 	.word	0x0800cfed

08009144 <std>:
 8009144:	2300      	movs	r3, #0
 8009146:	b510      	push	{r4, lr}
 8009148:	4604      	mov	r4, r0
 800914a:	e9c0 3300 	strd	r3, r3, [r0]
 800914e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009152:	6083      	str	r3, [r0, #8]
 8009154:	8181      	strh	r1, [r0, #12]
 8009156:	6643      	str	r3, [r0, #100]	@ 0x64
 8009158:	81c2      	strh	r2, [r0, #14]
 800915a:	6183      	str	r3, [r0, #24]
 800915c:	4619      	mov	r1, r3
 800915e:	2208      	movs	r2, #8
 8009160:	305c      	adds	r0, #92	@ 0x5c
 8009162:	f000 f914 	bl	800938e <memset>
 8009166:	4b0d      	ldr	r3, [pc, #52]	@ (800919c <std+0x58>)
 8009168:	6263      	str	r3, [r4, #36]	@ 0x24
 800916a:	4b0d      	ldr	r3, [pc, #52]	@ (80091a0 <std+0x5c>)
 800916c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800916e:	4b0d      	ldr	r3, [pc, #52]	@ (80091a4 <std+0x60>)
 8009170:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009172:	4b0d      	ldr	r3, [pc, #52]	@ (80091a8 <std+0x64>)
 8009174:	6323      	str	r3, [r4, #48]	@ 0x30
 8009176:	4b0d      	ldr	r3, [pc, #52]	@ (80091ac <std+0x68>)
 8009178:	6224      	str	r4, [r4, #32]
 800917a:	429c      	cmp	r4, r3
 800917c:	d006      	beq.n	800918c <std+0x48>
 800917e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009182:	4294      	cmp	r4, r2
 8009184:	d002      	beq.n	800918c <std+0x48>
 8009186:	33d0      	adds	r3, #208	@ 0xd0
 8009188:	429c      	cmp	r4, r3
 800918a:	d105      	bne.n	8009198 <std+0x54>
 800918c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009194:	f000 b986 	b.w	80094a4 <__retarget_lock_init_recursive>
 8009198:	bd10      	pop	{r4, pc}
 800919a:	bf00      	nop
 800919c:	08009309 	.word	0x08009309
 80091a0:	0800932b 	.word	0x0800932b
 80091a4:	08009363 	.word	0x08009363
 80091a8:	08009387 	.word	0x08009387
 80091ac:	20000748 	.word	0x20000748

080091b0 <stdio_exit_handler>:
 80091b0:	4a02      	ldr	r2, [pc, #8]	@ (80091bc <stdio_exit_handler+0xc>)
 80091b2:	4903      	ldr	r1, [pc, #12]	@ (80091c0 <stdio_exit_handler+0x10>)
 80091b4:	4803      	ldr	r0, [pc, #12]	@ (80091c4 <stdio_exit_handler+0x14>)
 80091b6:	f000 b869 	b.w	800928c <_fwalk_sglue>
 80091ba:	bf00      	nop
 80091bc:	20000008 	.word	0x20000008
 80091c0:	0800bd95 	.word	0x0800bd95
 80091c4:	20000018 	.word	0x20000018

080091c8 <cleanup_stdio>:
 80091c8:	6841      	ldr	r1, [r0, #4]
 80091ca:	4b0c      	ldr	r3, [pc, #48]	@ (80091fc <cleanup_stdio+0x34>)
 80091cc:	4299      	cmp	r1, r3
 80091ce:	b510      	push	{r4, lr}
 80091d0:	4604      	mov	r4, r0
 80091d2:	d001      	beq.n	80091d8 <cleanup_stdio+0x10>
 80091d4:	f002 fdde 	bl	800bd94 <_fflush_r>
 80091d8:	68a1      	ldr	r1, [r4, #8]
 80091da:	4b09      	ldr	r3, [pc, #36]	@ (8009200 <cleanup_stdio+0x38>)
 80091dc:	4299      	cmp	r1, r3
 80091de:	d002      	beq.n	80091e6 <cleanup_stdio+0x1e>
 80091e0:	4620      	mov	r0, r4
 80091e2:	f002 fdd7 	bl	800bd94 <_fflush_r>
 80091e6:	68e1      	ldr	r1, [r4, #12]
 80091e8:	4b06      	ldr	r3, [pc, #24]	@ (8009204 <cleanup_stdio+0x3c>)
 80091ea:	4299      	cmp	r1, r3
 80091ec:	d004      	beq.n	80091f8 <cleanup_stdio+0x30>
 80091ee:	4620      	mov	r0, r4
 80091f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091f4:	f002 bdce 	b.w	800bd94 <_fflush_r>
 80091f8:	bd10      	pop	{r4, pc}
 80091fa:	bf00      	nop
 80091fc:	20000748 	.word	0x20000748
 8009200:	200007b0 	.word	0x200007b0
 8009204:	20000818 	.word	0x20000818

08009208 <global_stdio_init.part.0>:
 8009208:	b510      	push	{r4, lr}
 800920a:	4b0b      	ldr	r3, [pc, #44]	@ (8009238 <global_stdio_init.part.0+0x30>)
 800920c:	4c0b      	ldr	r4, [pc, #44]	@ (800923c <global_stdio_init.part.0+0x34>)
 800920e:	4a0c      	ldr	r2, [pc, #48]	@ (8009240 <global_stdio_init.part.0+0x38>)
 8009210:	601a      	str	r2, [r3, #0]
 8009212:	4620      	mov	r0, r4
 8009214:	2200      	movs	r2, #0
 8009216:	2104      	movs	r1, #4
 8009218:	f7ff ff94 	bl	8009144 <std>
 800921c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009220:	2201      	movs	r2, #1
 8009222:	2109      	movs	r1, #9
 8009224:	f7ff ff8e 	bl	8009144 <std>
 8009228:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800922c:	2202      	movs	r2, #2
 800922e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009232:	2112      	movs	r1, #18
 8009234:	f7ff bf86 	b.w	8009144 <std>
 8009238:	20000880 	.word	0x20000880
 800923c:	20000748 	.word	0x20000748
 8009240:	080091b1 	.word	0x080091b1

08009244 <__sfp_lock_acquire>:
 8009244:	4801      	ldr	r0, [pc, #4]	@ (800924c <__sfp_lock_acquire+0x8>)
 8009246:	f000 b92e 	b.w	80094a6 <__retarget_lock_acquire_recursive>
 800924a:	bf00      	nop
 800924c:	20000889 	.word	0x20000889

08009250 <__sfp_lock_release>:
 8009250:	4801      	ldr	r0, [pc, #4]	@ (8009258 <__sfp_lock_release+0x8>)
 8009252:	f000 b929 	b.w	80094a8 <__retarget_lock_release_recursive>
 8009256:	bf00      	nop
 8009258:	20000889 	.word	0x20000889

0800925c <__sinit>:
 800925c:	b510      	push	{r4, lr}
 800925e:	4604      	mov	r4, r0
 8009260:	f7ff fff0 	bl	8009244 <__sfp_lock_acquire>
 8009264:	6a23      	ldr	r3, [r4, #32]
 8009266:	b11b      	cbz	r3, 8009270 <__sinit+0x14>
 8009268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800926c:	f7ff bff0 	b.w	8009250 <__sfp_lock_release>
 8009270:	4b04      	ldr	r3, [pc, #16]	@ (8009284 <__sinit+0x28>)
 8009272:	6223      	str	r3, [r4, #32]
 8009274:	4b04      	ldr	r3, [pc, #16]	@ (8009288 <__sinit+0x2c>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d1f5      	bne.n	8009268 <__sinit+0xc>
 800927c:	f7ff ffc4 	bl	8009208 <global_stdio_init.part.0>
 8009280:	e7f2      	b.n	8009268 <__sinit+0xc>
 8009282:	bf00      	nop
 8009284:	080091c9 	.word	0x080091c9
 8009288:	20000880 	.word	0x20000880

0800928c <_fwalk_sglue>:
 800928c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009290:	4607      	mov	r7, r0
 8009292:	4688      	mov	r8, r1
 8009294:	4614      	mov	r4, r2
 8009296:	2600      	movs	r6, #0
 8009298:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800929c:	f1b9 0901 	subs.w	r9, r9, #1
 80092a0:	d505      	bpl.n	80092ae <_fwalk_sglue+0x22>
 80092a2:	6824      	ldr	r4, [r4, #0]
 80092a4:	2c00      	cmp	r4, #0
 80092a6:	d1f7      	bne.n	8009298 <_fwalk_sglue+0xc>
 80092a8:	4630      	mov	r0, r6
 80092aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092ae:	89ab      	ldrh	r3, [r5, #12]
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d907      	bls.n	80092c4 <_fwalk_sglue+0x38>
 80092b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092b8:	3301      	adds	r3, #1
 80092ba:	d003      	beq.n	80092c4 <_fwalk_sglue+0x38>
 80092bc:	4629      	mov	r1, r5
 80092be:	4638      	mov	r0, r7
 80092c0:	47c0      	blx	r8
 80092c2:	4306      	orrs	r6, r0
 80092c4:	3568      	adds	r5, #104	@ 0x68
 80092c6:	e7e9      	b.n	800929c <_fwalk_sglue+0x10>

080092c8 <siprintf>:
 80092c8:	b40e      	push	{r1, r2, r3}
 80092ca:	b500      	push	{lr}
 80092cc:	b09c      	sub	sp, #112	@ 0x70
 80092ce:	ab1d      	add	r3, sp, #116	@ 0x74
 80092d0:	9002      	str	r0, [sp, #8]
 80092d2:	9006      	str	r0, [sp, #24]
 80092d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80092d8:	4809      	ldr	r0, [pc, #36]	@ (8009300 <siprintf+0x38>)
 80092da:	9107      	str	r1, [sp, #28]
 80092dc:	9104      	str	r1, [sp, #16]
 80092de:	4909      	ldr	r1, [pc, #36]	@ (8009304 <siprintf+0x3c>)
 80092e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80092e4:	9105      	str	r1, [sp, #20]
 80092e6:	6800      	ldr	r0, [r0, #0]
 80092e8:	9301      	str	r3, [sp, #4]
 80092ea:	a902      	add	r1, sp, #8
 80092ec:	f002 fbd2 	bl	800ba94 <_svfiprintf_r>
 80092f0:	9b02      	ldr	r3, [sp, #8]
 80092f2:	2200      	movs	r2, #0
 80092f4:	701a      	strb	r2, [r3, #0]
 80092f6:	b01c      	add	sp, #112	@ 0x70
 80092f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80092fc:	b003      	add	sp, #12
 80092fe:	4770      	bx	lr
 8009300:	20000014 	.word	0x20000014
 8009304:	ffff0208 	.word	0xffff0208

08009308 <__sread>:
 8009308:	b510      	push	{r4, lr}
 800930a:	460c      	mov	r4, r1
 800930c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009310:	f000 f87a 	bl	8009408 <_read_r>
 8009314:	2800      	cmp	r0, #0
 8009316:	bfab      	itete	ge
 8009318:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800931a:	89a3      	ldrhlt	r3, [r4, #12]
 800931c:	181b      	addge	r3, r3, r0
 800931e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009322:	bfac      	ite	ge
 8009324:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009326:	81a3      	strhlt	r3, [r4, #12]
 8009328:	bd10      	pop	{r4, pc}

0800932a <__swrite>:
 800932a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800932e:	461f      	mov	r7, r3
 8009330:	898b      	ldrh	r3, [r1, #12]
 8009332:	05db      	lsls	r3, r3, #23
 8009334:	4605      	mov	r5, r0
 8009336:	460c      	mov	r4, r1
 8009338:	4616      	mov	r6, r2
 800933a:	d505      	bpl.n	8009348 <__swrite+0x1e>
 800933c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009340:	2302      	movs	r3, #2
 8009342:	2200      	movs	r2, #0
 8009344:	f000 f84e 	bl	80093e4 <_lseek_r>
 8009348:	89a3      	ldrh	r3, [r4, #12]
 800934a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800934e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009352:	81a3      	strh	r3, [r4, #12]
 8009354:	4632      	mov	r2, r6
 8009356:	463b      	mov	r3, r7
 8009358:	4628      	mov	r0, r5
 800935a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800935e:	f000 b865 	b.w	800942c <_write_r>

08009362 <__sseek>:
 8009362:	b510      	push	{r4, lr}
 8009364:	460c      	mov	r4, r1
 8009366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800936a:	f000 f83b 	bl	80093e4 <_lseek_r>
 800936e:	1c43      	adds	r3, r0, #1
 8009370:	89a3      	ldrh	r3, [r4, #12]
 8009372:	bf15      	itete	ne
 8009374:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009376:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800937a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800937e:	81a3      	strheq	r3, [r4, #12]
 8009380:	bf18      	it	ne
 8009382:	81a3      	strhne	r3, [r4, #12]
 8009384:	bd10      	pop	{r4, pc}

08009386 <__sclose>:
 8009386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800938a:	f000 b81b 	b.w	80093c4 <_close_r>

0800938e <memset>:
 800938e:	4402      	add	r2, r0
 8009390:	4603      	mov	r3, r0
 8009392:	4293      	cmp	r3, r2
 8009394:	d100      	bne.n	8009398 <memset+0xa>
 8009396:	4770      	bx	lr
 8009398:	f803 1b01 	strb.w	r1, [r3], #1
 800939c:	e7f9      	b.n	8009392 <memset+0x4>

0800939e <strcat>:
 800939e:	b510      	push	{r4, lr}
 80093a0:	4602      	mov	r2, r0
 80093a2:	7814      	ldrb	r4, [r2, #0]
 80093a4:	4613      	mov	r3, r2
 80093a6:	3201      	adds	r2, #1
 80093a8:	2c00      	cmp	r4, #0
 80093aa:	d1fa      	bne.n	80093a2 <strcat+0x4>
 80093ac:	3b01      	subs	r3, #1
 80093ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093b6:	2a00      	cmp	r2, #0
 80093b8:	d1f9      	bne.n	80093ae <strcat+0x10>
 80093ba:	bd10      	pop	{r4, pc}

080093bc <_localeconv_r>:
 80093bc:	4800      	ldr	r0, [pc, #0]	@ (80093c0 <_localeconv_r+0x4>)
 80093be:	4770      	bx	lr
 80093c0:	20000154 	.word	0x20000154

080093c4 <_close_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4d06      	ldr	r5, [pc, #24]	@ (80093e0 <_close_r+0x1c>)
 80093c8:	2300      	movs	r3, #0
 80093ca:	4604      	mov	r4, r0
 80093cc:	4608      	mov	r0, r1
 80093ce:	602b      	str	r3, [r5, #0]
 80093d0:	f7f9 fb92 	bl	8002af8 <_close>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d102      	bne.n	80093de <_close_r+0x1a>
 80093d8:	682b      	ldr	r3, [r5, #0]
 80093da:	b103      	cbz	r3, 80093de <_close_r+0x1a>
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	bd38      	pop	{r3, r4, r5, pc}
 80093e0:	20000884 	.word	0x20000884

080093e4 <_lseek_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4d07      	ldr	r5, [pc, #28]	@ (8009404 <_lseek_r+0x20>)
 80093e8:	4604      	mov	r4, r0
 80093ea:	4608      	mov	r0, r1
 80093ec:	4611      	mov	r1, r2
 80093ee:	2200      	movs	r2, #0
 80093f0:	602a      	str	r2, [r5, #0]
 80093f2:	461a      	mov	r2, r3
 80093f4:	f7f9 fba7 	bl	8002b46 <_lseek>
 80093f8:	1c43      	adds	r3, r0, #1
 80093fa:	d102      	bne.n	8009402 <_lseek_r+0x1e>
 80093fc:	682b      	ldr	r3, [r5, #0]
 80093fe:	b103      	cbz	r3, 8009402 <_lseek_r+0x1e>
 8009400:	6023      	str	r3, [r4, #0]
 8009402:	bd38      	pop	{r3, r4, r5, pc}
 8009404:	20000884 	.word	0x20000884

08009408 <_read_r>:
 8009408:	b538      	push	{r3, r4, r5, lr}
 800940a:	4d07      	ldr	r5, [pc, #28]	@ (8009428 <_read_r+0x20>)
 800940c:	4604      	mov	r4, r0
 800940e:	4608      	mov	r0, r1
 8009410:	4611      	mov	r1, r2
 8009412:	2200      	movs	r2, #0
 8009414:	602a      	str	r2, [r5, #0]
 8009416:	461a      	mov	r2, r3
 8009418:	f7f9 fb35 	bl	8002a86 <_read>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	d102      	bne.n	8009426 <_read_r+0x1e>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	b103      	cbz	r3, 8009426 <_read_r+0x1e>
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	bd38      	pop	{r3, r4, r5, pc}
 8009428:	20000884 	.word	0x20000884

0800942c <_write_r>:
 800942c:	b538      	push	{r3, r4, r5, lr}
 800942e:	4d07      	ldr	r5, [pc, #28]	@ (800944c <_write_r+0x20>)
 8009430:	4604      	mov	r4, r0
 8009432:	4608      	mov	r0, r1
 8009434:	4611      	mov	r1, r2
 8009436:	2200      	movs	r2, #0
 8009438:	602a      	str	r2, [r5, #0]
 800943a:	461a      	mov	r2, r3
 800943c:	f7f9 fb40 	bl	8002ac0 <_write>
 8009440:	1c43      	adds	r3, r0, #1
 8009442:	d102      	bne.n	800944a <_write_r+0x1e>
 8009444:	682b      	ldr	r3, [r5, #0]
 8009446:	b103      	cbz	r3, 800944a <_write_r+0x1e>
 8009448:	6023      	str	r3, [r4, #0]
 800944a:	bd38      	pop	{r3, r4, r5, pc}
 800944c:	20000884 	.word	0x20000884

08009450 <__errno>:
 8009450:	4b01      	ldr	r3, [pc, #4]	@ (8009458 <__errno+0x8>)
 8009452:	6818      	ldr	r0, [r3, #0]
 8009454:	4770      	bx	lr
 8009456:	bf00      	nop
 8009458:	20000014 	.word	0x20000014

0800945c <__libc_init_array>:
 800945c:	b570      	push	{r4, r5, r6, lr}
 800945e:	4d0d      	ldr	r5, [pc, #52]	@ (8009494 <__libc_init_array+0x38>)
 8009460:	4c0d      	ldr	r4, [pc, #52]	@ (8009498 <__libc_init_array+0x3c>)
 8009462:	1b64      	subs	r4, r4, r5
 8009464:	10a4      	asrs	r4, r4, #2
 8009466:	2600      	movs	r6, #0
 8009468:	42a6      	cmp	r6, r4
 800946a:	d109      	bne.n	8009480 <__libc_init_array+0x24>
 800946c:	4d0b      	ldr	r5, [pc, #44]	@ (800949c <__libc_init_array+0x40>)
 800946e:	4c0c      	ldr	r4, [pc, #48]	@ (80094a0 <__libc_init_array+0x44>)
 8009470:	f003 fb74 	bl	800cb5c <_init>
 8009474:	1b64      	subs	r4, r4, r5
 8009476:	10a4      	asrs	r4, r4, #2
 8009478:	2600      	movs	r6, #0
 800947a:	42a6      	cmp	r6, r4
 800947c:	d105      	bne.n	800948a <__libc_init_array+0x2e>
 800947e:	bd70      	pop	{r4, r5, r6, pc}
 8009480:	f855 3b04 	ldr.w	r3, [r5], #4
 8009484:	4798      	blx	r3
 8009486:	3601      	adds	r6, #1
 8009488:	e7ee      	b.n	8009468 <__libc_init_array+0xc>
 800948a:	f855 3b04 	ldr.w	r3, [r5], #4
 800948e:	4798      	blx	r3
 8009490:	3601      	adds	r6, #1
 8009492:	e7f2      	b.n	800947a <__libc_init_array+0x1e>
 8009494:	0800d058 	.word	0x0800d058
 8009498:	0800d058 	.word	0x0800d058
 800949c:	0800d058 	.word	0x0800d058
 80094a0:	0800d05c 	.word	0x0800d05c

080094a4 <__retarget_lock_init_recursive>:
 80094a4:	4770      	bx	lr

080094a6 <__retarget_lock_acquire_recursive>:
 80094a6:	4770      	bx	lr

080094a8 <__retarget_lock_release_recursive>:
 80094a8:	4770      	bx	lr

080094aa <memcpy>:
 80094aa:	440a      	add	r2, r1
 80094ac:	4291      	cmp	r1, r2
 80094ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80094b2:	d100      	bne.n	80094b6 <memcpy+0xc>
 80094b4:	4770      	bx	lr
 80094b6:	b510      	push	{r4, lr}
 80094b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094c0:	4291      	cmp	r1, r2
 80094c2:	d1f9      	bne.n	80094b8 <memcpy+0xe>
 80094c4:	bd10      	pop	{r4, pc}
	...

080094c8 <nanf>:
 80094c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80094d0 <nanf+0x8>
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop
 80094d0:	7fc00000 	.word	0x7fc00000

080094d4 <quorem>:
 80094d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d8:	6903      	ldr	r3, [r0, #16]
 80094da:	690c      	ldr	r4, [r1, #16]
 80094dc:	42a3      	cmp	r3, r4
 80094de:	4607      	mov	r7, r0
 80094e0:	db7e      	blt.n	80095e0 <quorem+0x10c>
 80094e2:	3c01      	subs	r4, #1
 80094e4:	f101 0814 	add.w	r8, r1, #20
 80094e8:	00a3      	lsls	r3, r4, #2
 80094ea:	f100 0514 	add.w	r5, r0, #20
 80094ee:	9300      	str	r3, [sp, #0]
 80094f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094f4:	9301      	str	r3, [sp, #4]
 80094f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80094fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094fe:	3301      	adds	r3, #1
 8009500:	429a      	cmp	r2, r3
 8009502:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009506:	fbb2 f6f3 	udiv	r6, r2, r3
 800950a:	d32e      	bcc.n	800956a <quorem+0x96>
 800950c:	f04f 0a00 	mov.w	sl, #0
 8009510:	46c4      	mov	ip, r8
 8009512:	46ae      	mov	lr, r5
 8009514:	46d3      	mov	fp, sl
 8009516:	f85c 3b04 	ldr.w	r3, [ip], #4
 800951a:	b298      	uxth	r0, r3
 800951c:	fb06 a000 	mla	r0, r6, r0, sl
 8009520:	0c02      	lsrs	r2, r0, #16
 8009522:	0c1b      	lsrs	r3, r3, #16
 8009524:	fb06 2303 	mla	r3, r6, r3, r2
 8009528:	f8de 2000 	ldr.w	r2, [lr]
 800952c:	b280      	uxth	r0, r0
 800952e:	b292      	uxth	r2, r2
 8009530:	1a12      	subs	r2, r2, r0
 8009532:	445a      	add	r2, fp
 8009534:	f8de 0000 	ldr.w	r0, [lr]
 8009538:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800953c:	b29b      	uxth	r3, r3
 800953e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009542:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009546:	b292      	uxth	r2, r2
 8009548:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800954c:	45e1      	cmp	r9, ip
 800954e:	f84e 2b04 	str.w	r2, [lr], #4
 8009552:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009556:	d2de      	bcs.n	8009516 <quorem+0x42>
 8009558:	9b00      	ldr	r3, [sp, #0]
 800955a:	58eb      	ldr	r3, [r5, r3]
 800955c:	b92b      	cbnz	r3, 800956a <quorem+0x96>
 800955e:	9b01      	ldr	r3, [sp, #4]
 8009560:	3b04      	subs	r3, #4
 8009562:	429d      	cmp	r5, r3
 8009564:	461a      	mov	r2, r3
 8009566:	d32f      	bcc.n	80095c8 <quorem+0xf4>
 8009568:	613c      	str	r4, [r7, #16]
 800956a:	4638      	mov	r0, r7
 800956c:	f001 f9c4 	bl	800a8f8 <__mcmp>
 8009570:	2800      	cmp	r0, #0
 8009572:	db25      	blt.n	80095c0 <quorem+0xec>
 8009574:	4629      	mov	r1, r5
 8009576:	2000      	movs	r0, #0
 8009578:	f858 2b04 	ldr.w	r2, [r8], #4
 800957c:	f8d1 c000 	ldr.w	ip, [r1]
 8009580:	fa1f fe82 	uxth.w	lr, r2
 8009584:	fa1f f38c 	uxth.w	r3, ip
 8009588:	eba3 030e 	sub.w	r3, r3, lr
 800958c:	4403      	add	r3, r0
 800958e:	0c12      	lsrs	r2, r2, #16
 8009590:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009594:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009598:	b29b      	uxth	r3, r3
 800959a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800959e:	45c1      	cmp	r9, r8
 80095a0:	f841 3b04 	str.w	r3, [r1], #4
 80095a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80095a8:	d2e6      	bcs.n	8009578 <quorem+0xa4>
 80095aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095b2:	b922      	cbnz	r2, 80095be <quorem+0xea>
 80095b4:	3b04      	subs	r3, #4
 80095b6:	429d      	cmp	r5, r3
 80095b8:	461a      	mov	r2, r3
 80095ba:	d30b      	bcc.n	80095d4 <quorem+0x100>
 80095bc:	613c      	str	r4, [r7, #16]
 80095be:	3601      	adds	r6, #1
 80095c0:	4630      	mov	r0, r6
 80095c2:	b003      	add	sp, #12
 80095c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c8:	6812      	ldr	r2, [r2, #0]
 80095ca:	3b04      	subs	r3, #4
 80095cc:	2a00      	cmp	r2, #0
 80095ce:	d1cb      	bne.n	8009568 <quorem+0x94>
 80095d0:	3c01      	subs	r4, #1
 80095d2:	e7c6      	b.n	8009562 <quorem+0x8e>
 80095d4:	6812      	ldr	r2, [r2, #0]
 80095d6:	3b04      	subs	r3, #4
 80095d8:	2a00      	cmp	r2, #0
 80095da:	d1ef      	bne.n	80095bc <quorem+0xe8>
 80095dc:	3c01      	subs	r4, #1
 80095de:	e7ea      	b.n	80095b6 <quorem+0xe2>
 80095e0:	2000      	movs	r0, #0
 80095e2:	e7ee      	b.n	80095c2 <quorem+0xee>
 80095e4:	0000      	movs	r0, r0
	...

080095e8 <_dtoa_r>:
 80095e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ec:	69c7      	ldr	r7, [r0, #28]
 80095ee:	b099      	sub	sp, #100	@ 0x64
 80095f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80095f4:	ec55 4b10 	vmov	r4, r5, d0
 80095f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80095fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80095fc:	4683      	mov	fp, r0
 80095fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8009600:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009602:	b97f      	cbnz	r7, 8009624 <_dtoa_r+0x3c>
 8009604:	2010      	movs	r0, #16
 8009606:	f000 fdfd 	bl	800a204 <malloc>
 800960a:	4602      	mov	r2, r0
 800960c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009610:	b920      	cbnz	r0, 800961c <_dtoa_r+0x34>
 8009612:	4ba7      	ldr	r3, [pc, #668]	@ (80098b0 <_dtoa_r+0x2c8>)
 8009614:	21ef      	movs	r1, #239	@ 0xef
 8009616:	48a7      	ldr	r0, [pc, #668]	@ (80098b4 <_dtoa_r+0x2cc>)
 8009618:	f002 fc2a 	bl	800be70 <__assert_func>
 800961c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009620:	6007      	str	r7, [r0, #0]
 8009622:	60c7      	str	r7, [r0, #12]
 8009624:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009628:	6819      	ldr	r1, [r3, #0]
 800962a:	b159      	cbz	r1, 8009644 <_dtoa_r+0x5c>
 800962c:	685a      	ldr	r2, [r3, #4]
 800962e:	604a      	str	r2, [r1, #4]
 8009630:	2301      	movs	r3, #1
 8009632:	4093      	lsls	r3, r2
 8009634:	608b      	str	r3, [r1, #8]
 8009636:	4658      	mov	r0, fp
 8009638:	f000 feda 	bl	800a3f0 <_Bfree>
 800963c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009640:	2200      	movs	r2, #0
 8009642:	601a      	str	r2, [r3, #0]
 8009644:	1e2b      	subs	r3, r5, #0
 8009646:	bfb9      	ittee	lt
 8009648:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800964c:	9303      	strlt	r3, [sp, #12]
 800964e:	2300      	movge	r3, #0
 8009650:	6033      	strge	r3, [r6, #0]
 8009652:	9f03      	ldr	r7, [sp, #12]
 8009654:	4b98      	ldr	r3, [pc, #608]	@ (80098b8 <_dtoa_r+0x2d0>)
 8009656:	bfbc      	itt	lt
 8009658:	2201      	movlt	r2, #1
 800965a:	6032      	strlt	r2, [r6, #0]
 800965c:	43bb      	bics	r3, r7
 800965e:	d112      	bne.n	8009686 <_dtoa_r+0x9e>
 8009660:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009662:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009666:	6013      	str	r3, [r2, #0]
 8009668:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800966c:	4323      	orrs	r3, r4
 800966e:	f000 854d 	beq.w	800a10c <_dtoa_r+0xb24>
 8009672:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009674:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80098cc <_dtoa_r+0x2e4>
 8009678:	2b00      	cmp	r3, #0
 800967a:	f000 854f 	beq.w	800a11c <_dtoa_r+0xb34>
 800967e:	f10a 0303 	add.w	r3, sl, #3
 8009682:	f000 bd49 	b.w	800a118 <_dtoa_r+0xb30>
 8009686:	ed9d 7b02 	vldr	d7, [sp, #8]
 800968a:	2200      	movs	r2, #0
 800968c:	ec51 0b17 	vmov	r0, r1, d7
 8009690:	2300      	movs	r3, #0
 8009692:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009696:	f7f7 fa3f 	bl	8000b18 <__aeabi_dcmpeq>
 800969a:	4680      	mov	r8, r0
 800969c:	b158      	cbz	r0, 80096b6 <_dtoa_r+0xce>
 800969e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80096a0:	2301      	movs	r3, #1
 80096a2:	6013      	str	r3, [r2, #0]
 80096a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80096a6:	b113      	cbz	r3, 80096ae <_dtoa_r+0xc6>
 80096a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80096aa:	4b84      	ldr	r3, [pc, #528]	@ (80098bc <_dtoa_r+0x2d4>)
 80096ac:	6013      	str	r3, [r2, #0]
 80096ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80098d0 <_dtoa_r+0x2e8>
 80096b2:	f000 bd33 	b.w	800a11c <_dtoa_r+0xb34>
 80096b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80096ba:	aa16      	add	r2, sp, #88	@ 0x58
 80096bc:	a917      	add	r1, sp, #92	@ 0x5c
 80096be:	4658      	mov	r0, fp
 80096c0:	f001 fa3a 	bl	800ab38 <__d2b>
 80096c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80096c8:	4681      	mov	r9, r0
 80096ca:	2e00      	cmp	r6, #0
 80096cc:	d077      	beq.n	80097be <_dtoa_r+0x1d6>
 80096ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80096d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80096e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80096e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80096e8:	4619      	mov	r1, r3
 80096ea:	2200      	movs	r2, #0
 80096ec:	4b74      	ldr	r3, [pc, #464]	@ (80098c0 <_dtoa_r+0x2d8>)
 80096ee:	f7f6 fdf3 	bl	80002d8 <__aeabi_dsub>
 80096f2:	a369      	add	r3, pc, #420	@ (adr r3, 8009898 <_dtoa_r+0x2b0>)
 80096f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f8:	f7f6 ffa6 	bl	8000648 <__aeabi_dmul>
 80096fc:	a368      	add	r3, pc, #416	@ (adr r3, 80098a0 <_dtoa_r+0x2b8>)
 80096fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009702:	f7f6 fdeb 	bl	80002dc <__adddf3>
 8009706:	4604      	mov	r4, r0
 8009708:	4630      	mov	r0, r6
 800970a:	460d      	mov	r5, r1
 800970c:	f7f6 ff32 	bl	8000574 <__aeabi_i2d>
 8009710:	a365      	add	r3, pc, #404	@ (adr r3, 80098a8 <_dtoa_r+0x2c0>)
 8009712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009716:	f7f6 ff97 	bl	8000648 <__aeabi_dmul>
 800971a:	4602      	mov	r2, r0
 800971c:	460b      	mov	r3, r1
 800971e:	4620      	mov	r0, r4
 8009720:	4629      	mov	r1, r5
 8009722:	f7f6 fddb 	bl	80002dc <__adddf3>
 8009726:	4604      	mov	r4, r0
 8009728:	460d      	mov	r5, r1
 800972a:	f7f7 fa3d 	bl	8000ba8 <__aeabi_d2iz>
 800972e:	2200      	movs	r2, #0
 8009730:	4607      	mov	r7, r0
 8009732:	2300      	movs	r3, #0
 8009734:	4620      	mov	r0, r4
 8009736:	4629      	mov	r1, r5
 8009738:	f7f7 f9f8 	bl	8000b2c <__aeabi_dcmplt>
 800973c:	b140      	cbz	r0, 8009750 <_dtoa_r+0x168>
 800973e:	4638      	mov	r0, r7
 8009740:	f7f6 ff18 	bl	8000574 <__aeabi_i2d>
 8009744:	4622      	mov	r2, r4
 8009746:	462b      	mov	r3, r5
 8009748:	f7f7 f9e6 	bl	8000b18 <__aeabi_dcmpeq>
 800974c:	b900      	cbnz	r0, 8009750 <_dtoa_r+0x168>
 800974e:	3f01      	subs	r7, #1
 8009750:	2f16      	cmp	r7, #22
 8009752:	d851      	bhi.n	80097f8 <_dtoa_r+0x210>
 8009754:	4b5b      	ldr	r3, [pc, #364]	@ (80098c4 <_dtoa_r+0x2dc>)
 8009756:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800975a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800975e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009762:	f7f7 f9e3 	bl	8000b2c <__aeabi_dcmplt>
 8009766:	2800      	cmp	r0, #0
 8009768:	d048      	beq.n	80097fc <_dtoa_r+0x214>
 800976a:	3f01      	subs	r7, #1
 800976c:	2300      	movs	r3, #0
 800976e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009770:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009772:	1b9b      	subs	r3, r3, r6
 8009774:	1e5a      	subs	r2, r3, #1
 8009776:	bf44      	itt	mi
 8009778:	f1c3 0801 	rsbmi	r8, r3, #1
 800977c:	2300      	movmi	r3, #0
 800977e:	9208      	str	r2, [sp, #32]
 8009780:	bf54      	ite	pl
 8009782:	f04f 0800 	movpl.w	r8, #0
 8009786:	9308      	strmi	r3, [sp, #32]
 8009788:	2f00      	cmp	r7, #0
 800978a:	db39      	blt.n	8009800 <_dtoa_r+0x218>
 800978c:	9b08      	ldr	r3, [sp, #32]
 800978e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009790:	443b      	add	r3, r7
 8009792:	9308      	str	r3, [sp, #32]
 8009794:	2300      	movs	r3, #0
 8009796:	930a      	str	r3, [sp, #40]	@ 0x28
 8009798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800979a:	2b09      	cmp	r3, #9
 800979c:	d864      	bhi.n	8009868 <_dtoa_r+0x280>
 800979e:	2b05      	cmp	r3, #5
 80097a0:	bfc4      	itt	gt
 80097a2:	3b04      	subgt	r3, #4
 80097a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80097a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097a8:	f1a3 0302 	sub.w	r3, r3, #2
 80097ac:	bfcc      	ite	gt
 80097ae:	2400      	movgt	r4, #0
 80097b0:	2401      	movle	r4, #1
 80097b2:	2b03      	cmp	r3, #3
 80097b4:	d863      	bhi.n	800987e <_dtoa_r+0x296>
 80097b6:	e8df f003 	tbb	[pc, r3]
 80097ba:	372a      	.short	0x372a
 80097bc:	5535      	.short	0x5535
 80097be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80097c2:	441e      	add	r6, r3
 80097c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80097c8:	2b20      	cmp	r3, #32
 80097ca:	bfc1      	itttt	gt
 80097cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80097d0:	409f      	lslgt	r7, r3
 80097d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80097d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80097da:	bfd6      	itet	le
 80097dc:	f1c3 0320 	rsble	r3, r3, #32
 80097e0:	ea47 0003 	orrgt.w	r0, r7, r3
 80097e4:	fa04 f003 	lslle.w	r0, r4, r3
 80097e8:	f7f6 feb4 	bl	8000554 <__aeabi_ui2d>
 80097ec:	2201      	movs	r2, #1
 80097ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80097f2:	3e01      	subs	r6, #1
 80097f4:	9214      	str	r2, [sp, #80]	@ 0x50
 80097f6:	e777      	b.n	80096e8 <_dtoa_r+0x100>
 80097f8:	2301      	movs	r3, #1
 80097fa:	e7b8      	b.n	800976e <_dtoa_r+0x186>
 80097fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80097fe:	e7b7      	b.n	8009770 <_dtoa_r+0x188>
 8009800:	427b      	negs	r3, r7
 8009802:	930a      	str	r3, [sp, #40]	@ 0x28
 8009804:	2300      	movs	r3, #0
 8009806:	eba8 0807 	sub.w	r8, r8, r7
 800980a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800980c:	e7c4      	b.n	8009798 <_dtoa_r+0x1b0>
 800980e:	2300      	movs	r3, #0
 8009810:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009812:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009814:	2b00      	cmp	r3, #0
 8009816:	dc35      	bgt.n	8009884 <_dtoa_r+0x29c>
 8009818:	2301      	movs	r3, #1
 800981a:	9300      	str	r3, [sp, #0]
 800981c:	9307      	str	r3, [sp, #28]
 800981e:	461a      	mov	r2, r3
 8009820:	920e      	str	r2, [sp, #56]	@ 0x38
 8009822:	e00b      	b.n	800983c <_dtoa_r+0x254>
 8009824:	2301      	movs	r3, #1
 8009826:	e7f3      	b.n	8009810 <_dtoa_r+0x228>
 8009828:	2300      	movs	r3, #0
 800982a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800982c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800982e:	18fb      	adds	r3, r7, r3
 8009830:	9300      	str	r3, [sp, #0]
 8009832:	3301      	adds	r3, #1
 8009834:	2b01      	cmp	r3, #1
 8009836:	9307      	str	r3, [sp, #28]
 8009838:	bfb8      	it	lt
 800983a:	2301      	movlt	r3, #1
 800983c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009840:	2100      	movs	r1, #0
 8009842:	2204      	movs	r2, #4
 8009844:	f102 0514 	add.w	r5, r2, #20
 8009848:	429d      	cmp	r5, r3
 800984a:	d91f      	bls.n	800988c <_dtoa_r+0x2a4>
 800984c:	6041      	str	r1, [r0, #4]
 800984e:	4658      	mov	r0, fp
 8009850:	f000 fd8e 	bl	800a370 <_Balloc>
 8009854:	4682      	mov	sl, r0
 8009856:	2800      	cmp	r0, #0
 8009858:	d13c      	bne.n	80098d4 <_dtoa_r+0x2ec>
 800985a:	4b1b      	ldr	r3, [pc, #108]	@ (80098c8 <_dtoa_r+0x2e0>)
 800985c:	4602      	mov	r2, r0
 800985e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009862:	e6d8      	b.n	8009616 <_dtoa_r+0x2e>
 8009864:	2301      	movs	r3, #1
 8009866:	e7e0      	b.n	800982a <_dtoa_r+0x242>
 8009868:	2401      	movs	r4, #1
 800986a:	2300      	movs	r3, #0
 800986c:	9309      	str	r3, [sp, #36]	@ 0x24
 800986e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009870:	f04f 33ff 	mov.w	r3, #4294967295
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	9307      	str	r3, [sp, #28]
 8009878:	2200      	movs	r2, #0
 800987a:	2312      	movs	r3, #18
 800987c:	e7d0      	b.n	8009820 <_dtoa_r+0x238>
 800987e:	2301      	movs	r3, #1
 8009880:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009882:	e7f5      	b.n	8009870 <_dtoa_r+0x288>
 8009884:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009886:	9300      	str	r3, [sp, #0]
 8009888:	9307      	str	r3, [sp, #28]
 800988a:	e7d7      	b.n	800983c <_dtoa_r+0x254>
 800988c:	3101      	adds	r1, #1
 800988e:	0052      	lsls	r2, r2, #1
 8009890:	e7d8      	b.n	8009844 <_dtoa_r+0x25c>
 8009892:	bf00      	nop
 8009894:	f3af 8000 	nop.w
 8009898:	636f4361 	.word	0x636f4361
 800989c:	3fd287a7 	.word	0x3fd287a7
 80098a0:	8b60c8b3 	.word	0x8b60c8b3
 80098a4:	3fc68a28 	.word	0x3fc68a28
 80098a8:	509f79fb 	.word	0x509f79fb
 80098ac:	3fd34413 	.word	0x3fd34413
 80098b0:	0800cc6a 	.word	0x0800cc6a
 80098b4:	0800cc81 	.word	0x0800cc81
 80098b8:	7ff00000 	.word	0x7ff00000
 80098bc:	0800cc35 	.word	0x0800cc35
 80098c0:	3ff80000 	.word	0x3ff80000
 80098c4:	0800cd78 	.word	0x0800cd78
 80098c8:	0800ccd9 	.word	0x0800ccd9
 80098cc:	0800cc66 	.word	0x0800cc66
 80098d0:	0800cc34 	.word	0x0800cc34
 80098d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80098d8:	6018      	str	r0, [r3, #0]
 80098da:	9b07      	ldr	r3, [sp, #28]
 80098dc:	2b0e      	cmp	r3, #14
 80098de:	f200 80a4 	bhi.w	8009a2a <_dtoa_r+0x442>
 80098e2:	2c00      	cmp	r4, #0
 80098e4:	f000 80a1 	beq.w	8009a2a <_dtoa_r+0x442>
 80098e8:	2f00      	cmp	r7, #0
 80098ea:	dd33      	ble.n	8009954 <_dtoa_r+0x36c>
 80098ec:	4bad      	ldr	r3, [pc, #692]	@ (8009ba4 <_dtoa_r+0x5bc>)
 80098ee:	f007 020f 	and.w	r2, r7, #15
 80098f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098f6:	ed93 7b00 	vldr	d7, [r3]
 80098fa:	05f8      	lsls	r0, r7, #23
 80098fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009900:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009904:	d516      	bpl.n	8009934 <_dtoa_r+0x34c>
 8009906:	4ba8      	ldr	r3, [pc, #672]	@ (8009ba8 <_dtoa_r+0x5c0>)
 8009908:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800990c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009910:	f7f6 ffc4 	bl	800089c <__aeabi_ddiv>
 8009914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009918:	f004 040f 	and.w	r4, r4, #15
 800991c:	2603      	movs	r6, #3
 800991e:	4da2      	ldr	r5, [pc, #648]	@ (8009ba8 <_dtoa_r+0x5c0>)
 8009920:	b954      	cbnz	r4, 8009938 <_dtoa_r+0x350>
 8009922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800992a:	f7f6 ffb7 	bl	800089c <__aeabi_ddiv>
 800992e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009932:	e028      	b.n	8009986 <_dtoa_r+0x39e>
 8009934:	2602      	movs	r6, #2
 8009936:	e7f2      	b.n	800991e <_dtoa_r+0x336>
 8009938:	07e1      	lsls	r1, r4, #31
 800993a:	d508      	bpl.n	800994e <_dtoa_r+0x366>
 800993c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009940:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009944:	f7f6 fe80 	bl	8000648 <__aeabi_dmul>
 8009948:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800994c:	3601      	adds	r6, #1
 800994e:	1064      	asrs	r4, r4, #1
 8009950:	3508      	adds	r5, #8
 8009952:	e7e5      	b.n	8009920 <_dtoa_r+0x338>
 8009954:	f000 80d2 	beq.w	8009afc <_dtoa_r+0x514>
 8009958:	427c      	negs	r4, r7
 800995a:	4b92      	ldr	r3, [pc, #584]	@ (8009ba4 <_dtoa_r+0x5bc>)
 800995c:	4d92      	ldr	r5, [pc, #584]	@ (8009ba8 <_dtoa_r+0x5c0>)
 800995e:	f004 020f 	and.w	r2, r4, #15
 8009962:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800996e:	f7f6 fe6b 	bl	8000648 <__aeabi_dmul>
 8009972:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009976:	1124      	asrs	r4, r4, #4
 8009978:	2300      	movs	r3, #0
 800997a:	2602      	movs	r6, #2
 800997c:	2c00      	cmp	r4, #0
 800997e:	f040 80b2 	bne.w	8009ae6 <_dtoa_r+0x4fe>
 8009982:	2b00      	cmp	r3, #0
 8009984:	d1d3      	bne.n	800992e <_dtoa_r+0x346>
 8009986:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009988:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800998c:	2b00      	cmp	r3, #0
 800998e:	f000 80b7 	beq.w	8009b00 <_dtoa_r+0x518>
 8009992:	4b86      	ldr	r3, [pc, #536]	@ (8009bac <_dtoa_r+0x5c4>)
 8009994:	2200      	movs	r2, #0
 8009996:	4620      	mov	r0, r4
 8009998:	4629      	mov	r1, r5
 800999a:	f7f7 f8c7 	bl	8000b2c <__aeabi_dcmplt>
 800999e:	2800      	cmp	r0, #0
 80099a0:	f000 80ae 	beq.w	8009b00 <_dtoa_r+0x518>
 80099a4:	9b07      	ldr	r3, [sp, #28]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	f000 80aa 	beq.w	8009b00 <_dtoa_r+0x518>
 80099ac:	9b00      	ldr	r3, [sp, #0]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	dd37      	ble.n	8009a22 <_dtoa_r+0x43a>
 80099b2:	1e7b      	subs	r3, r7, #1
 80099b4:	9304      	str	r3, [sp, #16]
 80099b6:	4620      	mov	r0, r4
 80099b8:	4b7d      	ldr	r3, [pc, #500]	@ (8009bb0 <_dtoa_r+0x5c8>)
 80099ba:	2200      	movs	r2, #0
 80099bc:	4629      	mov	r1, r5
 80099be:	f7f6 fe43 	bl	8000648 <__aeabi_dmul>
 80099c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099c6:	9c00      	ldr	r4, [sp, #0]
 80099c8:	3601      	adds	r6, #1
 80099ca:	4630      	mov	r0, r6
 80099cc:	f7f6 fdd2 	bl	8000574 <__aeabi_i2d>
 80099d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099d4:	f7f6 fe38 	bl	8000648 <__aeabi_dmul>
 80099d8:	4b76      	ldr	r3, [pc, #472]	@ (8009bb4 <_dtoa_r+0x5cc>)
 80099da:	2200      	movs	r2, #0
 80099dc:	f7f6 fc7e 	bl	80002dc <__adddf3>
 80099e0:	4605      	mov	r5, r0
 80099e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80099e6:	2c00      	cmp	r4, #0
 80099e8:	f040 808d 	bne.w	8009b06 <_dtoa_r+0x51e>
 80099ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099f0:	4b71      	ldr	r3, [pc, #452]	@ (8009bb8 <_dtoa_r+0x5d0>)
 80099f2:	2200      	movs	r2, #0
 80099f4:	f7f6 fc70 	bl	80002d8 <__aeabi_dsub>
 80099f8:	4602      	mov	r2, r0
 80099fa:	460b      	mov	r3, r1
 80099fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009a00:	462a      	mov	r2, r5
 8009a02:	4633      	mov	r3, r6
 8009a04:	f7f7 f8b0 	bl	8000b68 <__aeabi_dcmpgt>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	f040 828b 	bne.w	8009f24 <_dtoa_r+0x93c>
 8009a0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a12:	462a      	mov	r2, r5
 8009a14:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009a18:	f7f7 f888 	bl	8000b2c <__aeabi_dcmplt>
 8009a1c:	2800      	cmp	r0, #0
 8009a1e:	f040 8128 	bne.w	8009c72 <_dtoa_r+0x68a>
 8009a22:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009a26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009a2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	f2c0 815a 	blt.w	8009ce6 <_dtoa_r+0x6fe>
 8009a32:	2f0e      	cmp	r7, #14
 8009a34:	f300 8157 	bgt.w	8009ce6 <_dtoa_r+0x6fe>
 8009a38:	4b5a      	ldr	r3, [pc, #360]	@ (8009ba4 <_dtoa_r+0x5bc>)
 8009a3a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a3e:	ed93 7b00 	vldr	d7, [r3]
 8009a42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	ed8d 7b00 	vstr	d7, [sp]
 8009a4a:	da03      	bge.n	8009a54 <_dtoa_r+0x46c>
 8009a4c:	9b07      	ldr	r3, [sp, #28]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	f340 8101 	ble.w	8009c56 <_dtoa_r+0x66e>
 8009a54:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009a58:	4656      	mov	r6, sl
 8009a5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a5e:	4620      	mov	r0, r4
 8009a60:	4629      	mov	r1, r5
 8009a62:	f7f6 ff1b 	bl	800089c <__aeabi_ddiv>
 8009a66:	f7f7 f89f 	bl	8000ba8 <__aeabi_d2iz>
 8009a6a:	4680      	mov	r8, r0
 8009a6c:	f7f6 fd82 	bl	8000574 <__aeabi_i2d>
 8009a70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a74:	f7f6 fde8 	bl	8000648 <__aeabi_dmul>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	460b      	mov	r3, r1
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	4629      	mov	r1, r5
 8009a80:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009a84:	f7f6 fc28 	bl	80002d8 <__aeabi_dsub>
 8009a88:	f806 4b01 	strb.w	r4, [r6], #1
 8009a8c:	9d07      	ldr	r5, [sp, #28]
 8009a8e:	eba6 040a 	sub.w	r4, r6, sl
 8009a92:	42a5      	cmp	r5, r4
 8009a94:	4602      	mov	r2, r0
 8009a96:	460b      	mov	r3, r1
 8009a98:	f040 8117 	bne.w	8009cca <_dtoa_r+0x6e2>
 8009a9c:	f7f6 fc1e 	bl	80002dc <__adddf3>
 8009aa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009aa4:	4604      	mov	r4, r0
 8009aa6:	460d      	mov	r5, r1
 8009aa8:	f7f7 f85e 	bl	8000b68 <__aeabi_dcmpgt>
 8009aac:	2800      	cmp	r0, #0
 8009aae:	f040 80f9 	bne.w	8009ca4 <_dtoa_r+0x6bc>
 8009ab2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ab6:	4620      	mov	r0, r4
 8009ab8:	4629      	mov	r1, r5
 8009aba:	f7f7 f82d 	bl	8000b18 <__aeabi_dcmpeq>
 8009abe:	b118      	cbz	r0, 8009ac8 <_dtoa_r+0x4e0>
 8009ac0:	f018 0f01 	tst.w	r8, #1
 8009ac4:	f040 80ee 	bne.w	8009ca4 <_dtoa_r+0x6bc>
 8009ac8:	4649      	mov	r1, r9
 8009aca:	4658      	mov	r0, fp
 8009acc:	f000 fc90 	bl	800a3f0 <_Bfree>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	7033      	strb	r3, [r6, #0]
 8009ad4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009ad6:	3701      	adds	r7, #1
 8009ad8:	601f      	str	r7, [r3, #0]
 8009ada:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	f000 831d 	beq.w	800a11c <_dtoa_r+0xb34>
 8009ae2:	601e      	str	r6, [r3, #0]
 8009ae4:	e31a      	b.n	800a11c <_dtoa_r+0xb34>
 8009ae6:	07e2      	lsls	r2, r4, #31
 8009ae8:	d505      	bpl.n	8009af6 <_dtoa_r+0x50e>
 8009aea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009aee:	f7f6 fdab 	bl	8000648 <__aeabi_dmul>
 8009af2:	3601      	adds	r6, #1
 8009af4:	2301      	movs	r3, #1
 8009af6:	1064      	asrs	r4, r4, #1
 8009af8:	3508      	adds	r5, #8
 8009afa:	e73f      	b.n	800997c <_dtoa_r+0x394>
 8009afc:	2602      	movs	r6, #2
 8009afe:	e742      	b.n	8009986 <_dtoa_r+0x39e>
 8009b00:	9c07      	ldr	r4, [sp, #28]
 8009b02:	9704      	str	r7, [sp, #16]
 8009b04:	e761      	b.n	80099ca <_dtoa_r+0x3e2>
 8009b06:	4b27      	ldr	r3, [pc, #156]	@ (8009ba4 <_dtoa_r+0x5bc>)
 8009b08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009b0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b0e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b12:	4454      	add	r4, sl
 8009b14:	2900      	cmp	r1, #0
 8009b16:	d053      	beq.n	8009bc0 <_dtoa_r+0x5d8>
 8009b18:	4928      	ldr	r1, [pc, #160]	@ (8009bbc <_dtoa_r+0x5d4>)
 8009b1a:	2000      	movs	r0, #0
 8009b1c:	f7f6 febe 	bl	800089c <__aeabi_ddiv>
 8009b20:	4633      	mov	r3, r6
 8009b22:	462a      	mov	r2, r5
 8009b24:	f7f6 fbd8 	bl	80002d8 <__aeabi_dsub>
 8009b28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009b2c:	4656      	mov	r6, sl
 8009b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b32:	f7f7 f839 	bl	8000ba8 <__aeabi_d2iz>
 8009b36:	4605      	mov	r5, r0
 8009b38:	f7f6 fd1c 	bl	8000574 <__aeabi_i2d>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	460b      	mov	r3, r1
 8009b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b44:	f7f6 fbc8 	bl	80002d8 <__aeabi_dsub>
 8009b48:	3530      	adds	r5, #48	@ 0x30
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	460b      	mov	r3, r1
 8009b4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b52:	f806 5b01 	strb.w	r5, [r6], #1
 8009b56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b5a:	f7f6 ffe7 	bl	8000b2c <__aeabi_dcmplt>
 8009b5e:	2800      	cmp	r0, #0
 8009b60:	d171      	bne.n	8009c46 <_dtoa_r+0x65e>
 8009b62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b66:	4911      	ldr	r1, [pc, #68]	@ (8009bac <_dtoa_r+0x5c4>)
 8009b68:	2000      	movs	r0, #0
 8009b6a:	f7f6 fbb5 	bl	80002d8 <__aeabi_dsub>
 8009b6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b72:	f7f6 ffdb 	bl	8000b2c <__aeabi_dcmplt>
 8009b76:	2800      	cmp	r0, #0
 8009b78:	f040 8095 	bne.w	8009ca6 <_dtoa_r+0x6be>
 8009b7c:	42a6      	cmp	r6, r4
 8009b7e:	f43f af50 	beq.w	8009a22 <_dtoa_r+0x43a>
 8009b82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009b86:	4b0a      	ldr	r3, [pc, #40]	@ (8009bb0 <_dtoa_r+0x5c8>)
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f7f6 fd5d 	bl	8000648 <__aeabi_dmul>
 8009b8e:	4b08      	ldr	r3, [pc, #32]	@ (8009bb0 <_dtoa_r+0x5c8>)
 8009b90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009b94:	2200      	movs	r2, #0
 8009b96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b9a:	f7f6 fd55 	bl	8000648 <__aeabi_dmul>
 8009b9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ba2:	e7c4      	b.n	8009b2e <_dtoa_r+0x546>
 8009ba4:	0800cd78 	.word	0x0800cd78
 8009ba8:	0800cd50 	.word	0x0800cd50
 8009bac:	3ff00000 	.word	0x3ff00000
 8009bb0:	40240000 	.word	0x40240000
 8009bb4:	401c0000 	.word	0x401c0000
 8009bb8:	40140000 	.word	0x40140000
 8009bbc:	3fe00000 	.word	0x3fe00000
 8009bc0:	4631      	mov	r1, r6
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	f7f6 fd40 	bl	8000648 <__aeabi_dmul>
 8009bc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009bcc:	9415      	str	r4, [sp, #84]	@ 0x54
 8009bce:	4656      	mov	r6, sl
 8009bd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bd4:	f7f6 ffe8 	bl	8000ba8 <__aeabi_d2iz>
 8009bd8:	4605      	mov	r5, r0
 8009bda:	f7f6 fccb 	bl	8000574 <__aeabi_i2d>
 8009bde:	4602      	mov	r2, r0
 8009be0:	460b      	mov	r3, r1
 8009be2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009be6:	f7f6 fb77 	bl	80002d8 <__aeabi_dsub>
 8009bea:	3530      	adds	r5, #48	@ 0x30
 8009bec:	f806 5b01 	strb.w	r5, [r6], #1
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	42a6      	cmp	r6, r4
 8009bf6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009bfa:	f04f 0200 	mov.w	r2, #0
 8009bfe:	d124      	bne.n	8009c4a <_dtoa_r+0x662>
 8009c00:	4bac      	ldr	r3, [pc, #688]	@ (8009eb4 <_dtoa_r+0x8cc>)
 8009c02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009c06:	f7f6 fb69 	bl	80002dc <__adddf3>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c12:	f7f6 ffa9 	bl	8000b68 <__aeabi_dcmpgt>
 8009c16:	2800      	cmp	r0, #0
 8009c18:	d145      	bne.n	8009ca6 <_dtoa_r+0x6be>
 8009c1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009c1e:	49a5      	ldr	r1, [pc, #660]	@ (8009eb4 <_dtoa_r+0x8cc>)
 8009c20:	2000      	movs	r0, #0
 8009c22:	f7f6 fb59 	bl	80002d8 <__aeabi_dsub>
 8009c26:	4602      	mov	r2, r0
 8009c28:	460b      	mov	r3, r1
 8009c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c2e:	f7f6 ff7d 	bl	8000b2c <__aeabi_dcmplt>
 8009c32:	2800      	cmp	r0, #0
 8009c34:	f43f aef5 	beq.w	8009a22 <_dtoa_r+0x43a>
 8009c38:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009c3a:	1e73      	subs	r3, r6, #1
 8009c3c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009c3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c42:	2b30      	cmp	r3, #48	@ 0x30
 8009c44:	d0f8      	beq.n	8009c38 <_dtoa_r+0x650>
 8009c46:	9f04      	ldr	r7, [sp, #16]
 8009c48:	e73e      	b.n	8009ac8 <_dtoa_r+0x4e0>
 8009c4a:	4b9b      	ldr	r3, [pc, #620]	@ (8009eb8 <_dtoa_r+0x8d0>)
 8009c4c:	f7f6 fcfc 	bl	8000648 <__aeabi_dmul>
 8009c50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c54:	e7bc      	b.n	8009bd0 <_dtoa_r+0x5e8>
 8009c56:	d10c      	bne.n	8009c72 <_dtoa_r+0x68a>
 8009c58:	4b98      	ldr	r3, [pc, #608]	@ (8009ebc <_dtoa_r+0x8d4>)
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c60:	f7f6 fcf2 	bl	8000648 <__aeabi_dmul>
 8009c64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c68:	f7f6 ff74 	bl	8000b54 <__aeabi_dcmpge>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	f000 8157 	beq.w	8009f20 <_dtoa_r+0x938>
 8009c72:	2400      	movs	r4, #0
 8009c74:	4625      	mov	r5, r4
 8009c76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c78:	43db      	mvns	r3, r3
 8009c7a:	9304      	str	r3, [sp, #16]
 8009c7c:	4656      	mov	r6, sl
 8009c7e:	2700      	movs	r7, #0
 8009c80:	4621      	mov	r1, r4
 8009c82:	4658      	mov	r0, fp
 8009c84:	f000 fbb4 	bl	800a3f0 <_Bfree>
 8009c88:	2d00      	cmp	r5, #0
 8009c8a:	d0dc      	beq.n	8009c46 <_dtoa_r+0x65e>
 8009c8c:	b12f      	cbz	r7, 8009c9a <_dtoa_r+0x6b2>
 8009c8e:	42af      	cmp	r7, r5
 8009c90:	d003      	beq.n	8009c9a <_dtoa_r+0x6b2>
 8009c92:	4639      	mov	r1, r7
 8009c94:	4658      	mov	r0, fp
 8009c96:	f000 fbab 	bl	800a3f0 <_Bfree>
 8009c9a:	4629      	mov	r1, r5
 8009c9c:	4658      	mov	r0, fp
 8009c9e:	f000 fba7 	bl	800a3f0 <_Bfree>
 8009ca2:	e7d0      	b.n	8009c46 <_dtoa_r+0x65e>
 8009ca4:	9704      	str	r7, [sp, #16]
 8009ca6:	4633      	mov	r3, r6
 8009ca8:	461e      	mov	r6, r3
 8009caa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009cae:	2a39      	cmp	r2, #57	@ 0x39
 8009cb0:	d107      	bne.n	8009cc2 <_dtoa_r+0x6da>
 8009cb2:	459a      	cmp	sl, r3
 8009cb4:	d1f8      	bne.n	8009ca8 <_dtoa_r+0x6c0>
 8009cb6:	9a04      	ldr	r2, [sp, #16]
 8009cb8:	3201      	adds	r2, #1
 8009cba:	9204      	str	r2, [sp, #16]
 8009cbc:	2230      	movs	r2, #48	@ 0x30
 8009cbe:	f88a 2000 	strb.w	r2, [sl]
 8009cc2:	781a      	ldrb	r2, [r3, #0]
 8009cc4:	3201      	adds	r2, #1
 8009cc6:	701a      	strb	r2, [r3, #0]
 8009cc8:	e7bd      	b.n	8009c46 <_dtoa_r+0x65e>
 8009cca:	4b7b      	ldr	r3, [pc, #492]	@ (8009eb8 <_dtoa_r+0x8d0>)
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f7f6 fcbb 	bl	8000648 <__aeabi_dmul>
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	4604      	mov	r4, r0
 8009cd8:	460d      	mov	r5, r1
 8009cda:	f7f6 ff1d 	bl	8000b18 <__aeabi_dcmpeq>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	f43f aebb 	beq.w	8009a5a <_dtoa_r+0x472>
 8009ce4:	e6f0      	b.n	8009ac8 <_dtoa_r+0x4e0>
 8009ce6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009ce8:	2a00      	cmp	r2, #0
 8009cea:	f000 80db 	beq.w	8009ea4 <_dtoa_r+0x8bc>
 8009cee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cf0:	2a01      	cmp	r2, #1
 8009cf2:	f300 80bf 	bgt.w	8009e74 <_dtoa_r+0x88c>
 8009cf6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009cf8:	2a00      	cmp	r2, #0
 8009cfa:	f000 80b7 	beq.w	8009e6c <_dtoa_r+0x884>
 8009cfe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009d02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009d04:	4646      	mov	r6, r8
 8009d06:	9a08      	ldr	r2, [sp, #32]
 8009d08:	2101      	movs	r1, #1
 8009d0a:	441a      	add	r2, r3
 8009d0c:	4658      	mov	r0, fp
 8009d0e:	4498      	add	r8, r3
 8009d10:	9208      	str	r2, [sp, #32]
 8009d12:	f000 fc6b 	bl	800a5ec <__i2b>
 8009d16:	4605      	mov	r5, r0
 8009d18:	b15e      	cbz	r6, 8009d32 <_dtoa_r+0x74a>
 8009d1a:	9b08      	ldr	r3, [sp, #32]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	dd08      	ble.n	8009d32 <_dtoa_r+0x74a>
 8009d20:	42b3      	cmp	r3, r6
 8009d22:	9a08      	ldr	r2, [sp, #32]
 8009d24:	bfa8      	it	ge
 8009d26:	4633      	movge	r3, r6
 8009d28:	eba8 0803 	sub.w	r8, r8, r3
 8009d2c:	1af6      	subs	r6, r6, r3
 8009d2e:	1ad3      	subs	r3, r2, r3
 8009d30:	9308      	str	r3, [sp, #32]
 8009d32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d34:	b1f3      	cbz	r3, 8009d74 <_dtoa_r+0x78c>
 8009d36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	f000 80b7 	beq.w	8009eac <_dtoa_r+0x8c4>
 8009d3e:	b18c      	cbz	r4, 8009d64 <_dtoa_r+0x77c>
 8009d40:	4629      	mov	r1, r5
 8009d42:	4622      	mov	r2, r4
 8009d44:	4658      	mov	r0, fp
 8009d46:	f000 fd11 	bl	800a76c <__pow5mult>
 8009d4a:	464a      	mov	r2, r9
 8009d4c:	4601      	mov	r1, r0
 8009d4e:	4605      	mov	r5, r0
 8009d50:	4658      	mov	r0, fp
 8009d52:	f000 fc61 	bl	800a618 <__multiply>
 8009d56:	4649      	mov	r1, r9
 8009d58:	9004      	str	r0, [sp, #16]
 8009d5a:	4658      	mov	r0, fp
 8009d5c:	f000 fb48 	bl	800a3f0 <_Bfree>
 8009d60:	9b04      	ldr	r3, [sp, #16]
 8009d62:	4699      	mov	r9, r3
 8009d64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d66:	1b1a      	subs	r2, r3, r4
 8009d68:	d004      	beq.n	8009d74 <_dtoa_r+0x78c>
 8009d6a:	4649      	mov	r1, r9
 8009d6c:	4658      	mov	r0, fp
 8009d6e:	f000 fcfd 	bl	800a76c <__pow5mult>
 8009d72:	4681      	mov	r9, r0
 8009d74:	2101      	movs	r1, #1
 8009d76:	4658      	mov	r0, fp
 8009d78:	f000 fc38 	bl	800a5ec <__i2b>
 8009d7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d7e:	4604      	mov	r4, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f000 81cf 	beq.w	800a124 <_dtoa_r+0xb3c>
 8009d86:	461a      	mov	r2, r3
 8009d88:	4601      	mov	r1, r0
 8009d8a:	4658      	mov	r0, fp
 8009d8c:	f000 fcee 	bl	800a76c <__pow5mult>
 8009d90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d92:	2b01      	cmp	r3, #1
 8009d94:	4604      	mov	r4, r0
 8009d96:	f300 8095 	bgt.w	8009ec4 <_dtoa_r+0x8dc>
 8009d9a:	9b02      	ldr	r3, [sp, #8]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	f040 8087 	bne.w	8009eb0 <_dtoa_r+0x8c8>
 8009da2:	9b03      	ldr	r3, [sp, #12]
 8009da4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	f040 8089 	bne.w	8009ec0 <_dtoa_r+0x8d8>
 8009dae:	9b03      	ldr	r3, [sp, #12]
 8009db0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009db4:	0d1b      	lsrs	r3, r3, #20
 8009db6:	051b      	lsls	r3, r3, #20
 8009db8:	b12b      	cbz	r3, 8009dc6 <_dtoa_r+0x7de>
 8009dba:	9b08      	ldr	r3, [sp, #32]
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	9308      	str	r3, [sp, #32]
 8009dc0:	f108 0801 	add.w	r8, r8, #1
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	f000 81b0 	beq.w	800a130 <_dtoa_r+0xb48>
 8009dd0:	6923      	ldr	r3, [r4, #16]
 8009dd2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009dd6:	6918      	ldr	r0, [r3, #16]
 8009dd8:	f000 fbbc 	bl	800a554 <__hi0bits>
 8009ddc:	f1c0 0020 	rsb	r0, r0, #32
 8009de0:	9b08      	ldr	r3, [sp, #32]
 8009de2:	4418      	add	r0, r3
 8009de4:	f010 001f 	ands.w	r0, r0, #31
 8009de8:	d077      	beq.n	8009eda <_dtoa_r+0x8f2>
 8009dea:	f1c0 0320 	rsb	r3, r0, #32
 8009dee:	2b04      	cmp	r3, #4
 8009df0:	dd6b      	ble.n	8009eca <_dtoa_r+0x8e2>
 8009df2:	9b08      	ldr	r3, [sp, #32]
 8009df4:	f1c0 001c 	rsb	r0, r0, #28
 8009df8:	4403      	add	r3, r0
 8009dfa:	4480      	add	r8, r0
 8009dfc:	4406      	add	r6, r0
 8009dfe:	9308      	str	r3, [sp, #32]
 8009e00:	f1b8 0f00 	cmp.w	r8, #0
 8009e04:	dd05      	ble.n	8009e12 <_dtoa_r+0x82a>
 8009e06:	4649      	mov	r1, r9
 8009e08:	4642      	mov	r2, r8
 8009e0a:	4658      	mov	r0, fp
 8009e0c:	f000 fd08 	bl	800a820 <__lshift>
 8009e10:	4681      	mov	r9, r0
 8009e12:	9b08      	ldr	r3, [sp, #32]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	dd05      	ble.n	8009e24 <_dtoa_r+0x83c>
 8009e18:	4621      	mov	r1, r4
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	4658      	mov	r0, fp
 8009e1e:	f000 fcff 	bl	800a820 <__lshift>
 8009e22:	4604      	mov	r4, r0
 8009e24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d059      	beq.n	8009ede <_dtoa_r+0x8f6>
 8009e2a:	4621      	mov	r1, r4
 8009e2c:	4648      	mov	r0, r9
 8009e2e:	f000 fd63 	bl	800a8f8 <__mcmp>
 8009e32:	2800      	cmp	r0, #0
 8009e34:	da53      	bge.n	8009ede <_dtoa_r+0x8f6>
 8009e36:	1e7b      	subs	r3, r7, #1
 8009e38:	9304      	str	r3, [sp, #16]
 8009e3a:	4649      	mov	r1, r9
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	220a      	movs	r2, #10
 8009e40:	4658      	mov	r0, fp
 8009e42:	f000 faf7 	bl	800a434 <__multadd>
 8009e46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e48:	4681      	mov	r9, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f000 8172 	beq.w	800a134 <_dtoa_r+0xb4c>
 8009e50:	2300      	movs	r3, #0
 8009e52:	4629      	mov	r1, r5
 8009e54:	220a      	movs	r2, #10
 8009e56:	4658      	mov	r0, fp
 8009e58:	f000 faec 	bl	800a434 <__multadd>
 8009e5c:	9b00      	ldr	r3, [sp, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	4605      	mov	r5, r0
 8009e62:	dc67      	bgt.n	8009f34 <_dtoa_r+0x94c>
 8009e64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	dc41      	bgt.n	8009eee <_dtoa_r+0x906>
 8009e6a:	e063      	b.n	8009f34 <_dtoa_r+0x94c>
 8009e6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009e6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009e72:	e746      	b.n	8009d02 <_dtoa_r+0x71a>
 8009e74:	9b07      	ldr	r3, [sp, #28]
 8009e76:	1e5c      	subs	r4, r3, #1
 8009e78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e7a:	42a3      	cmp	r3, r4
 8009e7c:	bfbf      	itttt	lt
 8009e7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009e80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009e82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009e84:	1ae3      	sublt	r3, r4, r3
 8009e86:	bfb4      	ite	lt
 8009e88:	18d2      	addlt	r2, r2, r3
 8009e8a:	1b1c      	subge	r4, r3, r4
 8009e8c:	9b07      	ldr	r3, [sp, #28]
 8009e8e:	bfbc      	itt	lt
 8009e90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009e92:	2400      	movlt	r4, #0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	bfb5      	itete	lt
 8009e98:	eba8 0603 	sublt.w	r6, r8, r3
 8009e9c:	9b07      	ldrge	r3, [sp, #28]
 8009e9e:	2300      	movlt	r3, #0
 8009ea0:	4646      	movge	r6, r8
 8009ea2:	e730      	b.n	8009d06 <_dtoa_r+0x71e>
 8009ea4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009ea6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009ea8:	4646      	mov	r6, r8
 8009eaa:	e735      	b.n	8009d18 <_dtoa_r+0x730>
 8009eac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009eae:	e75c      	b.n	8009d6a <_dtoa_r+0x782>
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	e788      	b.n	8009dc6 <_dtoa_r+0x7de>
 8009eb4:	3fe00000 	.word	0x3fe00000
 8009eb8:	40240000 	.word	0x40240000
 8009ebc:	40140000 	.word	0x40140000
 8009ec0:	9b02      	ldr	r3, [sp, #8]
 8009ec2:	e780      	b.n	8009dc6 <_dtoa_r+0x7de>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ec8:	e782      	b.n	8009dd0 <_dtoa_r+0x7e8>
 8009eca:	d099      	beq.n	8009e00 <_dtoa_r+0x818>
 8009ecc:	9a08      	ldr	r2, [sp, #32]
 8009ece:	331c      	adds	r3, #28
 8009ed0:	441a      	add	r2, r3
 8009ed2:	4498      	add	r8, r3
 8009ed4:	441e      	add	r6, r3
 8009ed6:	9208      	str	r2, [sp, #32]
 8009ed8:	e792      	b.n	8009e00 <_dtoa_r+0x818>
 8009eda:	4603      	mov	r3, r0
 8009edc:	e7f6      	b.n	8009ecc <_dtoa_r+0x8e4>
 8009ede:	9b07      	ldr	r3, [sp, #28]
 8009ee0:	9704      	str	r7, [sp, #16]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	dc20      	bgt.n	8009f28 <_dtoa_r+0x940>
 8009ee6:	9300      	str	r3, [sp, #0]
 8009ee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	dd1e      	ble.n	8009f2c <_dtoa_r+0x944>
 8009eee:	9b00      	ldr	r3, [sp, #0]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f47f aec0 	bne.w	8009c76 <_dtoa_r+0x68e>
 8009ef6:	4621      	mov	r1, r4
 8009ef8:	2205      	movs	r2, #5
 8009efa:	4658      	mov	r0, fp
 8009efc:	f000 fa9a 	bl	800a434 <__multadd>
 8009f00:	4601      	mov	r1, r0
 8009f02:	4604      	mov	r4, r0
 8009f04:	4648      	mov	r0, r9
 8009f06:	f000 fcf7 	bl	800a8f8 <__mcmp>
 8009f0a:	2800      	cmp	r0, #0
 8009f0c:	f77f aeb3 	ble.w	8009c76 <_dtoa_r+0x68e>
 8009f10:	4656      	mov	r6, sl
 8009f12:	2331      	movs	r3, #49	@ 0x31
 8009f14:	f806 3b01 	strb.w	r3, [r6], #1
 8009f18:	9b04      	ldr	r3, [sp, #16]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	9304      	str	r3, [sp, #16]
 8009f1e:	e6ae      	b.n	8009c7e <_dtoa_r+0x696>
 8009f20:	9c07      	ldr	r4, [sp, #28]
 8009f22:	9704      	str	r7, [sp, #16]
 8009f24:	4625      	mov	r5, r4
 8009f26:	e7f3      	b.n	8009f10 <_dtoa_r+0x928>
 8009f28:	9b07      	ldr	r3, [sp, #28]
 8009f2a:	9300      	str	r3, [sp, #0]
 8009f2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f000 8104 	beq.w	800a13c <_dtoa_r+0xb54>
 8009f34:	2e00      	cmp	r6, #0
 8009f36:	dd05      	ble.n	8009f44 <_dtoa_r+0x95c>
 8009f38:	4629      	mov	r1, r5
 8009f3a:	4632      	mov	r2, r6
 8009f3c:	4658      	mov	r0, fp
 8009f3e:	f000 fc6f 	bl	800a820 <__lshift>
 8009f42:	4605      	mov	r5, r0
 8009f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d05a      	beq.n	800a000 <_dtoa_r+0xa18>
 8009f4a:	6869      	ldr	r1, [r5, #4]
 8009f4c:	4658      	mov	r0, fp
 8009f4e:	f000 fa0f 	bl	800a370 <_Balloc>
 8009f52:	4606      	mov	r6, r0
 8009f54:	b928      	cbnz	r0, 8009f62 <_dtoa_r+0x97a>
 8009f56:	4b84      	ldr	r3, [pc, #528]	@ (800a168 <_dtoa_r+0xb80>)
 8009f58:	4602      	mov	r2, r0
 8009f5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009f5e:	f7ff bb5a 	b.w	8009616 <_dtoa_r+0x2e>
 8009f62:	692a      	ldr	r2, [r5, #16]
 8009f64:	3202      	adds	r2, #2
 8009f66:	0092      	lsls	r2, r2, #2
 8009f68:	f105 010c 	add.w	r1, r5, #12
 8009f6c:	300c      	adds	r0, #12
 8009f6e:	f7ff fa9c 	bl	80094aa <memcpy>
 8009f72:	2201      	movs	r2, #1
 8009f74:	4631      	mov	r1, r6
 8009f76:	4658      	mov	r0, fp
 8009f78:	f000 fc52 	bl	800a820 <__lshift>
 8009f7c:	f10a 0301 	add.w	r3, sl, #1
 8009f80:	9307      	str	r3, [sp, #28]
 8009f82:	9b00      	ldr	r3, [sp, #0]
 8009f84:	4453      	add	r3, sl
 8009f86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f88:	9b02      	ldr	r3, [sp, #8]
 8009f8a:	f003 0301 	and.w	r3, r3, #1
 8009f8e:	462f      	mov	r7, r5
 8009f90:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f92:	4605      	mov	r5, r0
 8009f94:	9b07      	ldr	r3, [sp, #28]
 8009f96:	4621      	mov	r1, r4
 8009f98:	3b01      	subs	r3, #1
 8009f9a:	4648      	mov	r0, r9
 8009f9c:	9300      	str	r3, [sp, #0]
 8009f9e:	f7ff fa99 	bl	80094d4 <quorem>
 8009fa2:	4639      	mov	r1, r7
 8009fa4:	9002      	str	r0, [sp, #8]
 8009fa6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009faa:	4648      	mov	r0, r9
 8009fac:	f000 fca4 	bl	800a8f8 <__mcmp>
 8009fb0:	462a      	mov	r2, r5
 8009fb2:	9008      	str	r0, [sp, #32]
 8009fb4:	4621      	mov	r1, r4
 8009fb6:	4658      	mov	r0, fp
 8009fb8:	f000 fcba 	bl	800a930 <__mdiff>
 8009fbc:	68c2      	ldr	r2, [r0, #12]
 8009fbe:	4606      	mov	r6, r0
 8009fc0:	bb02      	cbnz	r2, 800a004 <_dtoa_r+0xa1c>
 8009fc2:	4601      	mov	r1, r0
 8009fc4:	4648      	mov	r0, r9
 8009fc6:	f000 fc97 	bl	800a8f8 <__mcmp>
 8009fca:	4602      	mov	r2, r0
 8009fcc:	4631      	mov	r1, r6
 8009fce:	4658      	mov	r0, fp
 8009fd0:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fd2:	f000 fa0d 	bl	800a3f0 <_Bfree>
 8009fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fda:	9e07      	ldr	r6, [sp, #28]
 8009fdc:	ea43 0102 	orr.w	r1, r3, r2
 8009fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fe2:	4319      	orrs	r1, r3
 8009fe4:	d110      	bne.n	800a008 <_dtoa_r+0xa20>
 8009fe6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009fea:	d029      	beq.n	800a040 <_dtoa_r+0xa58>
 8009fec:	9b08      	ldr	r3, [sp, #32]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	dd02      	ble.n	8009ff8 <_dtoa_r+0xa10>
 8009ff2:	9b02      	ldr	r3, [sp, #8]
 8009ff4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009ff8:	9b00      	ldr	r3, [sp, #0]
 8009ffa:	f883 8000 	strb.w	r8, [r3]
 8009ffe:	e63f      	b.n	8009c80 <_dtoa_r+0x698>
 800a000:	4628      	mov	r0, r5
 800a002:	e7bb      	b.n	8009f7c <_dtoa_r+0x994>
 800a004:	2201      	movs	r2, #1
 800a006:	e7e1      	b.n	8009fcc <_dtoa_r+0x9e4>
 800a008:	9b08      	ldr	r3, [sp, #32]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	db04      	blt.n	800a018 <_dtoa_r+0xa30>
 800a00e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a010:	430b      	orrs	r3, r1
 800a012:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a014:	430b      	orrs	r3, r1
 800a016:	d120      	bne.n	800a05a <_dtoa_r+0xa72>
 800a018:	2a00      	cmp	r2, #0
 800a01a:	dded      	ble.n	8009ff8 <_dtoa_r+0xa10>
 800a01c:	4649      	mov	r1, r9
 800a01e:	2201      	movs	r2, #1
 800a020:	4658      	mov	r0, fp
 800a022:	f000 fbfd 	bl	800a820 <__lshift>
 800a026:	4621      	mov	r1, r4
 800a028:	4681      	mov	r9, r0
 800a02a:	f000 fc65 	bl	800a8f8 <__mcmp>
 800a02e:	2800      	cmp	r0, #0
 800a030:	dc03      	bgt.n	800a03a <_dtoa_r+0xa52>
 800a032:	d1e1      	bne.n	8009ff8 <_dtoa_r+0xa10>
 800a034:	f018 0f01 	tst.w	r8, #1
 800a038:	d0de      	beq.n	8009ff8 <_dtoa_r+0xa10>
 800a03a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a03e:	d1d8      	bne.n	8009ff2 <_dtoa_r+0xa0a>
 800a040:	9a00      	ldr	r2, [sp, #0]
 800a042:	2339      	movs	r3, #57	@ 0x39
 800a044:	7013      	strb	r3, [r2, #0]
 800a046:	4633      	mov	r3, r6
 800a048:	461e      	mov	r6, r3
 800a04a:	3b01      	subs	r3, #1
 800a04c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a050:	2a39      	cmp	r2, #57	@ 0x39
 800a052:	d052      	beq.n	800a0fa <_dtoa_r+0xb12>
 800a054:	3201      	adds	r2, #1
 800a056:	701a      	strb	r2, [r3, #0]
 800a058:	e612      	b.n	8009c80 <_dtoa_r+0x698>
 800a05a:	2a00      	cmp	r2, #0
 800a05c:	dd07      	ble.n	800a06e <_dtoa_r+0xa86>
 800a05e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a062:	d0ed      	beq.n	800a040 <_dtoa_r+0xa58>
 800a064:	9a00      	ldr	r2, [sp, #0]
 800a066:	f108 0301 	add.w	r3, r8, #1
 800a06a:	7013      	strb	r3, [r2, #0]
 800a06c:	e608      	b.n	8009c80 <_dtoa_r+0x698>
 800a06e:	9b07      	ldr	r3, [sp, #28]
 800a070:	9a07      	ldr	r2, [sp, #28]
 800a072:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a076:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a078:	4293      	cmp	r3, r2
 800a07a:	d028      	beq.n	800a0ce <_dtoa_r+0xae6>
 800a07c:	4649      	mov	r1, r9
 800a07e:	2300      	movs	r3, #0
 800a080:	220a      	movs	r2, #10
 800a082:	4658      	mov	r0, fp
 800a084:	f000 f9d6 	bl	800a434 <__multadd>
 800a088:	42af      	cmp	r7, r5
 800a08a:	4681      	mov	r9, r0
 800a08c:	f04f 0300 	mov.w	r3, #0
 800a090:	f04f 020a 	mov.w	r2, #10
 800a094:	4639      	mov	r1, r7
 800a096:	4658      	mov	r0, fp
 800a098:	d107      	bne.n	800a0aa <_dtoa_r+0xac2>
 800a09a:	f000 f9cb 	bl	800a434 <__multadd>
 800a09e:	4607      	mov	r7, r0
 800a0a0:	4605      	mov	r5, r0
 800a0a2:	9b07      	ldr	r3, [sp, #28]
 800a0a4:	3301      	adds	r3, #1
 800a0a6:	9307      	str	r3, [sp, #28]
 800a0a8:	e774      	b.n	8009f94 <_dtoa_r+0x9ac>
 800a0aa:	f000 f9c3 	bl	800a434 <__multadd>
 800a0ae:	4629      	mov	r1, r5
 800a0b0:	4607      	mov	r7, r0
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	220a      	movs	r2, #10
 800a0b6:	4658      	mov	r0, fp
 800a0b8:	f000 f9bc 	bl	800a434 <__multadd>
 800a0bc:	4605      	mov	r5, r0
 800a0be:	e7f0      	b.n	800a0a2 <_dtoa_r+0xaba>
 800a0c0:	9b00      	ldr	r3, [sp, #0]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	bfcc      	ite	gt
 800a0c6:	461e      	movgt	r6, r3
 800a0c8:	2601      	movle	r6, #1
 800a0ca:	4456      	add	r6, sl
 800a0cc:	2700      	movs	r7, #0
 800a0ce:	4649      	mov	r1, r9
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	4658      	mov	r0, fp
 800a0d4:	f000 fba4 	bl	800a820 <__lshift>
 800a0d8:	4621      	mov	r1, r4
 800a0da:	4681      	mov	r9, r0
 800a0dc:	f000 fc0c 	bl	800a8f8 <__mcmp>
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	dcb0      	bgt.n	800a046 <_dtoa_r+0xa5e>
 800a0e4:	d102      	bne.n	800a0ec <_dtoa_r+0xb04>
 800a0e6:	f018 0f01 	tst.w	r8, #1
 800a0ea:	d1ac      	bne.n	800a046 <_dtoa_r+0xa5e>
 800a0ec:	4633      	mov	r3, r6
 800a0ee:	461e      	mov	r6, r3
 800a0f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0f4:	2a30      	cmp	r2, #48	@ 0x30
 800a0f6:	d0fa      	beq.n	800a0ee <_dtoa_r+0xb06>
 800a0f8:	e5c2      	b.n	8009c80 <_dtoa_r+0x698>
 800a0fa:	459a      	cmp	sl, r3
 800a0fc:	d1a4      	bne.n	800a048 <_dtoa_r+0xa60>
 800a0fe:	9b04      	ldr	r3, [sp, #16]
 800a100:	3301      	adds	r3, #1
 800a102:	9304      	str	r3, [sp, #16]
 800a104:	2331      	movs	r3, #49	@ 0x31
 800a106:	f88a 3000 	strb.w	r3, [sl]
 800a10a:	e5b9      	b.n	8009c80 <_dtoa_r+0x698>
 800a10c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a10e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a16c <_dtoa_r+0xb84>
 800a112:	b11b      	cbz	r3, 800a11c <_dtoa_r+0xb34>
 800a114:	f10a 0308 	add.w	r3, sl, #8
 800a118:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a11a:	6013      	str	r3, [r2, #0]
 800a11c:	4650      	mov	r0, sl
 800a11e:	b019      	add	sp, #100	@ 0x64
 800a120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a126:	2b01      	cmp	r3, #1
 800a128:	f77f ae37 	ble.w	8009d9a <_dtoa_r+0x7b2>
 800a12c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a12e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a130:	2001      	movs	r0, #1
 800a132:	e655      	b.n	8009de0 <_dtoa_r+0x7f8>
 800a134:	9b00      	ldr	r3, [sp, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	f77f aed6 	ble.w	8009ee8 <_dtoa_r+0x900>
 800a13c:	4656      	mov	r6, sl
 800a13e:	4621      	mov	r1, r4
 800a140:	4648      	mov	r0, r9
 800a142:	f7ff f9c7 	bl	80094d4 <quorem>
 800a146:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a14a:	f806 8b01 	strb.w	r8, [r6], #1
 800a14e:	9b00      	ldr	r3, [sp, #0]
 800a150:	eba6 020a 	sub.w	r2, r6, sl
 800a154:	4293      	cmp	r3, r2
 800a156:	ddb3      	ble.n	800a0c0 <_dtoa_r+0xad8>
 800a158:	4649      	mov	r1, r9
 800a15a:	2300      	movs	r3, #0
 800a15c:	220a      	movs	r2, #10
 800a15e:	4658      	mov	r0, fp
 800a160:	f000 f968 	bl	800a434 <__multadd>
 800a164:	4681      	mov	r9, r0
 800a166:	e7ea      	b.n	800a13e <_dtoa_r+0xb56>
 800a168:	0800ccd9 	.word	0x0800ccd9
 800a16c:	0800cc5d 	.word	0x0800cc5d

0800a170 <_free_r>:
 800a170:	b538      	push	{r3, r4, r5, lr}
 800a172:	4605      	mov	r5, r0
 800a174:	2900      	cmp	r1, #0
 800a176:	d041      	beq.n	800a1fc <_free_r+0x8c>
 800a178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a17c:	1f0c      	subs	r4, r1, #4
 800a17e:	2b00      	cmp	r3, #0
 800a180:	bfb8      	it	lt
 800a182:	18e4      	addlt	r4, r4, r3
 800a184:	f000 f8e8 	bl	800a358 <__malloc_lock>
 800a188:	4a1d      	ldr	r2, [pc, #116]	@ (800a200 <_free_r+0x90>)
 800a18a:	6813      	ldr	r3, [r2, #0]
 800a18c:	b933      	cbnz	r3, 800a19c <_free_r+0x2c>
 800a18e:	6063      	str	r3, [r4, #4]
 800a190:	6014      	str	r4, [r2, #0]
 800a192:	4628      	mov	r0, r5
 800a194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a198:	f000 b8e4 	b.w	800a364 <__malloc_unlock>
 800a19c:	42a3      	cmp	r3, r4
 800a19e:	d908      	bls.n	800a1b2 <_free_r+0x42>
 800a1a0:	6820      	ldr	r0, [r4, #0]
 800a1a2:	1821      	adds	r1, r4, r0
 800a1a4:	428b      	cmp	r3, r1
 800a1a6:	bf01      	itttt	eq
 800a1a8:	6819      	ldreq	r1, [r3, #0]
 800a1aa:	685b      	ldreq	r3, [r3, #4]
 800a1ac:	1809      	addeq	r1, r1, r0
 800a1ae:	6021      	streq	r1, [r4, #0]
 800a1b0:	e7ed      	b.n	800a18e <_free_r+0x1e>
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	b10b      	cbz	r3, 800a1bc <_free_r+0x4c>
 800a1b8:	42a3      	cmp	r3, r4
 800a1ba:	d9fa      	bls.n	800a1b2 <_free_r+0x42>
 800a1bc:	6811      	ldr	r1, [r2, #0]
 800a1be:	1850      	adds	r0, r2, r1
 800a1c0:	42a0      	cmp	r0, r4
 800a1c2:	d10b      	bne.n	800a1dc <_free_r+0x6c>
 800a1c4:	6820      	ldr	r0, [r4, #0]
 800a1c6:	4401      	add	r1, r0
 800a1c8:	1850      	adds	r0, r2, r1
 800a1ca:	4283      	cmp	r3, r0
 800a1cc:	6011      	str	r1, [r2, #0]
 800a1ce:	d1e0      	bne.n	800a192 <_free_r+0x22>
 800a1d0:	6818      	ldr	r0, [r3, #0]
 800a1d2:	685b      	ldr	r3, [r3, #4]
 800a1d4:	6053      	str	r3, [r2, #4]
 800a1d6:	4408      	add	r0, r1
 800a1d8:	6010      	str	r0, [r2, #0]
 800a1da:	e7da      	b.n	800a192 <_free_r+0x22>
 800a1dc:	d902      	bls.n	800a1e4 <_free_r+0x74>
 800a1de:	230c      	movs	r3, #12
 800a1e0:	602b      	str	r3, [r5, #0]
 800a1e2:	e7d6      	b.n	800a192 <_free_r+0x22>
 800a1e4:	6820      	ldr	r0, [r4, #0]
 800a1e6:	1821      	adds	r1, r4, r0
 800a1e8:	428b      	cmp	r3, r1
 800a1ea:	bf04      	itt	eq
 800a1ec:	6819      	ldreq	r1, [r3, #0]
 800a1ee:	685b      	ldreq	r3, [r3, #4]
 800a1f0:	6063      	str	r3, [r4, #4]
 800a1f2:	bf04      	itt	eq
 800a1f4:	1809      	addeq	r1, r1, r0
 800a1f6:	6021      	streq	r1, [r4, #0]
 800a1f8:	6054      	str	r4, [r2, #4]
 800a1fa:	e7ca      	b.n	800a192 <_free_r+0x22>
 800a1fc:	bd38      	pop	{r3, r4, r5, pc}
 800a1fe:	bf00      	nop
 800a200:	20000890 	.word	0x20000890

0800a204 <malloc>:
 800a204:	4b02      	ldr	r3, [pc, #8]	@ (800a210 <malloc+0xc>)
 800a206:	4601      	mov	r1, r0
 800a208:	6818      	ldr	r0, [r3, #0]
 800a20a:	f000 b825 	b.w	800a258 <_malloc_r>
 800a20e:	bf00      	nop
 800a210:	20000014 	.word	0x20000014

0800a214 <sbrk_aligned>:
 800a214:	b570      	push	{r4, r5, r6, lr}
 800a216:	4e0f      	ldr	r6, [pc, #60]	@ (800a254 <sbrk_aligned+0x40>)
 800a218:	460c      	mov	r4, r1
 800a21a:	6831      	ldr	r1, [r6, #0]
 800a21c:	4605      	mov	r5, r0
 800a21e:	b911      	cbnz	r1, 800a226 <sbrk_aligned+0x12>
 800a220:	f001 fe0c 	bl	800be3c <_sbrk_r>
 800a224:	6030      	str	r0, [r6, #0]
 800a226:	4621      	mov	r1, r4
 800a228:	4628      	mov	r0, r5
 800a22a:	f001 fe07 	bl	800be3c <_sbrk_r>
 800a22e:	1c43      	adds	r3, r0, #1
 800a230:	d103      	bne.n	800a23a <sbrk_aligned+0x26>
 800a232:	f04f 34ff 	mov.w	r4, #4294967295
 800a236:	4620      	mov	r0, r4
 800a238:	bd70      	pop	{r4, r5, r6, pc}
 800a23a:	1cc4      	adds	r4, r0, #3
 800a23c:	f024 0403 	bic.w	r4, r4, #3
 800a240:	42a0      	cmp	r0, r4
 800a242:	d0f8      	beq.n	800a236 <sbrk_aligned+0x22>
 800a244:	1a21      	subs	r1, r4, r0
 800a246:	4628      	mov	r0, r5
 800a248:	f001 fdf8 	bl	800be3c <_sbrk_r>
 800a24c:	3001      	adds	r0, #1
 800a24e:	d1f2      	bne.n	800a236 <sbrk_aligned+0x22>
 800a250:	e7ef      	b.n	800a232 <sbrk_aligned+0x1e>
 800a252:	bf00      	nop
 800a254:	2000088c 	.word	0x2000088c

0800a258 <_malloc_r>:
 800a258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a25c:	1ccd      	adds	r5, r1, #3
 800a25e:	f025 0503 	bic.w	r5, r5, #3
 800a262:	3508      	adds	r5, #8
 800a264:	2d0c      	cmp	r5, #12
 800a266:	bf38      	it	cc
 800a268:	250c      	movcc	r5, #12
 800a26a:	2d00      	cmp	r5, #0
 800a26c:	4606      	mov	r6, r0
 800a26e:	db01      	blt.n	800a274 <_malloc_r+0x1c>
 800a270:	42a9      	cmp	r1, r5
 800a272:	d904      	bls.n	800a27e <_malloc_r+0x26>
 800a274:	230c      	movs	r3, #12
 800a276:	6033      	str	r3, [r6, #0]
 800a278:	2000      	movs	r0, #0
 800a27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a27e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a354 <_malloc_r+0xfc>
 800a282:	f000 f869 	bl	800a358 <__malloc_lock>
 800a286:	f8d8 3000 	ldr.w	r3, [r8]
 800a28a:	461c      	mov	r4, r3
 800a28c:	bb44      	cbnz	r4, 800a2e0 <_malloc_r+0x88>
 800a28e:	4629      	mov	r1, r5
 800a290:	4630      	mov	r0, r6
 800a292:	f7ff ffbf 	bl	800a214 <sbrk_aligned>
 800a296:	1c43      	adds	r3, r0, #1
 800a298:	4604      	mov	r4, r0
 800a29a:	d158      	bne.n	800a34e <_malloc_r+0xf6>
 800a29c:	f8d8 4000 	ldr.w	r4, [r8]
 800a2a0:	4627      	mov	r7, r4
 800a2a2:	2f00      	cmp	r7, #0
 800a2a4:	d143      	bne.n	800a32e <_malloc_r+0xd6>
 800a2a6:	2c00      	cmp	r4, #0
 800a2a8:	d04b      	beq.n	800a342 <_malloc_r+0xea>
 800a2aa:	6823      	ldr	r3, [r4, #0]
 800a2ac:	4639      	mov	r1, r7
 800a2ae:	4630      	mov	r0, r6
 800a2b0:	eb04 0903 	add.w	r9, r4, r3
 800a2b4:	f001 fdc2 	bl	800be3c <_sbrk_r>
 800a2b8:	4581      	cmp	r9, r0
 800a2ba:	d142      	bne.n	800a342 <_malloc_r+0xea>
 800a2bc:	6821      	ldr	r1, [r4, #0]
 800a2be:	1a6d      	subs	r5, r5, r1
 800a2c0:	4629      	mov	r1, r5
 800a2c2:	4630      	mov	r0, r6
 800a2c4:	f7ff ffa6 	bl	800a214 <sbrk_aligned>
 800a2c8:	3001      	adds	r0, #1
 800a2ca:	d03a      	beq.n	800a342 <_malloc_r+0xea>
 800a2cc:	6823      	ldr	r3, [r4, #0]
 800a2ce:	442b      	add	r3, r5
 800a2d0:	6023      	str	r3, [r4, #0]
 800a2d2:	f8d8 3000 	ldr.w	r3, [r8]
 800a2d6:	685a      	ldr	r2, [r3, #4]
 800a2d8:	bb62      	cbnz	r2, 800a334 <_malloc_r+0xdc>
 800a2da:	f8c8 7000 	str.w	r7, [r8]
 800a2de:	e00f      	b.n	800a300 <_malloc_r+0xa8>
 800a2e0:	6822      	ldr	r2, [r4, #0]
 800a2e2:	1b52      	subs	r2, r2, r5
 800a2e4:	d420      	bmi.n	800a328 <_malloc_r+0xd0>
 800a2e6:	2a0b      	cmp	r2, #11
 800a2e8:	d917      	bls.n	800a31a <_malloc_r+0xc2>
 800a2ea:	1961      	adds	r1, r4, r5
 800a2ec:	42a3      	cmp	r3, r4
 800a2ee:	6025      	str	r5, [r4, #0]
 800a2f0:	bf18      	it	ne
 800a2f2:	6059      	strne	r1, [r3, #4]
 800a2f4:	6863      	ldr	r3, [r4, #4]
 800a2f6:	bf08      	it	eq
 800a2f8:	f8c8 1000 	streq.w	r1, [r8]
 800a2fc:	5162      	str	r2, [r4, r5]
 800a2fe:	604b      	str	r3, [r1, #4]
 800a300:	4630      	mov	r0, r6
 800a302:	f000 f82f 	bl	800a364 <__malloc_unlock>
 800a306:	f104 000b 	add.w	r0, r4, #11
 800a30a:	1d23      	adds	r3, r4, #4
 800a30c:	f020 0007 	bic.w	r0, r0, #7
 800a310:	1ac2      	subs	r2, r0, r3
 800a312:	bf1c      	itt	ne
 800a314:	1a1b      	subne	r3, r3, r0
 800a316:	50a3      	strne	r3, [r4, r2]
 800a318:	e7af      	b.n	800a27a <_malloc_r+0x22>
 800a31a:	6862      	ldr	r2, [r4, #4]
 800a31c:	42a3      	cmp	r3, r4
 800a31e:	bf0c      	ite	eq
 800a320:	f8c8 2000 	streq.w	r2, [r8]
 800a324:	605a      	strne	r2, [r3, #4]
 800a326:	e7eb      	b.n	800a300 <_malloc_r+0xa8>
 800a328:	4623      	mov	r3, r4
 800a32a:	6864      	ldr	r4, [r4, #4]
 800a32c:	e7ae      	b.n	800a28c <_malloc_r+0x34>
 800a32e:	463c      	mov	r4, r7
 800a330:	687f      	ldr	r7, [r7, #4]
 800a332:	e7b6      	b.n	800a2a2 <_malloc_r+0x4a>
 800a334:	461a      	mov	r2, r3
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	42a3      	cmp	r3, r4
 800a33a:	d1fb      	bne.n	800a334 <_malloc_r+0xdc>
 800a33c:	2300      	movs	r3, #0
 800a33e:	6053      	str	r3, [r2, #4]
 800a340:	e7de      	b.n	800a300 <_malloc_r+0xa8>
 800a342:	230c      	movs	r3, #12
 800a344:	6033      	str	r3, [r6, #0]
 800a346:	4630      	mov	r0, r6
 800a348:	f000 f80c 	bl	800a364 <__malloc_unlock>
 800a34c:	e794      	b.n	800a278 <_malloc_r+0x20>
 800a34e:	6005      	str	r5, [r0, #0]
 800a350:	e7d6      	b.n	800a300 <_malloc_r+0xa8>
 800a352:	bf00      	nop
 800a354:	20000890 	.word	0x20000890

0800a358 <__malloc_lock>:
 800a358:	4801      	ldr	r0, [pc, #4]	@ (800a360 <__malloc_lock+0x8>)
 800a35a:	f7ff b8a4 	b.w	80094a6 <__retarget_lock_acquire_recursive>
 800a35e:	bf00      	nop
 800a360:	20000888 	.word	0x20000888

0800a364 <__malloc_unlock>:
 800a364:	4801      	ldr	r0, [pc, #4]	@ (800a36c <__malloc_unlock+0x8>)
 800a366:	f7ff b89f 	b.w	80094a8 <__retarget_lock_release_recursive>
 800a36a:	bf00      	nop
 800a36c:	20000888 	.word	0x20000888

0800a370 <_Balloc>:
 800a370:	b570      	push	{r4, r5, r6, lr}
 800a372:	69c6      	ldr	r6, [r0, #28]
 800a374:	4604      	mov	r4, r0
 800a376:	460d      	mov	r5, r1
 800a378:	b976      	cbnz	r6, 800a398 <_Balloc+0x28>
 800a37a:	2010      	movs	r0, #16
 800a37c:	f7ff ff42 	bl	800a204 <malloc>
 800a380:	4602      	mov	r2, r0
 800a382:	61e0      	str	r0, [r4, #28]
 800a384:	b920      	cbnz	r0, 800a390 <_Balloc+0x20>
 800a386:	4b18      	ldr	r3, [pc, #96]	@ (800a3e8 <_Balloc+0x78>)
 800a388:	4818      	ldr	r0, [pc, #96]	@ (800a3ec <_Balloc+0x7c>)
 800a38a:	216b      	movs	r1, #107	@ 0x6b
 800a38c:	f001 fd70 	bl	800be70 <__assert_func>
 800a390:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a394:	6006      	str	r6, [r0, #0]
 800a396:	60c6      	str	r6, [r0, #12]
 800a398:	69e6      	ldr	r6, [r4, #28]
 800a39a:	68f3      	ldr	r3, [r6, #12]
 800a39c:	b183      	cbz	r3, 800a3c0 <_Balloc+0x50>
 800a39e:	69e3      	ldr	r3, [r4, #28]
 800a3a0:	68db      	ldr	r3, [r3, #12]
 800a3a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a3a6:	b9b8      	cbnz	r0, 800a3d8 <_Balloc+0x68>
 800a3a8:	2101      	movs	r1, #1
 800a3aa:	fa01 f605 	lsl.w	r6, r1, r5
 800a3ae:	1d72      	adds	r2, r6, #5
 800a3b0:	0092      	lsls	r2, r2, #2
 800a3b2:	4620      	mov	r0, r4
 800a3b4:	f001 fd7a 	bl	800beac <_calloc_r>
 800a3b8:	b160      	cbz	r0, 800a3d4 <_Balloc+0x64>
 800a3ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a3be:	e00e      	b.n	800a3de <_Balloc+0x6e>
 800a3c0:	2221      	movs	r2, #33	@ 0x21
 800a3c2:	2104      	movs	r1, #4
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	f001 fd71 	bl	800beac <_calloc_r>
 800a3ca:	69e3      	ldr	r3, [r4, #28]
 800a3cc:	60f0      	str	r0, [r6, #12]
 800a3ce:	68db      	ldr	r3, [r3, #12]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d1e4      	bne.n	800a39e <_Balloc+0x2e>
 800a3d4:	2000      	movs	r0, #0
 800a3d6:	bd70      	pop	{r4, r5, r6, pc}
 800a3d8:	6802      	ldr	r2, [r0, #0]
 800a3da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a3de:	2300      	movs	r3, #0
 800a3e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a3e4:	e7f7      	b.n	800a3d6 <_Balloc+0x66>
 800a3e6:	bf00      	nop
 800a3e8:	0800cc6a 	.word	0x0800cc6a
 800a3ec:	0800ccea 	.word	0x0800ccea

0800a3f0 <_Bfree>:
 800a3f0:	b570      	push	{r4, r5, r6, lr}
 800a3f2:	69c6      	ldr	r6, [r0, #28]
 800a3f4:	4605      	mov	r5, r0
 800a3f6:	460c      	mov	r4, r1
 800a3f8:	b976      	cbnz	r6, 800a418 <_Bfree+0x28>
 800a3fa:	2010      	movs	r0, #16
 800a3fc:	f7ff ff02 	bl	800a204 <malloc>
 800a400:	4602      	mov	r2, r0
 800a402:	61e8      	str	r0, [r5, #28]
 800a404:	b920      	cbnz	r0, 800a410 <_Bfree+0x20>
 800a406:	4b09      	ldr	r3, [pc, #36]	@ (800a42c <_Bfree+0x3c>)
 800a408:	4809      	ldr	r0, [pc, #36]	@ (800a430 <_Bfree+0x40>)
 800a40a:	218f      	movs	r1, #143	@ 0x8f
 800a40c:	f001 fd30 	bl	800be70 <__assert_func>
 800a410:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a414:	6006      	str	r6, [r0, #0]
 800a416:	60c6      	str	r6, [r0, #12]
 800a418:	b13c      	cbz	r4, 800a42a <_Bfree+0x3a>
 800a41a:	69eb      	ldr	r3, [r5, #28]
 800a41c:	6862      	ldr	r2, [r4, #4]
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a424:	6021      	str	r1, [r4, #0]
 800a426:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a42a:	bd70      	pop	{r4, r5, r6, pc}
 800a42c:	0800cc6a 	.word	0x0800cc6a
 800a430:	0800ccea 	.word	0x0800ccea

0800a434 <__multadd>:
 800a434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a438:	690d      	ldr	r5, [r1, #16]
 800a43a:	4607      	mov	r7, r0
 800a43c:	460c      	mov	r4, r1
 800a43e:	461e      	mov	r6, r3
 800a440:	f101 0c14 	add.w	ip, r1, #20
 800a444:	2000      	movs	r0, #0
 800a446:	f8dc 3000 	ldr.w	r3, [ip]
 800a44a:	b299      	uxth	r1, r3
 800a44c:	fb02 6101 	mla	r1, r2, r1, r6
 800a450:	0c1e      	lsrs	r6, r3, #16
 800a452:	0c0b      	lsrs	r3, r1, #16
 800a454:	fb02 3306 	mla	r3, r2, r6, r3
 800a458:	b289      	uxth	r1, r1
 800a45a:	3001      	adds	r0, #1
 800a45c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a460:	4285      	cmp	r5, r0
 800a462:	f84c 1b04 	str.w	r1, [ip], #4
 800a466:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a46a:	dcec      	bgt.n	800a446 <__multadd+0x12>
 800a46c:	b30e      	cbz	r6, 800a4b2 <__multadd+0x7e>
 800a46e:	68a3      	ldr	r3, [r4, #8]
 800a470:	42ab      	cmp	r3, r5
 800a472:	dc19      	bgt.n	800a4a8 <__multadd+0x74>
 800a474:	6861      	ldr	r1, [r4, #4]
 800a476:	4638      	mov	r0, r7
 800a478:	3101      	adds	r1, #1
 800a47a:	f7ff ff79 	bl	800a370 <_Balloc>
 800a47e:	4680      	mov	r8, r0
 800a480:	b928      	cbnz	r0, 800a48e <__multadd+0x5a>
 800a482:	4602      	mov	r2, r0
 800a484:	4b0c      	ldr	r3, [pc, #48]	@ (800a4b8 <__multadd+0x84>)
 800a486:	480d      	ldr	r0, [pc, #52]	@ (800a4bc <__multadd+0x88>)
 800a488:	21ba      	movs	r1, #186	@ 0xba
 800a48a:	f001 fcf1 	bl	800be70 <__assert_func>
 800a48e:	6922      	ldr	r2, [r4, #16]
 800a490:	3202      	adds	r2, #2
 800a492:	f104 010c 	add.w	r1, r4, #12
 800a496:	0092      	lsls	r2, r2, #2
 800a498:	300c      	adds	r0, #12
 800a49a:	f7ff f806 	bl	80094aa <memcpy>
 800a49e:	4621      	mov	r1, r4
 800a4a0:	4638      	mov	r0, r7
 800a4a2:	f7ff ffa5 	bl	800a3f0 <_Bfree>
 800a4a6:	4644      	mov	r4, r8
 800a4a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4ac:	3501      	adds	r5, #1
 800a4ae:	615e      	str	r6, [r3, #20]
 800a4b0:	6125      	str	r5, [r4, #16]
 800a4b2:	4620      	mov	r0, r4
 800a4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4b8:	0800ccd9 	.word	0x0800ccd9
 800a4bc:	0800ccea 	.word	0x0800ccea

0800a4c0 <__s2b>:
 800a4c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4c4:	460c      	mov	r4, r1
 800a4c6:	4615      	mov	r5, r2
 800a4c8:	461f      	mov	r7, r3
 800a4ca:	2209      	movs	r2, #9
 800a4cc:	3308      	adds	r3, #8
 800a4ce:	4606      	mov	r6, r0
 800a4d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4d4:	2100      	movs	r1, #0
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	db09      	blt.n	800a4f0 <__s2b+0x30>
 800a4dc:	4630      	mov	r0, r6
 800a4de:	f7ff ff47 	bl	800a370 <_Balloc>
 800a4e2:	b940      	cbnz	r0, 800a4f6 <__s2b+0x36>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	4b19      	ldr	r3, [pc, #100]	@ (800a54c <__s2b+0x8c>)
 800a4e8:	4819      	ldr	r0, [pc, #100]	@ (800a550 <__s2b+0x90>)
 800a4ea:	21d3      	movs	r1, #211	@ 0xd3
 800a4ec:	f001 fcc0 	bl	800be70 <__assert_func>
 800a4f0:	0052      	lsls	r2, r2, #1
 800a4f2:	3101      	adds	r1, #1
 800a4f4:	e7f0      	b.n	800a4d8 <__s2b+0x18>
 800a4f6:	9b08      	ldr	r3, [sp, #32]
 800a4f8:	6143      	str	r3, [r0, #20]
 800a4fa:	2d09      	cmp	r5, #9
 800a4fc:	f04f 0301 	mov.w	r3, #1
 800a500:	6103      	str	r3, [r0, #16]
 800a502:	dd16      	ble.n	800a532 <__s2b+0x72>
 800a504:	f104 0909 	add.w	r9, r4, #9
 800a508:	46c8      	mov	r8, r9
 800a50a:	442c      	add	r4, r5
 800a50c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a510:	4601      	mov	r1, r0
 800a512:	3b30      	subs	r3, #48	@ 0x30
 800a514:	220a      	movs	r2, #10
 800a516:	4630      	mov	r0, r6
 800a518:	f7ff ff8c 	bl	800a434 <__multadd>
 800a51c:	45a0      	cmp	r8, r4
 800a51e:	d1f5      	bne.n	800a50c <__s2b+0x4c>
 800a520:	f1a5 0408 	sub.w	r4, r5, #8
 800a524:	444c      	add	r4, r9
 800a526:	1b2d      	subs	r5, r5, r4
 800a528:	1963      	adds	r3, r4, r5
 800a52a:	42bb      	cmp	r3, r7
 800a52c:	db04      	blt.n	800a538 <__s2b+0x78>
 800a52e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a532:	340a      	adds	r4, #10
 800a534:	2509      	movs	r5, #9
 800a536:	e7f6      	b.n	800a526 <__s2b+0x66>
 800a538:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a53c:	4601      	mov	r1, r0
 800a53e:	3b30      	subs	r3, #48	@ 0x30
 800a540:	220a      	movs	r2, #10
 800a542:	4630      	mov	r0, r6
 800a544:	f7ff ff76 	bl	800a434 <__multadd>
 800a548:	e7ee      	b.n	800a528 <__s2b+0x68>
 800a54a:	bf00      	nop
 800a54c:	0800ccd9 	.word	0x0800ccd9
 800a550:	0800ccea 	.word	0x0800ccea

0800a554 <__hi0bits>:
 800a554:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a558:	4603      	mov	r3, r0
 800a55a:	bf36      	itet	cc
 800a55c:	0403      	lslcc	r3, r0, #16
 800a55e:	2000      	movcs	r0, #0
 800a560:	2010      	movcc	r0, #16
 800a562:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a566:	bf3c      	itt	cc
 800a568:	021b      	lslcc	r3, r3, #8
 800a56a:	3008      	addcc	r0, #8
 800a56c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a570:	bf3c      	itt	cc
 800a572:	011b      	lslcc	r3, r3, #4
 800a574:	3004      	addcc	r0, #4
 800a576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a57a:	bf3c      	itt	cc
 800a57c:	009b      	lslcc	r3, r3, #2
 800a57e:	3002      	addcc	r0, #2
 800a580:	2b00      	cmp	r3, #0
 800a582:	db05      	blt.n	800a590 <__hi0bits+0x3c>
 800a584:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a588:	f100 0001 	add.w	r0, r0, #1
 800a58c:	bf08      	it	eq
 800a58e:	2020      	moveq	r0, #32
 800a590:	4770      	bx	lr

0800a592 <__lo0bits>:
 800a592:	6803      	ldr	r3, [r0, #0]
 800a594:	4602      	mov	r2, r0
 800a596:	f013 0007 	ands.w	r0, r3, #7
 800a59a:	d00b      	beq.n	800a5b4 <__lo0bits+0x22>
 800a59c:	07d9      	lsls	r1, r3, #31
 800a59e:	d421      	bmi.n	800a5e4 <__lo0bits+0x52>
 800a5a0:	0798      	lsls	r0, r3, #30
 800a5a2:	bf49      	itett	mi
 800a5a4:	085b      	lsrmi	r3, r3, #1
 800a5a6:	089b      	lsrpl	r3, r3, #2
 800a5a8:	2001      	movmi	r0, #1
 800a5aa:	6013      	strmi	r3, [r2, #0]
 800a5ac:	bf5c      	itt	pl
 800a5ae:	6013      	strpl	r3, [r2, #0]
 800a5b0:	2002      	movpl	r0, #2
 800a5b2:	4770      	bx	lr
 800a5b4:	b299      	uxth	r1, r3
 800a5b6:	b909      	cbnz	r1, 800a5bc <__lo0bits+0x2a>
 800a5b8:	0c1b      	lsrs	r3, r3, #16
 800a5ba:	2010      	movs	r0, #16
 800a5bc:	b2d9      	uxtb	r1, r3
 800a5be:	b909      	cbnz	r1, 800a5c4 <__lo0bits+0x32>
 800a5c0:	3008      	adds	r0, #8
 800a5c2:	0a1b      	lsrs	r3, r3, #8
 800a5c4:	0719      	lsls	r1, r3, #28
 800a5c6:	bf04      	itt	eq
 800a5c8:	091b      	lsreq	r3, r3, #4
 800a5ca:	3004      	addeq	r0, #4
 800a5cc:	0799      	lsls	r1, r3, #30
 800a5ce:	bf04      	itt	eq
 800a5d0:	089b      	lsreq	r3, r3, #2
 800a5d2:	3002      	addeq	r0, #2
 800a5d4:	07d9      	lsls	r1, r3, #31
 800a5d6:	d403      	bmi.n	800a5e0 <__lo0bits+0x4e>
 800a5d8:	085b      	lsrs	r3, r3, #1
 800a5da:	f100 0001 	add.w	r0, r0, #1
 800a5de:	d003      	beq.n	800a5e8 <__lo0bits+0x56>
 800a5e0:	6013      	str	r3, [r2, #0]
 800a5e2:	4770      	bx	lr
 800a5e4:	2000      	movs	r0, #0
 800a5e6:	4770      	bx	lr
 800a5e8:	2020      	movs	r0, #32
 800a5ea:	4770      	bx	lr

0800a5ec <__i2b>:
 800a5ec:	b510      	push	{r4, lr}
 800a5ee:	460c      	mov	r4, r1
 800a5f0:	2101      	movs	r1, #1
 800a5f2:	f7ff febd 	bl	800a370 <_Balloc>
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	b928      	cbnz	r0, 800a606 <__i2b+0x1a>
 800a5fa:	4b05      	ldr	r3, [pc, #20]	@ (800a610 <__i2b+0x24>)
 800a5fc:	4805      	ldr	r0, [pc, #20]	@ (800a614 <__i2b+0x28>)
 800a5fe:	f240 1145 	movw	r1, #325	@ 0x145
 800a602:	f001 fc35 	bl	800be70 <__assert_func>
 800a606:	2301      	movs	r3, #1
 800a608:	6144      	str	r4, [r0, #20]
 800a60a:	6103      	str	r3, [r0, #16]
 800a60c:	bd10      	pop	{r4, pc}
 800a60e:	bf00      	nop
 800a610:	0800ccd9 	.word	0x0800ccd9
 800a614:	0800ccea 	.word	0x0800ccea

0800a618 <__multiply>:
 800a618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61c:	4614      	mov	r4, r2
 800a61e:	690a      	ldr	r2, [r1, #16]
 800a620:	6923      	ldr	r3, [r4, #16]
 800a622:	429a      	cmp	r2, r3
 800a624:	bfa8      	it	ge
 800a626:	4623      	movge	r3, r4
 800a628:	460f      	mov	r7, r1
 800a62a:	bfa4      	itt	ge
 800a62c:	460c      	movge	r4, r1
 800a62e:	461f      	movge	r7, r3
 800a630:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a634:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a638:	68a3      	ldr	r3, [r4, #8]
 800a63a:	6861      	ldr	r1, [r4, #4]
 800a63c:	eb0a 0609 	add.w	r6, sl, r9
 800a640:	42b3      	cmp	r3, r6
 800a642:	b085      	sub	sp, #20
 800a644:	bfb8      	it	lt
 800a646:	3101      	addlt	r1, #1
 800a648:	f7ff fe92 	bl	800a370 <_Balloc>
 800a64c:	b930      	cbnz	r0, 800a65c <__multiply+0x44>
 800a64e:	4602      	mov	r2, r0
 800a650:	4b44      	ldr	r3, [pc, #272]	@ (800a764 <__multiply+0x14c>)
 800a652:	4845      	ldr	r0, [pc, #276]	@ (800a768 <__multiply+0x150>)
 800a654:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a658:	f001 fc0a 	bl	800be70 <__assert_func>
 800a65c:	f100 0514 	add.w	r5, r0, #20
 800a660:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a664:	462b      	mov	r3, r5
 800a666:	2200      	movs	r2, #0
 800a668:	4543      	cmp	r3, r8
 800a66a:	d321      	bcc.n	800a6b0 <__multiply+0x98>
 800a66c:	f107 0114 	add.w	r1, r7, #20
 800a670:	f104 0214 	add.w	r2, r4, #20
 800a674:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a678:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a67c:	9302      	str	r3, [sp, #8]
 800a67e:	1b13      	subs	r3, r2, r4
 800a680:	3b15      	subs	r3, #21
 800a682:	f023 0303 	bic.w	r3, r3, #3
 800a686:	3304      	adds	r3, #4
 800a688:	f104 0715 	add.w	r7, r4, #21
 800a68c:	42ba      	cmp	r2, r7
 800a68e:	bf38      	it	cc
 800a690:	2304      	movcc	r3, #4
 800a692:	9301      	str	r3, [sp, #4]
 800a694:	9b02      	ldr	r3, [sp, #8]
 800a696:	9103      	str	r1, [sp, #12]
 800a698:	428b      	cmp	r3, r1
 800a69a:	d80c      	bhi.n	800a6b6 <__multiply+0x9e>
 800a69c:	2e00      	cmp	r6, #0
 800a69e:	dd03      	ble.n	800a6a8 <__multiply+0x90>
 800a6a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d05b      	beq.n	800a760 <__multiply+0x148>
 800a6a8:	6106      	str	r6, [r0, #16]
 800a6aa:	b005      	add	sp, #20
 800a6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6b0:	f843 2b04 	str.w	r2, [r3], #4
 800a6b4:	e7d8      	b.n	800a668 <__multiply+0x50>
 800a6b6:	f8b1 a000 	ldrh.w	sl, [r1]
 800a6ba:	f1ba 0f00 	cmp.w	sl, #0
 800a6be:	d024      	beq.n	800a70a <__multiply+0xf2>
 800a6c0:	f104 0e14 	add.w	lr, r4, #20
 800a6c4:	46a9      	mov	r9, r5
 800a6c6:	f04f 0c00 	mov.w	ip, #0
 800a6ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a6ce:	f8d9 3000 	ldr.w	r3, [r9]
 800a6d2:	fa1f fb87 	uxth.w	fp, r7
 800a6d6:	b29b      	uxth	r3, r3
 800a6d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a6dc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a6e0:	f8d9 7000 	ldr.w	r7, [r9]
 800a6e4:	4463      	add	r3, ip
 800a6e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a6ea:	fb0a c70b 	mla	r7, sl, fp, ip
 800a6ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a6f8:	4572      	cmp	r2, lr
 800a6fa:	f849 3b04 	str.w	r3, [r9], #4
 800a6fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a702:	d8e2      	bhi.n	800a6ca <__multiply+0xb2>
 800a704:	9b01      	ldr	r3, [sp, #4]
 800a706:	f845 c003 	str.w	ip, [r5, r3]
 800a70a:	9b03      	ldr	r3, [sp, #12]
 800a70c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a710:	3104      	adds	r1, #4
 800a712:	f1b9 0f00 	cmp.w	r9, #0
 800a716:	d021      	beq.n	800a75c <__multiply+0x144>
 800a718:	682b      	ldr	r3, [r5, #0]
 800a71a:	f104 0c14 	add.w	ip, r4, #20
 800a71e:	46ae      	mov	lr, r5
 800a720:	f04f 0a00 	mov.w	sl, #0
 800a724:	f8bc b000 	ldrh.w	fp, [ip]
 800a728:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a72c:	fb09 770b 	mla	r7, r9, fp, r7
 800a730:	4457      	add	r7, sl
 800a732:	b29b      	uxth	r3, r3
 800a734:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a738:	f84e 3b04 	str.w	r3, [lr], #4
 800a73c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a740:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a744:	f8be 3000 	ldrh.w	r3, [lr]
 800a748:	fb09 330a 	mla	r3, r9, sl, r3
 800a74c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a750:	4562      	cmp	r2, ip
 800a752:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a756:	d8e5      	bhi.n	800a724 <__multiply+0x10c>
 800a758:	9f01      	ldr	r7, [sp, #4]
 800a75a:	51eb      	str	r3, [r5, r7]
 800a75c:	3504      	adds	r5, #4
 800a75e:	e799      	b.n	800a694 <__multiply+0x7c>
 800a760:	3e01      	subs	r6, #1
 800a762:	e79b      	b.n	800a69c <__multiply+0x84>
 800a764:	0800ccd9 	.word	0x0800ccd9
 800a768:	0800ccea 	.word	0x0800ccea

0800a76c <__pow5mult>:
 800a76c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a770:	4615      	mov	r5, r2
 800a772:	f012 0203 	ands.w	r2, r2, #3
 800a776:	4607      	mov	r7, r0
 800a778:	460e      	mov	r6, r1
 800a77a:	d007      	beq.n	800a78c <__pow5mult+0x20>
 800a77c:	4c25      	ldr	r4, [pc, #148]	@ (800a814 <__pow5mult+0xa8>)
 800a77e:	3a01      	subs	r2, #1
 800a780:	2300      	movs	r3, #0
 800a782:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a786:	f7ff fe55 	bl	800a434 <__multadd>
 800a78a:	4606      	mov	r6, r0
 800a78c:	10ad      	asrs	r5, r5, #2
 800a78e:	d03d      	beq.n	800a80c <__pow5mult+0xa0>
 800a790:	69fc      	ldr	r4, [r7, #28]
 800a792:	b97c      	cbnz	r4, 800a7b4 <__pow5mult+0x48>
 800a794:	2010      	movs	r0, #16
 800a796:	f7ff fd35 	bl	800a204 <malloc>
 800a79a:	4602      	mov	r2, r0
 800a79c:	61f8      	str	r0, [r7, #28]
 800a79e:	b928      	cbnz	r0, 800a7ac <__pow5mult+0x40>
 800a7a0:	4b1d      	ldr	r3, [pc, #116]	@ (800a818 <__pow5mult+0xac>)
 800a7a2:	481e      	ldr	r0, [pc, #120]	@ (800a81c <__pow5mult+0xb0>)
 800a7a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a7a8:	f001 fb62 	bl	800be70 <__assert_func>
 800a7ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a7b0:	6004      	str	r4, [r0, #0]
 800a7b2:	60c4      	str	r4, [r0, #12]
 800a7b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a7b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a7bc:	b94c      	cbnz	r4, 800a7d2 <__pow5mult+0x66>
 800a7be:	f240 2171 	movw	r1, #625	@ 0x271
 800a7c2:	4638      	mov	r0, r7
 800a7c4:	f7ff ff12 	bl	800a5ec <__i2b>
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800a7ce:	4604      	mov	r4, r0
 800a7d0:	6003      	str	r3, [r0, #0]
 800a7d2:	f04f 0900 	mov.w	r9, #0
 800a7d6:	07eb      	lsls	r3, r5, #31
 800a7d8:	d50a      	bpl.n	800a7f0 <__pow5mult+0x84>
 800a7da:	4631      	mov	r1, r6
 800a7dc:	4622      	mov	r2, r4
 800a7de:	4638      	mov	r0, r7
 800a7e0:	f7ff ff1a 	bl	800a618 <__multiply>
 800a7e4:	4631      	mov	r1, r6
 800a7e6:	4680      	mov	r8, r0
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	f7ff fe01 	bl	800a3f0 <_Bfree>
 800a7ee:	4646      	mov	r6, r8
 800a7f0:	106d      	asrs	r5, r5, #1
 800a7f2:	d00b      	beq.n	800a80c <__pow5mult+0xa0>
 800a7f4:	6820      	ldr	r0, [r4, #0]
 800a7f6:	b938      	cbnz	r0, 800a808 <__pow5mult+0x9c>
 800a7f8:	4622      	mov	r2, r4
 800a7fa:	4621      	mov	r1, r4
 800a7fc:	4638      	mov	r0, r7
 800a7fe:	f7ff ff0b 	bl	800a618 <__multiply>
 800a802:	6020      	str	r0, [r4, #0]
 800a804:	f8c0 9000 	str.w	r9, [r0]
 800a808:	4604      	mov	r4, r0
 800a80a:	e7e4      	b.n	800a7d6 <__pow5mult+0x6a>
 800a80c:	4630      	mov	r0, r6
 800a80e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a812:	bf00      	nop
 800a814:	0800cd44 	.word	0x0800cd44
 800a818:	0800cc6a 	.word	0x0800cc6a
 800a81c:	0800ccea 	.word	0x0800ccea

0800a820 <__lshift>:
 800a820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a824:	460c      	mov	r4, r1
 800a826:	6849      	ldr	r1, [r1, #4]
 800a828:	6923      	ldr	r3, [r4, #16]
 800a82a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a82e:	68a3      	ldr	r3, [r4, #8]
 800a830:	4607      	mov	r7, r0
 800a832:	4691      	mov	r9, r2
 800a834:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a838:	f108 0601 	add.w	r6, r8, #1
 800a83c:	42b3      	cmp	r3, r6
 800a83e:	db0b      	blt.n	800a858 <__lshift+0x38>
 800a840:	4638      	mov	r0, r7
 800a842:	f7ff fd95 	bl	800a370 <_Balloc>
 800a846:	4605      	mov	r5, r0
 800a848:	b948      	cbnz	r0, 800a85e <__lshift+0x3e>
 800a84a:	4602      	mov	r2, r0
 800a84c:	4b28      	ldr	r3, [pc, #160]	@ (800a8f0 <__lshift+0xd0>)
 800a84e:	4829      	ldr	r0, [pc, #164]	@ (800a8f4 <__lshift+0xd4>)
 800a850:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a854:	f001 fb0c 	bl	800be70 <__assert_func>
 800a858:	3101      	adds	r1, #1
 800a85a:	005b      	lsls	r3, r3, #1
 800a85c:	e7ee      	b.n	800a83c <__lshift+0x1c>
 800a85e:	2300      	movs	r3, #0
 800a860:	f100 0114 	add.w	r1, r0, #20
 800a864:	f100 0210 	add.w	r2, r0, #16
 800a868:	4618      	mov	r0, r3
 800a86a:	4553      	cmp	r3, sl
 800a86c:	db33      	blt.n	800a8d6 <__lshift+0xb6>
 800a86e:	6920      	ldr	r0, [r4, #16]
 800a870:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a874:	f104 0314 	add.w	r3, r4, #20
 800a878:	f019 091f 	ands.w	r9, r9, #31
 800a87c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a880:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a884:	d02b      	beq.n	800a8de <__lshift+0xbe>
 800a886:	f1c9 0e20 	rsb	lr, r9, #32
 800a88a:	468a      	mov	sl, r1
 800a88c:	2200      	movs	r2, #0
 800a88e:	6818      	ldr	r0, [r3, #0]
 800a890:	fa00 f009 	lsl.w	r0, r0, r9
 800a894:	4310      	orrs	r0, r2
 800a896:	f84a 0b04 	str.w	r0, [sl], #4
 800a89a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a89e:	459c      	cmp	ip, r3
 800a8a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a8a4:	d8f3      	bhi.n	800a88e <__lshift+0x6e>
 800a8a6:	ebac 0304 	sub.w	r3, ip, r4
 800a8aa:	3b15      	subs	r3, #21
 800a8ac:	f023 0303 	bic.w	r3, r3, #3
 800a8b0:	3304      	adds	r3, #4
 800a8b2:	f104 0015 	add.w	r0, r4, #21
 800a8b6:	4584      	cmp	ip, r0
 800a8b8:	bf38      	it	cc
 800a8ba:	2304      	movcc	r3, #4
 800a8bc:	50ca      	str	r2, [r1, r3]
 800a8be:	b10a      	cbz	r2, 800a8c4 <__lshift+0xa4>
 800a8c0:	f108 0602 	add.w	r6, r8, #2
 800a8c4:	3e01      	subs	r6, #1
 800a8c6:	4638      	mov	r0, r7
 800a8c8:	612e      	str	r6, [r5, #16]
 800a8ca:	4621      	mov	r1, r4
 800a8cc:	f7ff fd90 	bl	800a3f0 <_Bfree>
 800a8d0:	4628      	mov	r0, r5
 800a8d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a8da:	3301      	adds	r3, #1
 800a8dc:	e7c5      	b.n	800a86a <__lshift+0x4a>
 800a8de:	3904      	subs	r1, #4
 800a8e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a8e8:	459c      	cmp	ip, r3
 800a8ea:	d8f9      	bhi.n	800a8e0 <__lshift+0xc0>
 800a8ec:	e7ea      	b.n	800a8c4 <__lshift+0xa4>
 800a8ee:	bf00      	nop
 800a8f0:	0800ccd9 	.word	0x0800ccd9
 800a8f4:	0800ccea 	.word	0x0800ccea

0800a8f8 <__mcmp>:
 800a8f8:	690a      	ldr	r2, [r1, #16]
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	6900      	ldr	r0, [r0, #16]
 800a8fe:	1a80      	subs	r0, r0, r2
 800a900:	b530      	push	{r4, r5, lr}
 800a902:	d10e      	bne.n	800a922 <__mcmp+0x2a>
 800a904:	3314      	adds	r3, #20
 800a906:	3114      	adds	r1, #20
 800a908:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a90c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a910:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a914:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a918:	4295      	cmp	r5, r2
 800a91a:	d003      	beq.n	800a924 <__mcmp+0x2c>
 800a91c:	d205      	bcs.n	800a92a <__mcmp+0x32>
 800a91e:	f04f 30ff 	mov.w	r0, #4294967295
 800a922:	bd30      	pop	{r4, r5, pc}
 800a924:	42a3      	cmp	r3, r4
 800a926:	d3f3      	bcc.n	800a910 <__mcmp+0x18>
 800a928:	e7fb      	b.n	800a922 <__mcmp+0x2a>
 800a92a:	2001      	movs	r0, #1
 800a92c:	e7f9      	b.n	800a922 <__mcmp+0x2a>
	...

0800a930 <__mdiff>:
 800a930:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a934:	4689      	mov	r9, r1
 800a936:	4606      	mov	r6, r0
 800a938:	4611      	mov	r1, r2
 800a93a:	4648      	mov	r0, r9
 800a93c:	4614      	mov	r4, r2
 800a93e:	f7ff ffdb 	bl	800a8f8 <__mcmp>
 800a942:	1e05      	subs	r5, r0, #0
 800a944:	d112      	bne.n	800a96c <__mdiff+0x3c>
 800a946:	4629      	mov	r1, r5
 800a948:	4630      	mov	r0, r6
 800a94a:	f7ff fd11 	bl	800a370 <_Balloc>
 800a94e:	4602      	mov	r2, r0
 800a950:	b928      	cbnz	r0, 800a95e <__mdiff+0x2e>
 800a952:	4b3f      	ldr	r3, [pc, #252]	@ (800aa50 <__mdiff+0x120>)
 800a954:	f240 2137 	movw	r1, #567	@ 0x237
 800a958:	483e      	ldr	r0, [pc, #248]	@ (800aa54 <__mdiff+0x124>)
 800a95a:	f001 fa89 	bl	800be70 <__assert_func>
 800a95e:	2301      	movs	r3, #1
 800a960:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a964:	4610      	mov	r0, r2
 800a966:	b003      	add	sp, #12
 800a968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a96c:	bfbc      	itt	lt
 800a96e:	464b      	movlt	r3, r9
 800a970:	46a1      	movlt	r9, r4
 800a972:	4630      	mov	r0, r6
 800a974:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a978:	bfba      	itte	lt
 800a97a:	461c      	movlt	r4, r3
 800a97c:	2501      	movlt	r5, #1
 800a97e:	2500      	movge	r5, #0
 800a980:	f7ff fcf6 	bl	800a370 <_Balloc>
 800a984:	4602      	mov	r2, r0
 800a986:	b918      	cbnz	r0, 800a990 <__mdiff+0x60>
 800a988:	4b31      	ldr	r3, [pc, #196]	@ (800aa50 <__mdiff+0x120>)
 800a98a:	f240 2145 	movw	r1, #581	@ 0x245
 800a98e:	e7e3      	b.n	800a958 <__mdiff+0x28>
 800a990:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a994:	6926      	ldr	r6, [r4, #16]
 800a996:	60c5      	str	r5, [r0, #12]
 800a998:	f109 0310 	add.w	r3, r9, #16
 800a99c:	f109 0514 	add.w	r5, r9, #20
 800a9a0:	f104 0e14 	add.w	lr, r4, #20
 800a9a4:	f100 0b14 	add.w	fp, r0, #20
 800a9a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a9ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a9b0:	9301      	str	r3, [sp, #4]
 800a9b2:	46d9      	mov	r9, fp
 800a9b4:	f04f 0c00 	mov.w	ip, #0
 800a9b8:	9b01      	ldr	r3, [sp, #4]
 800a9ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a9be:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a9c2:	9301      	str	r3, [sp, #4]
 800a9c4:	fa1f f38a 	uxth.w	r3, sl
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	b283      	uxth	r3, r0
 800a9cc:	1acb      	subs	r3, r1, r3
 800a9ce:	0c00      	lsrs	r0, r0, #16
 800a9d0:	4463      	add	r3, ip
 800a9d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a9d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a9e0:	4576      	cmp	r6, lr
 800a9e2:	f849 3b04 	str.w	r3, [r9], #4
 800a9e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a9ea:	d8e5      	bhi.n	800a9b8 <__mdiff+0x88>
 800a9ec:	1b33      	subs	r3, r6, r4
 800a9ee:	3b15      	subs	r3, #21
 800a9f0:	f023 0303 	bic.w	r3, r3, #3
 800a9f4:	3415      	adds	r4, #21
 800a9f6:	3304      	adds	r3, #4
 800a9f8:	42a6      	cmp	r6, r4
 800a9fa:	bf38      	it	cc
 800a9fc:	2304      	movcc	r3, #4
 800a9fe:	441d      	add	r5, r3
 800aa00:	445b      	add	r3, fp
 800aa02:	461e      	mov	r6, r3
 800aa04:	462c      	mov	r4, r5
 800aa06:	4544      	cmp	r4, r8
 800aa08:	d30e      	bcc.n	800aa28 <__mdiff+0xf8>
 800aa0a:	f108 0103 	add.w	r1, r8, #3
 800aa0e:	1b49      	subs	r1, r1, r5
 800aa10:	f021 0103 	bic.w	r1, r1, #3
 800aa14:	3d03      	subs	r5, #3
 800aa16:	45a8      	cmp	r8, r5
 800aa18:	bf38      	it	cc
 800aa1a:	2100      	movcc	r1, #0
 800aa1c:	440b      	add	r3, r1
 800aa1e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa22:	b191      	cbz	r1, 800aa4a <__mdiff+0x11a>
 800aa24:	6117      	str	r7, [r2, #16]
 800aa26:	e79d      	b.n	800a964 <__mdiff+0x34>
 800aa28:	f854 1b04 	ldr.w	r1, [r4], #4
 800aa2c:	46e6      	mov	lr, ip
 800aa2e:	0c08      	lsrs	r0, r1, #16
 800aa30:	fa1c fc81 	uxtah	ip, ip, r1
 800aa34:	4471      	add	r1, lr
 800aa36:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aa3a:	b289      	uxth	r1, r1
 800aa3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aa40:	f846 1b04 	str.w	r1, [r6], #4
 800aa44:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa48:	e7dd      	b.n	800aa06 <__mdiff+0xd6>
 800aa4a:	3f01      	subs	r7, #1
 800aa4c:	e7e7      	b.n	800aa1e <__mdiff+0xee>
 800aa4e:	bf00      	nop
 800aa50:	0800ccd9 	.word	0x0800ccd9
 800aa54:	0800ccea 	.word	0x0800ccea

0800aa58 <__ulp>:
 800aa58:	b082      	sub	sp, #8
 800aa5a:	ed8d 0b00 	vstr	d0, [sp]
 800aa5e:	9a01      	ldr	r2, [sp, #4]
 800aa60:	4b0f      	ldr	r3, [pc, #60]	@ (800aaa0 <__ulp+0x48>)
 800aa62:	4013      	ands	r3, r2
 800aa64:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	dc08      	bgt.n	800aa7e <__ulp+0x26>
 800aa6c:	425b      	negs	r3, r3
 800aa6e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800aa72:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aa76:	da04      	bge.n	800aa82 <__ulp+0x2a>
 800aa78:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aa7c:	4113      	asrs	r3, r2
 800aa7e:	2200      	movs	r2, #0
 800aa80:	e008      	b.n	800aa94 <__ulp+0x3c>
 800aa82:	f1a2 0314 	sub.w	r3, r2, #20
 800aa86:	2b1e      	cmp	r3, #30
 800aa88:	bfda      	itte	le
 800aa8a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800aa8e:	40da      	lsrle	r2, r3
 800aa90:	2201      	movgt	r2, #1
 800aa92:	2300      	movs	r3, #0
 800aa94:	4619      	mov	r1, r3
 800aa96:	4610      	mov	r0, r2
 800aa98:	ec41 0b10 	vmov	d0, r0, r1
 800aa9c:	b002      	add	sp, #8
 800aa9e:	4770      	bx	lr
 800aaa0:	7ff00000 	.word	0x7ff00000

0800aaa4 <__b2d>:
 800aaa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa8:	6906      	ldr	r6, [r0, #16]
 800aaaa:	f100 0814 	add.w	r8, r0, #20
 800aaae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aab2:	1f37      	subs	r7, r6, #4
 800aab4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aab8:	4610      	mov	r0, r2
 800aaba:	f7ff fd4b 	bl	800a554 <__hi0bits>
 800aabe:	f1c0 0320 	rsb	r3, r0, #32
 800aac2:	280a      	cmp	r0, #10
 800aac4:	600b      	str	r3, [r1, #0]
 800aac6:	491b      	ldr	r1, [pc, #108]	@ (800ab34 <__b2d+0x90>)
 800aac8:	dc15      	bgt.n	800aaf6 <__b2d+0x52>
 800aaca:	f1c0 0c0b 	rsb	ip, r0, #11
 800aace:	fa22 f30c 	lsr.w	r3, r2, ip
 800aad2:	45b8      	cmp	r8, r7
 800aad4:	ea43 0501 	orr.w	r5, r3, r1
 800aad8:	bf34      	ite	cc
 800aada:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aade:	2300      	movcs	r3, #0
 800aae0:	3015      	adds	r0, #21
 800aae2:	fa02 f000 	lsl.w	r0, r2, r0
 800aae6:	fa23 f30c 	lsr.w	r3, r3, ip
 800aaea:	4303      	orrs	r3, r0
 800aaec:	461c      	mov	r4, r3
 800aaee:	ec45 4b10 	vmov	d0, r4, r5
 800aaf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aaf6:	45b8      	cmp	r8, r7
 800aaf8:	bf3a      	itte	cc
 800aafa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aafe:	f1a6 0708 	subcc.w	r7, r6, #8
 800ab02:	2300      	movcs	r3, #0
 800ab04:	380b      	subs	r0, #11
 800ab06:	d012      	beq.n	800ab2e <__b2d+0x8a>
 800ab08:	f1c0 0120 	rsb	r1, r0, #32
 800ab0c:	fa23 f401 	lsr.w	r4, r3, r1
 800ab10:	4082      	lsls	r2, r0
 800ab12:	4322      	orrs	r2, r4
 800ab14:	4547      	cmp	r7, r8
 800ab16:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ab1a:	bf8c      	ite	hi
 800ab1c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ab20:	2200      	movls	r2, #0
 800ab22:	4083      	lsls	r3, r0
 800ab24:	40ca      	lsrs	r2, r1
 800ab26:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ab2a:	4313      	orrs	r3, r2
 800ab2c:	e7de      	b.n	800aaec <__b2d+0x48>
 800ab2e:	ea42 0501 	orr.w	r5, r2, r1
 800ab32:	e7db      	b.n	800aaec <__b2d+0x48>
 800ab34:	3ff00000 	.word	0x3ff00000

0800ab38 <__d2b>:
 800ab38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab3c:	460f      	mov	r7, r1
 800ab3e:	2101      	movs	r1, #1
 800ab40:	ec59 8b10 	vmov	r8, r9, d0
 800ab44:	4616      	mov	r6, r2
 800ab46:	f7ff fc13 	bl	800a370 <_Balloc>
 800ab4a:	4604      	mov	r4, r0
 800ab4c:	b930      	cbnz	r0, 800ab5c <__d2b+0x24>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	4b23      	ldr	r3, [pc, #140]	@ (800abe0 <__d2b+0xa8>)
 800ab52:	4824      	ldr	r0, [pc, #144]	@ (800abe4 <__d2b+0xac>)
 800ab54:	f240 310f 	movw	r1, #783	@ 0x30f
 800ab58:	f001 f98a 	bl	800be70 <__assert_func>
 800ab5c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ab60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab64:	b10d      	cbz	r5, 800ab6a <__d2b+0x32>
 800ab66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab6a:	9301      	str	r3, [sp, #4]
 800ab6c:	f1b8 0300 	subs.w	r3, r8, #0
 800ab70:	d023      	beq.n	800abba <__d2b+0x82>
 800ab72:	4668      	mov	r0, sp
 800ab74:	9300      	str	r3, [sp, #0]
 800ab76:	f7ff fd0c 	bl	800a592 <__lo0bits>
 800ab7a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab7e:	b1d0      	cbz	r0, 800abb6 <__d2b+0x7e>
 800ab80:	f1c0 0320 	rsb	r3, r0, #32
 800ab84:	fa02 f303 	lsl.w	r3, r2, r3
 800ab88:	430b      	orrs	r3, r1
 800ab8a:	40c2      	lsrs	r2, r0
 800ab8c:	6163      	str	r3, [r4, #20]
 800ab8e:	9201      	str	r2, [sp, #4]
 800ab90:	9b01      	ldr	r3, [sp, #4]
 800ab92:	61a3      	str	r3, [r4, #24]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	bf0c      	ite	eq
 800ab98:	2201      	moveq	r2, #1
 800ab9a:	2202      	movne	r2, #2
 800ab9c:	6122      	str	r2, [r4, #16]
 800ab9e:	b1a5      	cbz	r5, 800abca <__d2b+0x92>
 800aba0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aba4:	4405      	add	r5, r0
 800aba6:	603d      	str	r5, [r7, #0]
 800aba8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800abac:	6030      	str	r0, [r6, #0]
 800abae:	4620      	mov	r0, r4
 800abb0:	b003      	add	sp, #12
 800abb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abb6:	6161      	str	r1, [r4, #20]
 800abb8:	e7ea      	b.n	800ab90 <__d2b+0x58>
 800abba:	a801      	add	r0, sp, #4
 800abbc:	f7ff fce9 	bl	800a592 <__lo0bits>
 800abc0:	9b01      	ldr	r3, [sp, #4]
 800abc2:	6163      	str	r3, [r4, #20]
 800abc4:	3020      	adds	r0, #32
 800abc6:	2201      	movs	r2, #1
 800abc8:	e7e8      	b.n	800ab9c <__d2b+0x64>
 800abca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800abce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800abd2:	6038      	str	r0, [r7, #0]
 800abd4:	6918      	ldr	r0, [r3, #16]
 800abd6:	f7ff fcbd 	bl	800a554 <__hi0bits>
 800abda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abde:	e7e5      	b.n	800abac <__d2b+0x74>
 800abe0:	0800ccd9 	.word	0x0800ccd9
 800abe4:	0800ccea 	.word	0x0800ccea

0800abe8 <__ratio>:
 800abe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abec:	b085      	sub	sp, #20
 800abee:	e9cd 1000 	strd	r1, r0, [sp]
 800abf2:	a902      	add	r1, sp, #8
 800abf4:	f7ff ff56 	bl	800aaa4 <__b2d>
 800abf8:	9800      	ldr	r0, [sp, #0]
 800abfa:	a903      	add	r1, sp, #12
 800abfc:	ec55 4b10 	vmov	r4, r5, d0
 800ac00:	f7ff ff50 	bl	800aaa4 <__b2d>
 800ac04:	9b01      	ldr	r3, [sp, #4]
 800ac06:	6919      	ldr	r1, [r3, #16]
 800ac08:	9b00      	ldr	r3, [sp, #0]
 800ac0a:	691b      	ldr	r3, [r3, #16]
 800ac0c:	1ac9      	subs	r1, r1, r3
 800ac0e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ac12:	1a9b      	subs	r3, r3, r2
 800ac14:	ec5b ab10 	vmov	sl, fp, d0
 800ac18:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	bfce      	itee	gt
 800ac20:	462a      	movgt	r2, r5
 800ac22:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ac26:	465a      	movle	r2, fp
 800ac28:	462f      	mov	r7, r5
 800ac2a:	46d9      	mov	r9, fp
 800ac2c:	bfcc      	ite	gt
 800ac2e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ac32:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ac36:	464b      	mov	r3, r9
 800ac38:	4652      	mov	r2, sl
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	4639      	mov	r1, r7
 800ac3e:	f7f5 fe2d 	bl	800089c <__aeabi_ddiv>
 800ac42:	ec41 0b10 	vmov	d0, r0, r1
 800ac46:	b005      	add	sp, #20
 800ac48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac4c <__copybits>:
 800ac4c:	3901      	subs	r1, #1
 800ac4e:	b570      	push	{r4, r5, r6, lr}
 800ac50:	1149      	asrs	r1, r1, #5
 800ac52:	6914      	ldr	r4, [r2, #16]
 800ac54:	3101      	adds	r1, #1
 800ac56:	f102 0314 	add.w	r3, r2, #20
 800ac5a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ac5e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ac62:	1f05      	subs	r5, r0, #4
 800ac64:	42a3      	cmp	r3, r4
 800ac66:	d30c      	bcc.n	800ac82 <__copybits+0x36>
 800ac68:	1aa3      	subs	r3, r4, r2
 800ac6a:	3b11      	subs	r3, #17
 800ac6c:	f023 0303 	bic.w	r3, r3, #3
 800ac70:	3211      	adds	r2, #17
 800ac72:	42a2      	cmp	r2, r4
 800ac74:	bf88      	it	hi
 800ac76:	2300      	movhi	r3, #0
 800ac78:	4418      	add	r0, r3
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	4288      	cmp	r0, r1
 800ac7e:	d305      	bcc.n	800ac8c <__copybits+0x40>
 800ac80:	bd70      	pop	{r4, r5, r6, pc}
 800ac82:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac86:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac8a:	e7eb      	b.n	800ac64 <__copybits+0x18>
 800ac8c:	f840 3b04 	str.w	r3, [r0], #4
 800ac90:	e7f4      	b.n	800ac7c <__copybits+0x30>

0800ac92 <__any_on>:
 800ac92:	f100 0214 	add.w	r2, r0, #20
 800ac96:	6900      	ldr	r0, [r0, #16]
 800ac98:	114b      	asrs	r3, r1, #5
 800ac9a:	4298      	cmp	r0, r3
 800ac9c:	b510      	push	{r4, lr}
 800ac9e:	db11      	blt.n	800acc4 <__any_on+0x32>
 800aca0:	dd0a      	ble.n	800acb8 <__any_on+0x26>
 800aca2:	f011 011f 	ands.w	r1, r1, #31
 800aca6:	d007      	beq.n	800acb8 <__any_on+0x26>
 800aca8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800acac:	fa24 f001 	lsr.w	r0, r4, r1
 800acb0:	fa00 f101 	lsl.w	r1, r0, r1
 800acb4:	428c      	cmp	r4, r1
 800acb6:	d10b      	bne.n	800acd0 <__any_on+0x3e>
 800acb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d803      	bhi.n	800acc8 <__any_on+0x36>
 800acc0:	2000      	movs	r0, #0
 800acc2:	bd10      	pop	{r4, pc}
 800acc4:	4603      	mov	r3, r0
 800acc6:	e7f7      	b.n	800acb8 <__any_on+0x26>
 800acc8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800accc:	2900      	cmp	r1, #0
 800acce:	d0f5      	beq.n	800acbc <__any_on+0x2a>
 800acd0:	2001      	movs	r0, #1
 800acd2:	e7f6      	b.n	800acc2 <__any_on+0x30>

0800acd4 <sulp>:
 800acd4:	b570      	push	{r4, r5, r6, lr}
 800acd6:	4604      	mov	r4, r0
 800acd8:	460d      	mov	r5, r1
 800acda:	ec45 4b10 	vmov	d0, r4, r5
 800acde:	4616      	mov	r6, r2
 800ace0:	f7ff feba 	bl	800aa58 <__ulp>
 800ace4:	ec51 0b10 	vmov	r0, r1, d0
 800ace8:	b17e      	cbz	r6, 800ad0a <sulp+0x36>
 800acea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800acee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	dd09      	ble.n	800ad0a <sulp+0x36>
 800acf6:	051b      	lsls	r3, r3, #20
 800acf8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800acfc:	2400      	movs	r4, #0
 800acfe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ad02:	4622      	mov	r2, r4
 800ad04:	462b      	mov	r3, r5
 800ad06:	f7f5 fc9f 	bl	8000648 <__aeabi_dmul>
 800ad0a:	ec41 0b10 	vmov	d0, r0, r1
 800ad0e:	bd70      	pop	{r4, r5, r6, pc}

0800ad10 <_strtod_l>:
 800ad10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad14:	b09f      	sub	sp, #124	@ 0x7c
 800ad16:	460c      	mov	r4, r1
 800ad18:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ad1e:	9005      	str	r0, [sp, #20]
 800ad20:	f04f 0a00 	mov.w	sl, #0
 800ad24:	f04f 0b00 	mov.w	fp, #0
 800ad28:	460a      	mov	r2, r1
 800ad2a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad2c:	7811      	ldrb	r1, [r2, #0]
 800ad2e:	292b      	cmp	r1, #43	@ 0x2b
 800ad30:	d04a      	beq.n	800adc8 <_strtod_l+0xb8>
 800ad32:	d838      	bhi.n	800ada6 <_strtod_l+0x96>
 800ad34:	290d      	cmp	r1, #13
 800ad36:	d832      	bhi.n	800ad9e <_strtod_l+0x8e>
 800ad38:	2908      	cmp	r1, #8
 800ad3a:	d832      	bhi.n	800ada2 <_strtod_l+0x92>
 800ad3c:	2900      	cmp	r1, #0
 800ad3e:	d03b      	beq.n	800adb8 <_strtod_l+0xa8>
 800ad40:	2200      	movs	r2, #0
 800ad42:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ad44:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ad46:	782a      	ldrb	r2, [r5, #0]
 800ad48:	2a30      	cmp	r2, #48	@ 0x30
 800ad4a:	f040 80b3 	bne.w	800aeb4 <_strtod_l+0x1a4>
 800ad4e:	786a      	ldrb	r2, [r5, #1]
 800ad50:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ad54:	2a58      	cmp	r2, #88	@ 0x58
 800ad56:	d16e      	bne.n	800ae36 <_strtod_l+0x126>
 800ad58:	9302      	str	r3, [sp, #8]
 800ad5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad5c:	9301      	str	r3, [sp, #4]
 800ad5e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ad60:	9300      	str	r3, [sp, #0]
 800ad62:	4a8e      	ldr	r2, [pc, #568]	@ (800af9c <_strtod_l+0x28c>)
 800ad64:	9805      	ldr	r0, [sp, #20]
 800ad66:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ad68:	a919      	add	r1, sp, #100	@ 0x64
 800ad6a:	f001 f91b 	bl	800bfa4 <__gethex>
 800ad6e:	f010 060f 	ands.w	r6, r0, #15
 800ad72:	4604      	mov	r4, r0
 800ad74:	d005      	beq.n	800ad82 <_strtod_l+0x72>
 800ad76:	2e06      	cmp	r6, #6
 800ad78:	d128      	bne.n	800adcc <_strtod_l+0xbc>
 800ad7a:	3501      	adds	r5, #1
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	9519      	str	r5, [sp, #100]	@ 0x64
 800ad80:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f040 858e 	bne.w	800b8a6 <_strtod_l+0xb96>
 800ad8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad8c:	b1cb      	cbz	r3, 800adc2 <_strtod_l+0xb2>
 800ad8e:	4652      	mov	r2, sl
 800ad90:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ad94:	ec43 2b10 	vmov	d0, r2, r3
 800ad98:	b01f      	add	sp, #124	@ 0x7c
 800ad9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad9e:	2920      	cmp	r1, #32
 800ada0:	d1ce      	bne.n	800ad40 <_strtod_l+0x30>
 800ada2:	3201      	adds	r2, #1
 800ada4:	e7c1      	b.n	800ad2a <_strtod_l+0x1a>
 800ada6:	292d      	cmp	r1, #45	@ 0x2d
 800ada8:	d1ca      	bne.n	800ad40 <_strtod_l+0x30>
 800adaa:	2101      	movs	r1, #1
 800adac:	910b      	str	r1, [sp, #44]	@ 0x2c
 800adae:	1c51      	adds	r1, r2, #1
 800adb0:	9119      	str	r1, [sp, #100]	@ 0x64
 800adb2:	7852      	ldrb	r2, [r2, #1]
 800adb4:	2a00      	cmp	r2, #0
 800adb6:	d1c5      	bne.n	800ad44 <_strtod_l+0x34>
 800adb8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800adba:	9419      	str	r4, [sp, #100]	@ 0x64
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	f040 8570 	bne.w	800b8a2 <_strtod_l+0xb92>
 800adc2:	4652      	mov	r2, sl
 800adc4:	465b      	mov	r3, fp
 800adc6:	e7e5      	b.n	800ad94 <_strtod_l+0x84>
 800adc8:	2100      	movs	r1, #0
 800adca:	e7ef      	b.n	800adac <_strtod_l+0x9c>
 800adcc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800adce:	b13a      	cbz	r2, 800ade0 <_strtod_l+0xd0>
 800add0:	2135      	movs	r1, #53	@ 0x35
 800add2:	a81c      	add	r0, sp, #112	@ 0x70
 800add4:	f7ff ff3a 	bl	800ac4c <__copybits>
 800add8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800adda:	9805      	ldr	r0, [sp, #20]
 800addc:	f7ff fb08 	bl	800a3f0 <_Bfree>
 800ade0:	3e01      	subs	r6, #1
 800ade2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ade4:	2e04      	cmp	r6, #4
 800ade6:	d806      	bhi.n	800adf6 <_strtod_l+0xe6>
 800ade8:	e8df f006 	tbb	[pc, r6]
 800adec:	201d0314 	.word	0x201d0314
 800adf0:	14          	.byte	0x14
 800adf1:	00          	.byte	0x00
 800adf2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800adf6:	05e1      	lsls	r1, r4, #23
 800adf8:	bf48      	it	mi
 800adfa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800adfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae02:	0d1b      	lsrs	r3, r3, #20
 800ae04:	051b      	lsls	r3, r3, #20
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d1bb      	bne.n	800ad82 <_strtod_l+0x72>
 800ae0a:	f7fe fb21 	bl	8009450 <__errno>
 800ae0e:	2322      	movs	r3, #34	@ 0x22
 800ae10:	6003      	str	r3, [r0, #0]
 800ae12:	e7b6      	b.n	800ad82 <_strtod_l+0x72>
 800ae14:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ae18:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ae1c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ae20:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ae24:	e7e7      	b.n	800adf6 <_strtod_l+0xe6>
 800ae26:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800afa4 <_strtod_l+0x294>
 800ae2a:	e7e4      	b.n	800adf6 <_strtod_l+0xe6>
 800ae2c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ae30:	f04f 3aff 	mov.w	sl, #4294967295
 800ae34:	e7df      	b.n	800adf6 <_strtod_l+0xe6>
 800ae36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae38:	1c5a      	adds	r2, r3, #1
 800ae3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae3c:	785b      	ldrb	r3, [r3, #1]
 800ae3e:	2b30      	cmp	r3, #48	@ 0x30
 800ae40:	d0f9      	beq.n	800ae36 <_strtod_l+0x126>
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d09d      	beq.n	800ad82 <_strtod_l+0x72>
 800ae46:	2301      	movs	r3, #1
 800ae48:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae4c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae4e:	2300      	movs	r3, #0
 800ae50:	9308      	str	r3, [sp, #32]
 800ae52:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae54:	461f      	mov	r7, r3
 800ae56:	220a      	movs	r2, #10
 800ae58:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ae5a:	7805      	ldrb	r5, [r0, #0]
 800ae5c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ae60:	b2d9      	uxtb	r1, r3
 800ae62:	2909      	cmp	r1, #9
 800ae64:	d928      	bls.n	800aeb8 <_strtod_l+0x1a8>
 800ae66:	494e      	ldr	r1, [pc, #312]	@ (800afa0 <_strtod_l+0x290>)
 800ae68:	2201      	movs	r2, #1
 800ae6a:	f000 ffd5 	bl	800be18 <strncmp>
 800ae6e:	2800      	cmp	r0, #0
 800ae70:	d032      	beq.n	800aed8 <_strtod_l+0x1c8>
 800ae72:	2000      	movs	r0, #0
 800ae74:	462a      	mov	r2, r5
 800ae76:	4681      	mov	r9, r0
 800ae78:	463d      	mov	r5, r7
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	2a65      	cmp	r2, #101	@ 0x65
 800ae7e:	d001      	beq.n	800ae84 <_strtod_l+0x174>
 800ae80:	2a45      	cmp	r2, #69	@ 0x45
 800ae82:	d114      	bne.n	800aeae <_strtod_l+0x19e>
 800ae84:	b91d      	cbnz	r5, 800ae8e <_strtod_l+0x17e>
 800ae86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae88:	4302      	orrs	r2, r0
 800ae8a:	d095      	beq.n	800adb8 <_strtod_l+0xa8>
 800ae8c:	2500      	movs	r5, #0
 800ae8e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ae90:	1c62      	adds	r2, r4, #1
 800ae92:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae94:	7862      	ldrb	r2, [r4, #1]
 800ae96:	2a2b      	cmp	r2, #43	@ 0x2b
 800ae98:	d077      	beq.n	800af8a <_strtod_l+0x27a>
 800ae9a:	2a2d      	cmp	r2, #45	@ 0x2d
 800ae9c:	d07b      	beq.n	800af96 <_strtod_l+0x286>
 800ae9e:	f04f 0c00 	mov.w	ip, #0
 800aea2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800aea6:	2909      	cmp	r1, #9
 800aea8:	f240 8082 	bls.w	800afb0 <_strtod_l+0x2a0>
 800aeac:	9419      	str	r4, [sp, #100]	@ 0x64
 800aeae:	f04f 0800 	mov.w	r8, #0
 800aeb2:	e0a2      	b.n	800affa <_strtod_l+0x2ea>
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	e7c7      	b.n	800ae48 <_strtod_l+0x138>
 800aeb8:	2f08      	cmp	r7, #8
 800aeba:	bfd5      	itete	le
 800aebc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800aebe:	9908      	ldrgt	r1, [sp, #32]
 800aec0:	fb02 3301 	mlale	r3, r2, r1, r3
 800aec4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800aec8:	f100 0001 	add.w	r0, r0, #1
 800aecc:	bfd4      	ite	le
 800aece:	930a      	strle	r3, [sp, #40]	@ 0x28
 800aed0:	9308      	strgt	r3, [sp, #32]
 800aed2:	3701      	adds	r7, #1
 800aed4:	9019      	str	r0, [sp, #100]	@ 0x64
 800aed6:	e7bf      	b.n	800ae58 <_strtod_l+0x148>
 800aed8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aeda:	1c5a      	adds	r2, r3, #1
 800aedc:	9219      	str	r2, [sp, #100]	@ 0x64
 800aede:	785a      	ldrb	r2, [r3, #1]
 800aee0:	b37f      	cbz	r7, 800af42 <_strtod_l+0x232>
 800aee2:	4681      	mov	r9, r0
 800aee4:	463d      	mov	r5, r7
 800aee6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800aeea:	2b09      	cmp	r3, #9
 800aeec:	d912      	bls.n	800af14 <_strtod_l+0x204>
 800aeee:	2301      	movs	r3, #1
 800aef0:	e7c4      	b.n	800ae7c <_strtod_l+0x16c>
 800aef2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aef4:	1c5a      	adds	r2, r3, #1
 800aef6:	9219      	str	r2, [sp, #100]	@ 0x64
 800aef8:	785a      	ldrb	r2, [r3, #1]
 800aefa:	3001      	adds	r0, #1
 800aefc:	2a30      	cmp	r2, #48	@ 0x30
 800aefe:	d0f8      	beq.n	800aef2 <_strtod_l+0x1e2>
 800af00:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800af04:	2b08      	cmp	r3, #8
 800af06:	f200 84d3 	bhi.w	800b8b0 <_strtod_l+0xba0>
 800af0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af0c:	930c      	str	r3, [sp, #48]	@ 0x30
 800af0e:	4681      	mov	r9, r0
 800af10:	2000      	movs	r0, #0
 800af12:	4605      	mov	r5, r0
 800af14:	3a30      	subs	r2, #48	@ 0x30
 800af16:	f100 0301 	add.w	r3, r0, #1
 800af1a:	d02a      	beq.n	800af72 <_strtod_l+0x262>
 800af1c:	4499      	add	r9, r3
 800af1e:	eb00 0c05 	add.w	ip, r0, r5
 800af22:	462b      	mov	r3, r5
 800af24:	210a      	movs	r1, #10
 800af26:	4563      	cmp	r3, ip
 800af28:	d10d      	bne.n	800af46 <_strtod_l+0x236>
 800af2a:	1c69      	adds	r1, r5, #1
 800af2c:	4401      	add	r1, r0
 800af2e:	4428      	add	r0, r5
 800af30:	2808      	cmp	r0, #8
 800af32:	dc16      	bgt.n	800af62 <_strtod_l+0x252>
 800af34:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800af36:	230a      	movs	r3, #10
 800af38:	fb03 2300 	mla	r3, r3, r0, r2
 800af3c:	930a      	str	r3, [sp, #40]	@ 0x28
 800af3e:	2300      	movs	r3, #0
 800af40:	e018      	b.n	800af74 <_strtod_l+0x264>
 800af42:	4638      	mov	r0, r7
 800af44:	e7da      	b.n	800aefc <_strtod_l+0x1ec>
 800af46:	2b08      	cmp	r3, #8
 800af48:	f103 0301 	add.w	r3, r3, #1
 800af4c:	dc03      	bgt.n	800af56 <_strtod_l+0x246>
 800af4e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800af50:	434e      	muls	r6, r1
 800af52:	960a      	str	r6, [sp, #40]	@ 0x28
 800af54:	e7e7      	b.n	800af26 <_strtod_l+0x216>
 800af56:	2b10      	cmp	r3, #16
 800af58:	bfde      	ittt	le
 800af5a:	9e08      	ldrle	r6, [sp, #32]
 800af5c:	434e      	mulle	r6, r1
 800af5e:	9608      	strle	r6, [sp, #32]
 800af60:	e7e1      	b.n	800af26 <_strtod_l+0x216>
 800af62:	280f      	cmp	r0, #15
 800af64:	dceb      	bgt.n	800af3e <_strtod_l+0x22e>
 800af66:	9808      	ldr	r0, [sp, #32]
 800af68:	230a      	movs	r3, #10
 800af6a:	fb03 2300 	mla	r3, r3, r0, r2
 800af6e:	9308      	str	r3, [sp, #32]
 800af70:	e7e5      	b.n	800af3e <_strtod_l+0x22e>
 800af72:	4629      	mov	r1, r5
 800af74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800af76:	1c50      	adds	r0, r2, #1
 800af78:	9019      	str	r0, [sp, #100]	@ 0x64
 800af7a:	7852      	ldrb	r2, [r2, #1]
 800af7c:	4618      	mov	r0, r3
 800af7e:	460d      	mov	r5, r1
 800af80:	e7b1      	b.n	800aee6 <_strtod_l+0x1d6>
 800af82:	f04f 0900 	mov.w	r9, #0
 800af86:	2301      	movs	r3, #1
 800af88:	e77d      	b.n	800ae86 <_strtod_l+0x176>
 800af8a:	f04f 0c00 	mov.w	ip, #0
 800af8e:	1ca2      	adds	r2, r4, #2
 800af90:	9219      	str	r2, [sp, #100]	@ 0x64
 800af92:	78a2      	ldrb	r2, [r4, #2]
 800af94:	e785      	b.n	800aea2 <_strtod_l+0x192>
 800af96:	f04f 0c01 	mov.w	ip, #1
 800af9a:	e7f8      	b.n	800af8e <_strtod_l+0x27e>
 800af9c:	0800ce58 	.word	0x0800ce58
 800afa0:	0800ce40 	.word	0x0800ce40
 800afa4:	7ff00000 	.word	0x7ff00000
 800afa8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800afaa:	1c51      	adds	r1, r2, #1
 800afac:	9119      	str	r1, [sp, #100]	@ 0x64
 800afae:	7852      	ldrb	r2, [r2, #1]
 800afb0:	2a30      	cmp	r2, #48	@ 0x30
 800afb2:	d0f9      	beq.n	800afa8 <_strtod_l+0x298>
 800afb4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800afb8:	2908      	cmp	r1, #8
 800afba:	f63f af78 	bhi.w	800aeae <_strtod_l+0x19e>
 800afbe:	3a30      	subs	r2, #48	@ 0x30
 800afc0:	920e      	str	r2, [sp, #56]	@ 0x38
 800afc2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800afc4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800afc6:	f04f 080a 	mov.w	r8, #10
 800afca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800afcc:	1c56      	adds	r6, r2, #1
 800afce:	9619      	str	r6, [sp, #100]	@ 0x64
 800afd0:	7852      	ldrb	r2, [r2, #1]
 800afd2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800afd6:	f1be 0f09 	cmp.w	lr, #9
 800afda:	d939      	bls.n	800b050 <_strtod_l+0x340>
 800afdc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800afde:	1a76      	subs	r6, r6, r1
 800afe0:	2e08      	cmp	r6, #8
 800afe2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800afe6:	dc03      	bgt.n	800aff0 <_strtod_l+0x2e0>
 800afe8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800afea:	4588      	cmp	r8, r1
 800afec:	bfa8      	it	ge
 800afee:	4688      	movge	r8, r1
 800aff0:	f1bc 0f00 	cmp.w	ip, #0
 800aff4:	d001      	beq.n	800affa <_strtod_l+0x2ea>
 800aff6:	f1c8 0800 	rsb	r8, r8, #0
 800affa:	2d00      	cmp	r5, #0
 800affc:	d14e      	bne.n	800b09c <_strtod_l+0x38c>
 800affe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b000:	4308      	orrs	r0, r1
 800b002:	f47f aebe 	bne.w	800ad82 <_strtod_l+0x72>
 800b006:	2b00      	cmp	r3, #0
 800b008:	f47f aed6 	bne.w	800adb8 <_strtod_l+0xa8>
 800b00c:	2a69      	cmp	r2, #105	@ 0x69
 800b00e:	d028      	beq.n	800b062 <_strtod_l+0x352>
 800b010:	dc25      	bgt.n	800b05e <_strtod_l+0x34e>
 800b012:	2a49      	cmp	r2, #73	@ 0x49
 800b014:	d025      	beq.n	800b062 <_strtod_l+0x352>
 800b016:	2a4e      	cmp	r2, #78	@ 0x4e
 800b018:	f47f aece 	bne.w	800adb8 <_strtod_l+0xa8>
 800b01c:	499b      	ldr	r1, [pc, #620]	@ (800b28c <_strtod_l+0x57c>)
 800b01e:	a819      	add	r0, sp, #100	@ 0x64
 800b020:	f001 f9e2 	bl	800c3e8 <__match>
 800b024:	2800      	cmp	r0, #0
 800b026:	f43f aec7 	beq.w	800adb8 <_strtod_l+0xa8>
 800b02a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b02c:	781b      	ldrb	r3, [r3, #0]
 800b02e:	2b28      	cmp	r3, #40	@ 0x28
 800b030:	d12e      	bne.n	800b090 <_strtod_l+0x380>
 800b032:	4997      	ldr	r1, [pc, #604]	@ (800b290 <_strtod_l+0x580>)
 800b034:	aa1c      	add	r2, sp, #112	@ 0x70
 800b036:	a819      	add	r0, sp, #100	@ 0x64
 800b038:	f001 f9ea 	bl	800c410 <__hexnan>
 800b03c:	2805      	cmp	r0, #5
 800b03e:	d127      	bne.n	800b090 <_strtod_l+0x380>
 800b040:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b042:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b046:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b04a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b04e:	e698      	b.n	800ad82 <_strtod_l+0x72>
 800b050:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b052:	fb08 2101 	mla	r1, r8, r1, r2
 800b056:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b05a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b05c:	e7b5      	b.n	800afca <_strtod_l+0x2ba>
 800b05e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b060:	e7da      	b.n	800b018 <_strtod_l+0x308>
 800b062:	498c      	ldr	r1, [pc, #560]	@ (800b294 <_strtod_l+0x584>)
 800b064:	a819      	add	r0, sp, #100	@ 0x64
 800b066:	f001 f9bf 	bl	800c3e8 <__match>
 800b06a:	2800      	cmp	r0, #0
 800b06c:	f43f aea4 	beq.w	800adb8 <_strtod_l+0xa8>
 800b070:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b072:	4989      	ldr	r1, [pc, #548]	@ (800b298 <_strtod_l+0x588>)
 800b074:	3b01      	subs	r3, #1
 800b076:	a819      	add	r0, sp, #100	@ 0x64
 800b078:	9319      	str	r3, [sp, #100]	@ 0x64
 800b07a:	f001 f9b5 	bl	800c3e8 <__match>
 800b07e:	b910      	cbnz	r0, 800b086 <_strtod_l+0x376>
 800b080:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b082:	3301      	adds	r3, #1
 800b084:	9319      	str	r3, [sp, #100]	@ 0x64
 800b086:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b2a8 <_strtod_l+0x598>
 800b08a:	f04f 0a00 	mov.w	sl, #0
 800b08e:	e678      	b.n	800ad82 <_strtod_l+0x72>
 800b090:	4882      	ldr	r0, [pc, #520]	@ (800b29c <_strtod_l+0x58c>)
 800b092:	f000 fee5 	bl	800be60 <nan>
 800b096:	ec5b ab10 	vmov	sl, fp, d0
 800b09a:	e672      	b.n	800ad82 <_strtod_l+0x72>
 800b09c:	eba8 0309 	sub.w	r3, r8, r9
 800b0a0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b0a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0a4:	2f00      	cmp	r7, #0
 800b0a6:	bf08      	it	eq
 800b0a8:	462f      	moveq	r7, r5
 800b0aa:	2d10      	cmp	r5, #16
 800b0ac:	462c      	mov	r4, r5
 800b0ae:	bfa8      	it	ge
 800b0b0:	2410      	movge	r4, #16
 800b0b2:	f7f5 fa4f 	bl	8000554 <__aeabi_ui2d>
 800b0b6:	2d09      	cmp	r5, #9
 800b0b8:	4682      	mov	sl, r0
 800b0ba:	468b      	mov	fp, r1
 800b0bc:	dc13      	bgt.n	800b0e6 <_strtod_l+0x3d6>
 800b0be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f43f ae5e 	beq.w	800ad82 <_strtod_l+0x72>
 800b0c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0c8:	dd78      	ble.n	800b1bc <_strtod_l+0x4ac>
 800b0ca:	2b16      	cmp	r3, #22
 800b0cc:	dc5f      	bgt.n	800b18e <_strtod_l+0x47e>
 800b0ce:	4974      	ldr	r1, [pc, #464]	@ (800b2a0 <_strtod_l+0x590>)
 800b0d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b0d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0d8:	4652      	mov	r2, sl
 800b0da:	465b      	mov	r3, fp
 800b0dc:	f7f5 fab4 	bl	8000648 <__aeabi_dmul>
 800b0e0:	4682      	mov	sl, r0
 800b0e2:	468b      	mov	fp, r1
 800b0e4:	e64d      	b.n	800ad82 <_strtod_l+0x72>
 800b0e6:	4b6e      	ldr	r3, [pc, #440]	@ (800b2a0 <_strtod_l+0x590>)
 800b0e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b0ec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b0f0:	f7f5 faaa 	bl	8000648 <__aeabi_dmul>
 800b0f4:	4682      	mov	sl, r0
 800b0f6:	9808      	ldr	r0, [sp, #32]
 800b0f8:	468b      	mov	fp, r1
 800b0fa:	f7f5 fa2b 	bl	8000554 <__aeabi_ui2d>
 800b0fe:	4602      	mov	r2, r0
 800b100:	460b      	mov	r3, r1
 800b102:	4650      	mov	r0, sl
 800b104:	4659      	mov	r1, fp
 800b106:	f7f5 f8e9 	bl	80002dc <__adddf3>
 800b10a:	2d0f      	cmp	r5, #15
 800b10c:	4682      	mov	sl, r0
 800b10e:	468b      	mov	fp, r1
 800b110:	ddd5      	ble.n	800b0be <_strtod_l+0x3ae>
 800b112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b114:	1b2c      	subs	r4, r5, r4
 800b116:	441c      	add	r4, r3
 800b118:	2c00      	cmp	r4, #0
 800b11a:	f340 8096 	ble.w	800b24a <_strtod_l+0x53a>
 800b11e:	f014 030f 	ands.w	r3, r4, #15
 800b122:	d00a      	beq.n	800b13a <_strtod_l+0x42a>
 800b124:	495e      	ldr	r1, [pc, #376]	@ (800b2a0 <_strtod_l+0x590>)
 800b126:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b12a:	4652      	mov	r2, sl
 800b12c:	465b      	mov	r3, fp
 800b12e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b132:	f7f5 fa89 	bl	8000648 <__aeabi_dmul>
 800b136:	4682      	mov	sl, r0
 800b138:	468b      	mov	fp, r1
 800b13a:	f034 040f 	bics.w	r4, r4, #15
 800b13e:	d073      	beq.n	800b228 <_strtod_l+0x518>
 800b140:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b144:	dd48      	ble.n	800b1d8 <_strtod_l+0x4c8>
 800b146:	2400      	movs	r4, #0
 800b148:	46a0      	mov	r8, r4
 800b14a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b14c:	46a1      	mov	r9, r4
 800b14e:	9a05      	ldr	r2, [sp, #20]
 800b150:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b2a8 <_strtod_l+0x598>
 800b154:	2322      	movs	r3, #34	@ 0x22
 800b156:	6013      	str	r3, [r2, #0]
 800b158:	f04f 0a00 	mov.w	sl, #0
 800b15c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b15e:	2b00      	cmp	r3, #0
 800b160:	f43f ae0f 	beq.w	800ad82 <_strtod_l+0x72>
 800b164:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b166:	9805      	ldr	r0, [sp, #20]
 800b168:	f7ff f942 	bl	800a3f0 <_Bfree>
 800b16c:	9805      	ldr	r0, [sp, #20]
 800b16e:	4649      	mov	r1, r9
 800b170:	f7ff f93e 	bl	800a3f0 <_Bfree>
 800b174:	9805      	ldr	r0, [sp, #20]
 800b176:	4641      	mov	r1, r8
 800b178:	f7ff f93a 	bl	800a3f0 <_Bfree>
 800b17c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b17e:	9805      	ldr	r0, [sp, #20]
 800b180:	f7ff f936 	bl	800a3f0 <_Bfree>
 800b184:	9805      	ldr	r0, [sp, #20]
 800b186:	4621      	mov	r1, r4
 800b188:	f7ff f932 	bl	800a3f0 <_Bfree>
 800b18c:	e5f9      	b.n	800ad82 <_strtod_l+0x72>
 800b18e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b190:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b194:	4293      	cmp	r3, r2
 800b196:	dbbc      	blt.n	800b112 <_strtod_l+0x402>
 800b198:	4c41      	ldr	r4, [pc, #260]	@ (800b2a0 <_strtod_l+0x590>)
 800b19a:	f1c5 050f 	rsb	r5, r5, #15
 800b19e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b1a2:	4652      	mov	r2, sl
 800b1a4:	465b      	mov	r3, fp
 800b1a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1aa:	f7f5 fa4d 	bl	8000648 <__aeabi_dmul>
 800b1ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1b0:	1b5d      	subs	r5, r3, r5
 800b1b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b1b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b1ba:	e78f      	b.n	800b0dc <_strtod_l+0x3cc>
 800b1bc:	3316      	adds	r3, #22
 800b1be:	dba8      	blt.n	800b112 <_strtod_l+0x402>
 800b1c0:	4b37      	ldr	r3, [pc, #220]	@ (800b2a0 <_strtod_l+0x590>)
 800b1c2:	eba9 0808 	sub.w	r8, r9, r8
 800b1c6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b1ca:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b1ce:	4650      	mov	r0, sl
 800b1d0:	4659      	mov	r1, fp
 800b1d2:	f7f5 fb63 	bl	800089c <__aeabi_ddiv>
 800b1d6:	e783      	b.n	800b0e0 <_strtod_l+0x3d0>
 800b1d8:	4b32      	ldr	r3, [pc, #200]	@ (800b2a4 <_strtod_l+0x594>)
 800b1da:	9308      	str	r3, [sp, #32]
 800b1dc:	2300      	movs	r3, #0
 800b1de:	1124      	asrs	r4, r4, #4
 800b1e0:	4650      	mov	r0, sl
 800b1e2:	4659      	mov	r1, fp
 800b1e4:	461e      	mov	r6, r3
 800b1e6:	2c01      	cmp	r4, #1
 800b1e8:	dc21      	bgt.n	800b22e <_strtod_l+0x51e>
 800b1ea:	b10b      	cbz	r3, 800b1f0 <_strtod_l+0x4e0>
 800b1ec:	4682      	mov	sl, r0
 800b1ee:	468b      	mov	fp, r1
 800b1f0:	492c      	ldr	r1, [pc, #176]	@ (800b2a4 <_strtod_l+0x594>)
 800b1f2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b1f6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b1fa:	4652      	mov	r2, sl
 800b1fc:	465b      	mov	r3, fp
 800b1fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b202:	f7f5 fa21 	bl	8000648 <__aeabi_dmul>
 800b206:	4b28      	ldr	r3, [pc, #160]	@ (800b2a8 <_strtod_l+0x598>)
 800b208:	460a      	mov	r2, r1
 800b20a:	400b      	ands	r3, r1
 800b20c:	4927      	ldr	r1, [pc, #156]	@ (800b2ac <_strtod_l+0x59c>)
 800b20e:	428b      	cmp	r3, r1
 800b210:	4682      	mov	sl, r0
 800b212:	d898      	bhi.n	800b146 <_strtod_l+0x436>
 800b214:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b218:	428b      	cmp	r3, r1
 800b21a:	bf86      	itte	hi
 800b21c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b2b0 <_strtod_l+0x5a0>
 800b220:	f04f 3aff 	movhi.w	sl, #4294967295
 800b224:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b228:	2300      	movs	r3, #0
 800b22a:	9308      	str	r3, [sp, #32]
 800b22c:	e07a      	b.n	800b324 <_strtod_l+0x614>
 800b22e:	07e2      	lsls	r2, r4, #31
 800b230:	d505      	bpl.n	800b23e <_strtod_l+0x52e>
 800b232:	9b08      	ldr	r3, [sp, #32]
 800b234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b238:	f7f5 fa06 	bl	8000648 <__aeabi_dmul>
 800b23c:	2301      	movs	r3, #1
 800b23e:	9a08      	ldr	r2, [sp, #32]
 800b240:	3208      	adds	r2, #8
 800b242:	3601      	adds	r6, #1
 800b244:	1064      	asrs	r4, r4, #1
 800b246:	9208      	str	r2, [sp, #32]
 800b248:	e7cd      	b.n	800b1e6 <_strtod_l+0x4d6>
 800b24a:	d0ed      	beq.n	800b228 <_strtod_l+0x518>
 800b24c:	4264      	negs	r4, r4
 800b24e:	f014 020f 	ands.w	r2, r4, #15
 800b252:	d00a      	beq.n	800b26a <_strtod_l+0x55a>
 800b254:	4b12      	ldr	r3, [pc, #72]	@ (800b2a0 <_strtod_l+0x590>)
 800b256:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b25a:	4650      	mov	r0, sl
 800b25c:	4659      	mov	r1, fp
 800b25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b262:	f7f5 fb1b 	bl	800089c <__aeabi_ddiv>
 800b266:	4682      	mov	sl, r0
 800b268:	468b      	mov	fp, r1
 800b26a:	1124      	asrs	r4, r4, #4
 800b26c:	d0dc      	beq.n	800b228 <_strtod_l+0x518>
 800b26e:	2c1f      	cmp	r4, #31
 800b270:	dd20      	ble.n	800b2b4 <_strtod_l+0x5a4>
 800b272:	2400      	movs	r4, #0
 800b274:	46a0      	mov	r8, r4
 800b276:	940a      	str	r4, [sp, #40]	@ 0x28
 800b278:	46a1      	mov	r9, r4
 800b27a:	9a05      	ldr	r2, [sp, #20]
 800b27c:	2322      	movs	r3, #34	@ 0x22
 800b27e:	f04f 0a00 	mov.w	sl, #0
 800b282:	f04f 0b00 	mov.w	fp, #0
 800b286:	6013      	str	r3, [r2, #0]
 800b288:	e768      	b.n	800b15c <_strtod_l+0x44c>
 800b28a:	bf00      	nop
 800b28c:	0800cc31 	.word	0x0800cc31
 800b290:	0800ce44 	.word	0x0800ce44
 800b294:	0800cc29 	.word	0x0800cc29
 800b298:	0800cc60 	.word	0x0800cc60
 800b29c:	0800cfed 	.word	0x0800cfed
 800b2a0:	0800cd78 	.word	0x0800cd78
 800b2a4:	0800cd50 	.word	0x0800cd50
 800b2a8:	7ff00000 	.word	0x7ff00000
 800b2ac:	7ca00000 	.word	0x7ca00000
 800b2b0:	7fefffff 	.word	0x7fefffff
 800b2b4:	f014 0310 	ands.w	r3, r4, #16
 800b2b8:	bf18      	it	ne
 800b2ba:	236a      	movne	r3, #106	@ 0x6a
 800b2bc:	4ea9      	ldr	r6, [pc, #676]	@ (800b564 <_strtod_l+0x854>)
 800b2be:	9308      	str	r3, [sp, #32]
 800b2c0:	4650      	mov	r0, sl
 800b2c2:	4659      	mov	r1, fp
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	07e2      	lsls	r2, r4, #31
 800b2c8:	d504      	bpl.n	800b2d4 <_strtod_l+0x5c4>
 800b2ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b2ce:	f7f5 f9bb 	bl	8000648 <__aeabi_dmul>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	1064      	asrs	r4, r4, #1
 800b2d6:	f106 0608 	add.w	r6, r6, #8
 800b2da:	d1f4      	bne.n	800b2c6 <_strtod_l+0x5b6>
 800b2dc:	b10b      	cbz	r3, 800b2e2 <_strtod_l+0x5d2>
 800b2de:	4682      	mov	sl, r0
 800b2e0:	468b      	mov	fp, r1
 800b2e2:	9b08      	ldr	r3, [sp, #32]
 800b2e4:	b1b3      	cbz	r3, 800b314 <_strtod_l+0x604>
 800b2e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b2ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	4659      	mov	r1, fp
 800b2f2:	dd0f      	ble.n	800b314 <_strtod_l+0x604>
 800b2f4:	2b1f      	cmp	r3, #31
 800b2f6:	dd55      	ble.n	800b3a4 <_strtod_l+0x694>
 800b2f8:	2b34      	cmp	r3, #52	@ 0x34
 800b2fa:	bfde      	ittt	le
 800b2fc:	f04f 33ff 	movle.w	r3, #4294967295
 800b300:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b304:	4093      	lslle	r3, r2
 800b306:	f04f 0a00 	mov.w	sl, #0
 800b30a:	bfcc      	ite	gt
 800b30c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b310:	ea03 0b01 	andle.w	fp, r3, r1
 800b314:	2200      	movs	r2, #0
 800b316:	2300      	movs	r3, #0
 800b318:	4650      	mov	r0, sl
 800b31a:	4659      	mov	r1, fp
 800b31c:	f7f5 fbfc 	bl	8000b18 <__aeabi_dcmpeq>
 800b320:	2800      	cmp	r0, #0
 800b322:	d1a6      	bne.n	800b272 <_strtod_l+0x562>
 800b324:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b326:	9300      	str	r3, [sp, #0]
 800b328:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b32a:	9805      	ldr	r0, [sp, #20]
 800b32c:	462b      	mov	r3, r5
 800b32e:	463a      	mov	r2, r7
 800b330:	f7ff f8c6 	bl	800a4c0 <__s2b>
 800b334:	900a      	str	r0, [sp, #40]	@ 0x28
 800b336:	2800      	cmp	r0, #0
 800b338:	f43f af05 	beq.w	800b146 <_strtod_l+0x436>
 800b33c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b33e:	2a00      	cmp	r2, #0
 800b340:	eba9 0308 	sub.w	r3, r9, r8
 800b344:	bfa8      	it	ge
 800b346:	2300      	movge	r3, #0
 800b348:	9312      	str	r3, [sp, #72]	@ 0x48
 800b34a:	2400      	movs	r4, #0
 800b34c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b350:	9316      	str	r3, [sp, #88]	@ 0x58
 800b352:	46a0      	mov	r8, r4
 800b354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b356:	9805      	ldr	r0, [sp, #20]
 800b358:	6859      	ldr	r1, [r3, #4]
 800b35a:	f7ff f809 	bl	800a370 <_Balloc>
 800b35e:	4681      	mov	r9, r0
 800b360:	2800      	cmp	r0, #0
 800b362:	f43f aef4 	beq.w	800b14e <_strtod_l+0x43e>
 800b366:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b368:	691a      	ldr	r2, [r3, #16]
 800b36a:	3202      	adds	r2, #2
 800b36c:	f103 010c 	add.w	r1, r3, #12
 800b370:	0092      	lsls	r2, r2, #2
 800b372:	300c      	adds	r0, #12
 800b374:	f7fe f899 	bl	80094aa <memcpy>
 800b378:	ec4b ab10 	vmov	d0, sl, fp
 800b37c:	9805      	ldr	r0, [sp, #20]
 800b37e:	aa1c      	add	r2, sp, #112	@ 0x70
 800b380:	a91b      	add	r1, sp, #108	@ 0x6c
 800b382:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b386:	f7ff fbd7 	bl	800ab38 <__d2b>
 800b38a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b38c:	2800      	cmp	r0, #0
 800b38e:	f43f aede 	beq.w	800b14e <_strtod_l+0x43e>
 800b392:	9805      	ldr	r0, [sp, #20]
 800b394:	2101      	movs	r1, #1
 800b396:	f7ff f929 	bl	800a5ec <__i2b>
 800b39a:	4680      	mov	r8, r0
 800b39c:	b948      	cbnz	r0, 800b3b2 <_strtod_l+0x6a2>
 800b39e:	f04f 0800 	mov.w	r8, #0
 800b3a2:	e6d4      	b.n	800b14e <_strtod_l+0x43e>
 800b3a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b3a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ac:	ea03 0a0a 	and.w	sl, r3, sl
 800b3b0:	e7b0      	b.n	800b314 <_strtod_l+0x604>
 800b3b2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b3b4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b3b6:	2d00      	cmp	r5, #0
 800b3b8:	bfab      	itete	ge
 800b3ba:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b3bc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b3be:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b3c0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b3c2:	bfac      	ite	ge
 800b3c4:	18ef      	addge	r7, r5, r3
 800b3c6:	1b5e      	sublt	r6, r3, r5
 800b3c8:	9b08      	ldr	r3, [sp, #32]
 800b3ca:	1aed      	subs	r5, r5, r3
 800b3cc:	4415      	add	r5, r2
 800b3ce:	4b66      	ldr	r3, [pc, #408]	@ (800b568 <_strtod_l+0x858>)
 800b3d0:	3d01      	subs	r5, #1
 800b3d2:	429d      	cmp	r5, r3
 800b3d4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b3d8:	da50      	bge.n	800b47c <_strtod_l+0x76c>
 800b3da:	1b5b      	subs	r3, r3, r5
 800b3dc:	2b1f      	cmp	r3, #31
 800b3de:	eba2 0203 	sub.w	r2, r2, r3
 800b3e2:	f04f 0101 	mov.w	r1, #1
 800b3e6:	dc3d      	bgt.n	800b464 <_strtod_l+0x754>
 800b3e8:	fa01 f303 	lsl.w	r3, r1, r3
 800b3ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b3f2:	18bd      	adds	r5, r7, r2
 800b3f4:	9b08      	ldr	r3, [sp, #32]
 800b3f6:	42af      	cmp	r7, r5
 800b3f8:	4416      	add	r6, r2
 800b3fa:	441e      	add	r6, r3
 800b3fc:	463b      	mov	r3, r7
 800b3fe:	bfa8      	it	ge
 800b400:	462b      	movge	r3, r5
 800b402:	42b3      	cmp	r3, r6
 800b404:	bfa8      	it	ge
 800b406:	4633      	movge	r3, r6
 800b408:	2b00      	cmp	r3, #0
 800b40a:	bfc2      	ittt	gt
 800b40c:	1aed      	subgt	r5, r5, r3
 800b40e:	1af6      	subgt	r6, r6, r3
 800b410:	1aff      	subgt	r7, r7, r3
 800b412:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b414:	2b00      	cmp	r3, #0
 800b416:	dd16      	ble.n	800b446 <_strtod_l+0x736>
 800b418:	4641      	mov	r1, r8
 800b41a:	9805      	ldr	r0, [sp, #20]
 800b41c:	461a      	mov	r2, r3
 800b41e:	f7ff f9a5 	bl	800a76c <__pow5mult>
 800b422:	4680      	mov	r8, r0
 800b424:	2800      	cmp	r0, #0
 800b426:	d0ba      	beq.n	800b39e <_strtod_l+0x68e>
 800b428:	4601      	mov	r1, r0
 800b42a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b42c:	9805      	ldr	r0, [sp, #20]
 800b42e:	f7ff f8f3 	bl	800a618 <__multiply>
 800b432:	900e      	str	r0, [sp, #56]	@ 0x38
 800b434:	2800      	cmp	r0, #0
 800b436:	f43f ae8a 	beq.w	800b14e <_strtod_l+0x43e>
 800b43a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b43c:	9805      	ldr	r0, [sp, #20]
 800b43e:	f7fe ffd7 	bl	800a3f0 <_Bfree>
 800b442:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b444:	931a      	str	r3, [sp, #104]	@ 0x68
 800b446:	2d00      	cmp	r5, #0
 800b448:	dc1d      	bgt.n	800b486 <_strtod_l+0x776>
 800b44a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	dd23      	ble.n	800b498 <_strtod_l+0x788>
 800b450:	4649      	mov	r1, r9
 800b452:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b454:	9805      	ldr	r0, [sp, #20]
 800b456:	f7ff f989 	bl	800a76c <__pow5mult>
 800b45a:	4681      	mov	r9, r0
 800b45c:	b9e0      	cbnz	r0, 800b498 <_strtod_l+0x788>
 800b45e:	f04f 0900 	mov.w	r9, #0
 800b462:	e674      	b.n	800b14e <_strtod_l+0x43e>
 800b464:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b468:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b46c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b470:	35e2      	adds	r5, #226	@ 0xe2
 800b472:	fa01 f305 	lsl.w	r3, r1, r5
 800b476:	9310      	str	r3, [sp, #64]	@ 0x40
 800b478:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b47a:	e7ba      	b.n	800b3f2 <_strtod_l+0x6e2>
 800b47c:	2300      	movs	r3, #0
 800b47e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b480:	2301      	movs	r3, #1
 800b482:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b484:	e7b5      	b.n	800b3f2 <_strtod_l+0x6e2>
 800b486:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b488:	9805      	ldr	r0, [sp, #20]
 800b48a:	462a      	mov	r2, r5
 800b48c:	f7ff f9c8 	bl	800a820 <__lshift>
 800b490:	901a      	str	r0, [sp, #104]	@ 0x68
 800b492:	2800      	cmp	r0, #0
 800b494:	d1d9      	bne.n	800b44a <_strtod_l+0x73a>
 800b496:	e65a      	b.n	800b14e <_strtod_l+0x43e>
 800b498:	2e00      	cmp	r6, #0
 800b49a:	dd07      	ble.n	800b4ac <_strtod_l+0x79c>
 800b49c:	4649      	mov	r1, r9
 800b49e:	9805      	ldr	r0, [sp, #20]
 800b4a0:	4632      	mov	r2, r6
 800b4a2:	f7ff f9bd 	bl	800a820 <__lshift>
 800b4a6:	4681      	mov	r9, r0
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	d0d8      	beq.n	800b45e <_strtod_l+0x74e>
 800b4ac:	2f00      	cmp	r7, #0
 800b4ae:	dd08      	ble.n	800b4c2 <_strtod_l+0x7b2>
 800b4b0:	4641      	mov	r1, r8
 800b4b2:	9805      	ldr	r0, [sp, #20]
 800b4b4:	463a      	mov	r2, r7
 800b4b6:	f7ff f9b3 	bl	800a820 <__lshift>
 800b4ba:	4680      	mov	r8, r0
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	f43f ae46 	beq.w	800b14e <_strtod_l+0x43e>
 800b4c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b4c4:	9805      	ldr	r0, [sp, #20]
 800b4c6:	464a      	mov	r2, r9
 800b4c8:	f7ff fa32 	bl	800a930 <__mdiff>
 800b4cc:	4604      	mov	r4, r0
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	f43f ae3d 	beq.w	800b14e <_strtod_l+0x43e>
 800b4d4:	68c3      	ldr	r3, [r0, #12]
 800b4d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b4d8:	2300      	movs	r3, #0
 800b4da:	60c3      	str	r3, [r0, #12]
 800b4dc:	4641      	mov	r1, r8
 800b4de:	f7ff fa0b 	bl	800a8f8 <__mcmp>
 800b4e2:	2800      	cmp	r0, #0
 800b4e4:	da46      	bge.n	800b574 <_strtod_l+0x864>
 800b4e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4e8:	ea53 030a 	orrs.w	r3, r3, sl
 800b4ec:	d16c      	bne.n	800b5c8 <_strtod_l+0x8b8>
 800b4ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d168      	bne.n	800b5c8 <_strtod_l+0x8b8>
 800b4f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b4fa:	0d1b      	lsrs	r3, r3, #20
 800b4fc:	051b      	lsls	r3, r3, #20
 800b4fe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b502:	d961      	bls.n	800b5c8 <_strtod_l+0x8b8>
 800b504:	6963      	ldr	r3, [r4, #20]
 800b506:	b913      	cbnz	r3, 800b50e <_strtod_l+0x7fe>
 800b508:	6923      	ldr	r3, [r4, #16]
 800b50a:	2b01      	cmp	r3, #1
 800b50c:	dd5c      	ble.n	800b5c8 <_strtod_l+0x8b8>
 800b50e:	4621      	mov	r1, r4
 800b510:	2201      	movs	r2, #1
 800b512:	9805      	ldr	r0, [sp, #20]
 800b514:	f7ff f984 	bl	800a820 <__lshift>
 800b518:	4641      	mov	r1, r8
 800b51a:	4604      	mov	r4, r0
 800b51c:	f7ff f9ec 	bl	800a8f8 <__mcmp>
 800b520:	2800      	cmp	r0, #0
 800b522:	dd51      	ble.n	800b5c8 <_strtod_l+0x8b8>
 800b524:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b528:	9a08      	ldr	r2, [sp, #32]
 800b52a:	0d1b      	lsrs	r3, r3, #20
 800b52c:	051b      	lsls	r3, r3, #20
 800b52e:	2a00      	cmp	r2, #0
 800b530:	d06b      	beq.n	800b60a <_strtod_l+0x8fa>
 800b532:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b536:	d868      	bhi.n	800b60a <_strtod_l+0x8fa>
 800b538:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b53c:	f67f ae9d 	bls.w	800b27a <_strtod_l+0x56a>
 800b540:	4b0a      	ldr	r3, [pc, #40]	@ (800b56c <_strtod_l+0x85c>)
 800b542:	4650      	mov	r0, sl
 800b544:	4659      	mov	r1, fp
 800b546:	2200      	movs	r2, #0
 800b548:	f7f5 f87e 	bl	8000648 <__aeabi_dmul>
 800b54c:	4b08      	ldr	r3, [pc, #32]	@ (800b570 <_strtod_l+0x860>)
 800b54e:	400b      	ands	r3, r1
 800b550:	4682      	mov	sl, r0
 800b552:	468b      	mov	fp, r1
 800b554:	2b00      	cmp	r3, #0
 800b556:	f47f ae05 	bne.w	800b164 <_strtod_l+0x454>
 800b55a:	9a05      	ldr	r2, [sp, #20]
 800b55c:	2322      	movs	r3, #34	@ 0x22
 800b55e:	6013      	str	r3, [r2, #0]
 800b560:	e600      	b.n	800b164 <_strtod_l+0x454>
 800b562:	bf00      	nop
 800b564:	0800ce70 	.word	0x0800ce70
 800b568:	fffffc02 	.word	0xfffffc02
 800b56c:	39500000 	.word	0x39500000
 800b570:	7ff00000 	.word	0x7ff00000
 800b574:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b578:	d165      	bne.n	800b646 <_strtod_l+0x936>
 800b57a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b57c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b580:	b35a      	cbz	r2, 800b5da <_strtod_l+0x8ca>
 800b582:	4a9f      	ldr	r2, [pc, #636]	@ (800b800 <_strtod_l+0xaf0>)
 800b584:	4293      	cmp	r3, r2
 800b586:	d12b      	bne.n	800b5e0 <_strtod_l+0x8d0>
 800b588:	9b08      	ldr	r3, [sp, #32]
 800b58a:	4651      	mov	r1, sl
 800b58c:	b303      	cbz	r3, 800b5d0 <_strtod_l+0x8c0>
 800b58e:	4b9d      	ldr	r3, [pc, #628]	@ (800b804 <_strtod_l+0xaf4>)
 800b590:	465a      	mov	r2, fp
 800b592:	4013      	ands	r3, r2
 800b594:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b598:	f04f 32ff 	mov.w	r2, #4294967295
 800b59c:	d81b      	bhi.n	800b5d6 <_strtod_l+0x8c6>
 800b59e:	0d1b      	lsrs	r3, r3, #20
 800b5a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b5a4:	fa02 f303 	lsl.w	r3, r2, r3
 800b5a8:	4299      	cmp	r1, r3
 800b5aa:	d119      	bne.n	800b5e0 <_strtod_l+0x8d0>
 800b5ac:	4b96      	ldr	r3, [pc, #600]	@ (800b808 <_strtod_l+0xaf8>)
 800b5ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d102      	bne.n	800b5ba <_strtod_l+0x8aa>
 800b5b4:	3101      	adds	r1, #1
 800b5b6:	f43f adca 	beq.w	800b14e <_strtod_l+0x43e>
 800b5ba:	4b92      	ldr	r3, [pc, #584]	@ (800b804 <_strtod_l+0xaf4>)
 800b5bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5be:	401a      	ands	r2, r3
 800b5c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b5c4:	f04f 0a00 	mov.w	sl, #0
 800b5c8:	9b08      	ldr	r3, [sp, #32]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d1b8      	bne.n	800b540 <_strtod_l+0x830>
 800b5ce:	e5c9      	b.n	800b164 <_strtod_l+0x454>
 800b5d0:	f04f 33ff 	mov.w	r3, #4294967295
 800b5d4:	e7e8      	b.n	800b5a8 <_strtod_l+0x898>
 800b5d6:	4613      	mov	r3, r2
 800b5d8:	e7e6      	b.n	800b5a8 <_strtod_l+0x898>
 800b5da:	ea53 030a 	orrs.w	r3, r3, sl
 800b5de:	d0a1      	beq.n	800b524 <_strtod_l+0x814>
 800b5e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5e2:	b1db      	cbz	r3, 800b61c <_strtod_l+0x90c>
 800b5e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5e6:	4213      	tst	r3, r2
 800b5e8:	d0ee      	beq.n	800b5c8 <_strtod_l+0x8b8>
 800b5ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5ec:	9a08      	ldr	r2, [sp, #32]
 800b5ee:	4650      	mov	r0, sl
 800b5f0:	4659      	mov	r1, fp
 800b5f2:	b1bb      	cbz	r3, 800b624 <_strtod_l+0x914>
 800b5f4:	f7ff fb6e 	bl	800acd4 <sulp>
 800b5f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b5fc:	ec53 2b10 	vmov	r2, r3, d0
 800b600:	f7f4 fe6c 	bl	80002dc <__adddf3>
 800b604:	4682      	mov	sl, r0
 800b606:	468b      	mov	fp, r1
 800b608:	e7de      	b.n	800b5c8 <_strtod_l+0x8b8>
 800b60a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b60e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b612:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b616:	f04f 3aff 	mov.w	sl, #4294967295
 800b61a:	e7d5      	b.n	800b5c8 <_strtod_l+0x8b8>
 800b61c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b61e:	ea13 0f0a 	tst.w	r3, sl
 800b622:	e7e1      	b.n	800b5e8 <_strtod_l+0x8d8>
 800b624:	f7ff fb56 	bl	800acd4 <sulp>
 800b628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b62c:	ec53 2b10 	vmov	r2, r3, d0
 800b630:	f7f4 fe52 	bl	80002d8 <__aeabi_dsub>
 800b634:	2200      	movs	r2, #0
 800b636:	2300      	movs	r3, #0
 800b638:	4682      	mov	sl, r0
 800b63a:	468b      	mov	fp, r1
 800b63c:	f7f5 fa6c 	bl	8000b18 <__aeabi_dcmpeq>
 800b640:	2800      	cmp	r0, #0
 800b642:	d0c1      	beq.n	800b5c8 <_strtod_l+0x8b8>
 800b644:	e619      	b.n	800b27a <_strtod_l+0x56a>
 800b646:	4641      	mov	r1, r8
 800b648:	4620      	mov	r0, r4
 800b64a:	f7ff facd 	bl	800abe8 <__ratio>
 800b64e:	ec57 6b10 	vmov	r6, r7, d0
 800b652:	2200      	movs	r2, #0
 800b654:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b658:	4630      	mov	r0, r6
 800b65a:	4639      	mov	r1, r7
 800b65c:	f7f5 fa70 	bl	8000b40 <__aeabi_dcmple>
 800b660:	2800      	cmp	r0, #0
 800b662:	d06f      	beq.n	800b744 <_strtod_l+0xa34>
 800b664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b666:	2b00      	cmp	r3, #0
 800b668:	d17a      	bne.n	800b760 <_strtod_l+0xa50>
 800b66a:	f1ba 0f00 	cmp.w	sl, #0
 800b66e:	d158      	bne.n	800b722 <_strtod_l+0xa12>
 800b670:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b672:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b676:	2b00      	cmp	r3, #0
 800b678:	d15a      	bne.n	800b730 <_strtod_l+0xa20>
 800b67a:	4b64      	ldr	r3, [pc, #400]	@ (800b80c <_strtod_l+0xafc>)
 800b67c:	2200      	movs	r2, #0
 800b67e:	4630      	mov	r0, r6
 800b680:	4639      	mov	r1, r7
 800b682:	f7f5 fa53 	bl	8000b2c <__aeabi_dcmplt>
 800b686:	2800      	cmp	r0, #0
 800b688:	d159      	bne.n	800b73e <_strtod_l+0xa2e>
 800b68a:	4630      	mov	r0, r6
 800b68c:	4639      	mov	r1, r7
 800b68e:	4b60      	ldr	r3, [pc, #384]	@ (800b810 <_strtod_l+0xb00>)
 800b690:	2200      	movs	r2, #0
 800b692:	f7f4 ffd9 	bl	8000648 <__aeabi_dmul>
 800b696:	4606      	mov	r6, r0
 800b698:	460f      	mov	r7, r1
 800b69a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b69e:	9606      	str	r6, [sp, #24]
 800b6a0:	9307      	str	r3, [sp, #28]
 800b6a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6a6:	4d57      	ldr	r5, [pc, #348]	@ (800b804 <_strtod_l+0xaf4>)
 800b6a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b6ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6ae:	401d      	ands	r5, r3
 800b6b0:	4b58      	ldr	r3, [pc, #352]	@ (800b814 <_strtod_l+0xb04>)
 800b6b2:	429d      	cmp	r5, r3
 800b6b4:	f040 80b2 	bne.w	800b81c <_strtod_l+0xb0c>
 800b6b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b6be:	ec4b ab10 	vmov	d0, sl, fp
 800b6c2:	f7ff f9c9 	bl	800aa58 <__ulp>
 800b6c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6ca:	ec51 0b10 	vmov	r0, r1, d0
 800b6ce:	f7f4 ffbb 	bl	8000648 <__aeabi_dmul>
 800b6d2:	4652      	mov	r2, sl
 800b6d4:	465b      	mov	r3, fp
 800b6d6:	f7f4 fe01 	bl	80002dc <__adddf3>
 800b6da:	460b      	mov	r3, r1
 800b6dc:	4949      	ldr	r1, [pc, #292]	@ (800b804 <_strtod_l+0xaf4>)
 800b6de:	4a4e      	ldr	r2, [pc, #312]	@ (800b818 <_strtod_l+0xb08>)
 800b6e0:	4019      	ands	r1, r3
 800b6e2:	4291      	cmp	r1, r2
 800b6e4:	4682      	mov	sl, r0
 800b6e6:	d942      	bls.n	800b76e <_strtod_l+0xa5e>
 800b6e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b6ea:	4b47      	ldr	r3, [pc, #284]	@ (800b808 <_strtod_l+0xaf8>)
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d103      	bne.n	800b6f8 <_strtod_l+0x9e8>
 800b6f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6f2:	3301      	adds	r3, #1
 800b6f4:	f43f ad2b 	beq.w	800b14e <_strtod_l+0x43e>
 800b6f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b808 <_strtod_l+0xaf8>
 800b6fc:	f04f 3aff 	mov.w	sl, #4294967295
 800b700:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b702:	9805      	ldr	r0, [sp, #20]
 800b704:	f7fe fe74 	bl	800a3f0 <_Bfree>
 800b708:	9805      	ldr	r0, [sp, #20]
 800b70a:	4649      	mov	r1, r9
 800b70c:	f7fe fe70 	bl	800a3f0 <_Bfree>
 800b710:	9805      	ldr	r0, [sp, #20]
 800b712:	4641      	mov	r1, r8
 800b714:	f7fe fe6c 	bl	800a3f0 <_Bfree>
 800b718:	9805      	ldr	r0, [sp, #20]
 800b71a:	4621      	mov	r1, r4
 800b71c:	f7fe fe68 	bl	800a3f0 <_Bfree>
 800b720:	e618      	b.n	800b354 <_strtod_l+0x644>
 800b722:	f1ba 0f01 	cmp.w	sl, #1
 800b726:	d103      	bne.n	800b730 <_strtod_l+0xa20>
 800b728:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	f43f ada5 	beq.w	800b27a <_strtod_l+0x56a>
 800b730:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b7e0 <_strtod_l+0xad0>
 800b734:	4f35      	ldr	r7, [pc, #212]	@ (800b80c <_strtod_l+0xafc>)
 800b736:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b73a:	2600      	movs	r6, #0
 800b73c:	e7b1      	b.n	800b6a2 <_strtod_l+0x992>
 800b73e:	4f34      	ldr	r7, [pc, #208]	@ (800b810 <_strtod_l+0xb00>)
 800b740:	2600      	movs	r6, #0
 800b742:	e7aa      	b.n	800b69a <_strtod_l+0x98a>
 800b744:	4b32      	ldr	r3, [pc, #200]	@ (800b810 <_strtod_l+0xb00>)
 800b746:	4630      	mov	r0, r6
 800b748:	4639      	mov	r1, r7
 800b74a:	2200      	movs	r2, #0
 800b74c:	f7f4 ff7c 	bl	8000648 <__aeabi_dmul>
 800b750:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b752:	4606      	mov	r6, r0
 800b754:	460f      	mov	r7, r1
 800b756:	2b00      	cmp	r3, #0
 800b758:	d09f      	beq.n	800b69a <_strtod_l+0x98a>
 800b75a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b75e:	e7a0      	b.n	800b6a2 <_strtod_l+0x992>
 800b760:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b7e8 <_strtod_l+0xad8>
 800b764:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b768:	ec57 6b17 	vmov	r6, r7, d7
 800b76c:	e799      	b.n	800b6a2 <_strtod_l+0x992>
 800b76e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b772:	9b08      	ldr	r3, [sp, #32]
 800b774:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d1c1      	bne.n	800b700 <_strtod_l+0x9f0>
 800b77c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b780:	0d1b      	lsrs	r3, r3, #20
 800b782:	051b      	lsls	r3, r3, #20
 800b784:	429d      	cmp	r5, r3
 800b786:	d1bb      	bne.n	800b700 <_strtod_l+0x9f0>
 800b788:	4630      	mov	r0, r6
 800b78a:	4639      	mov	r1, r7
 800b78c:	f7f5 fabc 	bl	8000d08 <__aeabi_d2lz>
 800b790:	f7f4 ff2c 	bl	80005ec <__aeabi_l2d>
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	4630      	mov	r0, r6
 800b79a:	4639      	mov	r1, r7
 800b79c:	f7f4 fd9c 	bl	80002d8 <__aeabi_dsub>
 800b7a0:	460b      	mov	r3, r1
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b7a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b7ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7ae:	ea46 060a 	orr.w	r6, r6, sl
 800b7b2:	431e      	orrs	r6, r3
 800b7b4:	d06f      	beq.n	800b896 <_strtod_l+0xb86>
 800b7b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b7f0 <_strtod_l+0xae0>)
 800b7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7bc:	f7f5 f9b6 	bl	8000b2c <__aeabi_dcmplt>
 800b7c0:	2800      	cmp	r0, #0
 800b7c2:	f47f accf 	bne.w	800b164 <_strtod_l+0x454>
 800b7c6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b7f8 <_strtod_l+0xae8>)
 800b7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7d0:	f7f5 f9ca 	bl	8000b68 <__aeabi_dcmpgt>
 800b7d4:	2800      	cmp	r0, #0
 800b7d6:	d093      	beq.n	800b700 <_strtod_l+0x9f0>
 800b7d8:	e4c4      	b.n	800b164 <_strtod_l+0x454>
 800b7da:	bf00      	nop
 800b7dc:	f3af 8000 	nop.w
 800b7e0:	00000000 	.word	0x00000000
 800b7e4:	bff00000 	.word	0xbff00000
 800b7e8:	00000000 	.word	0x00000000
 800b7ec:	3ff00000 	.word	0x3ff00000
 800b7f0:	94a03595 	.word	0x94a03595
 800b7f4:	3fdfffff 	.word	0x3fdfffff
 800b7f8:	35afe535 	.word	0x35afe535
 800b7fc:	3fe00000 	.word	0x3fe00000
 800b800:	000fffff 	.word	0x000fffff
 800b804:	7ff00000 	.word	0x7ff00000
 800b808:	7fefffff 	.word	0x7fefffff
 800b80c:	3ff00000 	.word	0x3ff00000
 800b810:	3fe00000 	.word	0x3fe00000
 800b814:	7fe00000 	.word	0x7fe00000
 800b818:	7c9fffff 	.word	0x7c9fffff
 800b81c:	9b08      	ldr	r3, [sp, #32]
 800b81e:	b323      	cbz	r3, 800b86a <_strtod_l+0xb5a>
 800b820:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b824:	d821      	bhi.n	800b86a <_strtod_l+0xb5a>
 800b826:	a328      	add	r3, pc, #160	@ (adr r3, 800b8c8 <_strtod_l+0xbb8>)
 800b828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82c:	4630      	mov	r0, r6
 800b82e:	4639      	mov	r1, r7
 800b830:	f7f5 f986 	bl	8000b40 <__aeabi_dcmple>
 800b834:	b1a0      	cbz	r0, 800b860 <_strtod_l+0xb50>
 800b836:	4639      	mov	r1, r7
 800b838:	4630      	mov	r0, r6
 800b83a:	f7f5 f9dd 	bl	8000bf8 <__aeabi_d2uiz>
 800b83e:	2801      	cmp	r0, #1
 800b840:	bf38      	it	cc
 800b842:	2001      	movcc	r0, #1
 800b844:	f7f4 fe86 	bl	8000554 <__aeabi_ui2d>
 800b848:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b84a:	4606      	mov	r6, r0
 800b84c:	460f      	mov	r7, r1
 800b84e:	b9fb      	cbnz	r3, 800b890 <_strtod_l+0xb80>
 800b850:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b854:	9014      	str	r0, [sp, #80]	@ 0x50
 800b856:	9315      	str	r3, [sp, #84]	@ 0x54
 800b858:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b85c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b860:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b862:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b866:	1b5b      	subs	r3, r3, r5
 800b868:	9311      	str	r3, [sp, #68]	@ 0x44
 800b86a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b86e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b872:	f7ff f8f1 	bl	800aa58 <__ulp>
 800b876:	4650      	mov	r0, sl
 800b878:	ec53 2b10 	vmov	r2, r3, d0
 800b87c:	4659      	mov	r1, fp
 800b87e:	f7f4 fee3 	bl	8000648 <__aeabi_dmul>
 800b882:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b886:	f7f4 fd29 	bl	80002dc <__adddf3>
 800b88a:	4682      	mov	sl, r0
 800b88c:	468b      	mov	fp, r1
 800b88e:	e770      	b.n	800b772 <_strtod_l+0xa62>
 800b890:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b894:	e7e0      	b.n	800b858 <_strtod_l+0xb48>
 800b896:	a30e      	add	r3, pc, #56	@ (adr r3, 800b8d0 <_strtod_l+0xbc0>)
 800b898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89c:	f7f5 f946 	bl	8000b2c <__aeabi_dcmplt>
 800b8a0:	e798      	b.n	800b7d4 <_strtod_l+0xac4>
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b8a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8aa:	6013      	str	r3, [r2, #0]
 800b8ac:	f7ff ba6d 	b.w	800ad8a <_strtod_l+0x7a>
 800b8b0:	2a65      	cmp	r2, #101	@ 0x65
 800b8b2:	f43f ab66 	beq.w	800af82 <_strtod_l+0x272>
 800b8b6:	2a45      	cmp	r2, #69	@ 0x45
 800b8b8:	f43f ab63 	beq.w	800af82 <_strtod_l+0x272>
 800b8bc:	2301      	movs	r3, #1
 800b8be:	f7ff bb9e 	b.w	800affe <_strtod_l+0x2ee>
 800b8c2:	bf00      	nop
 800b8c4:	f3af 8000 	nop.w
 800b8c8:	ffc00000 	.word	0xffc00000
 800b8cc:	41dfffff 	.word	0x41dfffff
 800b8d0:	94a03595 	.word	0x94a03595
 800b8d4:	3fcfffff 	.word	0x3fcfffff

0800b8d8 <_strtod_r>:
 800b8d8:	4b01      	ldr	r3, [pc, #4]	@ (800b8e0 <_strtod_r+0x8>)
 800b8da:	f7ff ba19 	b.w	800ad10 <_strtod_l>
 800b8de:	bf00      	nop
 800b8e0:	20000064 	.word	0x20000064

0800b8e4 <_strtol_l.constprop.0>:
 800b8e4:	2b24      	cmp	r3, #36	@ 0x24
 800b8e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8ea:	4686      	mov	lr, r0
 800b8ec:	4690      	mov	r8, r2
 800b8ee:	d801      	bhi.n	800b8f4 <_strtol_l.constprop.0+0x10>
 800b8f0:	2b01      	cmp	r3, #1
 800b8f2:	d106      	bne.n	800b902 <_strtol_l.constprop.0+0x1e>
 800b8f4:	f7fd fdac 	bl	8009450 <__errno>
 800b8f8:	2316      	movs	r3, #22
 800b8fa:	6003      	str	r3, [r0, #0]
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b902:	4834      	ldr	r0, [pc, #208]	@ (800b9d4 <_strtol_l.constprop.0+0xf0>)
 800b904:	460d      	mov	r5, r1
 800b906:	462a      	mov	r2, r5
 800b908:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b90c:	5d06      	ldrb	r6, [r0, r4]
 800b90e:	f016 0608 	ands.w	r6, r6, #8
 800b912:	d1f8      	bne.n	800b906 <_strtol_l.constprop.0+0x22>
 800b914:	2c2d      	cmp	r4, #45	@ 0x2d
 800b916:	d12d      	bne.n	800b974 <_strtol_l.constprop.0+0x90>
 800b918:	782c      	ldrb	r4, [r5, #0]
 800b91a:	2601      	movs	r6, #1
 800b91c:	1c95      	adds	r5, r2, #2
 800b91e:	f033 0210 	bics.w	r2, r3, #16
 800b922:	d109      	bne.n	800b938 <_strtol_l.constprop.0+0x54>
 800b924:	2c30      	cmp	r4, #48	@ 0x30
 800b926:	d12a      	bne.n	800b97e <_strtol_l.constprop.0+0x9a>
 800b928:	782a      	ldrb	r2, [r5, #0]
 800b92a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b92e:	2a58      	cmp	r2, #88	@ 0x58
 800b930:	d125      	bne.n	800b97e <_strtol_l.constprop.0+0x9a>
 800b932:	786c      	ldrb	r4, [r5, #1]
 800b934:	2310      	movs	r3, #16
 800b936:	3502      	adds	r5, #2
 800b938:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b93c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b940:	2200      	movs	r2, #0
 800b942:	fbbc f9f3 	udiv	r9, ip, r3
 800b946:	4610      	mov	r0, r2
 800b948:	fb03 ca19 	mls	sl, r3, r9, ip
 800b94c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b950:	2f09      	cmp	r7, #9
 800b952:	d81b      	bhi.n	800b98c <_strtol_l.constprop.0+0xa8>
 800b954:	463c      	mov	r4, r7
 800b956:	42a3      	cmp	r3, r4
 800b958:	dd27      	ble.n	800b9aa <_strtol_l.constprop.0+0xc6>
 800b95a:	1c57      	adds	r7, r2, #1
 800b95c:	d007      	beq.n	800b96e <_strtol_l.constprop.0+0x8a>
 800b95e:	4581      	cmp	r9, r0
 800b960:	d320      	bcc.n	800b9a4 <_strtol_l.constprop.0+0xc0>
 800b962:	d101      	bne.n	800b968 <_strtol_l.constprop.0+0x84>
 800b964:	45a2      	cmp	sl, r4
 800b966:	db1d      	blt.n	800b9a4 <_strtol_l.constprop.0+0xc0>
 800b968:	fb00 4003 	mla	r0, r0, r3, r4
 800b96c:	2201      	movs	r2, #1
 800b96e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b972:	e7eb      	b.n	800b94c <_strtol_l.constprop.0+0x68>
 800b974:	2c2b      	cmp	r4, #43	@ 0x2b
 800b976:	bf04      	itt	eq
 800b978:	782c      	ldrbeq	r4, [r5, #0]
 800b97a:	1c95      	addeq	r5, r2, #2
 800b97c:	e7cf      	b.n	800b91e <_strtol_l.constprop.0+0x3a>
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d1da      	bne.n	800b938 <_strtol_l.constprop.0+0x54>
 800b982:	2c30      	cmp	r4, #48	@ 0x30
 800b984:	bf0c      	ite	eq
 800b986:	2308      	moveq	r3, #8
 800b988:	230a      	movne	r3, #10
 800b98a:	e7d5      	b.n	800b938 <_strtol_l.constprop.0+0x54>
 800b98c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b990:	2f19      	cmp	r7, #25
 800b992:	d801      	bhi.n	800b998 <_strtol_l.constprop.0+0xb4>
 800b994:	3c37      	subs	r4, #55	@ 0x37
 800b996:	e7de      	b.n	800b956 <_strtol_l.constprop.0+0x72>
 800b998:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b99c:	2f19      	cmp	r7, #25
 800b99e:	d804      	bhi.n	800b9aa <_strtol_l.constprop.0+0xc6>
 800b9a0:	3c57      	subs	r4, #87	@ 0x57
 800b9a2:	e7d8      	b.n	800b956 <_strtol_l.constprop.0+0x72>
 800b9a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9a8:	e7e1      	b.n	800b96e <_strtol_l.constprop.0+0x8a>
 800b9aa:	1c53      	adds	r3, r2, #1
 800b9ac:	d108      	bne.n	800b9c0 <_strtol_l.constprop.0+0xdc>
 800b9ae:	2322      	movs	r3, #34	@ 0x22
 800b9b0:	f8ce 3000 	str.w	r3, [lr]
 800b9b4:	4660      	mov	r0, ip
 800b9b6:	f1b8 0f00 	cmp.w	r8, #0
 800b9ba:	d0a0      	beq.n	800b8fe <_strtol_l.constprop.0+0x1a>
 800b9bc:	1e69      	subs	r1, r5, #1
 800b9be:	e006      	b.n	800b9ce <_strtol_l.constprop.0+0xea>
 800b9c0:	b106      	cbz	r6, 800b9c4 <_strtol_l.constprop.0+0xe0>
 800b9c2:	4240      	negs	r0, r0
 800b9c4:	f1b8 0f00 	cmp.w	r8, #0
 800b9c8:	d099      	beq.n	800b8fe <_strtol_l.constprop.0+0x1a>
 800b9ca:	2a00      	cmp	r2, #0
 800b9cc:	d1f6      	bne.n	800b9bc <_strtol_l.constprop.0+0xd8>
 800b9ce:	f8c8 1000 	str.w	r1, [r8]
 800b9d2:	e794      	b.n	800b8fe <_strtol_l.constprop.0+0x1a>
 800b9d4:	0800ce99 	.word	0x0800ce99

0800b9d8 <_strtol_r>:
 800b9d8:	f7ff bf84 	b.w	800b8e4 <_strtol_l.constprop.0>

0800b9dc <__ssputs_r>:
 800b9dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9e0:	688e      	ldr	r6, [r1, #8]
 800b9e2:	461f      	mov	r7, r3
 800b9e4:	42be      	cmp	r6, r7
 800b9e6:	680b      	ldr	r3, [r1, #0]
 800b9e8:	4682      	mov	sl, r0
 800b9ea:	460c      	mov	r4, r1
 800b9ec:	4690      	mov	r8, r2
 800b9ee:	d82d      	bhi.n	800ba4c <__ssputs_r+0x70>
 800b9f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b9f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b9f8:	d026      	beq.n	800ba48 <__ssputs_r+0x6c>
 800b9fa:	6965      	ldr	r5, [r4, #20]
 800b9fc:	6909      	ldr	r1, [r1, #16]
 800b9fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba02:	eba3 0901 	sub.w	r9, r3, r1
 800ba06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba0a:	1c7b      	adds	r3, r7, #1
 800ba0c:	444b      	add	r3, r9
 800ba0e:	106d      	asrs	r5, r5, #1
 800ba10:	429d      	cmp	r5, r3
 800ba12:	bf38      	it	cc
 800ba14:	461d      	movcc	r5, r3
 800ba16:	0553      	lsls	r3, r2, #21
 800ba18:	d527      	bpl.n	800ba6a <__ssputs_r+0x8e>
 800ba1a:	4629      	mov	r1, r5
 800ba1c:	f7fe fc1c 	bl	800a258 <_malloc_r>
 800ba20:	4606      	mov	r6, r0
 800ba22:	b360      	cbz	r0, 800ba7e <__ssputs_r+0xa2>
 800ba24:	6921      	ldr	r1, [r4, #16]
 800ba26:	464a      	mov	r2, r9
 800ba28:	f7fd fd3f 	bl	80094aa <memcpy>
 800ba2c:	89a3      	ldrh	r3, [r4, #12]
 800ba2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ba32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba36:	81a3      	strh	r3, [r4, #12]
 800ba38:	6126      	str	r6, [r4, #16]
 800ba3a:	6165      	str	r5, [r4, #20]
 800ba3c:	444e      	add	r6, r9
 800ba3e:	eba5 0509 	sub.w	r5, r5, r9
 800ba42:	6026      	str	r6, [r4, #0]
 800ba44:	60a5      	str	r5, [r4, #8]
 800ba46:	463e      	mov	r6, r7
 800ba48:	42be      	cmp	r6, r7
 800ba4a:	d900      	bls.n	800ba4e <__ssputs_r+0x72>
 800ba4c:	463e      	mov	r6, r7
 800ba4e:	6820      	ldr	r0, [r4, #0]
 800ba50:	4632      	mov	r2, r6
 800ba52:	4641      	mov	r1, r8
 800ba54:	f000 f9c6 	bl	800bde4 <memmove>
 800ba58:	68a3      	ldr	r3, [r4, #8]
 800ba5a:	1b9b      	subs	r3, r3, r6
 800ba5c:	60a3      	str	r3, [r4, #8]
 800ba5e:	6823      	ldr	r3, [r4, #0]
 800ba60:	4433      	add	r3, r6
 800ba62:	6023      	str	r3, [r4, #0]
 800ba64:	2000      	movs	r0, #0
 800ba66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba6a:	462a      	mov	r2, r5
 800ba6c:	f000 fd7d 	bl	800c56a <_realloc_r>
 800ba70:	4606      	mov	r6, r0
 800ba72:	2800      	cmp	r0, #0
 800ba74:	d1e0      	bne.n	800ba38 <__ssputs_r+0x5c>
 800ba76:	6921      	ldr	r1, [r4, #16]
 800ba78:	4650      	mov	r0, sl
 800ba7a:	f7fe fb79 	bl	800a170 <_free_r>
 800ba7e:	230c      	movs	r3, #12
 800ba80:	f8ca 3000 	str.w	r3, [sl]
 800ba84:	89a3      	ldrh	r3, [r4, #12]
 800ba86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba8a:	81a3      	strh	r3, [r4, #12]
 800ba8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba90:	e7e9      	b.n	800ba66 <__ssputs_r+0x8a>
	...

0800ba94 <_svfiprintf_r>:
 800ba94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba98:	4698      	mov	r8, r3
 800ba9a:	898b      	ldrh	r3, [r1, #12]
 800ba9c:	061b      	lsls	r3, r3, #24
 800ba9e:	b09d      	sub	sp, #116	@ 0x74
 800baa0:	4607      	mov	r7, r0
 800baa2:	460d      	mov	r5, r1
 800baa4:	4614      	mov	r4, r2
 800baa6:	d510      	bpl.n	800baca <_svfiprintf_r+0x36>
 800baa8:	690b      	ldr	r3, [r1, #16]
 800baaa:	b973      	cbnz	r3, 800baca <_svfiprintf_r+0x36>
 800baac:	2140      	movs	r1, #64	@ 0x40
 800baae:	f7fe fbd3 	bl	800a258 <_malloc_r>
 800bab2:	6028      	str	r0, [r5, #0]
 800bab4:	6128      	str	r0, [r5, #16]
 800bab6:	b930      	cbnz	r0, 800bac6 <_svfiprintf_r+0x32>
 800bab8:	230c      	movs	r3, #12
 800baba:	603b      	str	r3, [r7, #0]
 800babc:	f04f 30ff 	mov.w	r0, #4294967295
 800bac0:	b01d      	add	sp, #116	@ 0x74
 800bac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bac6:	2340      	movs	r3, #64	@ 0x40
 800bac8:	616b      	str	r3, [r5, #20]
 800baca:	2300      	movs	r3, #0
 800bacc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bace:	2320      	movs	r3, #32
 800bad0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bad4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bad8:	2330      	movs	r3, #48	@ 0x30
 800bada:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bc78 <_svfiprintf_r+0x1e4>
 800bade:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bae2:	f04f 0901 	mov.w	r9, #1
 800bae6:	4623      	mov	r3, r4
 800bae8:	469a      	mov	sl, r3
 800baea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800baee:	b10a      	cbz	r2, 800baf4 <_svfiprintf_r+0x60>
 800baf0:	2a25      	cmp	r2, #37	@ 0x25
 800baf2:	d1f9      	bne.n	800bae8 <_svfiprintf_r+0x54>
 800baf4:	ebba 0b04 	subs.w	fp, sl, r4
 800baf8:	d00b      	beq.n	800bb12 <_svfiprintf_r+0x7e>
 800bafa:	465b      	mov	r3, fp
 800bafc:	4622      	mov	r2, r4
 800bafe:	4629      	mov	r1, r5
 800bb00:	4638      	mov	r0, r7
 800bb02:	f7ff ff6b 	bl	800b9dc <__ssputs_r>
 800bb06:	3001      	adds	r0, #1
 800bb08:	f000 80a7 	beq.w	800bc5a <_svfiprintf_r+0x1c6>
 800bb0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb0e:	445a      	add	r2, fp
 800bb10:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb12:	f89a 3000 	ldrb.w	r3, [sl]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	f000 809f 	beq.w	800bc5a <_svfiprintf_r+0x1c6>
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f04f 32ff 	mov.w	r2, #4294967295
 800bb22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb26:	f10a 0a01 	add.w	sl, sl, #1
 800bb2a:	9304      	str	r3, [sp, #16]
 800bb2c:	9307      	str	r3, [sp, #28]
 800bb2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb32:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb34:	4654      	mov	r4, sl
 800bb36:	2205      	movs	r2, #5
 800bb38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb3c:	484e      	ldr	r0, [pc, #312]	@ (800bc78 <_svfiprintf_r+0x1e4>)
 800bb3e:	f7f4 fb6f 	bl	8000220 <memchr>
 800bb42:	9a04      	ldr	r2, [sp, #16]
 800bb44:	b9d8      	cbnz	r0, 800bb7e <_svfiprintf_r+0xea>
 800bb46:	06d0      	lsls	r0, r2, #27
 800bb48:	bf44      	itt	mi
 800bb4a:	2320      	movmi	r3, #32
 800bb4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb50:	0711      	lsls	r1, r2, #28
 800bb52:	bf44      	itt	mi
 800bb54:	232b      	movmi	r3, #43	@ 0x2b
 800bb56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb5a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb60:	d015      	beq.n	800bb8e <_svfiprintf_r+0xfa>
 800bb62:	9a07      	ldr	r2, [sp, #28]
 800bb64:	4654      	mov	r4, sl
 800bb66:	2000      	movs	r0, #0
 800bb68:	f04f 0c0a 	mov.w	ip, #10
 800bb6c:	4621      	mov	r1, r4
 800bb6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb72:	3b30      	subs	r3, #48	@ 0x30
 800bb74:	2b09      	cmp	r3, #9
 800bb76:	d94b      	bls.n	800bc10 <_svfiprintf_r+0x17c>
 800bb78:	b1b0      	cbz	r0, 800bba8 <_svfiprintf_r+0x114>
 800bb7a:	9207      	str	r2, [sp, #28]
 800bb7c:	e014      	b.n	800bba8 <_svfiprintf_r+0x114>
 800bb7e:	eba0 0308 	sub.w	r3, r0, r8
 800bb82:	fa09 f303 	lsl.w	r3, r9, r3
 800bb86:	4313      	orrs	r3, r2
 800bb88:	9304      	str	r3, [sp, #16]
 800bb8a:	46a2      	mov	sl, r4
 800bb8c:	e7d2      	b.n	800bb34 <_svfiprintf_r+0xa0>
 800bb8e:	9b03      	ldr	r3, [sp, #12]
 800bb90:	1d19      	adds	r1, r3, #4
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	9103      	str	r1, [sp, #12]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	bfbb      	ittet	lt
 800bb9a:	425b      	neglt	r3, r3
 800bb9c:	f042 0202 	orrlt.w	r2, r2, #2
 800bba0:	9307      	strge	r3, [sp, #28]
 800bba2:	9307      	strlt	r3, [sp, #28]
 800bba4:	bfb8      	it	lt
 800bba6:	9204      	strlt	r2, [sp, #16]
 800bba8:	7823      	ldrb	r3, [r4, #0]
 800bbaa:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbac:	d10a      	bne.n	800bbc4 <_svfiprintf_r+0x130>
 800bbae:	7863      	ldrb	r3, [r4, #1]
 800bbb0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbb2:	d132      	bne.n	800bc1a <_svfiprintf_r+0x186>
 800bbb4:	9b03      	ldr	r3, [sp, #12]
 800bbb6:	1d1a      	adds	r2, r3, #4
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	9203      	str	r2, [sp, #12]
 800bbbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bbc0:	3402      	adds	r4, #2
 800bbc2:	9305      	str	r3, [sp, #20]
 800bbc4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bc88 <_svfiprintf_r+0x1f4>
 800bbc8:	7821      	ldrb	r1, [r4, #0]
 800bbca:	2203      	movs	r2, #3
 800bbcc:	4650      	mov	r0, sl
 800bbce:	f7f4 fb27 	bl	8000220 <memchr>
 800bbd2:	b138      	cbz	r0, 800bbe4 <_svfiprintf_r+0x150>
 800bbd4:	9b04      	ldr	r3, [sp, #16]
 800bbd6:	eba0 000a 	sub.w	r0, r0, sl
 800bbda:	2240      	movs	r2, #64	@ 0x40
 800bbdc:	4082      	lsls	r2, r0
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	3401      	adds	r4, #1
 800bbe2:	9304      	str	r3, [sp, #16]
 800bbe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbe8:	4824      	ldr	r0, [pc, #144]	@ (800bc7c <_svfiprintf_r+0x1e8>)
 800bbea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bbee:	2206      	movs	r2, #6
 800bbf0:	f7f4 fb16 	bl	8000220 <memchr>
 800bbf4:	2800      	cmp	r0, #0
 800bbf6:	d036      	beq.n	800bc66 <_svfiprintf_r+0x1d2>
 800bbf8:	4b21      	ldr	r3, [pc, #132]	@ (800bc80 <_svfiprintf_r+0x1ec>)
 800bbfa:	bb1b      	cbnz	r3, 800bc44 <_svfiprintf_r+0x1b0>
 800bbfc:	9b03      	ldr	r3, [sp, #12]
 800bbfe:	3307      	adds	r3, #7
 800bc00:	f023 0307 	bic.w	r3, r3, #7
 800bc04:	3308      	adds	r3, #8
 800bc06:	9303      	str	r3, [sp, #12]
 800bc08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc0a:	4433      	add	r3, r6
 800bc0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc0e:	e76a      	b.n	800bae6 <_svfiprintf_r+0x52>
 800bc10:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc14:	460c      	mov	r4, r1
 800bc16:	2001      	movs	r0, #1
 800bc18:	e7a8      	b.n	800bb6c <_svfiprintf_r+0xd8>
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	3401      	adds	r4, #1
 800bc1e:	9305      	str	r3, [sp, #20]
 800bc20:	4619      	mov	r1, r3
 800bc22:	f04f 0c0a 	mov.w	ip, #10
 800bc26:	4620      	mov	r0, r4
 800bc28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc2c:	3a30      	subs	r2, #48	@ 0x30
 800bc2e:	2a09      	cmp	r2, #9
 800bc30:	d903      	bls.n	800bc3a <_svfiprintf_r+0x1a6>
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d0c6      	beq.n	800bbc4 <_svfiprintf_r+0x130>
 800bc36:	9105      	str	r1, [sp, #20]
 800bc38:	e7c4      	b.n	800bbc4 <_svfiprintf_r+0x130>
 800bc3a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc3e:	4604      	mov	r4, r0
 800bc40:	2301      	movs	r3, #1
 800bc42:	e7f0      	b.n	800bc26 <_svfiprintf_r+0x192>
 800bc44:	ab03      	add	r3, sp, #12
 800bc46:	9300      	str	r3, [sp, #0]
 800bc48:	462a      	mov	r2, r5
 800bc4a:	4b0e      	ldr	r3, [pc, #56]	@ (800bc84 <_svfiprintf_r+0x1f0>)
 800bc4c:	a904      	add	r1, sp, #16
 800bc4e:	4638      	mov	r0, r7
 800bc50:	f7fc fcac 	bl	80085ac <_printf_float>
 800bc54:	1c42      	adds	r2, r0, #1
 800bc56:	4606      	mov	r6, r0
 800bc58:	d1d6      	bne.n	800bc08 <_svfiprintf_r+0x174>
 800bc5a:	89ab      	ldrh	r3, [r5, #12]
 800bc5c:	065b      	lsls	r3, r3, #25
 800bc5e:	f53f af2d 	bmi.w	800babc <_svfiprintf_r+0x28>
 800bc62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc64:	e72c      	b.n	800bac0 <_svfiprintf_r+0x2c>
 800bc66:	ab03      	add	r3, sp, #12
 800bc68:	9300      	str	r3, [sp, #0]
 800bc6a:	462a      	mov	r2, r5
 800bc6c:	4b05      	ldr	r3, [pc, #20]	@ (800bc84 <_svfiprintf_r+0x1f0>)
 800bc6e:	a904      	add	r1, sp, #16
 800bc70:	4638      	mov	r0, r7
 800bc72:	f7fc ff33 	bl	8008adc <_printf_i>
 800bc76:	e7ed      	b.n	800bc54 <_svfiprintf_r+0x1c0>
 800bc78:	0800cf99 	.word	0x0800cf99
 800bc7c:	0800cfa3 	.word	0x0800cfa3
 800bc80:	080085ad 	.word	0x080085ad
 800bc84:	0800b9dd 	.word	0x0800b9dd
 800bc88:	0800cf9f 	.word	0x0800cf9f

0800bc8c <__sflush_r>:
 800bc8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc94:	0716      	lsls	r6, r2, #28
 800bc96:	4605      	mov	r5, r0
 800bc98:	460c      	mov	r4, r1
 800bc9a:	d454      	bmi.n	800bd46 <__sflush_r+0xba>
 800bc9c:	684b      	ldr	r3, [r1, #4]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	dc02      	bgt.n	800bca8 <__sflush_r+0x1c>
 800bca2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	dd48      	ble.n	800bd3a <__sflush_r+0xae>
 800bca8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bcaa:	2e00      	cmp	r6, #0
 800bcac:	d045      	beq.n	800bd3a <__sflush_r+0xae>
 800bcae:	2300      	movs	r3, #0
 800bcb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bcb4:	682f      	ldr	r7, [r5, #0]
 800bcb6:	6a21      	ldr	r1, [r4, #32]
 800bcb8:	602b      	str	r3, [r5, #0]
 800bcba:	d030      	beq.n	800bd1e <__sflush_r+0x92>
 800bcbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bcbe:	89a3      	ldrh	r3, [r4, #12]
 800bcc0:	0759      	lsls	r1, r3, #29
 800bcc2:	d505      	bpl.n	800bcd0 <__sflush_r+0x44>
 800bcc4:	6863      	ldr	r3, [r4, #4]
 800bcc6:	1ad2      	subs	r2, r2, r3
 800bcc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bcca:	b10b      	cbz	r3, 800bcd0 <__sflush_r+0x44>
 800bccc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bcce:	1ad2      	subs	r2, r2, r3
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bcd4:	6a21      	ldr	r1, [r4, #32]
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	47b0      	blx	r6
 800bcda:	1c43      	adds	r3, r0, #1
 800bcdc:	89a3      	ldrh	r3, [r4, #12]
 800bcde:	d106      	bne.n	800bcee <__sflush_r+0x62>
 800bce0:	6829      	ldr	r1, [r5, #0]
 800bce2:	291d      	cmp	r1, #29
 800bce4:	d82b      	bhi.n	800bd3e <__sflush_r+0xb2>
 800bce6:	4a2a      	ldr	r2, [pc, #168]	@ (800bd90 <__sflush_r+0x104>)
 800bce8:	410a      	asrs	r2, r1
 800bcea:	07d6      	lsls	r6, r2, #31
 800bcec:	d427      	bmi.n	800bd3e <__sflush_r+0xb2>
 800bcee:	2200      	movs	r2, #0
 800bcf0:	6062      	str	r2, [r4, #4]
 800bcf2:	04d9      	lsls	r1, r3, #19
 800bcf4:	6922      	ldr	r2, [r4, #16]
 800bcf6:	6022      	str	r2, [r4, #0]
 800bcf8:	d504      	bpl.n	800bd04 <__sflush_r+0x78>
 800bcfa:	1c42      	adds	r2, r0, #1
 800bcfc:	d101      	bne.n	800bd02 <__sflush_r+0x76>
 800bcfe:	682b      	ldr	r3, [r5, #0]
 800bd00:	b903      	cbnz	r3, 800bd04 <__sflush_r+0x78>
 800bd02:	6560      	str	r0, [r4, #84]	@ 0x54
 800bd04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd06:	602f      	str	r7, [r5, #0]
 800bd08:	b1b9      	cbz	r1, 800bd3a <__sflush_r+0xae>
 800bd0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd0e:	4299      	cmp	r1, r3
 800bd10:	d002      	beq.n	800bd18 <__sflush_r+0x8c>
 800bd12:	4628      	mov	r0, r5
 800bd14:	f7fe fa2c 	bl	800a170 <_free_r>
 800bd18:	2300      	movs	r3, #0
 800bd1a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd1c:	e00d      	b.n	800bd3a <__sflush_r+0xae>
 800bd1e:	2301      	movs	r3, #1
 800bd20:	4628      	mov	r0, r5
 800bd22:	47b0      	blx	r6
 800bd24:	4602      	mov	r2, r0
 800bd26:	1c50      	adds	r0, r2, #1
 800bd28:	d1c9      	bne.n	800bcbe <__sflush_r+0x32>
 800bd2a:	682b      	ldr	r3, [r5, #0]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d0c6      	beq.n	800bcbe <__sflush_r+0x32>
 800bd30:	2b1d      	cmp	r3, #29
 800bd32:	d001      	beq.n	800bd38 <__sflush_r+0xac>
 800bd34:	2b16      	cmp	r3, #22
 800bd36:	d11e      	bne.n	800bd76 <__sflush_r+0xea>
 800bd38:	602f      	str	r7, [r5, #0]
 800bd3a:	2000      	movs	r0, #0
 800bd3c:	e022      	b.n	800bd84 <__sflush_r+0xf8>
 800bd3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd42:	b21b      	sxth	r3, r3
 800bd44:	e01b      	b.n	800bd7e <__sflush_r+0xf2>
 800bd46:	690f      	ldr	r7, [r1, #16]
 800bd48:	2f00      	cmp	r7, #0
 800bd4a:	d0f6      	beq.n	800bd3a <__sflush_r+0xae>
 800bd4c:	0793      	lsls	r3, r2, #30
 800bd4e:	680e      	ldr	r6, [r1, #0]
 800bd50:	bf08      	it	eq
 800bd52:	694b      	ldreq	r3, [r1, #20]
 800bd54:	600f      	str	r7, [r1, #0]
 800bd56:	bf18      	it	ne
 800bd58:	2300      	movne	r3, #0
 800bd5a:	eba6 0807 	sub.w	r8, r6, r7
 800bd5e:	608b      	str	r3, [r1, #8]
 800bd60:	f1b8 0f00 	cmp.w	r8, #0
 800bd64:	dde9      	ble.n	800bd3a <__sflush_r+0xae>
 800bd66:	6a21      	ldr	r1, [r4, #32]
 800bd68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bd6a:	4643      	mov	r3, r8
 800bd6c:	463a      	mov	r2, r7
 800bd6e:	4628      	mov	r0, r5
 800bd70:	47b0      	blx	r6
 800bd72:	2800      	cmp	r0, #0
 800bd74:	dc08      	bgt.n	800bd88 <__sflush_r+0xfc>
 800bd76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd7e:	81a3      	strh	r3, [r4, #12]
 800bd80:	f04f 30ff 	mov.w	r0, #4294967295
 800bd84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd88:	4407      	add	r7, r0
 800bd8a:	eba8 0800 	sub.w	r8, r8, r0
 800bd8e:	e7e7      	b.n	800bd60 <__sflush_r+0xd4>
 800bd90:	dfbffffe 	.word	0xdfbffffe

0800bd94 <_fflush_r>:
 800bd94:	b538      	push	{r3, r4, r5, lr}
 800bd96:	690b      	ldr	r3, [r1, #16]
 800bd98:	4605      	mov	r5, r0
 800bd9a:	460c      	mov	r4, r1
 800bd9c:	b913      	cbnz	r3, 800bda4 <_fflush_r+0x10>
 800bd9e:	2500      	movs	r5, #0
 800bda0:	4628      	mov	r0, r5
 800bda2:	bd38      	pop	{r3, r4, r5, pc}
 800bda4:	b118      	cbz	r0, 800bdae <_fflush_r+0x1a>
 800bda6:	6a03      	ldr	r3, [r0, #32]
 800bda8:	b90b      	cbnz	r3, 800bdae <_fflush_r+0x1a>
 800bdaa:	f7fd fa57 	bl	800925c <__sinit>
 800bdae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d0f3      	beq.n	800bd9e <_fflush_r+0xa>
 800bdb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bdb8:	07d0      	lsls	r0, r2, #31
 800bdba:	d404      	bmi.n	800bdc6 <_fflush_r+0x32>
 800bdbc:	0599      	lsls	r1, r3, #22
 800bdbe:	d402      	bmi.n	800bdc6 <_fflush_r+0x32>
 800bdc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdc2:	f7fd fb70 	bl	80094a6 <__retarget_lock_acquire_recursive>
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	4621      	mov	r1, r4
 800bdca:	f7ff ff5f 	bl	800bc8c <__sflush_r>
 800bdce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bdd0:	07da      	lsls	r2, r3, #31
 800bdd2:	4605      	mov	r5, r0
 800bdd4:	d4e4      	bmi.n	800bda0 <_fflush_r+0xc>
 800bdd6:	89a3      	ldrh	r3, [r4, #12]
 800bdd8:	059b      	lsls	r3, r3, #22
 800bdda:	d4e1      	bmi.n	800bda0 <_fflush_r+0xc>
 800bddc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdde:	f7fd fb63 	bl	80094a8 <__retarget_lock_release_recursive>
 800bde2:	e7dd      	b.n	800bda0 <_fflush_r+0xc>

0800bde4 <memmove>:
 800bde4:	4288      	cmp	r0, r1
 800bde6:	b510      	push	{r4, lr}
 800bde8:	eb01 0402 	add.w	r4, r1, r2
 800bdec:	d902      	bls.n	800bdf4 <memmove+0x10>
 800bdee:	4284      	cmp	r4, r0
 800bdf0:	4623      	mov	r3, r4
 800bdf2:	d807      	bhi.n	800be04 <memmove+0x20>
 800bdf4:	1e43      	subs	r3, r0, #1
 800bdf6:	42a1      	cmp	r1, r4
 800bdf8:	d008      	beq.n	800be0c <memmove+0x28>
 800bdfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bdfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be02:	e7f8      	b.n	800bdf6 <memmove+0x12>
 800be04:	4402      	add	r2, r0
 800be06:	4601      	mov	r1, r0
 800be08:	428a      	cmp	r2, r1
 800be0a:	d100      	bne.n	800be0e <memmove+0x2a>
 800be0c:	bd10      	pop	{r4, pc}
 800be0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be16:	e7f7      	b.n	800be08 <memmove+0x24>

0800be18 <strncmp>:
 800be18:	b510      	push	{r4, lr}
 800be1a:	b16a      	cbz	r2, 800be38 <strncmp+0x20>
 800be1c:	3901      	subs	r1, #1
 800be1e:	1884      	adds	r4, r0, r2
 800be20:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be24:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800be28:	429a      	cmp	r2, r3
 800be2a:	d103      	bne.n	800be34 <strncmp+0x1c>
 800be2c:	42a0      	cmp	r0, r4
 800be2e:	d001      	beq.n	800be34 <strncmp+0x1c>
 800be30:	2a00      	cmp	r2, #0
 800be32:	d1f5      	bne.n	800be20 <strncmp+0x8>
 800be34:	1ad0      	subs	r0, r2, r3
 800be36:	bd10      	pop	{r4, pc}
 800be38:	4610      	mov	r0, r2
 800be3a:	e7fc      	b.n	800be36 <strncmp+0x1e>

0800be3c <_sbrk_r>:
 800be3c:	b538      	push	{r3, r4, r5, lr}
 800be3e:	4d06      	ldr	r5, [pc, #24]	@ (800be58 <_sbrk_r+0x1c>)
 800be40:	2300      	movs	r3, #0
 800be42:	4604      	mov	r4, r0
 800be44:	4608      	mov	r0, r1
 800be46:	602b      	str	r3, [r5, #0]
 800be48:	f7f6 fe8a 	bl	8002b60 <_sbrk>
 800be4c:	1c43      	adds	r3, r0, #1
 800be4e:	d102      	bne.n	800be56 <_sbrk_r+0x1a>
 800be50:	682b      	ldr	r3, [r5, #0]
 800be52:	b103      	cbz	r3, 800be56 <_sbrk_r+0x1a>
 800be54:	6023      	str	r3, [r4, #0]
 800be56:	bd38      	pop	{r3, r4, r5, pc}
 800be58:	20000884 	.word	0x20000884
 800be5c:	00000000 	.word	0x00000000

0800be60 <nan>:
 800be60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800be68 <nan+0x8>
 800be64:	4770      	bx	lr
 800be66:	bf00      	nop
 800be68:	00000000 	.word	0x00000000
 800be6c:	7ff80000 	.word	0x7ff80000

0800be70 <__assert_func>:
 800be70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be72:	4614      	mov	r4, r2
 800be74:	461a      	mov	r2, r3
 800be76:	4b09      	ldr	r3, [pc, #36]	@ (800be9c <__assert_func+0x2c>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	4605      	mov	r5, r0
 800be7c:	68d8      	ldr	r0, [r3, #12]
 800be7e:	b954      	cbnz	r4, 800be96 <__assert_func+0x26>
 800be80:	4b07      	ldr	r3, [pc, #28]	@ (800bea0 <__assert_func+0x30>)
 800be82:	461c      	mov	r4, r3
 800be84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be88:	9100      	str	r1, [sp, #0]
 800be8a:	462b      	mov	r3, r5
 800be8c:	4905      	ldr	r1, [pc, #20]	@ (800bea4 <__assert_func+0x34>)
 800be8e:	f000 fba7 	bl	800c5e0 <fiprintf>
 800be92:	f000 fbb7 	bl	800c604 <abort>
 800be96:	4b04      	ldr	r3, [pc, #16]	@ (800bea8 <__assert_func+0x38>)
 800be98:	e7f4      	b.n	800be84 <__assert_func+0x14>
 800be9a:	bf00      	nop
 800be9c:	20000014 	.word	0x20000014
 800bea0:	0800cfed 	.word	0x0800cfed
 800bea4:	0800cfbf 	.word	0x0800cfbf
 800bea8:	0800cfb2 	.word	0x0800cfb2

0800beac <_calloc_r>:
 800beac:	b570      	push	{r4, r5, r6, lr}
 800beae:	fba1 5402 	umull	r5, r4, r1, r2
 800beb2:	b93c      	cbnz	r4, 800bec4 <_calloc_r+0x18>
 800beb4:	4629      	mov	r1, r5
 800beb6:	f7fe f9cf 	bl	800a258 <_malloc_r>
 800beba:	4606      	mov	r6, r0
 800bebc:	b928      	cbnz	r0, 800beca <_calloc_r+0x1e>
 800bebe:	2600      	movs	r6, #0
 800bec0:	4630      	mov	r0, r6
 800bec2:	bd70      	pop	{r4, r5, r6, pc}
 800bec4:	220c      	movs	r2, #12
 800bec6:	6002      	str	r2, [r0, #0]
 800bec8:	e7f9      	b.n	800bebe <_calloc_r+0x12>
 800beca:	462a      	mov	r2, r5
 800becc:	4621      	mov	r1, r4
 800bece:	f7fd fa5e 	bl	800938e <memset>
 800bed2:	e7f5      	b.n	800bec0 <_calloc_r+0x14>

0800bed4 <rshift>:
 800bed4:	6903      	ldr	r3, [r0, #16]
 800bed6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800beda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bede:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bee2:	f100 0414 	add.w	r4, r0, #20
 800bee6:	dd45      	ble.n	800bf74 <rshift+0xa0>
 800bee8:	f011 011f 	ands.w	r1, r1, #31
 800beec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bef0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bef4:	d10c      	bne.n	800bf10 <rshift+0x3c>
 800bef6:	f100 0710 	add.w	r7, r0, #16
 800befa:	4629      	mov	r1, r5
 800befc:	42b1      	cmp	r1, r6
 800befe:	d334      	bcc.n	800bf6a <rshift+0x96>
 800bf00:	1a9b      	subs	r3, r3, r2
 800bf02:	009b      	lsls	r3, r3, #2
 800bf04:	1eea      	subs	r2, r5, #3
 800bf06:	4296      	cmp	r6, r2
 800bf08:	bf38      	it	cc
 800bf0a:	2300      	movcc	r3, #0
 800bf0c:	4423      	add	r3, r4
 800bf0e:	e015      	b.n	800bf3c <rshift+0x68>
 800bf10:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bf14:	f1c1 0820 	rsb	r8, r1, #32
 800bf18:	40cf      	lsrs	r7, r1
 800bf1a:	f105 0e04 	add.w	lr, r5, #4
 800bf1e:	46a1      	mov	r9, r4
 800bf20:	4576      	cmp	r6, lr
 800bf22:	46f4      	mov	ip, lr
 800bf24:	d815      	bhi.n	800bf52 <rshift+0x7e>
 800bf26:	1a9a      	subs	r2, r3, r2
 800bf28:	0092      	lsls	r2, r2, #2
 800bf2a:	3a04      	subs	r2, #4
 800bf2c:	3501      	adds	r5, #1
 800bf2e:	42ae      	cmp	r6, r5
 800bf30:	bf38      	it	cc
 800bf32:	2200      	movcc	r2, #0
 800bf34:	18a3      	adds	r3, r4, r2
 800bf36:	50a7      	str	r7, [r4, r2]
 800bf38:	b107      	cbz	r7, 800bf3c <rshift+0x68>
 800bf3a:	3304      	adds	r3, #4
 800bf3c:	1b1a      	subs	r2, r3, r4
 800bf3e:	42a3      	cmp	r3, r4
 800bf40:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bf44:	bf08      	it	eq
 800bf46:	2300      	moveq	r3, #0
 800bf48:	6102      	str	r2, [r0, #16]
 800bf4a:	bf08      	it	eq
 800bf4c:	6143      	streq	r3, [r0, #20]
 800bf4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf52:	f8dc c000 	ldr.w	ip, [ip]
 800bf56:	fa0c fc08 	lsl.w	ip, ip, r8
 800bf5a:	ea4c 0707 	orr.w	r7, ip, r7
 800bf5e:	f849 7b04 	str.w	r7, [r9], #4
 800bf62:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf66:	40cf      	lsrs	r7, r1
 800bf68:	e7da      	b.n	800bf20 <rshift+0x4c>
 800bf6a:	f851 cb04 	ldr.w	ip, [r1], #4
 800bf6e:	f847 cf04 	str.w	ip, [r7, #4]!
 800bf72:	e7c3      	b.n	800befc <rshift+0x28>
 800bf74:	4623      	mov	r3, r4
 800bf76:	e7e1      	b.n	800bf3c <rshift+0x68>

0800bf78 <__hexdig_fun>:
 800bf78:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bf7c:	2b09      	cmp	r3, #9
 800bf7e:	d802      	bhi.n	800bf86 <__hexdig_fun+0xe>
 800bf80:	3820      	subs	r0, #32
 800bf82:	b2c0      	uxtb	r0, r0
 800bf84:	4770      	bx	lr
 800bf86:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bf8a:	2b05      	cmp	r3, #5
 800bf8c:	d801      	bhi.n	800bf92 <__hexdig_fun+0x1a>
 800bf8e:	3847      	subs	r0, #71	@ 0x47
 800bf90:	e7f7      	b.n	800bf82 <__hexdig_fun+0xa>
 800bf92:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bf96:	2b05      	cmp	r3, #5
 800bf98:	d801      	bhi.n	800bf9e <__hexdig_fun+0x26>
 800bf9a:	3827      	subs	r0, #39	@ 0x27
 800bf9c:	e7f1      	b.n	800bf82 <__hexdig_fun+0xa>
 800bf9e:	2000      	movs	r0, #0
 800bfa0:	4770      	bx	lr
	...

0800bfa4 <__gethex>:
 800bfa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa8:	b085      	sub	sp, #20
 800bfaa:	468a      	mov	sl, r1
 800bfac:	9302      	str	r3, [sp, #8]
 800bfae:	680b      	ldr	r3, [r1, #0]
 800bfb0:	9001      	str	r0, [sp, #4]
 800bfb2:	4690      	mov	r8, r2
 800bfb4:	1c9c      	adds	r4, r3, #2
 800bfb6:	46a1      	mov	r9, r4
 800bfb8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bfbc:	2830      	cmp	r0, #48	@ 0x30
 800bfbe:	d0fa      	beq.n	800bfb6 <__gethex+0x12>
 800bfc0:	eba9 0303 	sub.w	r3, r9, r3
 800bfc4:	f1a3 0b02 	sub.w	fp, r3, #2
 800bfc8:	f7ff ffd6 	bl	800bf78 <__hexdig_fun>
 800bfcc:	4605      	mov	r5, r0
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	d168      	bne.n	800c0a4 <__gethex+0x100>
 800bfd2:	49a0      	ldr	r1, [pc, #640]	@ (800c254 <__gethex+0x2b0>)
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	4648      	mov	r0, r9
 800bfd8:	f7ff ff1e 	bl	800be18 <strncmp>
 800bfdc:	4607      	mov	r7, r0
 800bfde:	2800      	cmp	r0, #0
 800bfe0:	d167      	bne.n	800c0b2 <__gethex+0x10e>
 800bfe2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bfe6:	4626      	mov	r6, r4
 800bfe8:	f7ff ffc6 	bl	800bf78 <__hexdig_fun>
 800bfec:	2800      	cmp	r0, #0
 800bfee:	d062      	beq.n	800c0b6 <__gethex+0x112>
 800bff0:	4623      	mov	r3, r4
 800bff2:	7818      	ldrb	r0, [r3, #0]
 800bff4:	2830      	cmp	r0, #48	@ 0x30
 800bff6:	4699      	mov	r9, r3
 800bff8:	f103 0301 	add.w	r3, r3, #1
 800bffc:	d0f9      	beq.n	800bff2 <__gethex+0x4e>
 800bffe:	f7ff ffbb 	bl	800bf78 <__hexdig_fun>
 800c002:	fab0 f580 	clz	r5, r0
 800c006:	096d      	lsrs	r5, r5, #5
 800c008:	f04f 0b01 	mov.w	fp, #1
 800c00c:	464a      	mov	r2, r9
 800c00e:	4616      	mov	r6, r2
 800c010:	3201      	adds	r2, #1
 800c012:	7830      	ldrb	r0, [r6, #0]
 800c014:	f7ff ffb0 	bl	800bf78 <__hexdig_fun>
 800c018:	2800      	cmp	r0, #0
 800c01a:	d1f8      	bne.n	800c00e <__gethex+0x6a>
 800c01c:	498d      	ldr	r1, [pc, #564]	@ (800c254 <__gethex+0x2b0>)
 800c01e:	2201      	movs	r2, #1
 800c020:	4630      	mov	r0, r6
 800c022:	f7ff fef9 	bl	800be18 <strncmp>
 800c026:	2800      	cmp	r0, #0
 800c028:	d13f      	bne.n	800c0aa <__gethex+0x106>
 800c02a:	b944      	cbnz	r4, 800c03e <__gethex+0x9a>
 800c02c:	1c74      	adds	r4, r6, #1
 800c02e:	4622      	mov	r2, r4
 800c030:	4616      	mov	r6, r2
 800c032:	3201      	adds	r2, #1
 800c034:	7830      	ldrb	r0, [r6, #0]
 800c036:	f7ff ff9f 	bl	800bf78 <__hexdig_fun>
 800c03a:	2800      	cmp	r0, #0
 800c03c:	d1f8      	bne.n	800c030 <__gethex+0x8c>
 800c03e:	1ba4      	subs	r4, r4, r6
 800c040:	00a7      	lsls	r7, r4, #2
 800c042:	7833      	ldrb	r3, [r6, #0]
 800c044:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c048:	2b50      	cmp	r3, #80	@ 0x50
 800c04a:	d13e      	bne.n	800c0ca <__gethex+0x126>
 800c04c:	7873      	ldrb	r3, [r6, #1]
 800c04e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c050:	d033      	beq.n	800c0ba <__gethex+0x116>
 800c052:	2b2d      	cmp	r3, #45	@ 0x2d
 800c054:	d034      	beq.n	800c0c0 <__gethex+0x11c>
 800c056:	1c71      	adds	r1, r6, #1
 800c058:	2400      	movs	r4, #0
 800c05a:	7808      	ldrb	r0, [r1, #0]
 800c05c:	f7ff ff8c 	bl	800bf78 <__hexdig_fun>
 800c060:	1e43      	subs	r3, r0, #1
 800c062:	b2db      	uxtb	r3, r3
 800c064:	2b18      	cmp	r3, #24
 800c066:	d830      	bhi.n	800c0ca <__gethex+0x126>
 800c068:	f1a0 0210 	sub.w	r2, r0, #16
 800c06c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c070:	f7ff ff82 	bl	800bf78 <__hexdig_fun>
 800c074:	f100 3cff 	add.w	ip, r0, #4294967295
 800c078:	fa5f fc8c 	uxtb.w	ip, ip
 800c07c:	f1bc 0f18 	cmp.w	ip, #24
 800c080:	f04f 030a 	mov.w	r3, #10
 800c084:	d91e      	bls.n	800c0c4 <__gethex+0x120>
 800c086:	b104      	cbz	r4, 800c08a <__gethex+0xe6>
 800c088:	4252      	negs	r2, r2
 800c08a:	4417      	add	r7, r2
 800c08c:	f8ca 1000 	str.w	r1, [sl]
 800c090:	b1ed      	cbz	r5, 800c0ce <__gethex+0x12a>
 800c092:	f1bb 0f00 	cmp.w	fp, #0
 800c096:	bf0c      	ite	eq
 800c098:	2506      	moveq	r5, #6
 800c09a:	2500      	movne	r5, #0
 800c09c:	4628      	mov	r0, r5
 800c09e:	b005      	add	sp, #20
 800c0a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0a4:	2500      	movs	r5, #0
 800c0a6:	462c      	mov	r4, r5
 800c0a8:	e7b0      	b.n	800c00c <__gethex+0x68>
 800c0aa:	2c00      	cmp	r4, #0
 800c0ac:	d1c7      	bne.n	800c03e <__gethex+0x9a>
 800c0ae:	4627      	mov	r7, r4
 800c0b0:	e7c7      	b.n	800c042 <__gethex+0x9e>
 800c0b2:	464e      	mov	r6, r9
 800c0b4:	462f      	mov	r7, r5
 800c0b6:	2501      	movs	r5, #1
 800c0b8:	e7c3      	b.n	800c042 <__gethex+0x9e>
 800c0ba:	2400      	movs	r4, #0
 800c0bc:	1cb1      	adds	r1, r6, #2
 800c0be:	e7cc      	b.n	800c05a <__gethex+0xb6>
 800c0c0:	2401      	movs	r4, #1
 800c0c2:	e7fb      	b.n	800c0bc <__gethex+0x118>
 800c0c4:	fb03 0002 	mla	r0, r3, r2, r0
 800c0c8:	e7ce      	b.n	800c068 <__gethex+0xc4>
 800c0ca:	4631      	mov	r1, r6
 800c0cc:	e7de      	b.n	800c08c <__gethex+0xe8>
 800c0ce:	eba6 0309 	sub.w	r3, r6, r9
 800c0d2:	3b01      	subs	r3, #1
 800c0d4:	4629      	mov	r1, r5
 800c0d6:	2b07      	cmp	r3, #7
 800c0d8:	dc0a      	bgt.n	800c0f0 <__gethex+0x14c>
 800c0da:	9801      	ldr	r0, [sp, #4]
 800c0dc:	f7fe f948 	bl	800a370 <_Balloc>
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	b940      	cbnz	r0, 800c0f6 <__gethex+0x152>
 800c0e4:	4b5c      	ldr	r3, [pc, #368]	@ (800c258 <__gethex+0x2b4>)
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	21e4      	movs	r1, #228	@ 0xe4
 800c0ea:	485c      	ldr	r0, [pc, #368]	@ (800c25c <__gethex+0x2b8>)
 800c0ec:	f7ff fec0 	bl	800be70 <__assert_func>
 800c0f0:	3101      	adds	r1, #1
 800c0f2:	105b      	asrs	r3, r3, #1
 800c0f4:	e7ef      	b.n	800c0d6 <__gethex+0x132>
 800c0f6:	f100 0a14 	add.w	sl, r0, #20
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	4655      	mov	r5, sl
 800c0fe:	469b      	mov	fp, r3
 800c100:	45b1      	cmp	r9, r6
 800c102:	d337      	bcc.n	800c174 <__gethex+0x1d0>
 800c104:	f845 bb04 	str.w	fp, [r5], #4
 800c108:	eba5 050a 	sub.w	r5, r5, sl
 800c10c:	10ad      	asrs	r5, r5, #2
 800c10e:	6125      	str	r5, [r4, #16]
 800c110:	4658      	mov	r0, fp
 800c112:	f7fe fa1f 	bl	800a554 <__hi0bits>
 800c116:	016d      	lsls	r5, r5, #5
 800c118:	f8d8 6000 	ldr.w	r6, [r8]
 800c11c:	1a2d      	subs	r5, r5, r0
 800c11e:	42b5      	cmp	r5, r6
 800c120:	dd54      	ble.n	800c1cc <__gethex+0x228>
 800c122:	1bad      	subs	r5, r5, r6
 800c124:	4629      	mov	r1, r5
 800c126:	4620      	mov	r0, r4
 800c128:	f7fe fdb3 	bl	800ac92 <__any_on>
 800c12c:	4681      	mov	r9, r0
 800c12e:	b178      	cbz	r0, 800c150 <__gethex+0x1ac>
 800c130:	1e6b      	subs	r3, r5, #1
 800c132:	1159      	asrs	r1, r3, #5
 800c134:	f003 021f 	and.w	r2, r3, #31
 800c138:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c13c:	f04f 0901 	mov.w	r9, #1
 800c140:	fa09 f202 	lsl.w	r2, r9, r2
 800c144:	420a      	tst	r2, r1
 800c146:	d003      	beq.n	800c150 <__gethex+0x1ac>
 800c148:	454b      	cmp	r3, r9
 800c14a:	dc36      	bgt.n	800c1ba <__gethex+0x216>
 800c14c:	f04f 0902 	mov.w	r9, #2
 800c150:	4629      	mov	r1, r5
 800c152:	4620      	mov	r0, r4
 800c154:	f7ff febe 	bl	800bed4 <rshift>
 800c158:	442f      	add	r7, r5
 800c15a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c15e:	42bb      	cmp	r3, r7
 800c160:	da42      	bge.n	800c1e8 <__gethex+0x244>
 800c162:	9801      	ldr	r0, [sp, #4]
 800c164:	4621      	mov	r1, r4
 800c166:	f7fe f943 	bl	800a3f0 <_Bfree>
 800c16a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c16c:	2300      	movs	r3, #0
 800c16e:	6013      	str	r3, [r2, #0]
 800c170:	25a3      	movs	r5, #163	@ 0xa3
 800c172:	e793      	b.n	800c09c <__gethex+0xf8>
 800c174:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c178:	2a2e      	cmp	r2, #46	@ 0x2e
 800c17a:	d012      	beq.n	800c1a2 <__gethex+0x1fe>
 800c17c:	2b20      	cmp	r3, #32
 800c17e:	d104      	bne.n	800c18a <__gethex+0x1e6>
 800c180:	f845 bb04 	str.w	fp, [r5], #4
 800c184:	f04f 0b00 	mov.w	fp, #0
 800c188:	465b      	mov	r3, fp
 800c18a:	7830      	ldrb	r0, [r6, #0]
 800c18c:	9303      	str	r3, [sp, #12]
 800c18e:	f7ff fef3 	bl	800bf78 <__hexdig_fun>
 800c192:	9b03      	ldr	r3, [sp, #12]
 800c194:	f000 000f 	and.w	r0, r0, #15
 800c198:	4098      	lsls	r0, r3
 800c19a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c19e:	3304      	adds	r3, #4
 800c1a0:	e7ae      	b.n	800c100 <__gethex+0x15c>
 800c1a2:	45b1      	cmp	r9, r6
 800c1a4:	d8ea      	bhi.n	800c17c <__gethex+0x1d8>
 800c1a6:	492b      	ldr	r1, [pc, #172]	@ (800c254 <__gethex+0x2b0>)
 800c1a8:	9303      	str	r3, [sp, #12]
 800c1aa:	2201      	movs	r2, #1
 800c1ac:	4630      	mov	r0, r6
 800c1ae:	f7ff fe33 	bl	800be18 <strncmp>
 800c1b2:	9b03      	ldr	r3, [sp, #12]
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	d1e1      	bne.n	800c17c <__gethex+0x1d8>
 800c1b8:	e7a2      	b.n	800c100 <__gethex+0x15c>
 800c1ba:	1ea9      	subs	r1, r5, #2
 800c1bc:	4620      	mov	r0, r4
 800c1be:	f7fe fd68 	bl	800ac92 <__any_on>
 800c1c2:	2800      	cmp	r0, #0
 800c1c4:	d0c2      	beq.n	800c14c <__gethex+0x1a8>
 800c1c6:	f04f 0903 	mov.w	r9, #3
 800c1ca:	e7c1      	b.n	800c150 <__gethex+0x1ac>
 800c1cc:	da09      	bge.n	800c1e2 <__gethex+0x23e>
 800c1ce:	1b75      	subs	r5, r6, r5
 800c1d0:	4621      	mov	r1, r4
 800c1d2:	9801      	ldr	r0, [sp, #4]
 800c1d4:	462a      	mov	r2, r5
 800c1d6:	f7fe fb23 	bl	800a820 <__lshift>
 800c1da:	1b7f      	subs	r7, r7, r5
 800c1dc:	4604      	mov	r4, r0
 800c1de:	f100 0a14 	add.w	sl, r0, #20
 800c1e2:	f04f 0900 	mov.w	r9, #0
 800c1e6:	e7b8      	b.n	800c15a <__gethex+0x1b6>
 800c1e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c1ec:	42bd      	cmp	r5, r7
 800c1ee:	dd6f      	ble.n	800c2d0 <__gethex+0x32c>
 800c1f0:	1bed      	subs	r5, r5, r7
 800c1f2:	42ae      	cmp	r6, r5
 800c1f4:	dc34      	bgt.n	800c260 <__gethex+0x2bc>
 800c1f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c1fa:	2b02      	cmp	r3, #2
 800c1fc:	d022      	beq.n	800c244 <__gethex+0x2a0>
 800c1fe:	2b03      	cmp	r3, #3
 800c200:	d024      	beq.n	800c24c <__gethex+0x2a8>
 800c202:	2b01      	cmp	r3, #1
 800c204:	d115      	bne.n	800c232 <__gethex+0x28e>
 800c206:	42ae      	cmp	r6, r5
 800c208:	d113      	bne.n	800c232 <__gethex+0x28e>
 800c20a:	2e01      	cmp	r6, #1
 800c20c:	d10b      	bne.n	800c226 <__gethex+0x282>
 800c20e:	9a02      	ldr	r2, [sp, #8]
 800c210:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c214:	6013      	str	r3, [r2, #0]
 800c216:	2301      	movs	r3, #1
 800c218:	6123      	str	r3, [r4, #16]
 800c21a:	f8ca 3000 	str.w	r3, [sl]
 800c21e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c220:	2562      	movs	r5, #98	@ 0x62
 800c222:	601c      	str	r4, [r3, #0]
 800c224:	e73a      	b.n	800c09c <__gethex+0xf8>
 800c226:	1e71      	subs	r1, r6, #1
 800c228:	4620      	mov	r0, r4
 800c22a:	f7fe fd32 	bl	800ac92 <__any_on>
 800c22e:	2800      	cmp	r0, #0
 800c230:	d1ed      	bne.n	800c20e <__gethex+0x26a>
 800c232:	9801      	ldr	r0, [sp, #4]
 800c234:	4621      	mov	r1, r4
 800c236:	f7fe f8db 	bl	800a3f0 <_Bfree>
 800c23a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c23c:	2300      	movs	r3, #0
 800c23e:	6013      	str	r3, [r2, #0]
 800c240:	2550      	movs	r5, #80	@ 0x50
 800c242:	e72b      	b.n	800c09c <__gethex+0xf8>
 800c244:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c246:	2b00      	cmp	r3, #0
 800c248:	d1f3      	bne.n	800c232 <__gethex+0x28e>
 800c24a:	e7e0      	b.n	800c20e <__gethex+0x26a>
 800c24c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d1dd      	bne.n	800c20e <__gethex+0x26a>
 800c252:	e7ee      	b.n	800c232 <__gethex+0x28e>
 800c254:	0800ce40 	.word	0x0800ce40
 800c258:	0800ccd9 	.word	0x0800ccd9
 800c25c:	0800cfee 	.word	0x0800cfee
 800c260:	1e6f      	subs	r7, r5, #1
 800c262:	f1b9 0f00 	cmp.w	r9, #0
 800c266:	d130      	bne.n	800c2ca <__gethex+0x326>
 800c268:	b127      	cbz	r7, 800c274 <__gethex+0x2d0>
 800c26a:	4639      	mov	r1, r7
 800c26c:	4620      	mov	r0, r4
 800c26e:	f7fe fd10 	bl	800ac92 <__any_on>
 800c272:	4681      	mov	r9, r0
 800c274:	117a      	asrs	r2, r7, #5
 800c276:	2301      	movs	r3, #1
 800c278:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c27c:	f007 071f 	and.w	r7, r7, #31
 800c280:	40bb      	lsls	r3, r7
 800c282:	4213      	tst	r3, r2
 800c284:	4629      	mov	r1, r5
 800c286:	4620      	mov	r0, r4
 800c288:	bf18      	it	ne
 800c28a:	f049 0902 	orrne.w	r9, r9, #2
 800c28e:	f7ff fe21 	bl	800bed4 <rshift>
 800c292:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c296:	1b76      	subs	r6, r6, r5
 800c298:	2502      	movs	r5, #2
 800c29a:	f1b9 0f00 	cmp.w	r9, #0
 800c29e:	d047      	beq.n	800c330 <__gethex+0x38c>
 800c2a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c2a4:	2b02      	cmp	r3, #2
 800c2a6:	d015      	beq.n	800c2d4 <__gethex+0x330>
 800c2a8:	2b03      	cmp	r3, #3
 800c2aa:	d017      	beq.n	800c2dc <__gethex+0x338>
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d109      	bne.n	800c2c4 <__gethex+0x320>
 800c2b0:	f019 0f02 	tst.w	r9, #2
 800c2b4:	d006      	beq.n	800c2c4 <__gethex+0x320>
 800c2b6:	f8da 3000 	ldr.w	r3, [sl]
 800c2ba:	ea49 0903 	orr.w	r9, r9, r3
 800c2be:	f019 0f01 	tst.w	r9, #1
 800c2c2:	d10e      	bne.n	800c2e2 <__gethex+0x33e>
 800c2c4:	f045 0510 	orr.w	r5, r5, #16
 800c2c8:	e032      	b.n	800c330 <__gethex+0x38c>
 800c2ca:	f04f 0901 	mov.w	r9, #1
 800c2ce:	e7d1      	b.n	800c274 <__gethex+0x2d0>
 800c2d0:	2501      	movs	r5, #1
 800c2d2:	e7e2      	b.n	800c29a <__gethex+0x2f6>
 800c2d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2d6:	f1c3 0301 	rsb	r3, r3, #1
 800c2da:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c2dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d0f0      	beq.n	800c2c4 <__gethex+0x320>
 800c2e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c2e6:	f104 0314 	add.w	r3, r4, #20
 800c2ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c2ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c2f2:	f04f 0c00 	mov.w	ip, #0
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c300:	d01b      	beq.n	800c33a <__gethex+0x396>
 800c302:	3201      	adds	r2, #1
 800c304:	6002      	str	r2, [r0, #0]
 800c306:	2d02      	cmp	r5, #2
 800c308:	f104 0314 	add.w	r3, r4, #20
 800c30c:	d13c      	bne.n	800c388 <__gethex+0x3e4>
 800c30e:	f8d8 2000 	ldr.w	r2, [r8]
 800c312:	3a01      	subs	r2, #1
 800c314:	42b2      	cmp	r2, r6
 800c316:	d109      	bne.n	800c32c <__gethex+0x388>
 800c318:	1171      	asrs	r1, r6, #5
 800c31a:	2201      	movs	r2, #1
 800c31c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c320:	f006 061f 	and.w	r6, r6, #31
 800c324:	fa02 f606 	lsl.w	r6, r2, r6
 800c328:	421e      	tst	r6, r3
 800c32a:	d13a      	bne.n	800c3a2 <__gethex+0x3fe>
 800c32c:	f045 0520 	orr.w	r5, r5, #32
 800c330:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c332:	601c      	str	r4, [r3, #0]
 800c334:	9b02      	ldr	r3, [sp, #8]
 800c336:	601f      	str	r7, [r3, #0]
 800c338:	e6b0      	b.n	800c09c <__gethex+0xf8>
 800c33a:	4299      	cmp	r1, r3
 800c33c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c340:	d8d9      	bhi.n	800c2f6 <__gethex+0x352>
 800c342:	68a3      	ldr	r3, [r4, #8]
 800c344:	459b      	cmp	fp, r3
 800c346:	db17      	blt.n	800c378 <__gethex+0x3d4>
 800c348:	6861      	ldr	r1, [r4, #4]
 800c34a:	9801      	ldr	r0, [sp, #4]
 800c34c:	3101      	adds	r1, #1
 800c34e:	f7fe f80f 	bl	800a370 <_Balloc>
 800c352:	4681      	mov	r9, r0
 800c354:	b918      	cbnz	r0, 800c35e <__gethex+0x3ba>
 800c356:	4b1a      	ldr	r3, [pc, #104]	@ (800c3c0 <__gethex+0x41c>)
 800c358:	4602      	mov	r2, r0
 800c35a:	2184      	movs	r1, #132	@ 0x84
 800c35c:	e6c5      	b.n	800c0ea <__gethex+0x146>
 800c35e:	6922      	ldr	r2, [r4, #16]
 800c360:	3202      	adds	r2, #2
 800c362:	f104 010c 	add.w	r1, r4, #12
 800c366:	0092      	lsls	r2, r2, #2
 800c368:	300c      	adds	r0, #12
 800c36a:	f7fd f89e 	bl	80094aa <memcpy>
 800c36e:	4621      	mov	r1, r4
 800c370:	9801      	ldr	r0, [sp, #4]
 800c372:	f7fe f83d 	bl	800a3f0 <_Bfree>
 800c376:	464c      	mov	r4, r9
 800c378:	6923      	ldr	r3, [r4, #16]
 800c37a:	1c5a      	adds	r2, r3, #1
 800c37c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c380:	6122      	str	r2, [r4, #16]
 800c382:	2201      	movs	r2, #1
 800c384:	615a      	str	r2, [r3, #20]
 800c386:	e7be      	b.n	800c306 <__gethex+0x362>
 800c388:	6922      	ldr	r2, [r4, #16]
 800c38a:	455a      	cmp	r2, fp
 800c38c:	dd0b      	ble.n	800c3a6 <__gethex+0x402>
 800c38e:	2101      	movs	r1, #1
 800c390:	4620      	mov	r0, r4
 800c392:	f7ff fd9f 	bl	800bed4 <rshift>
 800c396:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c39a:	3701      	adds	r7, #1
 800c39c:	42bb      	cmp	r3, r7
 800c39e:	f6ff aee0 	blt.w	800c162 <__gethex+0x1be>
 800c3a2:	2501      	movs	r5, #1
 800c3a4:	e7c2      	b.n	800c32c <__gethex+0x388>
 800c3a6:	f016 061f 	ands.w	r6, r6, #31
 800c3aa:	d0fa      	beq.n	800c3a2 <__gethex+0x3fe>
 800c3ac:	4453      	add	r3, sl
 800c3ae:	f1c6 0620 	rsb	r6, r6, #32
 800c3b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c3b6:	f7fe f8cd 	bl	800a554 <__hi0bits>
 800c3ba:	42b0      	cmp	r0, r6
 800c3bc:	dbe7      	blt.n	800c38e <__gethex+0x3ea>
 800c3be:	e7f0      	b.n	800c3a2 <__gethex+0x3fe>
 800c3c0:	0800ccd9 	.word	0x0800ccd9

0800c3c4 <L_shift>:
 800c3c4:	f1c2 0208 	rsb	r2, r2, #8
 800c3c8:	0092      	lsls	r2, r2, #2
 800c3ca:	b570      	push	{r4, r5, r6, lr}
 800c3cc:	f1c2 0620 	rsb	r6, r2, #32
 800c3d0:	6843      	ldr	r3, [r0, #4]
 800c3d2:	6804      	ldr	r4, [r0, #0]
 800c3d4:	fa03 f506 	lsl.w	r5, r3, r6
 800c3d8:	432c      	orrs	r4, r5
 800c3da:	40d3      	lsrs	r3, r2
 800c3dc:	6004      	str	r4, [r0, #0]
 800c3de:	f840 3f04 	str.w	r3, [r0, #4]!
 800c3e2:	4288      	cmp	r0, r1
 800c3e4:	d3f4      	bcc.n	800c3d0 <L_shift+0xc>
 800c3e6:	bd70      	pop	{r4, r5, r6, pc}

0800c3e8 <__match>:
 800c3e8:	b530      	push	{r4, r5, lr}
 800c3ea:	6803      	ldr	r3, [r0, #0]
 800c3ec:	3301      	adds	r3, #1
 800c3ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3f2:	b914      	cbnz	r4, 800c3fa <__match+0x12>
 800c3f4:	6003      	str	r3, [r0, #0]
 800c3f6:	2001      	movs	r0, #1
 800c3f8:	bd30      	pop	{r4, r5, pc}
 800c3fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c402:	2d19      	cmp	r5, #25
 800c404:	bf98      	it	ls
 800c406:	3220      	addls	r2, #32
 800c408:	42a2      	cmp	r2, r4
 800c40a:	d0f0      	beq.n	800c3ee <__match+0x6>
 800c40c:	2000      	movs	r0, #0
 800c40e:	e7f3      	b.n	800c3f8 <__match+0x10>

0800c410 <__hexnan>:
 800c410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c414:	680b      	ldr	r3, [r1, #0]
 800c416:	6801      	ldr	r1, [r0, #0]
 800c418:	115e      	asrs	r6, r3, #5
 800c41a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c41e:	f013 031f 	ands.w	r3, r3, #31
 800c422:	b087      	sub	sp, #28
 800c424:	bf18      	it	ne
 800c426:	3604      	addne	r6, #4
 800c428:	2500      	movs	r5, #0
 800c42a:	1f37      	subs	r7, r6, #4
 800c42c:	4682      	mov	sl, r0
 800c42e:	4690      	mov	r8, r2
 800c430:	9301      	str	r3, [sp, #4]
 800c432:	f846 5c04 	str.w	r5, [r6, #-4]
 800c436:	46b9      	mov	r9, r7
 800c438:	463c      	mov	r4, r7
 800c43a:	9502      	str	r5, [sp, #8]
 800c43c:	46ab      	mov	fp, r5
 800c43e:	784a      	ldrb	r2, [r1, #1]
 800c440:	1c4b      	adds	r3, r1, #1
 800c442:	9303      	str	r3, [sp, #12]
 800c444:	b342      	cbz	r2, 800c498 <__hexnan+0x88>
 800c446:	4610      	mov	r0, r2
 800c448:	9105      	str	r1, [sp, #20]
 800c44a:	9204      	str	r2, [sp, #16]
 800c44c:	f7ff fd94 	bl	800bf78 <__hexdig_fun>
 800c450:	2800      	cmp	r0, #0
 800c452:	d151      	bne.n	800c4f8 <__hexnan+0xe8>
 800c454:	9a04      	ldr	r2, [sp, #16]
 800c456:	9905      	ldr	r1, [sp, #20]
 800c458:	2a20      	cmp	r2, #32
 800c45a:	d818      	bhi.n	800c48e <__hexnan+0x7e>
 800c45c:	9b02      	ldr	r3, [sp, #8]
 800c45e:	459b      	cmp	fp, r3
 800c460:	dd13      	ble.n	800c48a <__hexnan+0x7a>
 800c462:	454c      	cmp	r4, r9
 800c464:	d206      	bcs.n	800c474 <__hexnan+0x64>
 800c466:	2d07      	cmp	r5, #7
 800c468:	dc04      	bgt.n	800c474 <__hexnan+0x64>
 800c46a:	462a      	mov	r2, r5
 800c46c:	4649      	mov	r1, r9
 800c46e:	4620      	mov	r0, r4
 800c470:	f7ff ffa8 	bl	800c3c4 <L_shift>
 800c474:	4544      	cmp	r4, r8
 800c476:	d952      	bls.n	800c51e <__hexnan+0x10e>
 800c478:	2300      	movs	r3, #0
 800c47a:	f1a4 0904 	sub.w	r9, r4, #4
 800c47e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c482:	f8cd b008 	str.w	fp, [sp, #8]
 800c486:	464c      	mov	r4, r9
 800c488:	461d      	mov	r5, r3
 800c48a:	9903      	ldr	r1, [sp, #12]
 800c48c:	e7d7      	b.n	800c43e <__hexnan+0x2e>
 800c48e:	2a29      	cmp	r2, #41	@ 0x29
 800c490:	d157      	bne.n	800c542 <__hexnan+0x132>
 800c492:	3102      	adds	r1, #2
 800c494:	f8ca 1000 	str.w	r1, [sl]
 800c498:	f1bb 0f00 	cmp.w	fp, #0
 800c49c:	d051      	beq.n	800c542 <__hexnan+0x132>
 800c49e:	454c      	cmp	r4, r9
 800c4a0:	d206      	bcs.n	800c4b0 <__hexnan+0xa0>
 800c4a2:	2d07      	cmp	r5, #7
 800c4a4:	dc04      	bgt.n	800c4b0 <__hexnan+0xa0>
 800c4a6:	462a      	mov	r2, r5
 800c4a8:	4649      	mov	r1, r9
 800c4aa:	4620      	mov	r0, r4
 800c4ac:	f7ff ff8a 	bl	800c3c4 <L_shift>
 800c4b0:	4544      	cmp	r4, r8
 800c4b2:	d936      	bls.n	800c522 <__hexnan+0x112>
 800c4b4:	f1a8 0204 	sub.w	r2, r8, #4
 800c4b8:	4623      	mov	r3, r4
 800c4ba:	f853 1b04 	ldr.w	r1, [r3], #4
 800c4be:	f842 1f04 	str.w	r1, [r2, #4]!
 800c4c2:	429f      	cmp	r7, r3
 800c4c4:	d2f9      	bcs.n	800c4ba <__hexnan+0xaa>
 800c4c6:	1b3b      	subs	r3, r7, r4
 800c4c8:	f023 0303 	bic.w	r3, r3, #3
 800c4cc:	3304      	adds	r3, #4
 800c4ce:	3401      	adds	r4, #1
 800c4d0:	3e03      	subs	r6, #3
 800c4d2:	42b4      	cmp	r4, r6
 800c4d4:	bf88      	it	hi
 800c4d6:	2304      	movhi	r3, #4
 800c4d8:	4443      	add	r3, r8
 800c4da:	2200      	movs	r2, #0
 800c4dc:	f843 2b04 	str.w	r2, [r3], #4
 800c4e0:	429f      	cmp	r7, r3
 800c4e2:	d2fb      	bcs.n	800c4dc <__hexnan+0xcc>
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	b91b      	cbnz	r3, 800c4f0 <__hexnan+0xe0>
 800c4e8:	4547      	cmp	r7, r8
 800c4ea:	d128      	bne.n	800c53e <__hexnan+0x12e>
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	603b      	str	r3, [r7, #0]
 800c4f0:	2005      	movs	r0, #5
 800c4f2:	b007      	add	sp, #28
 800c4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4f8:	3501      	adds	r5, #1
 800c4fa:	2d08      	cmp	r5, #8
 800c4fc:	f10b 0b01 	add.w	fp, fp, #1
 800c500:	dd06      	ble.n	800c510 <__hexnan+0x100>
 800c502:	4544      	cmp	r4, r8
 800c504:	d9c1      	bls.n	800c48a <__hexnan+0x7a>
 800c506:	2300      	movs	r3, #0
 800c508:	f844 3c04 	str.w	r3, [r4, #-4]
 800c50c:	2501      	movs	r5, #1
 800c50e:	3c04      	subs	r4, #4
 800c510:	6822      	ldr	r2, [r4, #0]
 800c512:	f000 000f 	and.w	r0, r0, #15
 800c516:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c51a:	6020      	str	r0, [r4, #0]
 800c51c:	e7b5      	b.n	800c48a <__hexnan+0x7a>
 800c51e:	2508      	movs	r5, #8
 800c520:	e7b3      	b.n	800c48a <__hexnan+0x7a>
 800c522:	9b01      	ldr	r3, [sp, #4]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d0dd      	beq.n	800c4e4 <__hexnan+0xd4>
 800c528:	f1c3 0320 	rsb	r3, r3, #32
 800c52c:	f04f 32ff 	mov.w	r2, #4294967295
 800c530:	40da      	lsrs	r2, r3
 800c532:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c536:	4013      	ands	r3, r2
 800c538:	f846 3c04 	str.w	r3, [r6, #-4]
 800c53c:	e7d2      	b.n	800c4e4 <__hexnan+0xd4>
 800c53e:	3f04      	subs	r7, #4
 800c540:	e7d0      	b.n	800c4e4 <__hexnan+0xd4>
 800c542:	2004      	movs	r0, #4
 800c544:	e7d5      	b.n	800c4f2 <__hexnan+0xe2>

0800c546 <__ascii_mbtowc>:
 800c546:	b082      	sub	sp, #8
 800c548:	b901      	cbnz	r1, 800c54c <__ascii_mbtowc+0x6>
 800c54a:	a901      	add	r1, sp, #4
 800c54c:	b142      	cbz	r2, 800c560 <__ascii_mbtowc+0x1a>
 800c54e:	b14b      	cbz	r3, 800c564 <__ascii_mbtowc+0x1e>
 800c550:	7813      	ldrb	r3, [r2, #0]
 800c552:	600b      	str	r3, [r1, #0]
 800c554:	7812      	ldrb	r2, [r2, #0]
 800c556:	1e10      	subs	r0, r2, #0
 800c558:	bf18      	it	ne
 800c55a:	2001      	movne	r0, #1
 800c55c:	b002      	add	sp, #8
 800c55e:	4770      	bx	lr
 800c560:	4610      	mov	r0, r2
 800c562:	e7fb      	b.n	800c55c <__ascii_mbtowc+0x16>
 800c564:	f06f 0001 	mvn.w	r0, #1
 800c568:	e7f8      	b.n	800c55c <__ascii_mbtowc+0x16>

0800c56a <_realloc_r>:
 800c56a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c56e:	4680      	mov	r8, r0
 800c570:	4615      	mov	r5, r2
 800c572:	460c      	mov	r4, r1
 800c574:	b921      	cbnz	r1, 800c580 <_realloc_r+0x16>
 800c576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c57a:	4611      	mov	r1, r2
 800c57c:	f7fd be6c 	b.w	800a258 <_malloc_r>
 800c580:	b92a      	cbnz	r2, 800c58e <_realloc_r+0x24>
 800c582:	f7fd fdf5 	bl	800a170 <_free_r>
 800c586:	2400      	movs	r4, #0
 800c588:	4620      	mov	r0, r4
 800c58a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c58e:	f000 f840 	bl	800c612 <_malloc_usable_size_r>
 800c592:	4285      	cmp	r5, r0
 800c594:	4606      	mov	r6, r0
 800c596:	d802      	bhi.n	800c59e <_realloc_r+0x34>
 800c598:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c59c:	d8f4      	bhi.n	800c588 <_realloc_r+0x1e>
 800c59e:	4629      	mov	r1, r5
 800c5a0:	4640      	mov	r0, r8
 800c5a2:	f7fd fe59 	bl	800a258 <_malloc_r>
 800c5a6:	4607      	mov	r7, r0
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	d0ec      	beq.n	800c586 <_realloc_r+0x1c>
 800c5ac:	42b5      	cmp	r5, r6
 800c5ae:	462a      	mov	r2, r5
 800c5b0:	4621      	mov	r1, r4
 800c5b2:	bf28      	it	cs
 800c5b4:	4632      	movcs	r2, r6
 800c5b6:	f7fc ff78 	bl	80094aa <memcpy>
 800c5ba:	4621      	mov	r1, r4
 800c5bc:	4640      	mov	r0, r8
 800c5be:	f7fd fdd7 	bl	800a170 <_free_r>
 800c5c2:	463c      	mov	r4, r7
 800c5c4:	e7e0      	b.n	800c588 <_realloc_r+0x1e>

0800c5c6 <__ascii_wctomb>:
 800c5c6:	4603      	mov	r3, r0
 800c5c8:	4608      	mov	r0, r1
 800c5ca:	b141      	cbz	r1, 800c5de <__ascii_wctomb+0x18>
 800c5cc:	2aff      	cmp	r2, #255	@ 0xff
 800c5ce:	d904      	bls.n	800c5da <__ascii_wctomb+0x14>
 800c5d0:	228a      	movs	r2, #138	@ 0x8a
 800c5d2:	601a      	str	r2, [r3, #0]
 800c5d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d8:	4770      	bx	lr
 800c5da:	700a      	strb	r2, [r1, #0]
 800c5dc:	2001      	movs	r0, #1
 800c5de:	4770      	bx	lr

0800c5e0 <fiprintf>:
 800c5e0:	b40e      	push	{r1, r2, r3}
 800c5e2:	b503      	push	{r0, r1, lr}
 800c5e4:	4601      	mov	r1, r0
 800c5e6:	ab03      	add	r3, sp, #12
 800c5e8:	4805      	ldr	r0, [pc, #20]	@ (800c600 <fiprintf+0x20>)
 800c5ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5ee:	6800      	ldr	r0, [r0, #0]
 800c5f0:	9301      	str	r3, [sp, #4]
 800c5f2:	f000 f83f 	bl	800c674 <_vfiprintf_r>
 800c5f6:	b002      	add	sp, #8
 800c5f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5fc:	b003      	add	sp, #12
 800c5fe:	4770      	bx	lr
 800c600:	20000014 	.word	0x20000014

0800c604 <abort>:
 800c604:	b508      	push	{r3, lr}
 800c606:	2006      	movs	r0, #6
 800c608:	f000 fa08 	bl	800ca1c <raise>
 800c60c:	2001      	movs	r0, #1
 800c60e:	f7f6 fa2f 	bl	8002a70 <_exit>

0800c612 <_malloc_usable_size_r>:
 800c612:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c616:	1f18      	subs	r0, r3, #4
 800c618:	2b00      	cmp	r3, #0
 800c61a:	bfbc      	itt	lt
 800c61c:	580b      	ldrlt	r3, [r1, r0]
 800c61e:	18c0      	addlt	r0, r0, r3
 800c620:	4770      	bx	lr

0800c622 <__sfputc_r>:
 800c622:	6893      	ldr	r3, [r2, #8]
 800c624:	3b01      	subs	r3, #1
 800c626:	2b00      	cmp	r3, #0
 800c628:	b410      	push	{r4}
 800c62a:	6093      	str	r3, [r2, #8]
 800c62c:	da08      	bge.n	800c640 <__sfputc_r+0x1e>
 800c62e:	6994      	ldr	r4, [r2, #24]
 800c630:	42a3      	cmp	r3, r4
 800c632:	db01      	blt.n	800c638 <__sfputc_r+0x16>
 800c634:	290a      	cmp	r1, #10
 800c636:	d103      	bne.n	800c640 <__sfputc_r+0x1e>
 800c638:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c63c:	f000 b932 	b.w	800c8a4 <__swbuf_r>
 800c640:	6813      	ldr	r3, [r2, #0]
 800c642:	1c58      	adds	r0, r3, #1
 800c644:	6010      	str	r0, [r2, #0]
 800c646:	7019      	strb	r1, [r3, #0]
 800c648:	4608      	mov	r0, r1
 800c64a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c64e:	4770      	bx	lr

0800c650 <__sfputs_r>:
 800c650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c652:	4606      	mov	r6, r0
 800c654:	460f      	mov	r7, r1
 800c656:	4614      	mov	r4, r2
 800c658:	18d5      	adds	r5, r2, r3
 800c65a:	42ac      	cmp	r4, r5
 800c65c:	d101      	bne.n	800c662 <__sfputs_r+0x12>
 800c65e:	2000      	movs	r0, #0
 800c660:	e007      	b.n	800c672 <__sfputs_r+0x22>
 800c662:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c666:	463a      	mov	r2, r7
 800c668:	4630      	mov	r0, r6
 800c66a:	f7ff ffda 	bl	800c622 <__sfputc_r>
 800c66e:	1c43      	adds	r3, r0, #1
 800c670:	d1f3      	bne.n	800c65a <__sfputs_r+0xa>
 800c672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c674 <_vfiprintf_r>:
 800c674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c678:	460d      	mov	r5, r1
 800c67a:	b09d      	sub	sp, #116	@ 0x74
 800c67c:	4614      	mov	r4, r2
 800c67e:	4698      	mov	r8, r3
 800c680:	4606      	mov	r6, r0
 800c682:	b118      	cbz	r0, 800c68c <_vfiprintf_r+0x18>
 800c684:	6a03      	ldr	r3, [r0, #32]
 800c686:	b90b      	cbnz	r3, 800c68c <_vfiprintf_r+0x18>
 800c688:	f7fc fde8 	bl	800925c <__sinit>
 800c68c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c68e:	07d9      	lsls	r1, r3, #31
 800c690:	d405      	bmi.n	800c69e <_vfiprintf_r+0x2a>
 800c692:	89ab      	ldrh	r3, [r5, #12]
 800c694:	059a      	lsls	r2, r3, #22
 800c696:	d402      	bmi.n	800c69e <_vfiprintf_r+0x2a>
 800c698:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c69a:	f7fc ff04 	bl	80094a6 <__retarget_lock_acquire_recursive>
 800c69e:	89ab      	ldrh	r3, [r5, #12]
 800c6a0:	071b      	lsls	r3, r3, #28
 800c6a2:	d501      	bpl.n	800c6a8 <_vfiprintf_r+0x34>
 800c6a4:	692b      	ldr	r3, [r5, #16]
 800c6a6:	b99b      	cbnz	r3, 800c6d0 <_vfiprintf_r+0x5c>
 800c6a8:	4629      	mov	r1, r5
 800c6aa:	4630      	mov	r0, r6
 800c6ac:	f000 f938 	bl	800c920 <__swsetup_r>
 800c6b0:	b170      	cbz	r0, 800c6d0 <_vfiprintf_r+0x5c>
 800c6b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6b4:	07dc      	lsls	r4, r3, #31
 800c6b6:	d504      	bpl.n	800c6c2 <_vfiprintf_r+0x4e>
 800c6b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c6bc:	b01d      	add	sp, #116	@ 0x74
 800c6be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6c2:	89ab      	ldrh	r3, [r5, #12]
 800c6c4:	0598      	lsls	r0, r3, #22
 800c6c6:	d4f7      	bmi.n	800c6b8 <_vfiprintf_r+0x44>
 800c6c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6ca:	f7fc feed 	bl	80094a8 <__retarget_lock_release_recursive>
 800c6ce:	e7f3      	b.n	800c6b8 <_vfiprintf_r+0x44>
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6d4:	2320      	movs	r3, #32
 800c6d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c6da:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6de:	2330      	movs	r3, #48	@ 0x30
 800c6e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c890 <_vfiprintf_r+0x21c>
 800c6e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c6e8:	f04f 0901 	mov.w	r9, #1
 800c6ec:	4623      	mov	r3, r4
 800c6ee:	469a      	mov	sl, r3
 800c6f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6f4:	b10a      	cbz	r2, 800c6fa <_vfiprintf_r+0x86>
 800c6f6:	2a25      	cmp	r2, #37	@ 0x25
 800c6f8:	d1f9      	bne.n	800c6ee <_vfiprintf_r+0x7a>
 800c6fa:	ebba 0b04 	subs.w	fp, sl, r4
 800c6fe:	d00b      	beq.n	800c718 <_vfiprintf_r+0xa4>
 800c700:	465b      	mov	r3, fp
 800c702:	4622      	mov	r2, r4
 800c704:	4629      	mov	r1, r5
 800c706:	4630      	mov	r0, r6
 800c708:	f7ff ffa2 	bl	800c650 <__sfputs_r>
 800c70c:	3001      	adds	r0, #1
 800c70e:	f000 80a7 	beq.w	800c860 <_vfiprintf_r+0x1ec>
 800c712:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c714:	445a      	add	r2, fp
 800c716:	9209      	str	r2, [sp, #36]	@ 0x24
 800c718:	f89a 3000 	ldrb.w	r3, [sl]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	f000 809f 	beq.w	800c860 <_vfiprintf_r+0x1ec>
 800c722:	2300      	movs	r3, #0
 800c724:	f04f 32ff 	mov.w	r2, #4294967295
 800c728:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c72c:	f10a 0a01 	add.w	sl, sl, #1
 800c730:	9304      	str	r3, [sp, #16]
 800c732:	9307      	str	r3, [sp, #28]
 800c734:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c738:	931a      	str	r3, [sp, #104]	@ 0x68
 800c73a:	4654      	mov	r4, sl
 800c73c:	2205      	movs	r2, #5
 800c73e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c742:	4853      	ldr	r0, [pc, #332]	@ (800c890 <_vfiprintf_r+0x21c>)
 800c744:	f7f3 fd6c 	bl	8000220 <memchr>
 800c748:	9a04      	ldr	r2, [sp, #16]
 800c74a:	b9d8      	cbnz	r0, 800c784 <_vfiprintf_r+0x110>
 800c74c:	06d1      	lsls	r1, r2, #27
 800c74e:	bf44      	itt	mi
 800c750:	2320      	movmi	r3, #32
 800c752:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c756:	0713      	lsls	r3, r2, #28
 800c758:	bf44      	itt	mi
 800c75a:	232b      	movmi	r3, #43	@ 0x2b
 800c75c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c760:	f89a 3000 	ldrb.w	r3, [sl]
 800c764:	2b2a      	cmp	r3, #42	@ 0x2a
 800c766:	d015      	beq.n	800c794 <_vfiprintf_r+0x120>
 800c768:	9a07      	ldr	r2, [sp, #28]
 800c76a:	4654      	mov	r4, sl
 800c76c:	2000      	movs	r0, #0
 800c76e:	f04f 0c0a 	mov.w	ip, #10
 800c772:	4621      	mov	r1, r4
 800c774:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c778:	3b30      	subs	r3, #48	@ 0x30
 800c77a:	2b09      	cmp	r3, #9
 800c77c:	d94b      	bls.n	800c816 <_vfiprintf_r+0x1a2>
 800c77e:	b1b0      	cbz	r0, 800c7ae <_vfiprintf_r+0x13a>
 800c780:	9207      	str	r2, [sp, #28]
 800c782:	e014      	b.n	800c7ae <_vfiprintf_r+0x13a>
 800c784:	eba0 0308 	sub.w	r3, r0, r8
 800c788:	fa09 f303 	lsl.w	r3, r9, r3
 800c78c:	4313      	orrs	r3, r2
 800c78e:	9304      	str	r3, [sp, #16]
 800c790:	46a2      	mov	sl, r4
 800c792:	e7d2      	b.n	800c73a <_vfiprintf_r+0xc6>
 800c794:	9b03      	ldr	r3, [sp, #12]
 800c796:	1d19      	adds	r1, r3, #4
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	9103      	str	r1, [sp, #12]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	bfbb      	ittet	lt
 800c7a0:	425b      	neglt	r3, r3
 800c7a2:	f042 0202 	orrlt.w	r2, r2, #2
 800c7a6:	9307      	strge	r3, [sp, #28]
 800c7a8:	9307      	strlt	r3, [sp, #28]
 800c7aa:	bfb8      	it	lt
 800c7ac:	9204      	strlt	r2, [sp, #16]
 800c7ae:	7823      	ldrb	r3, [r4, #0]
 800c7b0:	2b2e      	cmp	r3, #46	@ 0x2e
 800c7b2:	d10a      	bne.n	800c7ca <_vfiprintf_r+0x156>
 800c7b4:	7863      	ldrb	r3, [r4, #1]
 800c7b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7b8:	d132      	bne.n	800c820 <_vfiprintf_r+0x1ac>
 800c7ba:	9b03      	ldr	r3, [sp, #12]
 800c7bc:	1d1a      	adds	r2, r3, #4
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	9203      	str	r2, [sp, #12]
 800c7c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c7c6:	3402      	adds	r4, #2
 800c7c8:	9305      	str	r3, [sp, #20]
 800c7ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c8a0 <_vfiprintf_r+0x22c>
 800c7ce:	7821      	ldrb	r1, [r4, #0]
 800c7d0:	2203      	movs	r2, #3
 800c7d2:	4650      	mov	r0, sl
 800c7d4:	f7f3 fd24 	bl	8000220 <memchr>
 800c7d8:	b138      	cbz	r0, 800c7ea <_vfiprintf_r+0x176>
 800c7da:	9b04      	ldr	r3, [sp, #16]
 800c7dc:	eba0 000a 	sub.w	r0, r0, sl
 800c7e0:	2240      	movs	r2, #64	@ 0x40
 800c7e2:	4082      	lsls	r2, r0
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	3401      	adds	r4, #1
 800c7e8:	9304      	str	r3, [sp, #16]
 800c7ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7ee:	4829      	ldr	r0, [pc, #164]	@ (800c894 <_vfiprintf_r+0x220>)
 800c7f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c7f4:	2206      	movs	r2, #6
 800c7f6:	f7f3 fd13 	bl	8000220 <memchr>
 800c7fa:	2800      	cmp	r0, #0
 800c7fc:	d03f      	beq.n	800c87e <_vfiprintf_r+0x20a>
 800c7fe:	4b26      	ldr	r3, [pc, #152]	@ (800c898 <_vfiprintf_r+0x224>)
 800c800:	bb1b      	cbnz	r3, 800c84a <_vfiprintf_r+0x1d6>
 800c802:	9b03      	ldr	r3, [sp, #12]
 800c804:	3307      	adds	r3, #7
 800c806:	f023 0307 	bic.w	r3, r3, #7
 800c80a:	3308      	adds	r3, #8
 800c80c:	9303      	str	r3, [sp, #12]
 800c80e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c810:	443b      	add	r3, r7
 800c812:	9309      	str	r3, [sp, #36]	@ 0x24
 800c814:	e76a      	b.n	800c6ec <_vfiprintf_r+0x78>
 800c816:	fb0c 3202 	mla	r2, ip, r2, r3
 800c81a:	460c      	mov	r4, r1
 800c81c:	2001      	movs	r0, #1
 800c81e:	e7a8      	b.n	800c772 <_vfiprintf_r+0xfe>
 800c820:	2300      	movs	r3, #0
 800c822:	3401      	adds	r4, #1
 800c824:	9305      	str	r3, [sp, #20]
 800c826:	4619      	mov	r1, r3
 800c828:	f04f 0c0a 	mov.w	ip, #10
 800c82c:	4620      	mov	r0, r4
 800c82e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c832:	3a30      	subs	r2, #48	@ 0x30
 800c834:	2a09      	cmp	r2, #9
 800c836:	d903      	bls.n	800c840 <_vfiprintf_r+0x1cc>
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d0c6      	beq.n	800c7ca <_vfiprintf_r+0x156>
 800c83c:	9105      	str	r1, [sp, #20]
 800c83e:	e7c4      	b.n	800c7ca <_vfiprintf_r+0x156>
 800c840:	fb0c 2101 	mla	r1, ip, r1, r2
 800c844:	4604      	mov	r4, r0
 800c846:	2301      	movs	r3, #1
 800c848:	e7f0      	b.n	800c82c <_vfiprintf_r+0x1b8>
 800c84a:	ab03      	add	r3, sp, #12
 800c84c:	9300      	str	r3, [sp, #0]
 800c84e:	462a      	mov	r2, r5
 800c850:	4b12      	ldr	r3, [pc, #72]	@ (800c89c <_vfiprintf_r+0x228>)
 800c852:	a904      	add	r1, sp, #16
 800c854:	4630      	mov	r0, r6
 800c856:	f7fb fea9 	bl	80085ac <_printf_float>
 800c85a:	4607      	mov	r7, r0
 800c85c:	1c78      	adds	r0, r7, #1
 800c85e:	d1d6      	bne.n	800c80e <_vfiprintf_r+0x19a>
 800c860:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c862:	07d9      	lsls	r1, r3, #31
 800c864:	d405      	bmi.n	800c872 <_vfiprintf_r+0x1fe>
 800c866:	89ab      	ldrh	r3, [r5, #12]
 800c868:	059a      	lsls	r2, r3, #22
 800c86a:	d402      	bmi.n	800c872 <_vfiprintf_r+0x1fe>
 800c86c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c86e:	f7fc fe1b 	bl	80094a8 <__retarget_lock_release_recursive>
 800c872:	89ab      	ldrh	r3, [r5, #12]
 800c874:	065b      	lsls	r3, r3, #25
 800c876:	f53f af1f 	bmi.w	800c6b8 <_vfiprintf_r+0x44>
 800c87a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c87c:	e71e      	b.n	800c6bc <_vfiprintf_r+0x48>
 800c87e:	ab03      	add	r3, sp, #12
 800c880:	9300      	str	r3, [sp, #0]
 800c882:	462a      	mov	r2, r5
 800c884:	4b05      	ldr	r3, [pc, #20]	@ (800c89c <_vfiprintf_r+0x228>)
 800c886:	a904      	add	r1, sp, #16
 800c888:	4630      	mov	r0, r6
 800c88a:	f7fc f927 	bl	8008adc <_printf_i>
 800c88e:	e7e4      	b.n	800c85a <_vfiprintf_r+0x1e6>
 800c890:	0800cf99 	.word	0x0800cf99
 800c894:	0800cfa3 	.word	0x0800cfa3
 800c898:	080085ad 	.word	0x080085ad
 800c89c:	0800c651 	.word	0x0800c651
 800c8a0:	0800cf9f 	.word	0x0800cf9f

0800c8a4 <__swbuf_r>:
 800c8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8a6:	460e      	mov	r6, r1
 800c8a8:	4614      	mov	r4, r2
 800c8aa:	4605      	mov	r5, r0
 800c8ac:	b118      	cbz	r0, 800c8b6 <__swbuf_r+0x12>
 800c8ae:	6a03      	ldr	r3, [r0, #32]
 800c8b0:	b90b      	cbnz	r3, 800c8b6 <__swbuf_r+0x12>
 800c8b2:	f7fc fcd3 	bl	800925c <__sinit>
 800c8b6:	69a3      	ldr	r3, [r4, #24]
 800c8b8:	60a3      	str	r3, [r4, #8]
 800c8ba:	89a3      	ldrh	r3, [r4, #12]
 800c8bc:	071a      	lsls	r2, r3, #28
 800c8be:	d501      	bpl.n	800c8c4 <__swbuf_r+0x20>
 800c8c0:	6923      	ldr	r3, [r4, #16]
 800c8c2:	b943      	cbnz	r3, 800c8d6 <__swbuf_r+0x32>
 800c8c4:	4621      	mov	r1, r4
 800c8c6:	4628      	mov	r0, r5
 800c8c8:	f000 f82a 	bl	800c920 <__swsetup_r>
 800c8cc:	b118      	cbz	r0, 800c8d6 <__swbuf_r+0x32>
 800c8ce:	f04f 37ff 	mov.w	r7, #4294967295
 800c8d2:	4638      	mov	r0, r7
 800c8d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8d6:	6823      	ldr	r3, [r4, #0]
 800c8d8:	6922      	ldr	r2, [r4, #16]
 800c8da:	1a98      	subs	r0, r3, r2
 800c8dc:	6963      	ldr	r3, [r4, #20]
 800c8de:	b2f6      	uxtb	r6, r6
 800c8e0:	4283      	cmp	r3, r0
 800c8e2:	4637      	mov	r7, r6
 800c8e4:	dc05      	bgt.n	800c8f2 <__swbuf_r+0x4e>
 800c8e6:	4621      	mov	r1, r4
 800c8e8:	4628      	mov	r0, r5
 800c8ea:	f7ff fa53 	bl	800bd94 <_fflush_r>
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d1ed      	bne.n	800c8ce <__swbuf_r+0x2a>
 800c8f2:	68a3      	ldr	r3, [r4, #8]
 800c8f4:	3b01      	subs	r3, #1
 800c8f6:	60a3      	str	r3, [r4, #8]
 800c8f8:	6823      	ldr	r3, [r4, #0]
 800c8fa:	1c5a      	adds	r2, r3, #1
 800c8fc:	6022      	str	r2, [r4, #0]
 800c8fe:	701e      	strb	r6, [r3, #0]
 800c900:	6962      	ldr	r2, [r4, #20]
 800c902:	1c43      	adds	r3, r0, #1
 800c904:	429a      	cmp	r2, r3
 800c906:	d004      	beq.n	800c912 <__swbuf_r+0x6e>
 800c908:	89a3      	ldrh	r3, [r4, #12]
 800c90a:	07db      	lsls	r3, r3, #31
 800c90c:	d5e1      	bpl.n	800c8d2 <__swbuf_r+0x2e>
 800c90e:	2e0a      	cmp	r6, #10
 800c910:	d1df      	bne.n	800c8d2 <__swbuf_r+0x2e>
 800c912:	4621      	mov	r1, r4
 800c914:	4628      	mov	r0, r5
 800c916:	f7ff fa3d 	bl	800bd94 <_fflush_r>
 800c91a:	2800      	cmp	r0, #0
 800c91c:	d0d9      	beq.n	800c8d2 <__swbuf_r+0x2e>
 800c91e:	e7d6      	b.n	800c8ce <__swbuf_r+0x2a>

0800c920 <__swsetup_r>:
 800c920:	b538      	push	{r3, r4, r5, lr}
 800c922:	4b29      	ldr	r3, [pc, #164]	@ (800c9c8 <__swsetup_r+0xa8>)
 800c924:	4605      	mov	r5, r0
 800c926:	6818      	ldr	r0, [r3, #0]
 800c928:	460c      	mov	r4, r1
 800c92a:	b118      	cbz	r0, 800c934 <__swsetup_r+0x14>
 800c92c:	6a03      	ldr	r3, [r0, #32]
 800c92e:	b90b      	cbnz	r3, 800c934 <__swsetup_r+0x14>
 800c930:	f7fc fc94 	bl	800925c <__sinit>
 800c934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c938:	0719      	lsls	r1, r3, #28
 800c93a:	d422      	bmi.n	800c982 <__swsetup_r+0x62>
 800c93c:	06da      	lsls	r2, r3, #27
 800c93e:	d407      	bmi.n	800c950 <__swsetup_r+0x30>
 800c940:	2209      	movs	r2, #9
 800c942:	602a      	str	r2, [r5, #0]
 800c944:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c948:	81a3      	strh	r3, [r4, #12]
 800c94a:	f04f 30ff 	mov.w	r0, #4294967295
 800c94e:	e033      	b.n	800c9b8 <__swsetup_r+0x98>
 800c950:	0758      	lsls	r0, r3, #29
 800c952:	d512      	bpl.n	800c97a <__swsetup_r+0x5a>
 800c954:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c956:	b141      	cbz	r1, 800c96a <__swsetup_r+0x4a>
 800c958:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c95c:	4299      	cmp	r1, r3
 800c95e:	d002      	beq.n	800c966 <__swsetup_r+0x46>
 800c960:	4628      	mov	r0, r5
 800c962:	f7fd fc05 	bl	800a170 <_free_r>
 800c966:	2300      	movs	r3, #0
 800c968:	6363      	str	r3, [r4, #52]	@ 0x34
 800c96a:	89a3      	ldrh	r3, [r4, #12]
 800c96c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c970:	81a3      	strh	r3, [r4, #12]
 800c972:	2300      	movs	r3, #0
 800c974:	6063      	str	r3, [r4, #4]
 800c976:	6923      	ldr	r3, [r4, #16]
 800c978:	6023      	str	r3, [r4, #0]
 800c97a:	89a3      	ldrh	r3, [r4, #12]
 800c97c:	f043 0308 	orr.w	r3, r3, #8
 800c980:	81a3      	strh	r3, [r4, #12]
 800c982:	6923      	ldr	r3, [r4, #16]
 800c984:	b94b      	cbnz	r3, 800c99a <__swsetup_r+0x7a>
 800c986:	89a3      	ldrh	r3, [r4, #12]
 800c988:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c98c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c990:	d003      	beq.n	800c99a <__swsetup_r+0x7a>
 800c992:	4621      	mov	r1, r4
 800c994:	4628      	mov	r0, r5
 800c996:	f000 f883 	bl	800caa0 <__smakebuf_r>
 800c99a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c99e:	f013 0201 	ands.w	r2, r3, #1
 800c9a2:	d00a      	beq.n	800c9ba <__swsetup_r+0x9a>
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	60a2      	str	r2, [r4, #8]
 800c9a8:	6962      	ldr	r2, [r4, #20]
 800c9aa:	4252      	negs	r2, r2
 800c9ac:	61a2      	str	r2, [r4, #24]
 800c9ae:	6922      	ldr	r2, [r4, #16]
 800c9b0:	b942      	cbnz	r2, 800c9c4 <__swsetup_r+0xa4>
 800c9b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c9b6:	d1c5      	bne.n	800c944 <__swsetup_r+0x24>
 800c9b8:	bd38      	pop	{r3, r4, r5, pc}
 800c9ba:	0799      	lsls	r1, r3, #30
 800c9bc:	bf58      	it	pl
 800c9be:	6962      	ldrpl	r2, [r4, #20]
 800c9c0:	60a2      	str	r2, [r4, #8]
 800c9c2:	e7f4      	b.n	800c9ae <__swsetup_r+0x8e>
 800c9c4:	2000      	movs	r0, #0
 800c9c6:	e7f7      	b.n	800c9b8 <__swsetup_r+0x98>
 800c9c8:	20000014 	.word	0x20000014

0800c9cc <_raise_r>:
 800c9cc:	291f      	cmp	r1, #31
 800c9ce:	b538      	push	{r3, r4, r5, lr}
 800c9d0:	4605      	mov	r5, r0
 800c9d2:	460c      	mov	r4, r1
 800c9d4:	d904      	bls.n	800c9e0 <_raise_r+0x14>
 800c9d6:	2316      	movs	r3, #22
 800c9d8:	6003      	str	r3, [r0, #0]
 800c9da:	f04f 30ff 	mov.w	r0, #4294967295
 800c9de:	bd38      	pop	{r3, r4, r5, pc}
 800c9e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c9e2:	b112      	cbz	r2, 800c9ea <_raise_r+0x1e>
 800c9e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c9e8:	b94b      	cbnz	r3, 800c9fe <_raise_r+0x32>
 800c9ea:	4628      	mov	r0, r5
 800c9ec:	f000 f830 	bl	800ca50 <_getpid_r>
 800c9f0:	4622      	mov	r2, r4
 800c9f2:	4601      	mov	r1, r0
 800c9f4:	4628      	mov	r0, r5
 800c9f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9fa:	f000 b817 	b.w	800ca2c <_kill_r>
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d00a      	beq.n	800ca18 <_raise_r+0x4c>
 800ca02:	1c59      	adds	r1, r3, #1
 800ca04:	d103      	bne.n	800ca0e <_raise_r+0x42>
 800ca06:	2316      	movs	r3, #22
 800ca08:	6003      	str	r3, [r0, #0]
 800ca0a:	2001      	movs	r0, #1
 800ca0c:	e7e7      	b.n	800c9de <_raise_r+0x12>
 800ca0e:	2100      	movs	r1, #0
 800ca10:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ca14:	4620      	mov	r0, r4
 800ca16:	4798      	blx	r3
 800ca18:	2000      	movs	r0, #0
 800ca1a:	e7e0      	b.n	800c9de <_raise_r+0x12>

0800ca1c <raise>:
 800ca1c:	4b02      	ldr	r3, [pc, #8]	@ (800ca28 <raise+0xc>)
 800ca1e:	4601      	mov	r1, r0
 800ca20:	6818      	ldr	r0, [r3, #0]
 800ca22:	f7ff bfd3 	b.w	800c9cc <_raise_r>
 800ca26:	bf00      	nop
 800ca28:	20000014 	.word	0x20000014

0800ca2c <_kill_r>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	4d07      	ldr	r5, [pc, #28]	@ (800ca4c <_kill_r+0x20>)
 800ca30:	2300      	movs	r3, #0
 800ca32:	4604      	mov	r4, r0
 800ca34:	4608      	mov	r0, r1
 800ca36:	4611      	mov	r1, r2
 800ca38:	602b      	str	r3, [r5, #0]
 800ca3a:	f7f6 f809 	bl	8002a50 <_kill>
 800ca3e:	1c43      	adds	r3, r0, #1
 800ca40:	d102      	bne.n	800ca48 <_kill_r+0x1c>
 800ca42:	682b      	ldr	r3, [r5, #0]
 800ca44:	b103      	cbz	r3, 800ca48 <_kill_r+0x1c>
 800ca46:	6023      	str	r3, [r4, #0]
 800ca48:	bd38      	pop	{r3, r4, r5, pc}
 800ca4a:	bf00      	nop
 800ca4c:	20000884 	.word	0x20000884

0800ca50 <_getpid_r>:
 800ca50:	f7f5 bff6 	b.w	8002a40 <_getpid>

0800ca54 <__swhatbuf_r>:
 800ca54:	b570      	push	{r4, r5, r6, lr}
 800ca56:	460c      	mov	r4, r1
 800ca58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca5c:	2900      	cmp	r1, #0
 800ca5e:	b096      	sub	sp, #88	@ 0x58
 800ca60:	4615      	mov	r5, r2
 800ca62:	461e      	mov	r6, r3
 800ca64:	da0d      	bge.n	800ca82 <__swhatbuf_r+0x2e>
 800ca66:	89a3      	ldrh	r3, [r4, #12]
 800ca68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ca6c:	f04f 0100 	mov.w	r1, #0
 800ca70:	bf14      	ite	ne
 800ca72:	2340      	movne	r3, #64	@ 0x40
 800ca74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ca78:	2000      	movs	r0, #0
 800ca7a:	6031      	str	r1, [r6, #0]
 800ca7c:	602b      	str	r3, [r5, #0]
 800ca7e:	b016      	add	sp, #88	@ 0x58
 800ca80:	bd70      	pop	{r4, r5, r6, pc}
 800ca82:	466a      	mov	r2, sp
 800ca84:	f000 f848 	bl	800cb18 <_fstat_r>
 800ca88:	2800      	cmp	r0, #0
 800ca8a:	dbec      	blt.n	800ca66 <__swhatbuf_r+0x12>
 800ca8c:	9901      	ldr	r1, [sp, #4]
 800ca8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ca92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ca96:	4259      	negs	r1, r3
 800ca98:	4159      	adcs	r1, r3
 800ca9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca9e:	e7eb      	b.n	800ca78 <__swhatbuf_r+0x24>

0800caa0 <__smakebuf_r>:
 800caa0:	898b      	ldrh	r3, [r1, #12]
 800caa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800caa4:	079d      	lsls	r5, r3, #30
 800caa6:	4606      	mov	r6, r0
 800caa8:	460c      	mov	r4, r1
 800caaa:	d507      	bpl.n	800cabc <__smakebuf_r+0x1c>
 800caac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cab0:	6023      	str	r3, [r4, #0]
 800cab2:	6123      	str	r3, [r4, #16]
 800cab4:	2301      	movs	r3, #1
 800cab6:	6163      	str	r3, [r4, #20]
 800cab8:	b003      	add	sp, #12
 800caba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cabc:	ab01      	add	r3, sp, #4
 800cabe:	466a      	mov	r2, sp
 800cac0:	f7ff ffc8 	bl	800ca54 <__swhatbuf_r>
 800cac4:	9f00      	ldr	r7, [sp, #0]
 800cac6:	4605      	mov	r5, r0
 800cac8:	4639      	mov	r1, r7
 800caca:	4630      	mov	r0, r6
 800cacc:	f7fd fbc4 	bl	800a258 <_malloc_r>
 800cad0:	b948      	cbnz	r0, 800cae6 <__smakebuf_r+0x46>
 800cad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cad6:	059a      	lsls	r2, r3, #22
 800cad8:	d4ee      	bmi.n	800cab8 <__smakebuf_r+0x18>
 800cada:	f023 0303 	bic.w	r3, r3, #3
 800cade:	f043 0302 	orr.w	r3, r3, #2
 800cae2:	81a3      	strh	r3, [r4, #12]
 800cae4:	e7e2      	b.n	800caac <__smakebuf_r+0xc>
 800cae6:	89a3      	ldrh	r3, [r4, #12]
 800cae8:	6020      	str	r0, [r4, #0]
 800caea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800caee:	81a3      	strh	r3, [r4, #12]
 800caf0:	9b01      	ldr	r3, [sp, #4]
 800caf2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800caf6:	b15b      	cbz	r3, 800cb10 <__smakebuf_r+0x70>
 800caf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cafc:	4630      	mov	r0, r6
 800cafe:	f000 f81d 	bl	800cb3c <_isatty_r>
 800cb02:	b128      	cbz	r0, 800cb10 <__smakebuf_r+0x70>
 800cb04:	89a3      	ldrh	r3, [r4, #12]
 800cb06:	f023 0303 	bic.w	r3, r3, #3
 800cb0a:	f043 0301 	orr.w	r3, r3, #1
 800cb0e:	81a3      	strh	r3, [r4, #12]
 800cb10:	89a3      	ldrh	r3, [r4, #12]
 800cb12:	431d      	orrs	r5, r3
 800cb14:	81a5      	strh	r5, [r4, #12]
 800cb16:	e7cf      	b.n	800cab8 <__smakebuf_r+0x18>

0800cb18 <_fstat_r>:
 800cb18:	b538      	push	{r3, r4, r5, lr}
 800cb1a:	4d07      	ldr	r5, [pc, #28]	@ (800cb38 <_fstat_r+0x20>)
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	4604      	mov	r4, r0
 800cb20:	4608      	mov	r0, r1
 800cb22:	4611      	mov	r1, r2
 800cb24:	602b      	str	r3, [r5, #0]
 800cb26:	f7f5 fff3 	bl	8002b10 <_fstat>
 800cb2a:	1c43      	adds	r3, r0, #1
 800cb2c:	d102      	bne.n	800cb34 <_fstat_r+0x1c>
 800cb2e:	682b      	ldr	r3, [r5, #0]
 800cb30:	b103      	cbz	r3, 800cb34 <_fstat_r+0x1c>
 800cb32:	6023      	str	r3, [r4, #0]
 800cb34:	bd38      	pop	{r3, r4, r5, pc}
 800cb36:	bf00      	nop
 800cb38:	20000884 	.word	0x20000884

0800cb3c <_isatty_r>:
 800cb3c:	b538      	push	{r3, r4, r5, lr}
 800cb3e:	4d06      	ldr	r5, [pc, #24]	@ (800cb58 <_isatty_r+0x1c>)
 800cb40:	2300      	movs	r3, #0
 800cb42:	4604      	mov	r4, r0
 800cb44:	4608      	mov	r0, r1
 800cb46:	602b      	str	r3, [r5, #0]
 800cb48:	f7f5 fff2 	bl	8002b30 <_isatty>
 800cb4c:	1c43      	adds	r3, r0, #1
 800cb4e:	d102      	bne.n	800cb56 <_isatty_r+0x1a>
 800cb50:	682b      	ldr	r3, [r5, #0]
 800cb52:	b103      	cbz	r3, 800cb56 <_isatty_r+0x1a>
 800cb54:	6023      	str	r3, [r4, #0]
 800cb56:	bd38      	pop	{r3, r4, r5, pc}
 800cb58:	20000884 	.word	0x20000884

0800cb5c <_init>:
 800cb5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb5e:	bf00      	nop
 800cb60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb62:	bc08      	pop	{r3}
 800cb64:	469e      	mov	lr, r3
 800cb66:	4770      	bx	lr

0800cb68 <_fini>:
 800cb68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb6a:	bf00      	nop
 800cb6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb6e:	bc08      	pop	{r3}
 800cb70:	469e      	mov	lr, r3
 800cb72:	4770      	bx	lr
