{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684205316157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684205316157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 22:48:36 2023 " "Processing started: Mon May 15 22:48:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684205316157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205316157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6801 -c CPU_6801 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6801 -c CPU_6801" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205316157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684205316667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684205316667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/ioport/ioport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/ioport/ioport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ioport-ioport_arch " "Found design unit 1: ioport-ioport_arch" {  } { { "System6801/ioport/ioport.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/ioport.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322341 ""} { "Info" "ISGN_ENTITY_NAME" "1 ioport " "Found entity 1: ioport" {  } { { "System6801/ioport/ioport.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/ioport.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/ioport/wb_ioport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/ioport/wb_ioport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ioport-bhv_wb_ioport " "Found design unit 1: wb_ioport-bhv_wb_ioport" {  } { { "System6801/ioport/wb_ioport.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/wb_ioport.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322343 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ioport " "Found entity 1: wb_ioport" {  } { { "System6801/ioport/wb_ioport.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/wb_ioport.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/cpu01/wb_cpu01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/cpu01/wb_cpu01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu01-bhv_wb_cpu01 " "Found design unit 1: wb_cpu01-bhv_wb_cpu01" {  } { { "System6801/cpu01/wb_cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322344 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu01 " "Found entity 1: wb_cpu01" {  } { { "System6801/cpu01/wb_cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/cpu01/cpu01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/cpu01/cpu01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu01-CPU_ARCH " "Found design unit 1: cpu01-CPU_ARCH" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322349 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu01 " "Found entity 1: cpu01" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/rams/wb_lpm_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/rams/wb_lpm_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_lpm_ram-bhv_wb_lpm_ram " "Found design unit 1: wb_lpm_ram-bhv_wb_lpm_ram" {  } { { "System6801/rams/wb_lpm_ram.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_lpm_ram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322351 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_lpm_ram " "Found entity 1: wb_lpm_ram" {  } { { "System6801/rams/wb_lpm_ram.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_lpm_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/rams/wb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/rams/wb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ram-bhv_wb_ram " "Found design unit 1: wb_ram-bhv_wb_ram" {  } { { "System6801/rams/wb_ram.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322352 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "System6801/rams/wb_ram.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_ram.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/roms/wb_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/roms/wb_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_rom-bhv_wb_rom " "Found design unit 1: wb_rom-bhv_wb_rom" {  } { { "System6801/roms/wb_rom.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/roms/wb_rom.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322354 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_rom " "Found entity 1: wb_rom" {  } { { "System6801/roms/wb_rom.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/roms/wb_rom.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/cyclone_devkit/wb_cyclone_cpu68.vhd 3 1 " "Found 3 design units, including 1 entities, in source file system6801/cyclone_devkit/wb_cyclone_cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_local_pkg " "Found design unit 1: my_local_pkg" {  } { { "System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322356 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 wb_cyclone_cpu68-bhv_wb_cyclone_cpu68 " "Found design unit 2: wb_cyclone_cpu68-bhv_wb_cyclone_cpu68" {  } { { "System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322356 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cyclone_cpu68 " "Found entity 1: wb_cyclone_cpu68" {  } { { "System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuclock.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUClock " "Found entity 1: CPUClock" {  } { { "CPUClock.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et3400_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file et3400_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ET3400_ROM " "Found entity 1: ET3400_ROM" {  } { { "ET3400_ROM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressselect.v 1 1 " "Found 1 design units, including 1 entities, in source file addressselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryDecoder " "Found entity 1: memoryDecoder" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataenable.v 1 1 " "Found 1 design units, including 1 entities, in source file dataenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataEnable " "Found entity 1: dataEnable" {  } { { "dataEnable.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/dataEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et3400_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file et3400_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ET3400_RAM " "Found entity 1: ET3400_RAM" {  } { { "ET3400_RAM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressablelatch.v 1 1 " "Found 1 design units, including 1 entities, in source file addressablelatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressableLatch " "Found entity 1: AddressableLatch" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322366 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyboardDecoder.v(22) " "Verilog HDL information at KeyboardDecoder.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684205322367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboarddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDecoder " "Found entity 1: KeyboardDecoder" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322367 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyboardEmulator.v(32) " "Verilog HDL information at KeyboardEmulator.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "KeyboardEmulator.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardEmulator.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684205322368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardemulator.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardemulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardEmulator " "Found entity 1: KeyboardEmulator" {  } { { "KeyboardEmulator.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardEmulator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684205322443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardDecoder KeyboardDecoder:inst1 " "Elaborating entity \"KeyboardDecoder\" for hierarchy \"KeyboardDecoder:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 872 296 544 952 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KeyboardDecoder.v(19) " "Verilog HDL assignment warning at KeyboardDecoder.v(19): truncated value with size 32 to match size of target (4)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322445 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyboardDecoder.v(33) " "Verilog HDL assignment warning at KeyboardDecoder.v(33): truncated value with size 32 to match size of target (6)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322445 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyboardDecoder.v(37) " "Verilog HDL assignment warning at KeyboardDecoder.v(37): truncated value with size 32 to match size of target (6)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322445 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyboardDecoder.v(41) " "Verilog HDL assignment warning at KeyboardDecoder.v(41): truncated value with size 32 to match size of target (6)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322445 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyboardDecoder.v(45) " "Verilog HDL assignment warning at KeyboardDecoder.v(45): truncated value with size 32 to match size of target (6)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322445 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KeyboardDecoder.v(52) " "Verilog HDL assignment warning at KeyboardDecoder.v(52): truncated value with size 32 to match size of target (4)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322445 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KeyboardDecoder.v(53) " "Verilog HDL assignment warning at KeyboardDecoder.v(53): truncated value with size 32 to match size of target (4)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322445 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 KeyboardDecoder.v(54) " "Verilog HDL assignment warning at KeyboardDecoder.v(54): truncated value with size 32 to match size of target (3)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322445 "|Main|KeyboardDecoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUClock CPUClock:inst3 " "Elaborating entity \"CPUClock\" for hierarchy \"CPUClock:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { -128 16 280 64 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CPUClock:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CPUClock:inst3\|altpll:altpll_component\"" {  } { { "CPUClock.v" "altpll_component" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPUClock:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"CPUClock:inst3\|altpll:altpll_component\"" {  } { { "CPUClock.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPUClock:inst3\|altpll:altpll_component " "Instantiated megafunction \"CPUClock:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 3571 " "Parameter \"clk2_phase_shift\" = \"3571\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CPUClock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CPUClock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322646 ""}  } { { "CPUClock.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684205322646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cpuclock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cpuclock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUClock_altpll " "Found entity 1: CPUClock_altpll" {  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUClock_altpll CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated " "Elaborating entity \"CPUClock_altpll\" for hierarchy \"CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressableLatch AddressableLatch:inst23 " "Elaborating entity \"AddressableLatch\" for hierarchy \"AddressableLatch:inst23\"" {  } { { "Main.bdf" "inst23" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 736 -408 -224 848 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322717 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q AddressableLatch.v(10) " "Verilog HDL Always Construct warning at AddressableLatch.v(10): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] AddressableLatch.v(10) " "Inferred latch for \"Q\[0\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] AddressableLatch.v(10) " "Inferred latch for \"Q\[1\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] AddressableLatch.v(10) " "Inferred latch for \"Q\[2\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] AddressableLatch.v(10) " "Inferred latch for \"Q\[3\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] AddressableLatch.v(10) " "Inferred latch for \"Q\[4\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] AddressableLatch.v(10) " "Inferred latch for \"Q\[5\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] AddressableLatch.v(10) " "Inferred latch for \"Q\[6\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] AddressableLatch.v(10) " "Inferred latch for \"Q\[7\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 "|Main|AddressableLatch:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryDecoder memoryDecoder:inst12 " "Elaborating entity \"memoryDecoder\" for hierarchy \"memoryDecoder:inst12\"" {  } { { "Main.bdf" "inst12" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 656 552 816 832 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 AddressSelect.v(23) " "Verilog HDL assignment warning at AddressSelect.v(23): truncated value with size 16 to match size of target (10)" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322732 "|Main|memoryDecoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 AddressSelect.v(24) " "Verilog HDL assignment warning at AddressSelect.v(24): truncated value with size 16 to match size of target (9)" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322732 "|Main|memoryDecoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 AddressSelect.v(25) " "Verilog HDL assignment warning at AddressSelect.v(25): truncated value with size 16 to match size of target (7)" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322732 "|Main|memoryDecoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 AddressSelect.v(26) " "Verilog HDL assignment warning at AddressSelect.v(26): truncated value with size 16 to match size of target (4)" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684205322732 "|Main|memoryDecoder:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu01 wb_cpu01:inst " "Elaborating entity \"wb_cpu01\" for hierarchy \"wb_cpu01:inst\"" {  } { { "Main.bdf" "inst" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 184 544 752 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_alu wb_cpu01.vhd(88) " "Verilog HDL or VHDL warning at wb_cpu01.vhd(88): object \"test_alu\" assigned a value but never read" {  } { { "System6801/cpu01/wb_cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684205322740 "|Main|wb_cpu01:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_cc wb_cpu01.vhd(89) " "Verilog HDL or VHDL warning at wb_cpu01.vhd(89): object \"test_cc\" assigned a value but never read" {  } { { "System6801/cpu01/wb_cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684205322740 "|Main|wb_cpu01:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu01 wb_cpu01:inst\|cpu01:cpu0 " "Elaborating entity \"cpu01\" for hierarchy \"wb_cpu01:inst\|cpu01:cpu0\"" {  } { { "System6801/cpu01/wb_cpu01.vhd" "cpu0" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataEnable dataEnable:inst14 " "Elaborating entity \"dataEnable\" for hierarchy \"dataEnable:inst14\"" {  } { { "Main.bdf" "inst14" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 456 864 1088 536 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ET3400_ROM ET3400_ROM:inst11 " "Elaborating entity \"ET3400_ROM\" for hierarchy \"ET3400_ROM:inst11\"" {  } { { "Main.bdf" "inst11" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 472 544 760 616 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ET3400_ROM:inst11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ET3400_ROM:inst11\|altsyncram:altsyncram_component\"" {  } { { "ET3400_ROM.v" "altsyncram_component" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ET3400_ROM:inst11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ET3400_ROM:inst11\|altsyncram:altsyncram_component\"" {  } { { "ET3400_ROM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ET3400_ROM:inst11\|altsyncram:altsyncram_component " "Instantiated megafunction \"ET3400_ROM:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_6801.mif " "Parameter \"init_file\" = \"CPU_6801.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322856 ""}  } { { "ET3400_ROM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684205322856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m071 " "Found entity 1: altsyncram_m071" {  } { { "db/altsyncram_m071.tdf" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/altsyncram_m071.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m071 ET3400_ROM:inst11\|altsyncram:altsyncram_component\|altsyncram_m071:auto_generated " "Elaborating entity \"altsyncram_m071\" for hierarchy \"ET3400_ROM:inst11\|altsyncram:altsyncram_component\|altsyncram_m071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ET3400_RAM ET3400_RAM:inst16 " "Elaborating entity \"ET3400_RAM\" for hierarchy \"ET3400_RAM:inst16\"" {  } { { "Main.bdf" "inst16" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 312 888 1104 456 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ET3400_RAM:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ET3400_RAM:inst16\|altsyncram:altsyncram_component\"" {  } { { "ET3400_RAM.v" "altsyncram_component" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ET3400_RAM:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ET3400_RAM:inst16\|altsyncram:altsyncram_component\"" {  } { { "ET3400_RAM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ET3400_RAM:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"ET3400_RAM:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684205322946 ""}  } { { "ET3400_RAM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684205322946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4d1 " "Found entity 1: altsyncram_r4d1" {  } { { "db/altsyncram_r4d1.tdf" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/altsyncram_r4d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684205322986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205322986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4d1 ET3400_RAM:inst16\|altsyncram:altsyncram_component\|altsyncram_r4d1:auto_generated " "Elaborating entity \"altsyncram_r4d1\" for hierarchy \"ET3400_RAM:inst16\|altsyncram:altsyncram_component\|altsyncram_r4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardEmulator KeyboardEmulator:inst2 " "Elaborating entity \"KeyboardEmulator\" for hierarchy \"KeyboardEmulator:inst2\"" {  } { { "Main.bdf" "inst2" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 1016 328 584 1128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205322998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16ndmux 16ndmux:inst30 " "Elaborating entity \"16ndmux\" for hierarchy \"16ndmux:inst30\"" {  } { { "Main.bdf" "inst30" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 488 -640 -536 776 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205323023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "16ndmux:inst30 " "Elaborated megafunction instantiation \"16ndmux:inst30\"" {  } { { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 488 -640 -536 776 "inst30" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205323031 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector25\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector25\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684205323223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector26\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector26\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684205323223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector27\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector27\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684205323223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector28\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector28\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684205323223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector29\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector29\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684205323223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector30\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector30\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684205323223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector31\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector31\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684205323223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector32\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector32\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684205323223 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1684205323223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[6\] " "Latch AddressableLatch:inst23\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[5\] " "Latch AddressableLatch:inst23\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[4\] " "Latch AddressableLatch:inst23\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[3\] " "Latch AddressableLatch:inst23\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[2\] " "Latch AddressableLatch:inst23\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[1\] " "Latch AddressableLatch:inst23\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[0\] " "Latch AddressableLatch:inst23\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[7\] " "Latch AddressableLatch:inst23\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[6\] " "Latch AddressableLatch:inst22\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323931 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[5\] " "Latch AddressableLatch:inst22\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[4\] " "Latch AddressableLatch:inst22\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[3\] " "Latch AddressableLatch:inst22\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[2\] " "Latch AddressableLatch:inst22\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[1\] " "Latch AddressableLatch:inst22\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[0\] " "Latch AddressableLatch:inst22\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[7\] " "Latch AddressableLatch:inst22\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[6\] " "Latch AddressableLatch:inst21\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[5\] " "Latch AddressableLatch:inst21\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[4\] " "Latch AddressableLatch:inst21\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[3\] " "Latch AddressableLatch:inst21\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[2\] " "Latch AddressableLatch:inst21\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[1\] " "Latch AddressableLatch:inst21\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[0\] " "Latch AddressableLatch:inst21\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[7\] " "Latch AddressableLatch:inst21\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[6\] " "Latch AddressableLatch:inst25\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[5\] " "Latch AddressableLatch:inst25\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[4\] " "Latch AddressableLatch:inst25\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323932 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[3\] " "Latch AddressableLatch:inst25\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[2\] " "Latch AddressableLatch:inst25\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[1\] " "Latch AddressableLatch:inst25\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[0\] " "Latch AddressableLatch:inst25\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[7\] " "Latch AddressableLatch:inst25\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[6\] " "Latch AddressableLatch:inst24\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[5\] " "Latch AddressableLatch:inst24\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[4\] " "Latch AddressableLatch:inst24\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[3\] " "Latch AddressableLatch:inst24\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[2\] " "Latch AddressableLatch:inst24\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[1\] " "Latch AddressableLatch:inst24\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[0\] " "Latch AddressableLatch:inst24\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[7\] " "Latch AddressableLatch:inst24\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[6\] " "Latch AddressableLatch:inst26\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[5\] " "Latch AddressableLatch:inst26\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[4\] " "Latch AddressableLatch:inst26\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[3\] " "Latch AddressableLatch:inst26\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[2\] " "Latch AddressableLatch:inst26\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323933 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[1\] " "Latch AddressableLatch:inst26\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323934 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[0\] " "Latch AddressableLatch:inst26\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323934 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[7\] " "Latch AddressableLatch:inst26\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684205323934 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684205323934 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 752 1000 1176 768 "LEDR\[9\]" "" } { 784 1000 1176 800 "LEDR\[8\]" "" } { 824 1000 1176 840 "LEDR\[7\]" "" } { 864 1000 1176 880 "LEDR\[6\]" "" } { 1040 856 1032 1056 "LEDR\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684205326975 "|Main|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684205326975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684205327038 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684205328111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.map.smsg " "Generated suppressed messages file F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205328230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684205328389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684205328389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1322 " "Implemented 1322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684205328576 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684205328576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1237 " "Implemented 1237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684205328576 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684205328576 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1684205328576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684205328576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684205328595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 22:48:48 2023 " "Processing ended: Mon May 15 22:48:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684205328595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684205328595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684205328595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684205328595 ""}
