/*
 * SPDX-FileCopyrightText: (c) 2024 Tenstorrent Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#include "gtest/gtest.h"
#include "tests/test_utils/generate_cluster_desc.hpp"
#include "umd/device/blackhole_implementation.h"
#include "umd/device/grayskull_implementation.h"
#include "umd/device/tt_soc_descriptor.h"
#include "umd/device/wormhole_implementation.h"

using namespace tt::umd;

// Test soc descriptor API for Grayskull when there is no harvesting.
TEST(SocDescriptor, SocDescriptorGrayskullNoHarvesting) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/grayskull_10x12.yaml"), false);

    const std::vector<tt_xy_pair> grayskull_tensix_cores = tt::umd::grayskull::TENSIX_CORES;

    ASSERT_EQ(soc_desc.get_num_dram_channels(), tt::umd::grayskull::NUM_DRAM_BANKS);

    for (const tt_xy_pair& tensix_core : grayskull_tensix_cores) {
        CoreCoord core_coord = soc_desc.get_coord_at(tensix_core, CoordSystem::PHYSICAL);
        ASSERT_TRUE(core_coord.core_type == CoreType::TENSIX);
    }

    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::TENSIX).empty());
    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::DRAM).empty());
    ASSERT_EQ(soc_desc.get_all_cores().size(), grayskull::GRID_SIZE_X * grayskull::GRID_SIZE_Y);
    ASSERT_EQ(soc_desc.get_all_harvested_cores().size(), 0);
}

// Test soc descriptor API for Grayskull when there is tensix harvesting.
TEST(SocDescriptor, SocDescriptorGrayskullOneRowHarvesting) {
    const tt_xy_pair grayskull_tensix_grid_size = tt::umd::grayskull::TENSIX_GRID_SIZE;
    const std::vector<tt_xy_pair> grayskull_tensix_cores = tt::umd::grayskull::TENSIX_CORES;
    const HarvestingMasks harvesting_mask = {.tensix_harvesting_mask = (1 << 0)};

    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/grayskull_10x12.yaml"), false, harvesting_mask);

    const std::vector<CoreCoord> tensix_cores = soc_desc.get_cores(CoreType::TENSIX);

    ASSERT_EQ(tensix_cores.size(), grayskull_tensix_grid_size.x * (grayskull_tensix_grid_size.y - 1));

    size_t index = grayskull_tensix_grid_size.x;

    for (size_t core_index = 0; core_index < tensix_cores.size(); core_index++) {
        ASSERT_EQ(tensix_cores[core_index].x, grayskull_tensix_cores[index].x);
        ASSERT_EQ(tensix_cores[core_index].y, grayskull_tensix_cores[index].y);
        index++;
    }

    const std::vector<CoreCoord> harvested_cores = soc_desc.get_harvested_cores(CoreType::TENSIX);

    ASSERT_FALSE(harvested_cores.empty());

    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::DRAM).empty());

    ASSERT_EQ(
        soc_desc.get_all_cores().size(),
        grayskull::GRID_SIZE_X * grayskull::GRID_SIZE_Y - grayskull::TENSIX_GRID_SIZE.x);
    ASSERT_EQ(soc_desc.get_all_harvested_cores().size(), grayskull::TENSIX_GRID_SIZE.x);
}

// Test soc descriptor API for getting DRAM cores.
TEST(SocDescriptor, SocDescriptorGrayskullDRAM) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/grayskull_10x12.yaml"), false);

    const std::vector<std::vector<CoreCoord>> dram_cores = soc_desc.get_dram_cores();

    ASSERT_EQ(dram_cores.size(), tt::umd::grayskull::NUM_DRAM_BANKS);
    for (auto& vec : dram_cores) {
        ASSERT_EQ(vec.size(), tt::umd::grayskull::NUM_NOC_PORTS_PER_DRAM_BANK);
    }
}

// Test soc descriptor API for Wormhole when there is no harvesting.
TEST(SocDescriptor, SocDescriptorWormholeNoHarvesting) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/wormhole_b0_8x10.yaml"), true);

    const std::vector<tt_xy_pair> wormhole_tensix_cores = tt::umd::wormhole::TENSIX_CORES;

    ASSERT_EQ(soc_desc.get_num_dram_channels(), tt::umd::wormhole::NUM_DRAM_BANKS);

    for (const tt_xy_pair& tensix_core : wormhole_tensix_cores) {
        CoreCoord core_coord = soc_desc.get_coord_at(tensix_core, CoordSystem::PHYSICAL);
        ASSERT_TRUE(core_coord.core_type == CoreType::TENSIX);
    }

    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::TENSIX).empty());
    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::DRAM).empty());
    ASSERT_EQ(soc_desc.get_all_cores().size(), wormhole::GRID_SIZE_X * wormhole::GRID_SIZE_Y);
    ASSERT_EQ(soc_desc.get_all_harvested_cores().size(), 0);
}

// Test soc descriptor API for getting DRAM cores.
TEST(SocDescriptor, SocDescriptorWormholeDRAM) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/wormhole_b0_8x10.yaml"), true);

    const std::vector<std::vector<CoreCoord>> dram_cores = soc_desc.get_dram_cores();

    ASSERT_EQ(dram_cores.size(), tt::umd::wormhole::NUM_DRAM_BANKS);
    for (auto& vec : dram_cores) {
        ASSERT_EQ(vec.size(), tt::umd::wormhole::NUM_NOC_PORTS_PER_DRAM_BANK);
    }
}

// Test soc descriptor API for Wormhole when there is tensix harvesting.
TEST(SocDescriptor, SocDescriptorWormholeOneRowHarvesting) {
    const tt_xy_pair wormhole_tensix_grid_size = tt::umd::wormhole::TENSIX_GRID_SIZE;
    const std::vector<tt_xy_pair> wormhole_tensix_cores = tt::umd::wormhole::TENSIX_CORES;
    const HarvestingMasks harvesting_masks = {.tensix_harvesting_mask = (1 << 0)};

    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/wormhole_b0_8x10.yaml"), true, harvesting_masks);

    const std::vector<CoreCoord> tensix_cores = soc_desc.get_cores(CoreType::TENSIX);

    ASSERT_EQ(tensix_cores.size(), wormhole_tensix_grid_size.x * (wormhole_tensix_grid_size.y - 1));

    size_t index = wormhole_tensix_grid_size.x;

    for (size_t core_index = 0; core_index < tensix_cores.size(); core_index++) {
        ASSERT_EQ(tensix_cores[core_index].x, wormhole_tensix_cores[index].x);
        ASSERT_EQ(tensix_cores[core_index].y, wormhole_tensix_cores[index].y);
        index++;
    }

    const std::vector<CoreCoord> harvested_cores = soc_desc.get_harvested_cores(CoreType::TENSIX);

    ASSERT_FALSE(harvested_cores.empty());

    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::DRAM).empty());

    ASSERT_EQ(
        soc_desc.get_all_cores().size(), wormhole::GRID_SIZE_X * wormhole::GRID_SIZE_Y - wormhole::TENSIX_GRID_SIZE.x);
    ASSERT_EQ(soc_desc.get_all_harvested_cores().size(), wormhole::TENSIX_GRID_SIZE.x);
}

// Test ETH translation from logical to physical coordinates.
TEST(SocDescriptor, SocDescriptorWormholeETHLogicalToPhysical) {
    const tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/wormhole_b0_8x10.yaml"), true);

    const std::vector<tt_xy_pair>& wormhole_eth_cores = tt::umd::wormhole::ETH_CORES;
    const uint32_t num_eth_channels = soc_desc.get_num_eth_channels();
    const std::vector<CoreCoord> eth_cores = soc_desc.get_cores(CoreType::ETH);

    size_t index = 0;
    for (size_t eth_channel = 0; eth_channel < num_eth_channels; eth_channel++) {
        const CoreCoord eth_logical = CoreCoord(0, eth_channel, CoreType::ETH, CoordSystem::LOGICAL);
        const CoreCoord eth_physical = soc_desc.translate_coord_to(eth_logical, CoordSystem::PHYSICAL);
        const CoreCoord eth_virtual = soc_desc.translate_coord_to(eth_logical, CoordSystem::VIRTUAL);

        EXPECT_EQ(eth_physical.x, wormhole_eth_cores[index].x);
        EXPECT_EQ(eth_physical.y, wormhole_eth_cores[index].y);

        EXPECT_EQ(eth_virtual.x, wormhole_eth_cores[index].x);
        EXPECT_EQ(eth_virtual.y, wormhole_eth_cores[index].y);

        EXPECT_EQ(eth_cores[index].x, wormhole_eth_cores[index].x);
        EXPECT_EQ(eth_cores[index].y, wormhole_eth_cores[index].y);

        index++;
    }
}

// Test ETH translation from logical to physical coordinates.
TEST(SocDescriptor, SocDescriptorBlackholeETHHarvesting) {
    const size_t num_eth_cores = tt::umd::blackhole::ETH_CORES.size();
    const size_t num_harvested_eth_cores = 2;
    const size_t num_eth_channels = tt::umd::blackhole::NUM_ETH_CHANNELS;
    const std::vector<tt_xy_pair> blackhole_eth_cores = tt::umd::blackhole::ETH_CORES;
    for (size_t eth_harvesting_mask = 0; eth_harvesting_mask < (1 << num_eth_cores); eth_harvesting_mask++) {
        if (CoordinateManager::get_num_harvested(eth_harvesting_mask) != num_harvested_eth_cores) {
            continue;
        }

        const HarvestingMasks harvesting_masks = {.eth_harvesting_mask = eth_harvesting_mask};

        tt_SocDescriptor soc_desc(
            test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_type2.yaml"), true, harvesting_masks);

        const std::vector<CoreCoord> eth_cores = soc_desc.get_cores(CoreType::ETH);

        ASSERT_EQ(soc_desc.get_all_cores().size(), blackhole::GRID_SIZE_X * blackhole::GRID_SIZE_Y - 2);
        ASSERT_EQ(soc_desc.get_all_harvested_cores().size(), 2);

        EXPECT_EQ(eth_cores.size(), num_eth_channels - num_harvested_eth_cores);

        const std::vector<CoreCoord> harvested_eth_cores = soc_desc.get_harvested_cores(CoreType::ETH);

        EXPECT_EQ(harvested_eth_cores.size(), num_harvested_eth_cores);

        size_t index_harvested = 0;
        size_t index_unharvested = 0;
        for (size_t x = 0; x < num_eth_channels; x++) {
            if (eth_harvesting_mask & (1 << x)) {
                EXPECT_EQ(harvested_eth_cores[index_harvested].x, blackhole_eth_cores[x].x);
                EXPECT_EQ(harvested_eth_cores[index_harvested].y, blackhole_eth_cores[x].y);
                index_harvested++;
            } else {
                EXPECT_EQ(eth_cores[index_unharvested].x, blackhole_eth_cores[x].x);
                EXPECT_EQ(eth_cores[index_unharvested].y, blackhole_eth_cores[x].y);
                index_unharvested++;
            }
        }
    }
}

// Test soc descriptor API for Blackhole when there is no harvesting.
TEST(SocDescriptor, SocDescriptorBlackholeNoHarvesting) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_no_eth.yaml"), true);

    const std::vector<tt_xy_pair> blackhole_tensix_cores = tt::umd::blackhole::TENSIX_CORES;

    ASSERT_EQ(soc_desc.get_num_dram_channels(), tt::umd::blackhole::NUM_DRAM_BANKS);

    for (const tt_xy_pair& tensix_core : blackhole_tensix_cores) {
        CoreCoord core_coord = soc_desc.get_coord_at(tensix_core, CoordSystem::PHYSICAL);
        ASSERT_TRUE(core_coord.core_type == CoreType::TENSIX);
    }

    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::TENSIX).empty());
    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::DRAM).empty());
    ASSERT_EQ(soc_desc.get_all_cores().size(), blackhole::GRID_SIZE_X * blackhole::GRID_SIZE_Y);
    ASSERT_EQ(soc_desc.get_all_harvested_cores().size(), 0);
}

// Test soc descriptor API for Blackhole when there is tensix harvesting.
TEST(SocDescriptor, SocDescriptorBlackholeOneRowHarvesting) {
    const tt_xy_pair blackhole_tensix_grid_size = tt::umd::blackhole::TENSIX_GRID_SIZE;
    const std::vector<tt_xy_pair> blackhole_tensix_cores = tt::umd::blackhole::TENSIX_CORES;

    const HarvestingMasks harvesting_masks = {.tensix_harvesting_mask = 1};

    tt_SocDescriptor soc_desc(
        test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_no_eth.yaml"), true, harvesting_masks);

    const std::vector<CoreCoord> tensix_cores = soc_desc.get_cores(CoreType::TENSIX);

    ASSERT_EQ(tensix_cores.size(), (blackhole_tensix_grid_size.x - 1) * blackhole_tensix_grid_size.y);

    size_t index = 1;

    for (size_t core_index = 0; core_index < tensix_cores.size(); core_index++) {
        ASSERT_EQ(tensix_cores[core_index].x, blackhole_tensix_cores[index].x);
        ASSERT_EQ(tensix_cores[core_index].y, blackhole_tensix_cores[index].y);
        index++;
        if (index % blackhole_tensix_grid_size.x == 0) {
            index++;
        }
    }

    const std::vector<CoreCoord> harvested_cores = soc_desc.get_harvested_cores(CoreType::TENSIX);

    ASSERT_FALSE(harvested_cores.empty());

    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::DRAM).empty());

    ASSERT_EQ(
        soc_desc.get_all_cores().size(),
        blackhole::GRID_SIZE_X * blackhole::GRID_SIZE_Y - blackhole::TENSIX_GRID_SIZE.y);
    ASSERT_EQ(soc_desc.get_all_harvested_cores().size(), blackhole::TENSIX_GRID_SIZE.y);
}

// Test soc descriptor API for getting DRAM cores.
TEST(SocDescriptor, SocDescriptorBlackholeDRAM) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_no_eth.yaml"), true);

    const std::vector<std::vector<CoreCoord>> dram_cores = soc_desc.get_dram_cores();

    ASSERT_EQ(dram_cores.size(), tt::umd::blackhole::NUM_DRAM_BANKS);
    for (auto& vec : dram_cores) {
        ASSERT_EQ(vec.size(), tt::umd::blackhole::NUM_NOC_PORTS_PER_DRAM_BANK);
    }
}

// Test soc descriptor API for Blackhole when there is DRAM harvesting.
TEST(SocDescriptor, SocDescriptorBlackholeDRAMHarvesting) {
    const tt_xy_pair blackhole_tensix_grid_size = tt::umd::blackhole::TENSIX_GRID_SIZE;
    const std::vector<tt_xy_pair> blackhole_tensix_cores = tt::umd::blackhole::TENSIX_CORES;
    const std::vector<tt_xy_pair> blackhole_dram_cores = tt::umd::blackhole::DRAM_CORES;
    const size_t num_dram_banks = tt::umd::blackhole::NUM_DRAM_BANKS;
    const size_t num_noc_ports_per_bank = tt::umd::blackhole::NUM_NOC_PORTS_PER_DRAM_BANK;

    const HarvestingMasks harvesting_masks = {.tensix_harvesting_mask = 0, .dram_harvesting_mask = 1};

    tt_SocDescriptor soc_desc(
        test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_no_eth.yaml"), true, harvesting_masks);

    const std::vector<CoreCoord> tensix_cores = soc_desc.get_cores(CoreType::TENSIX);

    ASSERT_EQ(tensix_cores.size(), blackhole_tensix_grid_size.x * blackhole_tensix_grid_size.y);

    size_t index = 0;
    for (size_t core_index = 0; core_index < tensix_cores.size(); core_index++) {
        ASSERT_EQ(tensix_cores[core_index].x, blackhole_tensix_cores[index].x);
        ASSERT_EQ(tensix_cores[core_index].y, blackhole_tensix_cores[index].y);
        index++;
    }

    ASSERT_TRUE(soc_desc.get_harvested_cores(CoreType::TENSIX).empty());
    ASSERT_EQ(soc_desc.get_all_cores().size(), blackhole::GRID_SIZE_X * blackhole::GRID_SIZE_Y - 3);
    ASSERT_EQ(soc_desc.get_all_harvested_cores().size(), 3);

    const std::vector<CoreCoord> dram_cores = soc_desc.get_cores(CoreType::DRAM);

    ASSERT_EQ(dram_cores.size(), (num_dram_banks - 1) * num_noc_ports_per_bank);

    const std::vector<CoreCoord> harvested_dram_cores = soc_desc.get_harvested_cores(CoreType::DRAM);

    ASSERT_EQ(harvested_dram_cores.size(), num_noc_ports_per_bank);

    for (size_t core_index = 0; core_index < num_noc_ports_per_bank; core_index++) {
        ASSERT_EQ(harvested_dram_cores[core_index].x, blackhole_dram_cores[core_index].x);
        ASSERT_EQ(harvested_dram_cores[core_index].y, blackhole_dram_cores[core_index].y);
    }
}

TEST(SocDescriptor, CustomSocDescriptor) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/blackhole_simulation_1x2.yaml"), true);

    const CoreCoord tensix_core_01 = CoreCoord(0, 1, CoreType::TENSIX, CoordSystem::PHYSICAL);
    const CoreCoord tensix_core_01_virtual = soc_desc.translate_coord_to(tensix_core_01, CoordSystem::VIRTUAL);
    const CoreCoord tensix_core_01_logical = soc_desc.translate_coord_to(tensix_core_01, CoordSystem::LOGICAL);
    const CoreCoord tensix_core_01_translated = soc_desc.translate_coord_to(tensix_core_01, CoordSystem::TRANSLATED);

    EXPECT_EQ(tensix_core_01_virtual.x, tensix_core_01.x);
    EXPECT_EQ(tensix_core_01_virtual.y, tensix_core_01.y);

    EXPECT_EQ(tensix_core_01_virtual.x, tensix_core_01_translated.x);
    EXPECT_EQ(tensix_core_01_virtual.y, tensix_core_01_translated.y);

    EXPECT_EQ(tensix_core_01_logical.x, 0);
    EXPECT_EQ(tensix_core_01_logical.y, 0);

    const CoreCoord tensix_core_11 = CoreCoord(1, 1, CoreType::TENSIX, CoordSystem::PHYSICAL);
    const CoreCoord tensix_core_11_virtual = soc_desc.translate_coord_to(tensix_core_11, CoordSystem::VIRTUAL);
    const CoreCoord tensix_core_11_logical = soc_desc.translate_coord_to(tensix_core_11, CoordSystem::LOGICAL);
    const CoreCoord tensix_core_11_translated = soc_desc.translate_coord_to(tensix_core_11, CoordSystem::TRANSLATED);

    EXPECT_EQ(tensix_core_11_virtual.x, tensix_core_11.x);
    EXPECT_EQ(tensix_core_11_virtual.y, tensix_core_11.y);

    EXPECT_EQ(tensix_core_11_virtual.x, tensix_core_11_translated.x);
    EXPECT_EQ(tensix_core_11_virtual.y, tensix_core_11_translated.y);

    EXPECT_EQ(tensix_core_11_logical.x, 1);
    EXPECT_EQ(tensix_core_11_logical.y, 0);

    std::vector<CoreCoord> cores = soc_desc.get_cores(CoreType::TENSIX);
    EXPECT_EQ(cores.size(), 2);

    EXPECT_EQ(cores[0], tensix_core_01);
    EXPECT_EQ(cores[1], tensix_core_11);

    std::vector<CoreCoord> harvested_tensix_cores = soc_desc.get_harvested_cores(CoreType::TENSIX);
    EXPECT_TRUE(harvested_tensix_cores.empty());

    const CoreCoord dram_core_10 = CoreCoord(1, 0, CoreType::DRAM, CoordSystem::PHYSICAL);
    const CoreCoord dram_core_10_virtual = soc_desc.translate_coord_to(dram_core_10, CoordSystem::VIRTUAL);
    const CoreCoord dram_core_10_logical = soc_desc.translate_coord_to(dram_core_10, CoordSystem::LOGICAL);
    const CoreCoord dram_core_10_translated = soc_desc.translate_coord_to(dram_core_10, CoordSystem::TRANSLATED);

    EXPECT_EQ(dram_core_10_virtual.x, dram_core_10.x);
    EXPECT_EQ(dram_core_10_virtual.y, dram_core_10.y);

    EXPECT_EQ(dram_core_10.x, dram_core_10_translated.x);
    EXPECT_EQ(dram_core_10.y, dram_core_10_translated.y);

    EXPECT_EQ(dram_core_10_logical.x, 0);
    EXPECT_EQ(dram_core_10_logical.y, 0);

    EXPECT_EQ(soc_desc.get_num_dram_channels(), 1);
}

TEST(SocDescriptor, SocDescriptorGrayskullMultipleCoordinateSystems) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/grayskull_10x12.yaml"), false);

    const std::vector<tt_xy_pair> cores_physical = tt::umd::grayskull::TENSIX_CORES;

    std::vector<CoreCoord> virtual_from_physical;
    std::vector<CoreCoord> logical_from_physical;
    std::vector<CoreCoord> translated_from_physical;

    for (const tt_xy_pair& physical_core : cores_physical) {
        const CoreCoord core(physical_core.x, physical_core.y, CoreType::TENSIX, CoordSystem::PHYSICAL);
        virtual_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::VIRTUAL));
        logical_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::LOGICAL));
        translated_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::TRANSLATED));
    }

    std::vector<CoreCoord> cores_virtual = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::VIRTUAL);
    std::vector<CoreCoord> cores_logical = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::LOGICAL);
    std::vector<CoreCoord> cores_translated = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::TRANSLATED);

    EXPECT_TRUE(virtual_from_physical == cores_virtual);
    EXPECT_TRUE(logical_from_physical == cores_logical);
    EXPECT_TRUE(translated_from_physical == cores_translated);
}

TEST(SocDescriptor, SocDescriptorWormholeMultipleCoordinateSystems) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/wormhole_b0_8x10.yaml"), true);

    const std::vector<tt_xy_pair> cores_physical = tt::umd::wormhole::TENSIX_CORES;

    std::vector<CoreCoord> virtual_from_physical;
    std::vector<CoreCoord> logical_from_physical;
    std::vector<CoreCoord> translated_from_physical;

    for (const tt_xy_pair& physical_core : cores_physical) {
        const CoreCoord core(physical_core.x, physical_core.y, CoreType::TENSIX, CoordSystem::PHYSICAL);
        virtual_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::VIRTUAL));
        logical_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::LOGICAL));
        translated_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::TRANSLATED));
    }

    std::vector<CoreCoord> cores_virtual = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::VIRTUAL);
    std::vector<CoreCoord> cores_logical = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::LOGICAL);
    std::vector<CoreCoord> cores_translated = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::TRANSLATED);

    EXPECT_TRUE(virtual_from_physical == cores_virtual);
    EXPECT_TRUE(logical_from_physical == cores_logical);
    EXPECT_TRUE(translated_from_physical == cores_translated);
}

TEST(SocDescriptor, SocDescriptorBlackholeMultipleCoordinateSystems) {
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_no_eth.yaml"), true);

    const std::vector<tt_xy_pair> cores_physical = tt::umd::blackhole::TENSIX_CORES;

    std::vector<CoreCoord> virtual_from_physical;
    std::vector<CoreCoord> logical_from_physical;
    std::vector<CoreCoord> translated_from_physical;

    for (const tt_xy_pair& physical_core : cores_physical) {
        const CoreCoord core(physical_core.x, physical_core.y, CoreType::TENSIX, CoordSystem::PHYSICAL);
        virtual_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::VIRTUAL));
        logical_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::LOGICAL));
        translated_from_physical.push_back(soc_desc.translate_coord_to(core, CoordSystem::TRANSLATED));
    }

    std::vector<CoreCoord> cores_virtual = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::VIRTUAL);
    std::vector<CoreCoord> cores_logical = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::LOGICAL);
    std::vector<CoreCoord> cores_translated = soc_desc.get_cores(CoreType::TENSIX, CoordSystem::TRANSLATED);

    EXPECT_TRUE(virtual_from_physical == cores_virtual);
    EXPECT_TRUE(logical_from_physical == cores_logical);
    EXPECT_TRUE(translated_from_physical == cores_translated);
}

TEST(SocDescriptor, SocDescriptorGrayskullNoLogicalForHarvestedCores) {
    const HarvestingMasks harvesting_masks = {.tensix_harvesting_mask = 1};
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/grayskull_10x12.yaml"), false, harvesting_masks);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::TENSIX, CoordSystem::LOGICAL), std::runtime_error);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::DRAM, CoordSystem::LOGICAL), std::runtime_error);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::ETH, CoordSystem::LOGICAL), std::runtime_error);
}

TEST(SocDescriptor, SocDescriptorWormholeNoLogicalForHarvestedCores) {
    const HarvestingMasks harvesting_masks = {.tensix_harvesting_mask = 1};
    tt_SocDescriptor soc_desc(test_utils::GetAbsPath("tests/soc_descs/wormhole_b0_8x10.yaml"), true, harvesting_masks);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::TENSIX, CoordSystem::LOGICAL), std::runtime_error);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::DRAM, CoordSystem::LOGICAL), std::runtime_error);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::ETH, CoordSystem::LOGICAL), std::runtime_error);
}

TEST(SocDescriptor, SocDescriptorBlackholeNoLogicalForHarvestedCores) {
    const HarvestingMasks harvesting_masks = {.tensix_harvesting_mask = 1};
    tt_SocDescriptor soc_desc(
        test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_no_eth.yaml"), true, harvesting_masks);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::TENSIX, CoordSystem::LOGICAL), std::runtime_error);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::DRAM, CoordSystem::LOGICAL), std::runtime_error);

    EXPECT_THROW(soc_desc.get_harvested_cores(CoreType::ETH, CoordSystem::LOGICAL), std::runtime_error);
}

TEST(SocDescriptor, NocTranslation) {
    // Test when noc translation is disabled.
    {
        const HarvestingMasks harvesting_masks = {.tensix_harvesting_mask = 1};
        tt_SocDescriptor soc_desc(
            test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_no_eth.yaml"), false, harvesting_masks);

        const CoreCoord tensix_core = CoreCoord(2, 2, CoreType::TENSIX, CoordSystem::PHYSICAL);
        const CoreCoord tensix_core_virtual = soc_desc.translate_coord_to(tensix_core, CoordSystem::VIRTUAL);
        const CoreCoord tensix_core_translated = soc_desc.translate_coord_to(tensix_core, CoordSystem::TRANSLATED);

        EXPECT_EQ((tt_xy_pair)tensix_core_translated, (tt_xy_pair)tensix_core);
        EXPECT_NE((tt_xy_pair)tensix_core_translated, (tt_xy_pair)tensix_core_virtual);
    }
    // Test when noc translation is enabled.
    {
        const HarvestingMasks harvesting_masks = {.tensix_harvesting_mask = 1};
        tt_SocDescriptor soc_desc(
            test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch_no_eth.yaml"), true, harvesting_masks);

        const CoreCoord tensix_core = CoreCoord(2, 2, CoreType::TENSIX, CoordSystem::PHYSICAL);
        const CoreCoord tensix_core_virtual = soc_desc.translate_coord_to(tensix_core, CoordSystem::VIRTUAL);
        const CoreCoord tensix_core_translated = soc_desc.translate_coord_to(tensix_core, CoordSystem::TRANSLATED);

        EXPECT_NE((tt_xy_pair)tensix_core_translated, (tt_xy_pair)tensix_core);
        EXPECT_EQ((tt_xy_pair)tensix_core_translated, (tt_xy_pair)tensix_core_virtual);
    }
}

TEST(SocDescriptor, BoardBasedPCIE) {
    // Expect invalid configuration to throw an exception.
    EXPECT_ANY_THROW(tt_SocDescriptor soc_desc(
        test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch.yaml"), true, {0, 0, 0}, BoardType::P100, true));
    EXPECT_ANY_THROW(tt_SocDescriptor soc_desc(
        test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch.yaml"), true, {0, 0, 0}, BoardType::P150, true));
    EXPECT_ANY_THROW(tt_SocDescriptor soc_desc(
        test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch.yaml"), true, {0, 0, 0}, BoardType::E300, false));

    // Verify expected PCI cores.
    std::map<std::pair<BoardType, bool>, uint32_t> board_configuration_to_pcie_x_location = {
        {{BoardType::P100, false}, 11},
        {{BoardType::P150, false}, 2},
        {{BoardType::P300, true}, 11},
        {{BoardType::P300, false}, 2},
    };

    for (const auto& [board_configuration, expected_pcie_x_location] : board_configuration_to_pcie_x_location) {
        tt_SocDescriptor soc_desc(
            test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch.yaml"),
            true,
            {0, 0, 0},
            board_configuration.first,
            board_configuration.second);

        const std::vector<CoreCoord> pcie_cores = soc_desc.get_cores(CoreType::PCIE);
        ASSERT_EQ(pcie_cores.size(), 1);
        EXPECT_EQ(pcie_cores[0].x, expected_pcie_x_location);
    }

    // If board type is not provided, just pass through what was described by the soc descriptor.
    EXPECT_EQ(
        tt_SocDescriptor(test_utils::GetAbsPath("tests/soc_descs/blackhole_140_arch.yaml"), true)
            .get_cores(CoreType::PCIE)
            .size(),
        2);
}
