
demo.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000188 l    d  .text	00000000 .text
08007158 l    d  .rodata	00000000 .rodata
0800737c l    d  .ARM	00000000 .ARM
08007384 l    d  .init_array	00000000 .init_array
0800738c l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
200008a0 l    d  .bss	00000000 .bss
200009d8 l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 /tmp/ccDRrx2d.o
f1e0f85f l       *ABS*	00000000 BootRAM
0800175c l       .text	00000000 LoopCopyDataInit
08001754 l       .text	00000000 CopyDataInit
08001770 l       .text	00000000 LoopFillZerobss
0800176a l       .text	00000000 FillZerobss
08001782 l       .text	00000000 LoopForever
0800179c l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
0800713c l     O .text	00000000 __EH_FRAME_BEGIN__
08000188 l     F .text	00000000 deregister_tm_clones
080001b0 l     F .text	00000000 register_tm_clones
080001e0 l     F .text	00000000 __do_global_dtors_aux
200008a0 l       .bss	00000000 completed.6140
0800738c l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
08000210 l     F .text	00000000 frame_dummy
200008a4 l       .bss	00000000 object.6145
08007388 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0800140c l     F .text	00000018 register_fini
00000000 l    df *ABS*	00000000 syscalls.c
08001424 l     F .text	0000003a findslot
08001460 l     F .text	0000001c checkerror.part.0
200008bc l     O .bss	00000004 heap_end.5771
200008c0 l     O .bss	000000a0 openfiles
00000000 l    df *ABS*	00000000 main.c
20000960 l     O .bss	0000003c I2cHandle.7523
00000000 l    df *ABS*	00000000 system_stm32f3xx.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_rcc.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal.c
2000099c l     O .bss	00000004 uwTick
00000000 l    df *ABS*	00000000 stm32f3xx_hal_cortex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_gpio.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_i2c.c
08002500 l     F .text	00000024 I2C_TransferConfig
08002524 l     F .text	00000078 I2C_IsAcknowledgeFailed
0800259c l     F .text	00000068 I2C_WaitOnFlagUntilTimeout
08002604 l     F .text	00000050 I2C_WaitOnTXISFlagUntilTimeout
08002654 l     F .text	00000062 I2C_RequestMemoryRead
080026b6 l     F .text	0000004c I2C_WaitOnSTOPFlagUntilTimeout
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 findfp.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 setbuf.c
00000000 l    df *ABS*	00000000 setvbuf.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
08004788 l     F .text	00000078 __sbprintf
08007200 l     O .rodata	00000010 zeroes.6775
08007254 l     O .rodata	00000010 blanks.6774
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 dtoa.c
0800491c l     F .text	0000012c quorem
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 locale.c
20000840 l     O .data	00000038 lconv
20000878 l     O .data	00000020 lc_ctype_charset
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
08007370 l     O .rodata	0000000c p05.5266
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 vfprintf.c
08006e20 l     F .text	0000007a __sprint_r.part.0
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.8.2/armv7e-m/fpu/crti.o
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.8.2/armv7e-m/fpu/crtn.o
00000000 l    df *ABS*	00000000 impure.c
20000000 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 
00000400 l       *ABS*	00000000 _Min_Stack_Size
00000000 l       *UND*	00000000 HAL_DMA_Start_IT
08007390 l       .fini_array	00000000 __fini_array_end
200008a0 l       .bss	00000000 __bss_start__
00000000 l       *UND*	00000000 HAL_SPI_Init
00000000 l       *UND*	00000000 HAL_SPI_DeInit
200009d8 l       .bss	00000000 __bss_end__
00000200 l       *ABS*	00000000 _Min_Heap_Size
00000000 l       *UND*	00000000 HAL_DMA_Abort
00000000 l       *UND*	00000000 HAL_SPI_GetState
0800738c l       .fini_array	00000000 __fini_array_start
00000000 l       *UND*	00000000 HAL_SPI_TransmitReceive
0800738c l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 __end__
08007384 l       .init_array	00000000 __preinit_array_end
08007384 l       .init_array	00000000 __init_array_start
08007384 l       .init_array	00000000 __preinit_array_start
0800179c  w    F .text	00000002 RTC_Alarm_IRQHandler
0800179c  w    F .text	00000002 TIM8_TRG_COM_IRQHandler
0800179c  w    F .text	00000002 TIM8_CC_IRQHandler
08006ffc g     F .text	00000026 _isatty_r
08000bec g     F .text	00000012 .hidden __aeabi_dcmple
08000cd4 g     F .text	0000002e .hidden __gnu_uldivmod_helper
08002fa0 g     F .text	00000062 _puts_r
08000b28 g     F .text	0000007a .hidden __cmpdf2
0800612c g     F .text	0000002a _lseek_r
0800179c  w    F .text	00000002 DebugMon_Handler
08000b28 g     F .text	0000007a .hidden __eqdf2
08000d08 g     F .text	000002ac .hidden __divdi3
08000698 g     F .text	0000005a .hidden __floatdidf
08002f78 g     F .text	00000028 printf
080070c8 g     F .text	00000058 _wcrtomb_r
080022c0 g     F .text	00000064 HAL_NVIC_SetPriority
0800179c  w    F .text	00000002 TIM1_CC_IRQHandler
080031bc g     F .text	00000020 __sseek
080028c0 g     F .text	000000f6 __sinit
08007024 g     F .text	000000a4 __swbuf_r
0800179c  w    F .text	00000002 HardFault_Handler
08002f74 g     F .text	00000002 __malloc_unlock
0800179c  w    F .text	00000002 USB_HP_IRQHandler
0800179c  w    F .text	00000002 SysTick_Handler
080024f4 g     F .text	0000000a HAL_GPIO_WritePin
0800179c  w    F .text	00000002 PVD_IRQHandler
080062dc g     F .text	000000c2 memmove
0800179c  w    F .text	00000002 TAMP_STAMP_IRQHandler
08007390 g       *ABS*	00000000 _sidata
08002210 g     F .text	00000034 HAL_RCC_GetHCLKFreq
0800179c  w    F .text	00000002 PendSV_Handler
0800179c  w    F .text	00000002 NMI_Handler
080063a0 g     F .text	0000004c _Balloc
08007384 g       .ARM	00000000 __exidx_end
0800179c  w    F .text	00000002 EXTI3_IRQHandler
080021ac g     F .text	00000064 HAL_RCC_GetSysClockFreq
08000b18 g     F .text	0000008a .hidden __gtdf2
080028a8 g     F .text	0000000c __errno
080071ec g     O .rodata	00000010 aAPBAHBPrescTable
08002704 g     F .text	00000096 HAL_I2C_Init
08002244  w    F .text	00000002 HAL_MspInit
08006fd4 g     F .text	00000028 _fstat_r
200009d4 g     O .bss	00000004 errno
08007154 g       .text	00000000 _etext
200008a0 g       .bss	00000000 _sbss
08000bb4 g     F .text	00000010 .hidden __aeabi_cdcmple
08002350 g     F .text	000001a4 HAL_GPIO_Init
08000250 g     F .text	00000134 memcpy
08000ba4 g     F .text	00000020 .hidden __aeabi_cdrcmple
0800304c g     F .text	00000112 setvbuf
200008a0 g     O .data	00000000 .hidden __TMC_END__
080028b4 g     F .text	0000000c _cleanup_r
08000628 g     F .text	00000022 .hidden __floatsidf
08000b20 g     F .text	00000082 .hidden __ltdf2
0800179c  w    F .text	00000002 USB_HP_CAN_TX_IRQHandler
0800179c  w    F .text	00000002 EXTI0_IRQHandler
0800179c  w    F .text	00000002 I2C2_EV_IRQHandler
08000c78 g     F .text	00000000 .hidden __aeabi_uldivmod
08003004 g     F .text	00000010 puts
0800179c  w    F .text	00000002 FPU_IRQHandler
2000042c g     O .data	00000004 SystemCoreClock
08006dcc g     F .text	00000054 __fpclassifyd
0800179c  w    F .text	00000002 TIM1_UP_TIM16_IRQHandler
0800623c g     F .text	00000010 malloc
080016f4  w    F .text	0000001c _fstat
08007280 g     O .rodata	000000c8 __mprec_tens
0800179c  w    F .text	00000002 UsageFault_Handler
08006108 g     F .text	0000000a __locale_charset
0800179c  w    F .text	00000002 ADC1_2_IRQHandler
200009a8 g     O .bss	00000004 __malloc_top_pad
080016a8 g     F .text	0000004a _swistat
20000898 g     O .data	00000004 __mb_cur_max
08000608 g     F .text	0000001e .hidden __aeabi_ui2d
08006120 g     F .text	0000000a _localeconv_r
08006530 g     F .text	00000012 __i2b
08005df4 g     F .text	00000314 __sfvwrite_r
20000000 g       .data	00000000 _sdata
0800179c  w    F .text	00000002 SPI1_IRQHandler
0800179c  w    F .text	00000002 CAN_SCE_IRQHandler
08000384 g     F .text	00000000 .hidden __aeabi_drsub
08003014 g     F .text	00000026 _sbrk_r
0800179c  w    F .text	00000002 TIM6_DAC_IRQHandler
080069c0 g     F .text	0000002a _read_r
08000bd8 g     F .text	00000012 .hidden __aeabi_dcmplt
08005998 g     F .text	00000082 _fclose_r
200009a4 g     O .bss	00000004 __malloc_max_sbrked_mem
08002324 g     F .text	0000002c HAL_SYSTICK_Config
0800064c g     F .text	0000003a .hidden __extendsfdf2
08000948 g     F .text	000001d0 .hidden __aeabi_ddiv
0800179c  w    F .text	00000002 TIM8_UP_IRQHandler
08000390 g     F .text	00000276 .hidden __adddf3
0800737c g       .ARM	00000000 __exidx_start
080006f4 g     F .text	00000254 .hidden __aeabi_dmul
08001710 g     F .text	0000003c _isatty
0800715c g     O .rodata	00000004 _global_impure_ptr
080069ec g     F .text	000003de _realloc_r
08001270 g     F .text	0000005a __libc_init_array
0800179c  w    F .text	00000002 DMA2_Channel2_IRQHandler
08000fb4 g     F .text	0000027a .hidden __udivdi3
0800179c  w    F .text	00000002 DMA1_Channel4_IRQHandler
08006f14 g     F .text	000000be _fputwc_r
08007348 g     O .rodata	00000028 __mprec_bigtens
08000608 g     F .text	0000001e .hidden __floatunsidf
08001670 g     F .text	00000036 _sbrk
080067f4 g     F .text	00000042 __mcmp
0800713c g     F .text	00000000 _init
0800179c  w    F .text	00000002 USART3_IRQHandler
0800123c g     F .text	00000032 __libc_fini_array
080071cc g     O .rodata	00000010 aPredivFactorTable
200009d8 g       .bss	00000000 _ebss
0800179c  w    F .text	00000002 DMA1_Channel7_IRQHandler
0800279c g     F .text	00000104 HAL_I2C_Mem_Read
0800174c  w    F .text	00000038 Reset_Handler
08006498 g     F .text	0000003c __hi0bits
08000c28 g     F .text	0000004e .hidden __fixdfsi
0800179c  w    F .text	00000002 UART5_IRQHandler
0800179c  w    F .text	00000002 ADC3_IRQHandler
0800226c g     F .text	00000024 HAL_Init
0800179c  w    F .text	00000002 TIM4_IRQHandler
08000390 g     F .text	00000276 .hidden __aeabi_dadd
08000b20 g     F .text	00000082 .hidden __ledf2
0800179c  w    F .text	00000002 CAN_RX1_IRQHandler
0800179c  w    F .text	00000002 DMA2_Channel1_IRQHandler
08006698 g     F .text	0000009e __pow5mult
08000688 g     F .text	0000006a .hidden __aeabi_ul2d
00000000  w      *UND*	00000000 __deregister_frame_info
200009d8 g       ._user_heap_stack	00000000 end
0800179c  w    F .text	00000002 I2C1_EV_IRQHandler
00000000  w      *UND*	00000000 _ITM_registerTMCloneTable
08000c14 g     F .text	00000012 .hidden __aeabi_dcmpgt
0800179c  w    F .text	00000002 DMA1_Channel6_IRQHandler
0800179c  w    F .text	00000002 UART4_IRQHandler
0800179c  w    F .text	00000002 DMA2_Channel4_IRQHandler
080029b8 g     F .text	00000002 __sfp_lock_acquire
0800624c g     F .text	00000090 memchr
08005c58 g     F .text	0000019c _free_r
0800179c  w    F .text	00000002 TIM3_IRQHandler
0800179c  w    F .text	00000002 RCC_IRQHandler
08006114 g     F .text	0000000c __locale_mb_cur_max
08000c00 g     F .text	00000012 .hidden __aeabi_dcmpge
0800179c  w    F .text	00000002 DMA1_Channel1_IRQHandler
0800038c g     F .text	0000027a .hidden __aeabi_dsub
0800179c g       .text	00000002 Default_Handler
2000083c g     O .data	00000004 __malloc_sbrk_base
0800179c  w    F .text	00000002 USBWakeUp_RMP_IRQHandler
08000688 g     F .text	0000006a .hidden __floatundidf
08001578 g     F .text	00000004 _lseek
08006738 g     F .text	000000bc __lshift
0800179c  w    F .text	00000002 EXTI15_10_IRQHandler
08001360 g     F .text	000000ac __register_exitproc
08006544 g     F .text	00000152 __multiply
08001f74 g     F .text	00000238 HAL_RCC_ClockConfig
0800229c g     F .text	00000024 HAL_NVIC_SetPriorityGrouping
200009ac g     O .bss	00000028 __malloc_current_mallinfo
0800690c g     F .text	000000b2 __d2b
0800179c  w    F .text	00000002 TIM7_IRQHandler
080048f4 g     F .text	00000026 _close_r
080071dc g     O .rodata	00000010 aPLLMULFactorTable
08000628 g     F .text	00000022 .hidden __aeabi_i2d
0800482c g     F .text	000000c6 __swsetup_r
08000d04  w    F .text	00000002 .hidden __aeabi_ldiv0
0800179c  w    F .text	00000002 EXTI9_5_IRQHandler
08000948 g     F .text	000001d0 .hidden __divdf3
0800179c  w    F .text	00000002 RTC_WKUP_IRQHandler
20000430 g     O .data	00000408 __malloc_av_
080006f4 g     F .text	00000254 .hidden __muldf3
08003160 g     F .text	00000022 __sread
08002290  w    F .text	0000000c HAL_GetTick
08002f70 g     F .text	00000002 __malloc_lock
00000000  w      *UND*	00000000 _ITM_deregisterTMCloneTable
08005b88 g     F .text	0000002c _fflush_r
08006eb4 g     F .text	00000060 _calloc_r
0800179c  w    F .text	00000002 SPI2_IRQHandler
0800179c  w    F .text	00000002 USB_LP_CAN_RX0_IRQHandler
080012cc g     F .text	00000094 memset
0800179c  w    F .text	00000002 MemManage_Handler
080017a0 g     F .text	000001cc main
200009a0 g     O .bss	00000004 __malloc_max_total_mem
08007c30 g       *ABS*	00000000 _siccmram
0800179c  w    F .text	00000002 SVC_Handler
080031dc g     F .text	00000008 __sclose
0800179c  w    F .text	00000002 DMA2_Channel5_IRQHandler
08005a1c g     F .text	00000010 fclose
08004a48 g     F .text	00000f4e _dtoa_r
08002a0c g     F .text	00000562 _malloc_r
08007120 g     F .text	0000001a __ascii_wctomb
08000698 g     F .text	0000005a .hidden __aeabi_l2d
080029c0 g     F .text	0000004a _fwalk
00000000  w      *UND*	00000000 __libc_fini
0800179c  w    F .text	00000002 DMA1_Channel5_IRQHandler
0800179c  w    F .text	00000002 USB_LP_IRQHandler
0800157c g     F .text	0000002a _swiwrite
0800179c  w    F .text	00000002 EXTI4_IRQHandler
08005bb4 g     F .text	000000a2 _malloc_trim_r
080028a0 g     F .text	00000006 HAL_I2C_GetState
0800196c g     F .text	00000068 SystemInit
08000b28 g     F .text	0000007a .hidden __nedf2
08007148 g     F .text	00000000 _fini
0800179c  w    F .text	00000002 TIM1_TRG_COM_TIM17_IRQHandler
080014e0 g     F .text	00000098 _swilseek
08001230 g     F .text	0000000c atexit
08004800 g     F .text	0000002a _write_r
10000000 g       .data	00000000 _eccmram
0800179c  w    F .text	00000002 DMA1_Channel3_IRQHandler
08002246  w    F .text	00000024 HAL_InitTick
20000428 g     O .data	00000004 _impure_ptr
08005a2c g     F .text	0000015a __sflush_r
0800179c  w    F .text	00000002 ADC4_IRQHandler
0800179c  w    F .text	00000002 WWDG_IRQHandler
08002702  w    F .text	00000002 HAL_I2C_MspInit
0800179c  w    F .text	00000002 TIM2_IRQHandler
0800179c  w    F .text	00000002 COMP7_IRQHandler
20009fff g       *ABS*	00000000 _estack
0800179c  w    F .text	00000002 COMP1_2_3_IRQHandler
0800179c  w    F .text	00000002 EXTI1_IRQHandler
08000bc4 g     F .text	00000012 .hidden __aeabi_dcmpeq
080015a8 g     F .text	00000056 _write
200008a0 g       .data	00000000 _edata
10000000 g       .data	00000000 _sccmram
0800179c  w    F .text	00000002 USART2_IRQHandler
0800179c  w    F .text	00000002 COMP4_5_6_IRQHandler
08003184 g     F .text	00000038 __swrite
080019d4 g     F .text	000005a0 HAL_RCC_OscConfig
20000838 g     O .data	00000004 __malloc_trim_threshold
08000000 g     O .isr_vector	00000000 g_pfnVectors
08006838 g     F .text	000000d2 __mdiff
08000c28 g     F .text	0000004e .hidden __aeabi_d2iz
0800303c g     F .text	00000010 setbuf
0800179c  w    F .text	00000002 I2C2_ER_IRQHandler
0800179c  w    F .text	00000002 DMA1_Channel2_IRQHandler
080029bc g     F .text	00000002 __sfp_lock_release
0800179c  w    F .text	00000002 TIM8_BRK_IRQHandler
080014a8 g     F .text	00000036 _read
08000d04  w    F .text	00000002 .hidden __aeabi_idiv0
0800179c  w    F .text	00000002 FLASH_IRQHandler
0800179c  w    F .text	00000002 BusFault_Handler
0800179c  w    F .text	00000002 USART1_IRQHandler
08006158 g     F .text	000000e4 __smakebuf_r
080031e4 g     F .text	0000005e strlen
0800179c  w    F .text	00000002 SPI3_IRQHandler
08000bb4 g     F .text	00000010 .hidden __aeabi_cdcmpeq
08000b18 g     F .text	0000008a .hidden __gedf2
2000089c g     O .data	00000004 __wctomb
08000ca4 g     F .text	0000002e .hidden __gnu_ldivmod_helper
0800179c  w    F .text	00000002 I2C1_ER_IRQHandler
08006e9c g     F .text	00000018 __sprint_r
0800064c g     F .text	0000003a .hidden __aeabi_f2d
00000000  w      *UND*	00000000 _Jv_RegisterClasses
0800038c g     F .text	0000027a .hidden __subdf3
08003244 g     F .text	00001542 _vfprintf_r
080064d4 g     F .text	0000005a __lo0bits
00000000  w      *UND*	00000000 __register_frame_info
0800179c  w    F .text	00000002 USBWakeUp_IRQHandler
0800147c g     F .text	0000002a _swiread
08001600 g     F .text	0000006e _close
0800179c  w    F .text	00000002 DMA2_Channel3_IRQHandler
08006400 g     F .text	00000096 __multadd
080063ec g     F .text	00000012 _Bfree
0800179c  w    F .text	00000002 EXTI2_TSC_IRQHandler
0800179c  w    F .text	00000002 TIM1_BRK_TIM15_IRQHandler



Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	b508      	push	{r3, lr}
 800018a:	f640 00a0 	movw	r0, #2208	; 0x8a0
 800018e:	4b07      	ldr	r3, [pc, #28]	; (80001ac <deregister_tm_clones+0x24>)
 8000190:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000194:	1a1b      	subs	r3, r3, r0
 8000196:	2b06      	cmp	r3, #6
 8000198:	d800      	bhi.n	800019c <deregister_tm_clones+0x14>
 800019a:	bd08      	pop	{r3, pc}
 800019c:	f240 0300 	movw	r3, #0
 80001a0:	f2c0 0300 	movt	r3, #0
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d0f8      	beq.n	800019a <deregister_tm_clones+0x12>
 80001a8:	4798      	blx	r3
 80001aa:	e7f6      	b.n	800019a <deregister_tm_clones+0x12>
 80001ac:	200008a3 	.word	0x200008a3

080001b0 <register_tm_clones>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	f640 00a0 	movw	r0, #2208	; 0x8a0
 80001b6:	f640 03a0 	movw	r3, #2208	; 0x8a0
 80001ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001c2:	1a1b      	subs	r3, r3, r0
 80001c4:	109b      	asrs	r3, r3, #2
 80001c6:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80001ca:	1059      	asrs	r1, r3, #1
 80001cc:	d100      	bne.n	80001d0 <register_tm_clones+0x20>
 80001ce:	bd08      	pop	{r3, pc}
 80001d0:	f240 0200 	movw	r2, #0
 80001d4:	f2c0 0200 	movt	r2, #0
 80001d8:	2a00      	cmp	r2, #0
 80001da:	d0f8      	beq.n	80001ce <register_tm_clones+0x1e>
 80001dc:	4790      	blx	r2
 80001de:	e7f6      	b.n	80001ce <register_tm_clones+0x1e>

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	f640 04a0 	movw	r4, #2208	; 0x8a0
 80001e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80001ea:	7823      	ldrb	r3, [r4, #0]
 80001ec:	b973      	cbnz	r3, 800020c <__do_global_dtors_aux+0x2c>
 80001ee:	f7ff ffcb 	bl	8000188 <deregister_tm_clones>
 80001f2:	f240 0300 	movw	r3, #0
 80001f6:	f2c0 0300 	movt	r3, #0
 80001fa:	b12b      	cbz	r3, 8000208 <__do_global_dtors_aux+0x28>
 80001fc:	f247 103c 	movw	r0, #28988	; 0x713c
 8000200:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000204:	f3af 8000 	nop.w
 8000208:	2301      	movs	r3, #1
 800020a:	7023      	strb	r3, [r4, #0]
 800020c:	bd10      	pop	{r4, pc}
 800020e:	bf00      	nop

08000210 <frame_dummy>:
 8000210:	b508      	push	{r3, lr}
 8000212:	f240 0300 	movw	r3, #0
 8000216:	f2c0 0300 	movt	r3, #0
 800021a:	b14b      	cbz	r3, 8000230 <frame_dummy+0x20>
 800021c:	f247 103c 	movw	r0, #28988	; 0x713c
 8000220:	f640 01a4 	movw	r1, #2212	; 0x8a4
 8000224:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000228:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800022c:	f3af 8000 	nop.w
 8000230:	f640 00a0 	movw	r0, #2208	; 0x8a0
 8000234:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000238:	6803      	ldr	r3, [r0, #0]
 800023a:	b12b      	cbz	r3, 8000248 <frame_dummy+0x38>
 800023c:	f240 0300 	movw	r3, #0
 8000240:	f2c0 0300 	movt	r3, #0
 8000244:	b103      	cbz	r3, 8000248 <frame_dummy+0x38>
 8000246:	4798      	blx	r3
 8000248:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800024c:	e7b0      	b.n	80001b0 <register_tm_clones>
 800024e:	bf00      	nop

08000250 <memcpy>:
 8000250:	4684      	mov	ip, r0
 8000252:	ea41 0300 	orr.w	r3, r1, r0
 8000256:	f013 0303 	ands.w	r3, r3, #3
 800025a:	d16d      	bne.n	8000338 <memcpy+0xe8>
 800025c:	3a40      	subs	r2, #64	; 0x40
 800025e:	d341      	bcc.n	80002e4 <memcpy+0x94>
 8000260:	f851 3b04 	ldr.w	r3, [r1], #4
 8000264:	f840 3b04 	str.w	r3, [r0], #4
 8000268:	f851 3b04 	ldr.w	r3, [r1], #4
 800026c:	f840 3b04 	str.w	r3, [r0], #4
 8000270:	f851 3b04 	ldr.w	r3, [r1], #4
 8000274:	f840 3b04 	str.w	r3, [r0], #4
 8000278:	f851 3b04 	ldr.w	r3, [r1], #4
 800027c:	f840 3b04 	str.w	r3, [r0], #4
 8000280:	f851 3b04 	ldr.w	r3, [r1], #4
 8000284:	f840 3b04 	str.w	r3, [r0], #4
 8000288:	f851 3b04 	ldr.w	r3, [r1], #4
 800028c:	f840 3b04 	str.w	r3, [r0], #4
 8000290:	f851 3b04 	ldr.w	r3, [r1], #4
 8000294:	f840 3b04 	str.w	r3, [r0], #4
 8000298:	f851 3b04 	ldr.w	r3, [r1], #4
 800029c:	f840 3b04 	str.w	r3, [r0], #4
 80002a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a4:	f840 3b04 	str.w	r3, [r0], #4
 80002a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002ac:	f840 3b04 	str.w	r3, [r0], #4
 80002b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002b4:	f840 3b04 	str.w	r3, [r0], #4
 80002b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002bc:	f840 3b04 	str.w	r3, [r0], #4
 80002c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c4:	f840 3b04 	str.w	r3, [r0], #4
 80002c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002cc:	f840 3b04 	str.w	r3, [r0], #4
 80002d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d4:	f840 3b04 	str.w	r3, [r0], #4
 80002d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002dc:	f840 3b04 	str.w	r3, [r0], #4
 80002e0:	3a40      	subs	r2, #64	; 0x40
 80002e2:	d2bd      	bcs.n	8000260 <memcpy+0x10>
 80002e4:	3230      	adds	r2, #48	; 0x30
 80002e6:	d311      	bcc.n	800030c <memcpy+0xbc>
 80002e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002ec:	f840 3b04 	str.w	r3, [r0], #4
 80002f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f4:	f840 3b04 	str.w	r3, [r0], #4
 80002f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002fc:	f840 3b04 	str.w	r3, [r0], #4
 8000300:	f851 3b04 	ldr.w	r3, [r1], #4
 8000304:	f840 3b04 	str.w	r3, [r0], #4
 8000308:	3a10      	subs	r2, #16
 800030a:	d2ed      	bcs.n	80002e8 <memcpy+0x98>
 800030c:	320c      	adds	r2, #12
 800030e:	d305      	bcc.n	800031c <memcpy+0xcc>
 8000310:	f851 3b04 	ldr.w	r3, [r1], #4
 8000314:	f840 3b04 	str.w	r3, [r0], #4
 8000318:	3a04      	subs	r2, #4
 800031a:	d2f9      	bcs.n	8000310 <memcpy+0xc0>
 800031c:	3204      	adds	r2, #4
 800031e:	d008      	beq.n	8000332 <memcpy+0xe2>
 8000320:	07d2      	lsls	r2, r2, #31
 8000322:	bf1c      	itt	ne
 8000324:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000328:	f800 3b01 	strbne.w	r3, [r0], #1
 800032c:	d301      	bcc.n	8000332 <memcpy+0xe2>
 800032e:	880b      	ldrh	r3, [r1, #0]
 8000330:	8003      	strh	r3, [r0, #0]
 8000332:	4660      	mov	r0, ip
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	2a08      	cmp	r2, #8
 800033a:	d313      	bcc.n	8000364 <memcpy+0x114>
 800033c:	078b      	lsls	r3, r1, #30
 800033e:	d08d      	beq.n	800025c <memcpy+0xc>
 8000340:	f010 0303 	ands.w	r3, r0, #3
 8000344:	d08a      	beq.n	800025c <memcpy+0xc>
 8000346:	f1c3 0304 	rsb	r3, r3, #4
 800034a:	1ad2      	subs	r2, r2, r3
 800034c:	07db      	lsls	r3, r3, #31
 800034e:	bf1c      	itt	ne
 8000350:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000354:	f800 3b01 	strbne.w	r3, [r0], #1
 8000358:	d380      	bcc.n	800025c <memcpy+0xc>
 800035a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800035e:	f820 3b02 	strh.w	r3, [r0], #2
 8000362:	e77b      	b.n	800025c <memcpy+0xc>
 8000364:	3a04      	subs	r2, #4
 8000366:	d3d9      	bcc.n	800031c <memcpy+0xcc>
 8000368:	3a01      	subs	r2, #1
 800036a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800036e:	f800 3b01 	strb.w	r3, [r0], #1
 8000372:	d2f9      	bcs.n	8000368 <memcpy+0x118>
 8000374:	780b      	ldrb	r3, [r1, #0]
 8000376:	7003      	strb	r3, [r0, #0]
 8000378:	784b      	ldrb	r3, [r1, #1]
 800037a:	7043      	strb	r3, [r0, #1]
 800037c:	788b      	ldrb	r3, [r1, #2]
 800037e:	7083      	strb	r3, [r0, #2]
 8000380:	4660      	mov	r0, ip
 8000382:	4770      	bx	lr

08000384 <__aeabi_drsub>:
 8000384:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000388:	e002      	b.n	8000390 <__adddf3>
 800038a:	bf00      	nop

0800038c <__aeabi_dsub>:
 800038c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000390 <__adddf3>:
 8000390:	b530      	push	{r4, r5, lr}
 8000392:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000396:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800039a:	ea94 0f05 	teq	r4, r5
 800039e:	bf08      	it	eq
 80003a0:	ea90 0f02 	teqeq	r0, r2
 80003a4:	bf1f      	itttt	ne
 80003a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b6:	f000 80e2 	beq.w	800057e <__adddf3+0x1ee>
 80003ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003c2:	bfb8      	it	lt
 80003c4:	426d      	neglt	r5, r5
 80003c6:	dd0c      	ble.n	80003e2 <__adddf3+0x52>
 80003c8:	442c      	add	r4, r5
 80003ca:	ea80 0202 	eor.w	r2, r0, r2
 80003ce:	ea81 0303 	eor.w	r3, r1, r3
 80003d2:	ea82 0000 	eor.w	r0, r2, r0
 80003d6:	ea83 0101 	eor.w	r1, r3, r1
 80003da:	ea80 0202 	eor.w	r2, r0, r2
 80003de:	ea81 0303 	eor.w	r3, r1, r3
 80003e2:	2d36      	cmp	r5, #54	; 0x36
 80003e4:	bf88      	it	hi
 80003e6:	bd30      	pophi	{r4, r5, pc}
 80003e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f8:	d002      	beq.n	8000400 <__adddf3+0x70>
 80003fa:	4240      	negs	r0, r0
 80003fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000400:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000404:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000408:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800040c:	d002      	beq.n	8000414 <__adddf3+0x84>
 800040e:	4252      	negs	r2, r2
 8000410:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000414:	ea94 0f05 	teq	r4, r5
 8000418:	f000 80a7 	beq.w	800056a <__adddf3+0x1da>
 800041c:	f1a4 0401 	sub.w	r4, r4, #1
 8000420:	f1d5 0e20 	rsbs	lr, r5, #32
 8000424:	db0d      	blt.n	8000442 <__adddf3+0xb2>
 8000426:	fa02 fc0e 	lsl.w	ip, r2, lr
 800042a:	fa22 f205 	lsr.w	r2, r2, r5
 800042e:	1880      	adds	r0, r0, r2
 8000430:	f141 0100 	adc.w	r1, r1, #0
 8000434:	fa03 f20e 	lsl.w	r2, r3, lr
 8000438:	1880      	adds	r0, r0, r2
 800043a:	fa43 f305 	asr.w	r3, r3, r5
 800043e:	4159      	adcs	r1, r3
 8000440:	e00e      	b.n	8000460 <__adddf3+0xd0>
 8000442:	f1a5 0520 	sub.w	r5, r5, #32
 8000446:	f10e 0e20 	add.w	lr, lr, #32
 800044a:	2a01      	cmp	r2, #1
 800044c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000450:	bf28      	it	cs
 8000452:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	18c0      	adds	r0, r0, r3
 800045c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	d507      	bpl.n	8000476 <__adddf3+0xe6>
 8000466:	f04f 0e00 	mov.w	lr, #0
 800046a:	f1dc 0c00 	rsbs	ip, ip, #0
 800046e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000472:	eb6e 0101 	sbc.w	r1, lr, r1
 8000476:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800047a:	d31b      	bcc.n	80004b4 <__adddf3+0x124>
 800047c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000480:	d30c      	bcc.n	800049c <__adddf3+0x10c>
 8000482:	0849      	lsrs	r1, r1, #1
 8000484:	ea5f 0030 	movs.w	r0, r0, rrx
 8000488:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800048c:	f104 0401 	add.w	r4, r4, #1
 8000490:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000494:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000498:	f080 809a 	bcs.w	80005d0 <__adddf3+0x240>
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004a0:	bf08      	it	eq
 80004a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a6:	f150 0000 	adcs.w	r0, r0, #0
 80004aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ae:	ea41 0105 	orr.w	r1, r1, r5
 80004b2:	bd30      	pop	{r4, r5, pc}
 80004b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b8:	4140      	adcs	r0, r0
 80004ba:	eb41 0101 	adc.w	r1, r1, r1
 80004be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80004c2:	f1a4 0401 	sub.w	r4, r4, #1
 80004c6:	d1e9      	bne.n	800049c <__adddf3+0x10c>
 80004c8:	f091 0f00 	teq	r1, #0
 80004cc:	bf04      	itt	eq
 80004ce:	4601      	moveq	r1, r0
 80004d0:	2000      	moveq	r0, #0
 80004d2:	fab1 f381 	clz	r3, r1
 80004d6:	bf08      	it	eq
 80004d8:	3320      	addeq	r3, #32
 80004da:	f1a3 030b 	sub.w	r3, r3, #11
 80004de:	f1b3 0220 	subs.w	r2, r3, #32
 80004e2:	da0c      	bge.n	80004fe <__adddf3+0x16e>
 80004e4:	320c      	adds	r2, #12
 80004e6:	dd08      	ble.n	80004fa <__adddf3+0x16a>
 80004e8:	f102 0c14 	add.w	ip, r2, #20
 80004ec:	f1c2 020c 	rsb	r2, r2, #12
 80004f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f4:	fa21 f102 	lsr.w	r1, r1, r2
 80004f8:	e00c      	b.n	8000514 <__adddf3+0x184>
 80004fa:	f102 0214 	add.w	r2, r2, #20
 80004fe:	bfd8      	it	le
 8000500:	f1c2 0c20 	rsble	ip, r2, #32
 8000504:	fa01 f102 	lsl.w	r1, r1, r2
 8000508:	fa20 fc0c 	lsr.w	ip, r0, ip
 800050c:	bfdc      	itt	le
 800050e:	ea41 010c 	orrle.w	r1, r1, ip
 8000512:	4090      	lslle	r0, r2
 8000514:	1ae4      	subs	r4, r4, r3
 8000516:	bfa2      	ittt	ge
 8000518:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800051c:	4329      	orrge	r1, r5
 800051e:	bd30      	popge	{r4, r5, pc}
 8000520:	ea6f 0404 	mvn.w	r4, r4
 8000524:	3c1f      	subs	r4, #31
 8000526:	da1c      	bge.n	8000562 <__adddf3+0x1d2>
 8000528:	340c      	adds	r4, #12
 800052a:	dc0e      	bgt.n	800054a <__adddf3+0x1ba>
 800052c:	f104 0414 	add.w	r4, r4, #20
 8000530:	f1c4 0220 	rsb	r2, r4, #32
 8000534:	fa20 f004 	lsr.w	r0, r0, r4
 8000538:	fa01 f302 	lsl.w	r3, r1, r2
 800053c:	ea40 0003 	orr.w	r0, r0, r3
 8000540:	fa21 f304 	lsr.w	r3, r1, r4
 8000544:	ea45 0103 	orr.w	r1, r5, r3
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	f1c4 040c 	rsb	r4, r4, #12
 800054e:	f1c4 0220 	rsb	r2, r4, #32
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 f304 	lsl.w	r3, r1, r4
 800055a:	ea40 0003 	orr.w	r0, r0, r3
 800055e:	4629      	mov	r1, r5
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	fa21 f004 	lsr.w	r0, r1, r4
 8000566:	4629      	mov	r1, r5
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f094 0f00 	teq	r4, #0
 800056e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000572:	bf06      	itte	eq
 8000574:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000578:	3401      	addeq	r4, #1
 800057a:	3d01      	subne	r5, #1
 800057c:	e74e      	b.n	800041c <__adddf3+0x8c>
 800057e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000582:	bf18      	it	ne
 8000584:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000588:	d029      	beq.n	80005de <__adddf3+0x24e>
 800058a:	ea94 0f05 	teq	r4, r5
 800058e:	bf08      	it	eq
 8000590:	ea90 0f02 	teqeq	r0, r2
 8000594:	d005      	beq.n	80005a2 <__adddf3+0x212>
 8000596:	ea54 0c00 	orrs.w	ip, r4, r0
 800059a:	bf04      	itt	eq
 800059c:	4619      	moveq	r1, r3
 800059e:	4610      	moveq	r0, r2
 80005a0:	bd30      	pop	{r4, r5, pc}
 80005a2:	ea91 0f03 	teq	r1, r3
 80005a6:	bf1e      	ittt	ne
 80005a8:	2100      	movne	r1, #0
 80005aa:	2000      	movne	r0, #0
 80005ac:	bd30      	popne	{r4, r5, pc}
 80005ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005b2:	d105      	bne.n	80005c0 <__adddf3+0x230>
 80005b4:	0040      	lsls	r0, r0, #1
 80005b6:	4149      	adcs	r1, r1
 80005b8:	bf28      	it	cs
 80005ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd30      	pop	{r4, r5, pc}
 80005c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005c4:	bf3c      	itt	cc
 80005c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ca:	bd30      	popcc	{r4, r5, pc}
 80005cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005d8:	f04f 0000 	mov.w	r0, #0
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005e2:	bf1a      	itte	ne
 80005e4:	4619      	movne	r1, r3
 80005e6:	4610      	movne	r0, r2
 80005e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005ec:	bf1c      	itt	ne
 80005ee:	460b      	movne	r3, r1
 80005f0:	4602      	movne	r2, r0
 80005f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f6:	bf06      	itte	eq
 80005f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005fc:	ea91 0f03 	teqeq	r1, r3
 8000600:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	bf00      	nop

08000608 <__aeabi_ui2d>:
 8000608:	f090 0f00 	teq	r0, #0
 800060c:	bf04      	itt	eq
 800060e:	2100      	moveq	r1, #0
 8000610:	4770      	bxeq	lr
 8000612:	b530      	push	{r4, r5, lr}
 8000614:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000618:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061c:	f04f 0500 	mov.w	r5, #0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e750      	b.n	80004c8 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_i2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000640:	bf48      	it	mi
 8000642:	4240      	negmi	r0, r0
 8000644:	f04f 0100 	mov.w	r1, #0
 8000648:	e73e      	b.n	80004c8 <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_f2d>:
 800064c:	0042      	lsls	r2, r0, #1
 800064e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000652:	ea4f 0131 	mov.w	r1, r1, rrx
 8000656:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800065a:	bf1f      	itttt	ne
 800065c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000660:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000664:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000668:	4770      	bxne	lr
 800066a:	f092 0f00 	teq	r2, #0
 800066e:	bf14      	ite	ne
 8000670:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000674:	4770      	bxeq	lr
 8000676:	b530      	push	{r4, r5, lr}
 8000678:	f44f 7460 	mov.w	r4, #896	; 0x380
 800067c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	e720      	b.n	80004c8 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_ul2d>:
 8000688:	ea50 0201 	orrs.w	r2, r0, r1
 800068c:	bf08      	it	eq
 800068e:	4770      	bxeq	lr
 8000690:	b530      	push	{r4, r5, lr}
 8000692:	f04f 0500 	mov.w	r5, #0
 8000696:	e00a      	b.n	80006ae <__aeabi_l2d+0x16>

08000698 <__aeabi_l2d>:
 8000698:	ea50 0201 	orrs.w	r2, r0, r1
 800069c:	bf08      	it	eq
 800069e:	4770      	bxeq	lr
 80006a0:	b530      	push	{r4, r5, lr}
 80006a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006a6:	d502      	bpl.n	80006ae <__aeabi_l2d+0x16>
 80006a8:	4240      	negs	r0, r0
 80006aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ba:	f43f aedc 	beq.w	8000476 <__adddf3+0xe6>
 80006be:	f04f 0203 	mov.w	r2, #3
 80006c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006c6:	bf18      	it	ne
 80006c8:	3203      	addne	r2, #3
 80006ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ce:	bf18      	it	ne
 80006d0:	3203      	addne	r2, #3
 80006d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006d6:	f1c2 0320 	rsb	r3, r2, #32
 80006da:	fa00 fc03 	lsl.w	ip, r0, r3
 80006de:	fa20 f002 	lsr.w	r0, r0, r2
 80006e2:	fa01 fe03 	lsl.w	lr, r1, r3
 80006e6:	ea40 000e 	orr.w	r0, r0, lr
 80006ea:	fa21 f102 	lsr.w	r1, r1, r2
 80006ee:	4414      	add	r4, r2
 80006f0:	e6c1      	b.n	8000476 <__adddf3+0xe6>
 80006f2:	bf00      	nop

080006f4 <__aeabi_dmul>:
 80006f4:	b570      	push	{r4, r5, r6, lr}
 80006f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000702:	bf1d      	ittte	ne
 8000704:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000708:	ea94 0f0c 	teqne	r4, ip
 800070c:	ea95 0f0c 	teqne	r5, ip
 8000710:	f000 f8de 	bleq	80008d0 <__aeabi_dmul+0x1dc>
 8000714:	442c      	add	r4, r5
 8000716:	ea81 0603 	eor.w	r6, r1, r3
 800071a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800071e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000722:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000726:	bf18      	it	ne
 8000728:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000734:	d038      	beq.n	80007a8 <__aeabi_dmul+0xb4>
 8000736:	fba0 ce02 	umull	ip, lr, r0, r2
 800073a:	f04f 0500 	mov.w	r5, #0
 800073e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000742:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000746:	fbe0 e503 	umlal	lr, r5, r0, r3
 800074a:	f04f 0600 	mov.w	r6, #0
 800074e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000752:	f09c 0f00 	teq	ip, #0
 8000756:	bf18      	it	ne
 8000758:	f04e 0e01 	orrne.w	lr, lr, #1
 800075c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000760:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000764:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000768:	d204      	bcs.n	8000774 <__aeabi_dmul+0x80>
 800076a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800076e:	416d      	adcs	r5, r5
 8000770:	eb46 0606 	adc.w	r6, r6, r6
 8000774:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000778:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800077c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000780:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000784:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000788:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800078c:	bf88      	it	hi
 800078e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000792:	d81e      	bhi.n	80007d2 <__aeabi_dmul+0xde>
 8000794:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000798:	bf08      	it	eq
 800079a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800079e:	f150 0000 	adcs.w	r0, r0, #0
 80007a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007ac:	ea46 0101 	orr.w	r1, r6, r1
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007bc:	bfc2      	ittt	gt
 80007be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007c6:	bd70      	popgt	{r4, r5, r6, pc}
 80007c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007cc:	f04f 0e00 	mov.w	lr, #0
 80007d0:	3c01      	subs	r4, #1
 80007d2:	f300 80ab 	bgt.w	800092c <__aeabi_dmul+0x238>
 80007d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007da:	bfde      	ittt	le
 80007dc:	2000      	movle	r0, #0
 80007de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007e2:	bd70      	pople	{r4, r5, r6, pc}
 80007e4:	f1c4 0400 	rsb	r4, r4, #0
 80007e8:	3c20      	subs	r4, #32
 80007ea:	da35      	bge.n	8000858 <__aeabi_dmul+0x164>
 80007ec:	340c      	adds	r4, #12
 80007ee:	dc1b      	bgt.n	8000828 <__aeabi_dmul+0x134>
 80007f0:	f104 0414 	add.w	r4, r4, #20
 80007f4:	f1c4 0520 	rsb	r5, r4, #32
 80007f8:	fa00 f305 	lsl.w	r3, r0, r5
 80007fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000800:	fa01 f205 	lsl.w	r2, r1, r5
 8000804:	ea40 0002 	orr.w	r0, r0, r2
 8000808:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800080c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000810:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000814:	fa21 f604 	lsr.w	r6, r1, r4
 8000818:	eb42 0106 	adc.w	r1, r2, r6
 800081c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000820:	bf08      	it	eq
 8000822:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000826:	bd70      	pop	{r4, r5, r6, pc}
 8000828:	f1c4 040c 	rsb	r4, r4, #12
 800082c:	f1c4 0520 	rsb	r5, r4, #32
 8000830:	fa00 f304 	lsl.w	r3, r0, r4
 8000834:	fa20 f005 	lsr.w	r0, r0, r5
 8000838:	fa01 f204 	lsl.w	r2, r1, r4
 800083c:	ea40 0002 	orr.w	r0, r0, r2
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000848:	f141 0100 	adc.w	r1, r1, #0
 800084c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000850:	bf08      	it	eq
 8000852:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f1c4 0520 	rsb	r5, r4, #32
 800085c:	fa00 f205 	lsl.w	r2, r0, r5
 8000860:	ea4e 0e02 	orr.w	lr, lr, r2
 8000864:	fa20 f304 	lsr.w	r3, r0, r4
 8000868:	fa01 f205 	lsl.w	r2, r1, r5
 800086c:	ea43 0302 	orr.w	r3, r3, r2
 8000870:	fa21 f004 	lsr.w	r0, r1, r4
 8000874:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000878:	fa21 f204 	lsr.w	r2, r1, r4
 800087c:	ea20 0002 	bic.w	r0, r0, r2
 8000880:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000884:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000888:	bf08      	it	eq
 800088a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f094 0f00 	teq	r4, #0
 8000894:	d10f      	bne.n	80008b6 <__aeabi_dmul+0x1c2>
 8000896:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800089a:	0040      	lsls	r0, r0, #1
 800089c:	eb41 0101 	adc.w	r1, r1, r1
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf08      	it	eq
 80008a6:	3c01      	subeq	r4, #1
 80008a8:	d0f7      	beq.n	800089a <__aeabi_dmul+0x1a6>
 80008aa:	ea41 0106 	orr.w	r1, r1, r6
 80008ae:	f095 0f00 	teq	r5, #0
 80008b2:	bf18      	it	ne
 80008b4:	4770      	bxne	lr
 80008b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008ba:	0052      	lsls	r2, r2, #1
 80008bc:	eb43 0303 	adc.w	r3, r3, r3
 80008c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008c4:	bf08      	it	eq
 80008c6:	3d01      	subeq	r5, #1
 80008c8:	d0f7      	beq.n	80008ba <__aeabi_dmul+0x1c6>
 80008ca:	ea43 0306 	orr.w	r3, r3, r6
 80008ce:	4770      	bx	lr
 80008d0:	ea94 0f0c 	teq	r4, ip
 80008d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008d8:	bf18      	it	ne
 80008da:	ea95 0f0c 	teqne	r5, ip
 80008de:	d00c      	beq.n	80008fa <__aeabi_dmul+0x206>
 80008e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e4:	bf18      	it	ne
 80008e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ea:	d1d1      	bne.n	8000890 <__aeabi_dmul+0x19c>
 80008ec:	ea81 0103 	eor.w	r1, r1, r3
 80008f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008f4:	f04f 0000 	mov.w	r0, #0
 80008f8:	bd70      	pop	{r4, r5, r6, pc}
 80008fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008fe:	bf06      	itte	eq
 8000900:	4610      	moveq	r0, r2
 8000902:	4619      	moveq	r1, r3
 8000904:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000908:	d019      	beq.n	800093e <__aeabi_dmul+0x24a>
 800090a:	ea94 0f0c 	teq	r4, ip
 800090e:	d102      	bne.n	8000916 <__aeabi_dmul+0x222>
 8000910:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000914:	d113      	bne.n	800093e <__aeabi_dmul+0x24a>
 8000916:	ea95 0f0c 	teq	r5, ip
 800091a:	d105      	bne.n	8000928 <__aeabi_dmul+0x234>
 800091c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000920:	bf1c      	itt	ne
 8000922:	4610      	movne	r0, r2
 8000924:	4619      	movne	r1, r3
 8000926:	d10a      	bne.n	800093e <__aeabi_dmul+0x24a>
 8000928:	ea81 0103 	eor.w	r1, r1, r3
 800092c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000930:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000934:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000938:	f04f 0000 	mov.w	r0, #0
 800093c:	bd70      	pop	{r4, r5, r6, pc}
 800093e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000942:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000946:	bd70      	pop	{r4, r5, r6, pc}

08000948 <__aeabi_ddiv>:
 8000948:	b570      	push	{r4, r5, r6, lr}
 800094a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800094e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000952:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000956:	bf1d      	ittte	ne
 8000958:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800095c:	ea94 0f0c 	teqne	r4, ip
 8000960:	ea95 0f0c 	teqne	r5, ip
 8000964:	f000 f8a7 	bleq	8000ab6 <__aeabi_ddiv+0x16e>
 8000968:	eba4 0405 	sub.w	r4, r4, r5
 800096c:	ea81 0e03 	eor.w	lr, r1, r3
 8000970:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000974:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000978:	f000 8088 	beq.w	8000a8c <__aeabi_ddiv+0x144>
 800097c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000980:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000984:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000988:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800098c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000990:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000994:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000998:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800099c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009a0:	429d      	cmp	r5, r3
 80009a2:	bf08      	it	eq
 80009a4:	4296      	cmpeq	r6, r2
 80009a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009ae:	d202      	bcs.n	80009b6 <__aeabi_ddiv+0x6e>
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	1ab6      	subs	r6, r6, r2
 80009b8:	eb65 0503 	sbc.w	r5, r5, r3
 80009bc:	085b      	lsrs	r3, r3, #1
 80009be:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d2:	bf22      	ittt	cs
 80009d4:	1ab6      	subcs	r6, r6, r2
 80009d6:	4675      	movcs	r5, lr
 80009d8:	ea40 000c 	orrcs.w	r0, r0, ip
 80009dc:	085b      	lsrs	r3, r3, #1
 80009de:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ea:	bf22      	ittt	cs
 80009ec:	1ab6      	subcs	r6, r6, r2
 80009ee:	4675      	movcs	r5, lr
 80009f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f4:	085b      	lsrs	r3, r3, #1
 80009f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a02:	bf22      	ittt	cs
 8000a04:	1ab6      	subcs	r6, r6, r2
 8000a06:	4675      	movcs	r5, lr
 8000a08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a0c:	085b      	lsrs	r3, r3, #1
 8000a0e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a12:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a16:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1a:	bf22      	ittt	cs
 8000a1c:	1ab6      	subcs	r6, r6, r2
 8000a1e:	4675      	movcs	r5, lr
 8000a20:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a24:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a28:	d018      	beq.n	8000a5c <__aeabi_ddiv+0x114>
 8000a2a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a2e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a32:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a3a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a42:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a46:	d1c0      	bne.n	80009ca <__aeabi_ddiv+0x82>
 8000a48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a4c:	d10b      	bne.n	8000a66 <__aeabi_ddiv+0x11e>
 8000a4e:	ea41 0100 	orr.w	r1, r1, r0
 8000a52:	f04f 0000 	mov.w	r0, #0
 8000a56:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a5a:	e7b6      	b.n	80009ca <__aeabi_ddiv+0x82>
 8000a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a60:	bf04      	itt	eq
 8000a62:	4301      	orreq	r1, r0
 8000a64:	2000      	moveq	r0, #0
 8000a66:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a6a:	bf88      	it	hi
 8000a6c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a70:	f63f aeaf 	bhi.w	80007d2 <__aeabi_dmul+0xde>
 8000a74:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a78:	bf04      	itt	eq
 8000a7a:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a82:	f150 0000 	adcs.w	r0, r0, #0
 8000a86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a8a:	bd70      	pop	{r4, r5, r6, pc}
 8000a8c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a90:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a94:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a98:	bfc2      	ittt	gt
 8000a9a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000aa2:	bd70      	popgt	{r4, r5, r6, pc}
 8000aa4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa8:	f04f 0e00 	mov.w	lr, #0
 8000aac:	3c01      	subs	r4, #1
 8000aae:	e690      	b.n	80007d2 <__aeabi_dmul+0xde>
 8000ab0:	ea45 0e06 	orr.w	lr, r5, r6
 8000ab4:	e68d      	b.n	80007d2 <__aeabi_dmul+0xde>
 8000ab6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000aba:	ea94 0f0c 	teq	r4, ip
 8000abe:	bf08      	it	eq
 8000ac0:	ea95 0f0c 	teqeq	r5, ip
 8000ac4:	f43f af3b 	beq.w	800093e <__aeabi_dmul+0x24a>
 8000ac8:	ea94 0f0c 	teq	r4, ip
 8000acc:	d10a      	bne.n	8000ae4 <__aeabi_ddiv+0x19c>
 8000ace:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ad2:	f47f af34 	bne.w	800093e <__aeabi_dmul+0x24a>
 8000ad6:	ea95 0f0c 	teq	r5, ip
 8000ada:	f47f af25 	bne.w	8000928 <__aeabi_dmul+0x234>
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	e72c      	b.n	800093e <__aeabi_dmul+0x24a>
 8000ae4:	ea95 0f0c 	teq	r5, ip
 8000ae8:	d106      	bne.n	8000af8 <__aeabi_ddiv+0x1b0>
 8000aea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aee:	f43f aefd 	beq.w	80008ec <__aeabi_dmul+0x1f8>
 8000af2:	4610      	mov	r0, r2
 8000af4:	4619      	mov	r1, r3
 8000af6:	e722      	b.n	800093e <__aeabi_dmul+0x24a>
 8000af8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000afc:	bf18      	it	ne
 8000afe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b02:	f47f aec5 	bne.w	8000890 <__aeabi_dmul+0x19c>
 8000b06:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b0a:	f47f af0d 	bne.w	8000928 <__aeabi_dmul+0x234>
 8000b0e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b12:	f47f aeeb 	bne.w	80008ec <__aeabi_dmul+0x1f8>
 8000b16:	e712      	b.n	800093e <__aeabi_dmul+0x24a>

08000b18 <__gedf2>:
 8000b18:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000b1c:	e006      	b.n	8000b2c <__cmpdf2+0x4>
 8000b1e:	bf00      	nop

08000b20 <__ledf2>:
 8000b20:	f04f 0c01 	mov.w	ip, #1
 8000b24:	e002      	b.n	8000b2c <__cmpdf2+0x4>
 8000b26:	bf00      	nop

08000b28 <__cmpdf2>:
 8000b28:	f04f 0c01 	mov.w	ip, #1
 8000b2c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b3c:	bf18      	it	ne
 8000b3e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b42:	d01b      	beq.n	8000b7c <__cmpdf2+0x54>
 8000b44:	b001      	add	sp, #4
 8000b46:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b4a:	bf0c      	ite	eq
 8000b4c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b50:	ea91 0f03 	teqne	r1, r3
 8000b54:	bf02      	ittt	eq
 8000b56:	ea90 0f02 	teqeq	r0, r2
 8000b5a:	2000      	moveq	r0, #0
 8000b5c:	4770      	bxeq	lr
 8000b5e:	f110 0f00 	cmn.w	r0, #0
 8000b62:	ea91 0f03 	teq	r1, r3
 8000b66:	bf58      	it	pl
 8000b68:	4299      	cmppl	r1, r3
 8000b6a:	bf08      	it	eq
 8000b6c:	4290      	cmpeq	r0, r2
 8000b6e:	bf2c      	ite	cs
 8000b70:	17d8      	asrcs	r0, r3, #31
 8000b72:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b76:	f040 0001 	orr.w	r0, r0, #1
 8000b7a:	4770      	bx	lr
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__cmpdf2+0x64>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d107      	bne.n	8000b9c <__cmpdf2+0x74>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d1d6      	bne.n	8000b44 <__cmpdf2+0x1c>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d0d3      	beq.n	8000b44 <__cmpdf2+0x1c>
 8000b9c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_cdrcmple>:
 8000ba4:	4684      	mov	ip, r0
 8000ba6:	4610      	mov	r0, r2
 8000ba8:	4662      	mov	r2, ip
 8000baa:	468c      	mov	ip, r1
 8000bac:	4619      	mov	r1, r3
 8000bae:	4663      	mov	r3, ip
 8000bb0:	e000      	b.n	8000bb4 <__aeabi_cdcmpeq>
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_cdcmpeq>:
 8000bb4:	b501      	push	{r0, lr}
 8000bb6:	f7ff ffb7 	bl	8000b28 <__cmpdf2>
 8000bba:	2800      	cmp	r0, #0
 8000bbc:	bf48      	it	mi
 8000bbe:	f110 0f00 	cmnmi.w	r0, #0
 8000bc2:	bd01      	pop	{r0, pc}

08000bc4 <__aeabi_dcmpeq>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff fff4 	bl	8000bb4 <__aeabi_cdcmpeq>
 8000bcc:	bf0c      	ite	eq
 8000bce:	2001      	moveq	r0, #1
 8000bd0:	2000      	movne	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_dcmplt>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffea 	bl	8000bb4 <__aeabi_cdcmpeq>
 8000be0:	bf34      	ite	cc
 8000be2:	2001      	movcc	r0, #1
 8000be4:	2000      	movcs	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmple>:
 8000bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf0:	f7ff ffe0 	bl	8000bb4 <__aeabi_cdcmpeq>
 8000bf4:	bf94      	ite	ls
 8000bf6:	2001      	movls	r0, #1
 8000bf8:	2000      	movhi	r0, #0
 8000bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfe:	bf00      	nop

08000c00 <__aeabi_dcmpge>:
 8000c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c04:	f7ff ffce 	bl	8000ba4 <__aeabi_cdrcmple>
 8000c08:	bf94      	ite	ls
 8000c0a:	2001      	movls	r0, #1
 8000c0c:	2000      	movhi	r0, #0
 8000c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c12:	bf00      	nop

08000c14 <__aeabi_dcmpgt>:
 8000c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c18:	f7ff ffc4 	bl	8000ba4 <__aeabi_cdrcmple>
 8000c1c:	bf34      	ite	cc
 8000c1e:	2001      	movcc	r0, #1
 8000c20:	2000      	movcs	r0, #0
 8000c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c26:	bf00      	nop

08000c28 <__aeabi_d2iz>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c30:	d215      	bcs.n	8000c5e <__aeabi_d2iz+0x36>
 8000c32:	d511      	bpl.n	8000c58 <__aeabi_d2iz+0x30>
 8000c34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c3c:	d912      	bls.n	8000c64 <__aeabi_d2iz+0x3c>
 8000c3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c52:	bf18      	it	ne
 8000c54:	4240      	negne	r0, r0
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c62:	d105      	bne.n	8000c70 <__aeabi_d2iz+0x48>
 8000c64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	bf08      	it	eq
 8000c6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c6e:	4770      	bx	lr
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b94b      	cbnz	r3, 8000c8e <__aeabi_uldivmod+0x16>
 8000c7a:	b942      	cbnz	r2, 8000c8e <__aeabi_uldivmod+0x16>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	d002      	beq.n	8000c8a <__aeabi_uldivmod+0x12>
 8000c84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c88:	4608      	mov	r0, r1
 8000c8a:	f000 b83b 	b.w	8000d04 <__aeabi_idiv0>
 8000c8e:	b082      	sub	sp, #8
 8000c90:	46ec      	mov	ip, sp
 8000c92:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000c96:	f000 f81d 	bl	8000cd4 <__gnu_uldivmod_helper>
 8000c9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9e:	b002      	add	sp, #8
 8000ca0:	bc0c      	pop	{r2, r3}
 8000ca2:	4770      	bx	lr

08000ca4 <__gnu_ldivmod_helper>:
 8000ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ca8:	9c06      	ldr	r4, [sp, #24]
 8000caa:	4615      	mov	r5, r2
 8000cac:	4606      	mov	r6, r0
 8000cae:	460f      	mov	r7, r1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	f000 f829 	bl	8000d08 <__divdi3>
 8000cb6:	fb05 f301 	mul.w	r3, r5, r1
 8000cba:	fb00 3808 	mla	r8, r0, r8, r3
 8000cbe:	fba5 2300 	umull	r2, r3, r5, r0
 8000cc2:	4443      	add	r3, r8
 8000cc4:	1ab2      	subs	r2, r6, r2
 8000cc6:	eb67 0303 	sbc.w	r3, r7, r3
 8000cca:	e9c4 2300 	strd	r2, r3, [r4]
 8000cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000cd2:	bf00      	nop

08000cd4 <__gnu_uldivmod_helper>:
 8000cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000cd8:	9c06      	ldr	r4, [sp, #24]
 8000cda:	4615      	mov	r5, r2
 8000cdc:	4606      	mov	r6, r0
 8000cde:	460f      	mov	r7, r1
 8000ce0:	4698      	mov	r8, r3
 8000ce2:	f000 f967 	bl	8000fb4 <__udivdi3>
 8000ce6:	fb00 f808 	mul.w	r8, r0, r8
 8000cea:	fba0 2305 	umull	r2, r3, r0, r5
 8000cee:	fb05 8801 	mla	r8, r5, r1, r8
 8000cf2:	4443      	add	r3, r8
 8000cf4:	1ab2      	subs	r2, r6, r2
 8000cf6:	eb67 0303 	sbc.w	r3, r7, r3
 8000cfa:	e9c4 2300 	strd	r2, r3, [r4]
 8000cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d02:	bf00      	nop

08000d04 <__aeabi_idiv0>:
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <__divdi3>:
 8000d08:	2900      	cmp	r1, #0
 8000d0a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000d0e:	bfa8      	it	ge
 8000d10:	2600      	movge	r6, #0
 8000d12:	f2c0 80a9 	blt.w	8000e68 <__divdi3+0x160>
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f2c0 80a1 	blt.w	8000e5e <__divdi3+0x156>
 8000d1c:	4689      	mov	r9, r1
 8000d1e:	4690      	mov	r8, r2
 8000d20:	469c      	mov	ip, r3
 8000d22:	4614      	mov	r4, r2
 8000d24:	4605      	mov	r5, r0
 8000d26:	460f      	mov	r7, r1
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d147      	bne.n	8000dbc <__divdi3+0xb4>
 8000d2c:	428a      	cmp	r2, r1
 8000d2e:	d95b      	bls.n	8000de8 <__divdi3+0xe0>
 8000d30:	fab2 f382 	clz	r3, r2
 8000d34:	b153      	cbz	r3, 8000d4c <__divdi3+0x44>
 8000d36:	f1c3 0220 	rsb	r2, r3, #32
 8000d3a:	fa01 f703 	lsl.w	r7, r1, r3
 8000d3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d42:	fa08 f403 	lsl.w	r4, r8, r3
 8000d46:	4317      	orrs	r7, r2
 8000d48:	fa00 f503 	lsl.w	r5, r0, r3
 8000d4c:	0c21      	lsrs	r1, r4, #16
 8000d4e:	fbb7 f2f1 	udiv	r2, r7, r1
 8000d52:	0c2b      	lsrs	r3, r5, #16
 8000d54:	fb01 7c12 	mls	ip, r1, r2, r7
 8000d58:	b2a0      	uxth	r0, r4
 8000d5a:	ea43 470c 	orr.w	r7, r3, ip, lsl #16
 8000d5e:	fb00 f302 	mul.w	r3, r0, r2
 8000d62:	42bb      	cmp	r3, r7
 8000d64:	d909      	bls.n	8000d7a <__divdi3+0x72>
 8000d66:	193f      	adds	r7, r7, r4
 8000d68:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 8000d6c:	d204      	bcs.n	8000d78 <__divdi3+0x70>
 8000d6e:	42bb      	cmp	r3, r7
 8000d70:	bf84      	itt	hi
 8000d72:	3a02      	subhi	r2, #2
 8000d74:	193f      	addhi	r7, r7, r4
 8000d76:	d800      	bhi.n	8000d7a <__divdi3+0x72>
 8000d78:	4662      	mov	r2, ip
 8000d7a:	1aff      	subs	r7, r7, r3
 8000d7c:	fbb7 f3f1 	udiv	r3, r7, r1
 8000d80:	b2ad      	uxth	r5, r5
 8000d82:	fb01 7113 	mls	r1, r1, r3, r7
 8000d86:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 8000d8a:	fb00 f003 	mul.w	r0, r0, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__divdi3+0x9c>
 8000d92:	1909      	adds	r1, r1, r4
 8000d94:	f103 37ff 	add.w	r7, r3, #4294967295	; 0xffffffff
 8000d98:	d203      	bcs.n	8000da2 <__divdi3+0x9a>
 8000d9a:	4288      	cmp	r0, r1
 8000d9c:	bf88      	it	hi
 8000d9e:	3b02      	subhi	r3, #2
 8000da0:	d800      	bhi.n	8000da4 <__divdi3+0x9c>
 8000da2:	463b      	mov	r3, r7
 8000da4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da8:	2200      	movs	r2, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	4611      	mov	r1, r2
 8000dae:	b116      	cbz	r6, 8000db6 <__divdi3+0xae>
 8000db0:	4240      	negs	r0, r0
 8000db2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000dba:	4770      	bx	lr
 8000dbc:	428b      	cmp	r3, r1
 8000dbe:	bf84      	itt	hi
 8000dc0:	2200      	movhi	r2, #0
 8000dc2:	4613      	movhi	r3, r2
 8000dc4:	d8f1      	bhi.n	8000daa <__divdi3+0xa2>
 8000dc6:	fabc f18c 	clz	r1, ip
 8000dca:	2900      	cmp	r1, #0
 8000dcc:	f040 8090 	bne.w	8000ef0 <__divdi3+0x1e8>
 8000dd0:	45cc      	cmp	ip, r9
 8000dd2:	bf28      	it	cs
 8000dd4:	4580      	cmpcs	r8, r0
 8000dd6:	bf8c      	ite	hi
 8000dd8:	2200      	movhi	r2, #0
 8000dda:	2201      	movls	r2, #1
 8000ddc:	bf9c      	itt	ls
 8000dde:	2301      	movls	r3, #1
 8000de0:	460a      	movls	r2, r1
 8000de2:	d9e2      	bls.n	8000daa <__divdi3+0xa2>
 8000de4:	4613      	mov	r3, r2
 8000de6:	e7e0      	b.n	8000daa <__divdi3+0xa2>
 8000de8:	b912      	cbnz	r2, 8000df0 <__divdi3+0xe8>
 8000dea:	2301      	movs	r3, #1
 8000dec:	fbb3 f4f2 	udiv	r4, r3, r2
 8000df0:	fab4 f384 	clz	r3, r4
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d13d      	bne.n	8000e74 <__divdi3+0x16c>
 8000df8:	1b3f      	subs	r7, r7, r4
 8000dfa:	0c20      	lsrs	r0, r4, #16
 8000dfc:	fa1f fc84 	uxth.w	ip, r4
 8000e00:	2201      	movs	r2, #1
 8000e02:	fbb7 f1f0 	udiv	r1, r7, r0
 8000e06:	0c2b      	lsrs	r3, r5, #16
 8000e08:	fb00 7711 	mls	r7, r0, r1, r7
 8000e0c:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8000e10:	fb0c f301 	mul.w	r3, ip, r1
 8000e14:	42bb      	cmp	r3, r7
 8000e16:	d90a      	bls.n	8000e2e <__divdi3+0x126>
 8000e18:	193f      	adds	r7, r7, r4
 8000e1a:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000e1e:	f080 80c1 	bcs.w	8000fa4 <__divdi3+0x29c>
 8000e22:	42bb      	cmp	r3, r7
 8000e24:	bf84      	itt	hi
 8000e26:	3902      	subhi	r1, #2
 8000e28:	193f      	addhi	r7, r7, r4
 8000e2a:	f240 80bb 	bls.w	8000fa4 <__divdi3+0x29c>
 8000e2e:	1aff      	subs	r7, r7, r3
 8000e30:	fbb7 f3f0 	udiv	r3, r7, r0
 8000e34:	b2ad      	uxth	r5, r5
 8000e36:	fb00 7013 	mls	r0, r0, r3, r7
 8000e3a:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
 8000e3e:	fb0c fc03 	mul.w	ip, ip, r3
 8000e42:	4584      	cmp	ip, r0
 8000e44:	d908      	bls.n	8000e58 <__divdi3+0x150>
 8000e46:	1900      	adds	r0, r0, r4
 8000e48:	f103 37ff 	add.w	r7, r3, #4294967295	; 0xffffffff
 8000e4c:	d203      	bcs.n	8000e56 <__divdi3+0x14e>
 8000e4e:	4584      	cmp	ip, r0
 8000e50:	bf88      	it	hi
 8000e52:	3b02      	subhi	r3, #2
 8000e54:	d800      	bhi.n	8000e58 <__divdi3+0x150>
 8000e56:	463b      	mov	r3, r7
 8000e58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5c:	e7a5      	b.n	8000daa <__divdi3+0xa2>
 8000e5e:	43f6      	mvns	r6, r6
 8000e60:	4252      	negs	r2, r2
 8000e62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e66:	e759      	b.n	8000d1c <__divdi3+0x14>
 8000e68:	4240      	negs	r0, r0
 8000e6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e6e:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8000e72:	e750      	b.n	8000d16 <__divdi3+0xe>
 8000e74:	409c      	lsls	r4, r3
 8000e76:	f1c3 0220 	rsb	r2, r3, #32
 8000e7a:	fa27 f102 	lsr.w	r1, r7, r2
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa25 f202 	lsr.w	r2, r5, r2
 8000e84:	409f      	lsls	r7, r3
 8000e86:	4317      	orrs	r7, r2
 8000e88:	fbb1 f2f0 	udiv	r2, r1, r0
 8000e8c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e90:	fb00 1112 	mls	r1, r0, r2, r1
 8000e94:	fa1f fc84 	uxth.w	ip, r4
 8000e98:	ea48 4101 	orr.w	r1, r8, r1, lsl #16
 8000e9c:	fb0c f802 	mul.w	r8, ip, r2
 8000ea0:	4588      	cmp	r8, r1
 8000ea2:	fa05 f503 	lsl.w	r5, r5, r3
 8000ea6:	d908      	bls.n	8000eba <__divdi3+0x1b2>
 8000ea8:	1909      	adds	r1, r1, r4
 8000eaa:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8000eae:	d27f      	bcs.n	8000fb0 <__divdi3+0x2a8>
 8000eb0:	4588      	cmp	r8, r1
 8000eb2:	bf84      	itt	hi
 8000eb4:	3a02      	subhi	r2, #2
 8000eb6:	1909      	addhi	r1, r1, r4
 8000eb8:	d97a      	bls.n	8000fb0 <__divdi3+0x2a8>
 8000eba:	ebc8 0101 	rsb	r1, r8, r1
 8000ebe:	fbb1 f3f0 	udiv	r3, r1, r0
 8000ec2:	fb00 1113 	mls	r1, r0, r3, r1
 8000ec6:	b2bf      	uxth	r7, r7
 8000ec8:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000ecc:	fb0c f103 	mul.w	r1, ip, r3
 8000ed0:	42b9      	cmp	r1, r7
 8000ed2:	d909      	bls.n	8000ee8 <__divdi3+0x1e0>
 8000ed4:	193f      	adds	r7, r7, r4
 8000ed6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000eda:	d204      	bcs.n	8000ee6 <__divdi3+0x1de>
 8000edc:	42b9      	cmp	r1, r7
 8000ede:	bf84      	itt	hi
 8000ee0:	3b02      	subhi	r3, #2
 8000ee2:	193f      	addhi	r7, r7, r4
 8000ee4:	d800      	bhi.n	8000ee8 <__divdi3+0x1e0>
 8000ee6:	4643      	mov	r3, r8
 8000ee8:	1a7f      	subs	r7, r7, r1
 8000eea:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000eee:	e788      	b.n	8000e02 <__divdi3+0xfa>
 8000ef0:	f1c1 0320 	rsb	r3, r1, #32
 8000ef4:	fa28 f203 	lsr.w	r2, r8, r3
 8000ef8:	fa0c fc01 	lsl.w	ip, ip, r1
 8000efc:	ea42 0c0c 	orr.w	ip, r2, ip
 8000f00:	fa29 f403 	lsr.w	r4, r9, r3
 8000f04:	ea4f 4a1c 	mov.w	sl, ip, lsr #16
 8000f08:	fa20 f303 	lsr.w	r3, r0, r3
 8000f0c:	fa09 f901 	lsl.w	r9, r9, r1
 8000f10:	ea43 0009 	orr.w	r0, r3, r9
 8000f14:	fbb4 f7fa 	udiv	r7, r4, sl
 8000f18:	fb0a 4417 	mls	r4, sl, r7, r4
 8000f1c:	0c03      	lsrs	r3, r0, #16
 8000f1e:	fa1f f98c 	uxth.w	r9, ip
 8000f22:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000f26:	fb09 fb07 	mul.w	fp, r9, r7
 8000f2a:	45a3      	cmp	fp, r4
 8000f2c:	fa08 f201 	lsl.w	r2, r8, r1
 8000f30:	d909      	bls.n	8000f46 <__divdi3+0x23e>
 8000f32:	eb14 040c 	adds.w	r4, r4, ip
 8000f36:	f107 33ff 	add.w	r3, r7, #4294967295	; 0xffffffff
 8000f3a:	d237      	bcs.n	8000fac <__divdi3+0x2a4>
 8000f3c:	45a3      	cmp	fp, r4
 8000f3e:	bf84      	itt	hi
 8000f40:	3f02      	subhi	r7, #2
 8000f42:	4464      	addhi	r4, ip
 8000f44:	d932      	bls.n	8000fac <__divdi3+0x2a4>
 8000f46:	ebcb 0404 	rsb	r4, fp, r4
 8000f4a:	fbb4 f3fa 	udiv	r3, r4, sl
 8000f4e:	fb0a 4413 	mls	r4, sl, r3, r4
 8000f52:	b280      	uxth	r0, r0
 8000f54:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000f58:	fb09 f403 	mul.w	r4, r9, r3
 8000f5c:	4284      	cmp	r4, r0
 8000f5e:	d909      	bls.n	8000f74 <__divdi3+0x26c>
 8000f60:	eb10 000c 	adds.w	r0, r0, ip
 8000f64:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000f68:	d21e      	bcs.n	8000fa8 <__divdi3+0x2a0>
 8000f6a:	4284      	cmp	r4, r0
 8000f6c:	bf84      	itt	hi
 8000f6e:	3b02      	subhi	r3, #2
 8000f70:	4460      	addhi	r0, ip
 8000f72:	d919      	bls.n	8000fa8 <__divdi3+0x2a0>
 8000f74:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8000f78:	1b00      	subs	r0, r0, r4
 8000f7a:	fba7 2302 	umull	r2, r3, r7, r2
 8000f7e:	4298      	cmp	r0, r3
 8000f80:	d30d      	bcc.n	8000f9e <__divdi3+0x296>
 8000f82:	bf14      	ite	ne
 8000f84:	2300      	movne	r3, #0
 8000f86:	2301      	moveq	r3, #1
 8000f88:	fa05 f101 	lsl.w	r1, r5, r1
 8000f8c:	4291      	cmp	r1, r2
 8000f8e:	bf2c      	ite	cs
 8000f90:	2200      	movcs	r2, #0
 8000f92:	f003 0201 	andcc.w	r2, r3, #1
 8000f96:	463b      	mov	r3, r7
 8000f98:	2a00      	cmp	r2, #0
 8000f9a:	f43f af06 	beq.w	8000daa <__divdi3+0xa2>
 8000f9e:	1e7b      	subs	r3, r7, #1
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	e702      	b.n	8000daa <__divdi3+0xa2>
 8000fa4:	4641      	mov	r1, r8
 8000fa6:	e742      	b.n	8000e2e <__divdi3+0x126>
 8000fa8:	4643      	mov	r3, r8
 8000faa:	e7e3      	b.n	8000f74 <__divdi3+0x26c>
 8000fac:	461f      	mov	r7, r3
 8000fae:	e7ca      	b.n	8000f46 <__divdi3+0x23e>
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	e782      	b.n	8000eba <__divdi3+0x1b2>

08000fb4 <__udivdi3>:
 8000fb4:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000fb8:	4614      	mov	r4, r2
 8000fba:	4605      	mov	r5, r0
 8000fbc:	460e      	mov	r6, r1
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d141      	bne.n	8001046 <__udivdi3+0x92>
 8000fc2:	428a      	cmp	r2, r1
 8000fc4:	d954      	bls.n	8001070 <__udivdi3+0xbc>
 8000fc6:	fab2 f382 	clz	r3, r2
 8000fca:	b14b      	cbz	r3, 8000fe0 <__udivdi3+0x2c>
 8000fcc:	f1c3 0620 	rsb	r6, r3, #32
 8000fd0:	4099      	lsls	r1, r3
 8000fd2:	fa20 f606 	lsr.w	r6, r0, r6
 8000fd6:	fa02 f403 	lsl.w	r4, r2, r3
 8000fda:	430e      	orrs	r6, r1
 8000fdc:	fa00 f503 	lsl.w	r5, r0, r3
 8000fe0:	0c22      	lsrs	r2, r4, #16
 8000fe2:	fbb6 f0f2 	udiv	r0, r6, r2
 8000fe6:	0c2b      	lsrs	r3, r5, #16
 8000fe8:	fb02 6110 	mls	r1, r2, r0, r6
 8000fec:	b2a7      	uxth	r7, r4
 8000fee:	ea43 4601 	orr.w	r6, r3, r1, lsl #16
 8000ff2:	fb07 f300 	mul.w	r3, r7, r0
 8000ff6:	42b3      	cmp	r3, r6
 8000ff8:	d909      	bls.n	800100e <__udivdi3+0x5a>
 8000ffa:	1936      	adds	r6, r6, r4
 8000ffc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8001000:	d204      	bcs.n	800100c <__udivdi3+0x58>
 8001002:	42b3      	cmp	r3, r6
 8001004:	bf84      	itt	hi
 8001006:	3802      	subhi	r0, #2
 8001008:	1936      	addhi	r6, r6, r4
 800100a:	d800      	bhi.n	800100e <__udivdi3+0x5a>
 800100c:	4608      	mov	r0, r1
 800100e:	1af6      	subs	r6, r6, r3
 8001010:	fbb6 f3f2 	udiv	r3, r6, r2
 8001014:	b2ad      	uxth	r5, r5
 8001016:	fb02 6213 	mls	r2, r2, r3, r6
 800101a:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 800101e:	fb07 f703 	mul.w	r7, r7, r3
 8001022:	4297      	cmp	r7, r2
 8001024:	d909      	bls.n	800103a <__udivdi3+0x86>
 8001026:	1912      	adds	r2, r2, r4
 8001028:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 800102c:	f080 80ea 	bcs.w	8001204 <__udivdi3+0x250>
 8001030:	4297      	cmp	r7, r2
 8001032:	bf88      	it	hi
 8001034:	3b02      	subhi	r3, #2
 8001036:	f240 80e5 	bls.w	8001204 <__udivdi3+0x250>
 800103a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800103e:	2100      	movs	r1, #0
 8001040:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001044:	4770      	bx	lr
 8001046:	428b      	cmp	r3, r1
 8001048:	bf84      	itt	hi
 800104a:	2100      	movhi	r1, #0
 800104c:	4608      	movhi	r0, r1
 800104e:	d8f7      	bhi.n	8001040 <__udivdi3+0x8c>
 8001050:	fab3 f483 	clz	r4, r3
 8001054:	2c00      	cmp	r4, #0
 8001056:	d149      	bne.n	80010ec <__udivdi3+0x138>
 8001058:	428b      	cmp	r3, r1
 800105a:	bf28      	it	cs
 800105c:	4282      	cmpcs	r2, r0
 800105e:	bf8c      	ite	hi
 8001060:	2100      	movhi	r1, #0
 8001062:	2101      	movls	r1, #1
 8001064:	bf9c      	itt	ls
 8001066:	2001      	movls	r0, #1
 8001068:	4621      	movls	r1, r4
 800106a:	d9e9      	bls.n	8001040 <__udivdi3+0x8c>
 800106c:	4608      	mov	r0, r1
 800106e:	e7e7      	b.n	8001040 <__udivdi3+0x8c>
 8001070:	b912      	cbnz	r2, 8001078 <__udivdi3+0xc4>
 8001072:	2401      	movs	r4, #1
 8001074:	fbb4 f4f2 	udiv	r4, r4, r2
 8001078:	fab4 f784 	clz	r7, r4
 800107c:	2f00      	cmp	r7, #0
 800107e:	f040 8082 	bne.w	8001186 <__udivdi3+0x1d2>
 8001082:	1b0b      	subs	r3, r1, r4
 8001084:	0c26      	lsrs	r6, r4, #16
 8001086:	b2a7      	uxth	r7, r4
 8001088:	2101      	movs	r1, #1
 800108a:	fbb3 f0f6 	udiv	r0, r3, r6
 800108e:	0c2a      	lsrs	r2, r5, #16
 8001090:	fb06 3310 	mls	r3, r6, r0, r3
 8001094:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8001098:	fb07 f200 	mul.w	r2, r7, r0
 800109c:	429a      	cmp	r2, r3
 800109e:	d90a      	bls.n	80010b6 <__udivdi3+0x102>
 80010a0:	191b      	adds	r3, r3, r4
 80010a2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80010a6:	f080 80af 	bcs.w	8001208 <__udivdi3+0x254>
 80010aa:	429a      	cmp	r2, r3
 80010ac:	bf84      	itt	hi
 80010ae:	3802      	subhi	r0, #2
 80010b0:	191b      	addhi	r3, r3, r4
 80010b2:	f240 80a9 	bls.w	8001208 <__udivdi3+0x254>
 80010b6:	1a9b      	subs	r3, r3, r2
 80010b8:	fbb3 f2f6 	udiv	r2, r3, r6
 80010bc:	b2ad      	uxth	r5, r5
 80010be:	fb06 3312 	mls	r3, r6, r2, r3
 80010c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80010c6:	fb07 f702 	mul.w	r7, r7, r2
 80010ca:	42af      	cmp	r7, r5
 80010cc:	d909      	bls.n	80010e2 <__udivdi3+0x12e>
 80010ce:	192c      	adds	r4, r5, r4
 80010d0:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 80010d4:	f080 809a 	bcs.w	800120c <__udivdi3+0x258>
 80010d8:	42a7      	cmp	r7, r4
 80010da:	bf88      	it	hi
 80010dc:	3a02      	subhi	r2, #2
 80010de:	f240 8095 	bls.w	800120c <__udivdi3+0x258>
 80010e2:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 80010e6:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80010ea:	4770      	bx	lr
 80010ec:	f1c4 0520 	rsb	r5, r4, #32
 80010f0:	fa22 f605 	lsr.w	r6, r2, r5
 80010f4:	40a3      	lsls	r3, r4
 80010f6:	4333      	orrs	r3, r6
 80010f8:	ea4f 4813 	mov.w	r8, r3, lsr #16
 80010fc:	fa21 f605 	lsr.w	r6, r1, r5
 8001100:	40a1      	lsls	r1, r4
 8001102:	fa20 f505 	lsr.w	r5, r0, r5
 8001106:	fbb6 fcf8 	udiv	ip, r6, r8
 800110a:	430d      	orrs	r5, r1
 800110c:	fb08 661c 	mls	r6, r8, ip, r6
 8001110:	0c29      	lsrs	r1, r5, #16
 8001112:	fa1f f983 	uxth.w	r9, r3
 8001116:	ea41 4606 	orr.w	r6, r1, r6, lsl #16
 800111a:	fb09 f70c 	mul.w	r7, r9, ip
 800111e:	42b7      	cmp	r7, r6
 8001120:	fa02 f204 	lsl.w	r2, r2, r4
 8001124:	d904      	bls.n	8001130 <__udivdi3+0x17c>
 8001126:	18f6      	adds	r6, r6, r3
 8001128:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 800112c:	d376      	bcc.n	800121c <__udivdi3+0x268>
 800112e:	468c      	mov	ip, r1
 8001130:	1bf6      	subs	r6, r6, r7
 8001132:	fbb6 f7f8 	udiv	r7, r6, r8
 8001136:	fb08 6617 	mls	r6, r8, r7, r6
 800113a:	b2ad      	uxth	r5, r5
 800113c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
 8001140:	fb09 f607 	mul.w	r6, r9, r7
 8001144:	42ae      	cmp	r6, r5
 8001146:	d904      	bls.n	8001152 <__udivdi3+0x19e>
 8001148:	18ed      	adds	r5, r5, r3
 800114a:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 800114e:	d35f      	bcc.n	8001210 <__udivdi3+0x25c>
 8001150:	460f      	mov	r7, r1
 8001152:	ea47 470c 	orr.w	r7, r7, ip, lsl #16
 8001156:	1bad      	subs	r5, r5, r6
 8001158:	fba7 2302 	umull	r2, r3, r7, r2
 800115c:	429d      	cmp	r5, r3
 800115e:	d30d      	bcc.n	800117c <__udivdi3+0x1c8>
 8001160:	fa00 f104 	lsl.w	r1, r0, r4
 8001164:	bf14      	ite	ne
 8001166:	2500      	movne	r5, #0
 8001168:	2501      	moveq	r5, #1
 800116a:	4291      	cmp	r1, r2
 800116c:	bf2c      	ite	cs
 800116e:	2100      	movcs	r1, #0
 8001170:	f005 0101 	andcc.w	r1, r5, #1
 8001174:	4638      	mov	r0, r7
 8001176:	2900      	cmp	r1, #0
 8001178:	f43f af62 	beq.w	8001040 <__udivdi3+0x8c>
 800117c:	1e78      	subs	r0, r7, #1
 800117e:	2100      	movs	r1, #0
 8001180:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001184:	4770      	bx	lr
 8001186:	40bc      	lsls	r4, r7
 8001188:	f1c7 0320 	rsb	r3, r7, #32
 800118c:	fa21 fc03 	lsr.w	ip, r1, r3
 8001190:	0c26      	lsrs	r6, r4, #16
 8001192:	40b9      	lsls	r1, r7
 8001194:	fa20 f303 	lsr.w	r3, r0, r3
 8001198:	430b      	orrs	r3, r1
 800119a:	fbbc f1f6 	udiv	r1, ip, r6
 800119e:	0c1a      	lsrs	r2, r3, #16
 80011a0:	fb06 cc11 	mls	ip, r6, r1, ip
 80011a4:	fa1f f884 	uxth.w	r8, r4
 80011a8:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
 80011ac:	fb08 f201 	mul.w	r2, r8, r1
 80011b0:	4562      	cmp	r2, ip
 80011b2:	fa00 f507 	lsl.w	r5, r0, r7
 80011b6:	d909      	bls.n	80011cc <__udivdi3+0x218>
 80011b8:	eb1c 0c04 	adds.w	ip, ip, r4
 80011bc:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80011c0:	d233      	bcs.n	800122a <__udivdi3+0x276>
 80011c2:	4562      	cmp	r2, ip
 80011c4:	bf84      	itt	hi
 80011c6:	3902      	subhi	r1, #2
 80011c8:	44a4      	addhi	ip, r4
 80011ca:	d92e      	bls.n	800122a <__udivdi3+0x276>
 80011cc:	ebc2 0c0c 	rsb	ip, r2, ip
 80011d0:	fbbc f2f6 	udiv	r2, ip, r6
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	fb06 cc12 	mls	ip, r6, r2, ip
 80011da:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 80011de:	fb08 f002 	mul.w	r0, r8, r2
 80011e2:	4298      	cmp	r0, r3
 80011e4:	d909      	bls.n	80011fa <__udivdi3+0x246>
 80011e6:	191b      	adds	r3, r3, r4
 80011e8:	f102 37ff 	add.w	r7, r2, #4294967295	; 0xffffffff
 80011ec:	d204      	bcs.n	80011f8 <__udivdi3+0x244>
 80011ee:	4298      	cmp	r0, r3
 80011f0:	bf84      	itt	hi
 80011f2:	3a02      	subhi	r2, #2
 80011f4:	191b      	addhi	r3, r3, r4
 80011f6:	d800      	bhi.n	80011fa <__udivdi3+0x246>
 80011f8:	463a      	mov	r2, r7
 80011fa:	1a1b      	subs	r3, r3, r0
 80011fc:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8001200:	4647      	mov	r7, r8
 8001202:	e742      	b.n	800108a <__udivdi3+0xd6>
 8001204:	460b      	mov	r3, r1
 8001206:	e718      	b.n	800103a <__udivdi3+0x86>
 8001208:	4660      	mov	r0, ip
 800120a:	e754      	b.n	80010b6 <__udivdi3+0x102>
 800120c:	461a      	mov	r2, r3
 800120e:	e768      	b.n	80010e2 <__udivdi3+0x12e>
 8001210:	42ae      	cmp	r6, r5
 8001212:	bf84      	itt	hi
 8001214:	3f02      	subhi	r7, #2
 8001216:	18ed      	addhi	r5, r5, r3
 8001218:	d89b      	bhi.n	8001152 <__udivdi3+0x19e>
 800121a:	e799      	b.n	8001150 <__udivdi3+0x19c>
 800121c:	42b7      	cmp	r7, r6
 800121e:	bf84      	itt	hi
 8001220:	f1ac 0c02 	subhi.w	ip, ip, #2
 8001224:	18f6      	addhi	r6, r6, r3
 8001226:	d883      	bhi.n	8001130 <__udivdi3+0x17c>
 8001228:	e781      	b.n	800112e <__udivdi3+0x17a>
 800122a:	4601      	mov	r1, r0
 800122c:	e7ce      	b.n	80011cc <__udivdi3+0x218>
 800122e:	bf00      	nop

08001230 <atexit>:
 8001230:	4601      	mov	r1, r0
 8001232:	2000      	movs	r0, #0
 8001234:	4602      	mov	r2, r0
 8001236:	4603      	mov	r3, r0
 8001238:	f000 b892 	b.w	8001360 <__register_exitproc>

0800123c <__libc_fini_array>:
 800123c:	b538      	push	{r3, r4, r5, lr}
 800123e:	f247 3490 	movw	r4, #29584	; 0x7390
 8001242:	f247 358c 	movw	r5, #29580	; 0x738c
 8001246:	f6c0 0500 	movt	r5, #2048	; 0x800
 800124a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800124e:	1b64      	subs	r4, r4, r5
 8001250:	10a4      	asrs	r4, r4, #2
 8001252:	bf18      	it	ne
 8001254:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
 8001258:	d005      	beq.n	8001266 <__libc_fini_array+0x2a>
 800125a:	3c01      	subs	r4, #1
 800125c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8001260:	4798      	blx	r3
 8001262:	2c00      	cmp	r4, #0
 8001264:	d1f9      	bne.n	800125a <__libc_fini_array+0x1e>
 8001266:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800126a:	f005 bf6d 	b.w	8007148 <_fini>
 800126e:	bf00      	nop

08001270 <__libc_init_array>:
 8001270:	b570      	push	{r4, r5, r6, lr}
 8001272:	f247 3684 	movw	r6, #29572	; 0x7384
 8001276:	f247 3584 	movw	r5, #29572	; 0x7384
 800127a:	f6c0 0500 	movt	r5, #2048	; 0x800
 800127e:	f6c0 0600 	movt	r6, #2048	; 0x800
 8001282:	1b76      	subs	r6, r6, r5
 8001284:	10b6      	asrs	r6, r6, #2
 8001286:	bf1c      	itt	ne
 8001288:	3d04      	subne	r5, #4
 800128a:	2400      	movne	r4, #0
 800128c:	d005      	beq.n	800129a <__libc_init_array+0x2a>
 800128e:	3401      	adds	r4, #1
 8001290:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8001294:	4798      	blx	r3
 8001296:	42a6      	cmp	r6, r4
 8001298:	d1f9      	bne.n	800128e <__libc_init_array+0x1e>
 800129a:	f247 368c 	movw	r6, #29580	; 0x738c
 800129e:	f247 3584 	movw	r5, #29572	; 0x7384
 80012a2:	f6c0 0500 	movt	r5, #2048	; 0x800
 80012a6:	f6c0 0600 	movt	r6, #2048	; 0x800
 80012aa:	1b76      	subs	r6, r6, r5
 80012ac:	f005 ff46 	bl	800713c <_init>
 80012b0:	10b6      	asrs	r6, r6, #2
 80012b2:	bf1c      	itt	ne
 80012b4:	3d04      	subne	r5, #4
 80012b6:	2400      	movne	r4, #0
 80012b8:	d006      	beq.n	80012c8 <__libc_init_array+0x58>
 80012ba:	3401      	adds	r4, #1
 80012bc:	f855 3f04 	ldr.w	r3, [r5, #4]!
 80012c0:	4798      	blx	r3
 80012c2:	42a6      	cmp	r6, r4
 80012c4:	d1f9      	bne.n	80012ba <__libc_init_array+0x4a>
 80012c6:	bd70      	pop	{r4, r5, r6, pc}
 80012c8:	bd70      	pop	{r4, r5, r6, pc}
 80012ca:	bf00      	nop

080012cc <memset>:
 80012cc:	b4f0      	push	{r4, r5, r6, r7}
 80012ce:	0784      	lsls	r4, r0, #30
 80012d0:	d043      	beq.n	800135a <memset+0x8e>
 80012d2:	1e54      	subs	r4, r2, #1
 80012d4:	2a00      	cmp	r2, #0
 80012d6:	d03e      	beq.n	8001356 <memset+0x8a>
 80012d8:	b2cd      	uxtb	r5, r1
 80012da:	4603      	mov	r3, r0
 80012dc:	e003      	b.n	80012e6 <memset+0x1a>
 80012de:	1e62      	subs	r2, r4, #1
 80012e0:	2c00      	cmp	r4, #0
 80012e2:	d038      	beq.n	8001356 <memset+0x8a>
 80012e4:	4614      	mov	r4, r2
 80012e6:	f803 5b01 	strb.w	r5, [r3], #1
 80012ea:	079a      	lsls	r2, r3, #30
 80012ec:	d1f7      	bne.n	80012de <memset+0x12>
 80012ee:	2c03      	cmp	r4, #3
 80012f0:	d92a      	bls.n	8001348 <memset+0x7c>
 80012f2:	b2cd      	uxtb	r5, r1
 80012f4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80012f8:	2c0f      	cmp	r4, #15
 80012fa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80012fe:	d915      	bls.n	800132c <memset+0x60>
 8001300:	f1a4 0710 	sub.w	r7, r4, #16
 8001304:	093f      	lsrs	r7, r7, #4
 8001306:	f103 0610 	add.w	r6, r3, #16
 800130a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 800130e:	461a      	mov	r2, r3
 8001310:	6015      	str	r5, [r2, #0]
 8001312:	6055      	str	r5, [r2, #4]
 8001314:	6095      	str	r5, [r2, #8]
 8001316:	60d5      	str	r5, [r2, #12]
 8001318:	3210      	adds	r2, #16
 800131a:	42b2      	cmp	r2, r6
 800131c:	d1f8      	bne.n	8001310 <memset+0x44>
 800131e:	f004 040f 	and.w	r4, r4, #15
 8001322:	3701      	adds	r7, #1
 8001324:	2c03      	cmp	r4, #3
 8001326:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800132a:	d90d      	bls.n	8001348 <memset+0x7c>
 800132c:	461e      	mov	r6, r3
 800132e:	4622      	mov	r2, r4
 8001330:	3a04      	subs	r2, #4
 8001332:	2a03      	cmp	r2, #3
 8001334:	f846 5b04 	str.w	r5, [r6], #4
 8001338:	d8fa      	bhi.n	8001330 <memset+0x64>
 800133a:	1f22      	subs	r2, r4, #4
 800133c:	f022 0203 	bic.w	r2, r2, #3
 8001340:	3204      	adds	r2, #4
 8001342:	4413      	add	r3, r2
 8001344:	f004 0403 	and.w	r4, r4, #3
 8001348:	b12c      	cbz	r4, 8001356 <memset+0x8a>
 800134a:	b2c9      	uxtb	r1, r1
 800134c:	441c      	add	r4, r3
 800134e:	f803 1b01 	strb.w	r1, [r3], #1
 8001352:	42a3      	cmp	r3, r4
 8001354:	d1fb      	bne.n	800134e <memset+0x82>
 8001356:	bcf0      	pop	{r4, r5, r6, r7}
 8001358:	4770      	bx	lr
 800135a:	4614      	mov	r4, r2
 800135c:	4603      	mov	r3, r0
 800135e:	e7c6      	b.n	80012ee <memset+0x22>

08001360 <__register_exitproc>:
 8001360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001362:	f247 145c 	movw	r4, #29020	; 0x715c
 8001366:	f6c0 0400 	movt	r4, #2048	; 0x800
 800136a:	b085      	sub	sp, #20
 800136c:	6826      	ldr	r6, [r4, #0]
 800136e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
 8001372:	4607      	mov	r7, r0
 8001374:	2c00      	cmp	r4, #0
 8001376:	d044      	beq.n	8001402 <__register_exitproc+0xa2>
 8001378:	6865      	ldr	r5, [r4, #4]
 800137a:	2d1f      	cmp	r5, #31
 800137c:	dd21      	ble.n	80013c2 <__register_exitproc+0x62>
 800137e:	f246 243d 	movw	r4, #25149	; 0x623d
 8001382:	f6c0 0400 	movt	r4, #2048	; 0x800
 8001386:	b91c      	cbnz	r4, 8001390 <__register_exitproc+0x30>
 8001388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800138c:	b005      	add	sp, #20
 800138e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001390:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001394:	9103      	str	r1, [sp, #12]
 8001396:	9202      	str	r2, [sp, #8]
 8001398:	9301      	str	r3, [sp, #4]
 800139a:	f004 ff4f 	bl	800623c <malloc>
 800139e:	9903      	ldr	r1, [sp, #12]
 80013a0:	9a02      	ldr	r2, [sp, #8]
 80013a2:	9b01      	ldr	r3, [sp, #4]
 80013a4:	4604      	mov	r4, r0
 80013a6:	2800      	cmp	r0, #0
 80013a8:	d0ee      	beq.n	8001388 <__register_exitproc+0x28>
 80013aa:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
 80013ae:	2000      	movs	r0, #0
 80013b0:	6025      	str	r5, [r4, #0]
 80013b2:	6060      	str	r0, [r4, #4]
 80013b4:	4605      	mov	r5, r0
 80013b6:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 80013ba:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
 80013be:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
 80013c2:	b93f      	cbnz	r7, 80013d4 <__register_exitproc+0x74>
 80013c4:	1cab      	adds	r3, r5, #2
 80013c6:	2000      	movs	r0, #0
 80013c8:	3501      	adds	r5, #1
 80013ca:	6065      	str	r5, [r4, #4]
 80013cc:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 80013d0:	b005      	add	sp, #20
 80013d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013d4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
 80013d8:	f04f 0c01 	mov.w	ip, #1
 80013dc:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 80013e0:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 80013e4:	fa0c f205 	lsl.w	r2, ip, r5
 80013e8:	4316      	orrs	r6, r2
 80013ea:	2f02      	cmp	r7, #2
 80013ec:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 80013f0:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 80013f4:	bf02      	ittt	eq
 80013f6:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 80013fa:	431a      	orreq	r2, r3
 80013fc:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 8001400:	e7e0      	b.n	80013c4 <__register_exitproc+0x64>
 8001402:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
 8001406:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 800140a:	e7b5      	b.n	8001378 <__register_exitproc+0x18>

0800140c <register_fini>:
 800140c:	f240 0300 	movw	r3, #0
 8001410:	f2c0 0300 	movt	r3, #0
 8001414:	b12b      	cbz	r3, 8001422 <register_fini+0x16>
 8001416:	f241 203d 	movw	r0, #4669	; 0x123d
 800141a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800141e:	f7ff bf07 	b.w	8001230 <atexit>
 8001422:	4770      	bx	lr

08001424 <findslot>:
 8001424:	f240 4228 	movw	r2, #1064	; 0x428
 8001428:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800142c:	b510      	push	{r4, lr}
 800142e:	4604      	mov	r4, r0
 8001430:	6810      	ldr	r0, [r2, #0]
 8001432:	b108      	cbz	r0, 8001438 <findslot+0x14>
 8001434:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001436:	b163      	cbz	r3, 8001452 <findslot+0x2e>
 8001438:	2c13      	cmp	r4, #19
 800143a:	d80e      	bhi.n	800145a <findslot+0x36>
 800143c:	f640 03c0 	movw	r3, #2240	; 0x8c0
 8001440:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001444:	f853 2034 	ldr.w	r2, [r3, r4, lsl #3]
 8001448:	3201      	adds	r2, #1
 800144a:	d006      	beq.n	800145a <findslot+0x36>
 800144c:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
 8001450:	bd10      	pop	{r4, pc}
 8001452:	f001 fa35 	bl	80028c0 <__sinit>
 8001456:	2c13      	cmp	r4, #19
 8001458:	d9f0      	bls.n	800143c <findslot+0x18>
 800145a:	2000      	movs	r0, #0
 800145c:	bd10      	pop	{r4, pc}
 800145e:	bf00      	nop

08001460 <checkerror.part.0>:
 8001460:	b570      	push	{r4, r5, r6, lr}
 8001462:	f001 fa21 	bl	80028a8 <__errno>
 8001466:	2513      	movs	r5, #19
 8001468:	4604      	mov	r4, r0
 800146a:	2600      	movs	r6, #0
 800146c:	4628      	mov	r0, r5
 800146e:	4631      	mov	r1, r6
 8001470:	beab      	bkpt	0x00ab
 8001472:	4605      	mov	r5, r0
 8001474:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001478:	6025      	str	r5, [r4, #0]
 800147a:	bd70      	pop	{r4, r5, r6, pc}

0800147c <_swiread>:
 800147c:	b530      	push	{r4, r5, lr}
 800147e:	b085      	sub	sp, #20
 8001480:	2406      	movs	r4, #6
 8001482:	9001      	str	r0, [sp, #4]
 8001484:	9102      	str	r1, [sp, #8]
 8001486:	9203      	str	r2, [sp, #12]
 8001488:	ad01      	add	r5, sp, #4
 800148a:	4620      	mov	r0, r4
 800148c:	4629      	mov	r1, r5
 800148e:	beab      	bkpt	0x00ab
 8001490:	4604      	mov	r4, r0
 8001492:	1c61      	adds	r1, r4, #1
 8001494:	bf18      	it	ne
 8001496:	4620      	movne	r0, r4
 8001498:	d001      	beq.n	800149e <_swiread+0x22>
 800149a:	b005      	add	sp, #20
 800149c:	bd30      	pop	{r4, r5, pc}
 800149e:	f7ff ffdf 	bl	8001460 <checkerror.part.0>
 80014a2:	b005      	add	sp, #20
 80014a4:	bd30      	pop	{r4, r5, pc}
 80014a6:	bf00      	nop

080014a8 <_read>:
 80014a8:	b570      	push	{r4, r5, r6, lr}
 80014aa:	460e      	mov	r6, r1
 80014ac:	4615      	mov	r5, r2
 80014ae:	f7ff ffb9 	bl	8001424 <findslot>
 80014b2:	4604      	mov	r4, r0
 80014b4:	b160      	cbz	r0, 80014d0 <_read+0x28>
 80014b6:	4631      	mov	r1, r6
 80014b8:	462a      	mov	r2, r5
 80014ba:	6800      	ldr	r0, [r0, #0]
 80014bc:	f7ff ffde 	bl	800147c <_swiread>
 80014c0:	1c46      	adds	r6, r0, #1
 80014c2:	bf1f      	itttt	ne
 80014c4:	6863      	ldrne	r3, [r4, #4]
 80014c6:	ebc0 0005 	rsbne	r0, r0, r5
 80014ca:	181b      	addne	r3, r3, r0
 80014cc:	6063      	strne	r3, [r4, #4]
 80014ce:	bd70      	pop	{r4, r5, r6, pc}
 80014d0:	f001 f9ea 	bl	80028a8 <__errno>
 80014d4:	2309      	movs	r3, #9
 80014d6:	6003      	str	r3, [r0, #0]
 80014d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014dc:	bd70      	pop	{r4, r5, r6, pc}
 80014de:	bf00      	nop

080014e0 <_swilseek>:
 80014e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014e2:	b083      	sub	sp, #12
 80014e4:	460c      	mov	r4, r1
 80014e6:	4616      	mov	r6, r2
 80014e8:	f7ff ff9c 	bl	8001424 <findslot>
 80014ec:	4605      	mov	r5, r0
 80014ee:	2800      	cmp	r0, #0
 80014f0:	d03b      	beq.n	800156a <_swilseek+0x8a>
 80014f2:	2e02      	cmp	r6, #2
 80014f4:	d828      	bhi.n	8001548 <_swilseek+0x68>
 80014f6:	2e01      	cmp	r6, #1
 80014f8:	d023      	beq.n	8001542 <_swilseek+0x62>
 80014fa:	2e02      	cmp	r6, #2
 80014fc:	d012      	beq.n	8001524 <_swilseek+0x44>
 80014fe:	466e      	mov	r6, sp
 8001500:	682b      	ldr	r3, [r5, #0]
 8001502:	270a      	movs	r7, #10
 8001504:	e88d 0018 	stmia.w	sp, {r3, r4}
 8001508:	4638      	mov	r0, r7
 800150a:	4631      	mov	r1, r6
 800150c:	beab      	bkpt	0x00ab
 800150e:	4606      	mov	r6, r0
 8001510:	1c77      	adds	r7, r6, #1
 8001512:	bf18      	it	ne
 8001514:	4630      	movne	r0, r6
 8001516:	d01e      	beq.n	8001556 <_swilseek+0x76>
 8001518:	2800      	cmp	r0, #0
 800151a:	db23      	blt.n	8001564 <_swilseek+0x84>
 800151c:	606c      	str	r4, [r5, #4]
 800151e:	4620      	mov	r0, r4
 8001520:	b003      	add	sp, #12
 8001522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001524:	6803      	ldr	r3, [r0, #0]
 8001526:	ae02      	add	r6, sp, #8
 8001528:	270c      	movs	r7, #12
 800152a:	f846 3d08 	str.w	r3, [r6, #-8]!
 800152e:	4638      	mov	r0, r7
 8001530:	4631      	mov	r1, r6
 8001532:	beab      	bkpt	0x00ab
 8001534:	4607      	mov	r7, r0
 8001536:	1c7a      	adds	r2, r7, #1
 8001538:	bf18      	it	ne
 800153a:	4638      	movne	r0, r7
 800153c:	d00e      	beq.n	800155c <_swilseek+0x7c>
 800153e:	4404      	add	r4, r0
 8001540:	e7de      	b.n	8001500 <_swilseek+0x20>
 8001542:	6843      	ldr	r3, [r0, #4]
 8001544:	18e4      	adds	r4, r4, r3
 8001546:	d5da      	bpl.n	80014fe <_swilseek+0x1e>
 8001548:	f001 f9ae 	bl	80028a8 <__errno>
 800154c:	2316      	movs	r3, #22
 800154e:	6003      	str	r3, [r0, #0]
 8001550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001554:	e7e4      	b.n	8001520 <_swilseek+0x40>
 8001556:	f7ff ff83 	bl	8001460 <checkerror.part.0>
 800155a:	e7dd      	b.n	8001518 <_swilseek+0x38>
 800155c:	f7ff ff80 	bl	8001460 <checkerror.part.0>
 8001560:	1c43      	adds	r3, r0, #1
 8001562:	d1ec      	bne.n	800153e <_swilseek+0x5e>
 8001564:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001568:	e7da      	b.n	8001520 <_swilseek+0x40>
 800156a:	f001 f99d 	bl	80028a8 <__errno>
 800156e:	2309      	movs	r3, #9
 8001570:	6003      	str	r3, [r0, #0]
 8001572:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001576:	e7d3      	b.n	8001520 <_swilseek+0x40>

08001578 <_lseek>:
 8001578:	f7ff bfb2 	b.w	80014e0 <_swilseek>

0800157c <_swiwrite>:
 800157c:	b530      	push	{r4, r5, lr}
 800157e:	b085      	sub	sp, #20
 8001580:	2405      	movs	r4, #5
 8001582:	9001      	str	r0, [sp, #4]
 8001584:	9102      	str	r1, [sp, #8]
 8001586:	9203      	str	r2, [sp, #12]
 8001588:	ad01      	add	r5, sp, #4
 800158a:	4620      	mov	r0, r4
 800158c:	4629      	mov	r1, r5
 800158e:	beab      	bkpt	0x00ab
 8001590:	4604      	mov	r4, r0
 8001592:	1c61      	adds	r1, r4, #1
 8001594:	bf18      	it	ne
 8001596:	4620      	movne	r0, r4
 8001598:	d001      	beq.n	800159e <_swiwrite+0x22>
 800159a:	b005      	add	sp, #20
 800159c:	bd30      	pop	{r4, r5, pc}
 800159e:	f7ff ff5f 	bl	8001460 <checkerror.part.0>
 80015a2:	b005      	add	sp, #20
 80015a4:	bd30      	pop	{r4, r5, pc}
 80015a6:	bf00      	nop

080015a8 <_write>:
 80015a8:	b570      	push	{r4, r5, r6, lr}
 80015aa:	460e      	mov	r6, r1
 80015ac:	4615      	mov	r5, r2
 80015ae:	f7ff ff39 	bl	8001424 <findslot>
 80015b2:	4604      	mov	r4, r0
 80015b4:	b1e0      	cbz	r0, 80015f0 <_write+0x48>
 80015b6:	4631      	mov	r1, r6
 80015b8:	6800      	ldr	r0, [r0, #0]
 80015ba:	462a      	mov	r2, r5
 80015bc:	f7ff ffde 	bl	800157c <_swiwrite>
 80015c0:	1e03      	subs	r3, r0, #0
 80015c2:	db12      	blt.n	80015ea <_write+0x42>
 80015c4:	6862      	ldr	r2, [r4, #4]
 80015c6:	1ae8      	subs	r0, r5, r3
 80015c8:	4402      	add	r2, r0
 80015ca:	429d      	cmp	r5, r3
 80015cc:	6062      	str	r2, [r4, #4]
 80015ce:	d000      	beq.n	80015d2 <_write+0x2a>
 80015d0:	bd70      	pop	{r4, r5, r6, pc}
 80015d2:	f001 f969 	bl	80028a8 <__errno>
 80015d6:	2513      	movs	r5, #19
 80015d8:	4604      	mov	r4, r0
 80015da:	2600      	movs	r6, #0
 80015dc:	4628      	mov	r0, r5
 80015de:	4631      	mov	r1, r6
 80015e0:	beab      	bkpt	0x00ab
 80015e2:	4605      	mov	r5, r0
 80015e4:	2000      	movs	r0, #0
 80015e6:	6025      	str	r5, [r4, #0]
 80015e8:	bd70      	pop	{r4, r5, r6, pc}
 80015ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015ee:	e7ef      	b.n	80015d0 <_write+0x28>
 80015f0:	f001 f95a 	bl	80028a8 <__errno>
 80015f4:	2309      	movs	r3, #9
 80015f6:	6003      	str	r3, [r0, #0]
 80015f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015fc:	bd70      	pop	{r4, r5, r6, pc}
 80015fe:	bf00      	nop

08001600 <_close>:
 8001600:	b570      	push	{r4, r5, r6, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	4604      	mov	r4, r0
 8001606:	f7ff ff0d 	bl	8001424 <findslot>
 800160a:	4605      	mov	r5, r0
 800160c:	b340      	cbz	r0, 8001660 <_close+0x60>
 800160e:	3c01      	subs	r4, #1
 8001610:	2c01      	cmp	r4, #1
 8001612:	d912      	bls.n	800163a <_close+0x3a>
 8001614:	682b      	ldr	r3, [r5, #0]
 8001616:	ac02      	add	r4, sp, #8
 8001618:	2602      	movs	r6, #2
 800161a:	f844 3d04 	str.w	r3, [r4, #-4]!
 800161e:	4630      	mov	r0, r6
 8001620:	4621      	mov	r1, r4
 8001622:	beab      	bkpt	0x00ab
 8001624:	4604      	mov	r4, r0
 8001626:	1c66      	adds	r6, r4, #1
 8001628:	bf18      	it	ne
 800162a:	4620      	movne	r0, r4
 800162c:	d013      	beq.n	8001656 <_close+0x56>
 800162e:	b910      	cbnz	r0, 8001636 <_close+0x36>
 8001630:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001634:	602b      	str	r3, [r5, #0]
 8001636:	b002      	add	sp, #8
 8001638:	bd70      	pop	{r4, r5, r6, pc}
 800163a:	f640 03c0 	movw	r3, #2240	; 0x8c0
 800163e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001642:	689a      	ldr	r2, [r3, #8]
 8001644:	691b      	ldr	r3, [r3, #16]
 8001646:	429a      	cmp	r2, r3
 8001648:	bf02      	ittt	eq
 800164a:	f04f 33ff 	moveq.w	r3, #4294967295	; 0xffffffff
 800164e:	6003      	streq	r3, [r0, #0]
 8001650:	2000      	moveq	r0, #0
 8001652:	d1df      	bne.n	8001614 <_close+0x14>
 8001654:	e7ef      	b.n	8001636 <_close+0x36>
 8001656:	f7ff ff03 	bl	8001460 <checkerror.part.0>
 800165a:	2800      	cmp	r0, #0
 800165c:	d1eb      	bne.n	8001636 <_close+0x36>
 800165e:	e7e7      	b.n	8001630 <_close+0x30>
 8001660:	f001 f922 	bl	80028a8 <__errno>
 8001664:	2309      	movs	r3, #9
 8001666:	6003      	str	r3, [r0, #0]
 8001668:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800166c:	e7e3      	b.n	8001636 <_close+0x36>
 800166e:	bf00      	nop

08001670 <_sbrk>:
 8001670:	b508      	push	{r3, lr}
 8001672:	f640 03bc 	movw	r3, #2236	; 0x8bc
 8001676:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	b16a      	cbz	r2, 800169a <_sbrk+0x2a>
 800167e:	4410      	add	r0, r2
 8001680:	4669      	mov	r1, sp
 8001682:	4288      	cmp	r0, r1
 8001684:	d802      	bhi.n	800168c <_sbrk+0x1c>
 8001686:	6018      	str	r0, [r3, #0]
 8001688:	4610      	mov	r0, r2
 800168a:	bd08      	pop	{r3, pc}
 800168c:	f001 f90c 	bl	80028a8 <__errno>
 8001690:	230c      	movs	r3, #12
 8001692:	6003      	str	r3, [r0, #0]
 8001694:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001698:	bd08      	pop	{r3, pc}
 800169a:	f640 12d8 	movw	r2, #2520	; 0x9d8
 800169e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	e7eb      	b.n	800167e <_sbrk+0xe>
 80016a6:	bf00      	nop

080016a8 <_swistat>:
 80016a8:	b570      	push	{r4, r5, r6, lr}
 80016aa:	460c      	mov	r4, r1
 80016ac:	f7ff feba 	bl	8001424 <findslot>
 80016b0:	4605      	mov	r5, r0
 80016b2:	b1b8      	cbz	r0, 80016e4 <_swistat+0x3c>
 80016b4:	6863      	ldr	r3, [r4, #4]
 80016b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016ba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016be:	6063      	str	r3, [r4, #4]
 80016c0:	62e2      	str	r2, [r4, #44]	; 0x2c
 80016c2:	260c      	movs	r6, #12
 80016c4:	4630      	mov	r0, r6
 80016c6:	4629      	mov	r1, r5
 80016c8:	beab      	bkpt	0x00ab
 80016ca:	4605      	mov	r5, r0
 80016cc:	1c6a      	adds	r2, r5, #1
 80016ce:	bf18      	it	ne
 80016d0:	4628      	movne	r0, r5
 80016d2:	d002      	beq.n	80016da <_swistat+0x32>
 80016d4:	6120      	str	r0, [r4, #16]
 80016d6:	2000      	movs	r0, #0
 80016d8:	bd70      	pop	{r4, r5, r6, pc}
 80016da:	f7ff fec1 	bl	8001460 <checkerror.part.0>
 80016de:	1c43      	adds	r3, r0, #1
 80016e0:	d1f8      	bne.n	80016d4 <_swistat+0x2c>
 80016e2:	bd70      	pop	{r4, r5, r6, pc}
 80016e4:	f001 f8e0 	bl	80028a8 <__errno>
 80016e8:	2309      	movs	r3, #9
 80016ea:	6003      	str	r3, [r0, #0]
 80016ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016f0:	bd70      	pop	{r4, r5, r6, pc}
 80016f2:	bf00      	nop

080016f4 <_fstat>:
 80016f4:	b538      	push	{r3, r4, r5, lr}
 80016f6:	460c      	mov	r4, r1
 80016f8:	4605      	mov	r5, r0
 80016fa:	2100      	movs	r1, #0
 80016fc:	4620      	mov	r0, r4
 80016fe:	223c      	movs	r2, #60	; 0x3c
 8001700:	f7ff fde4 	bl	80012cc <memset>
 8001704:	4628      	mov	r0, r5
 8001706:	4621      	mov	r1, r4
 8001708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800170c:	f7ff bfcc 	b.w	80016a8 <_swistat>

08001710 <_isatty>:
 8001710:	b570      	push	{r4, r5, r6, lr}
 8001712:	f7ff fe87 	bl	8001424 <findslot>
 8001716:	4604      	mov	r4, r0
 8001718:	b198      	cbz	r0, 8001742 <_isatty+0x32>
 800171a:	2509      	movs	r5, #9
 800171c:	4628      	mov	r0, r5
 800171e:	4621      	mov	r1, r4
 8001720:	beab      	bkpt	0x00ab
 8001722:	4604      	mov	r4, r0
 8001724:	2c01      	cmp	r4, #1
 8001726:	d00a      	beq.n	800173e <_isatty+0x2e>
 8001728:	f001 f8be 	bl	80028a8 <__errno>
 800172c:	2413      	movs	r4, #19
 800172e:	4605      	mov	r5, r0
 8001730:	2600      	movs	r6, #0
 8001732:	4620      	mov	r0, r4
 8001734:	4631      	mov	r1, r6
 8001736:	beab      	bkpt	0x00ab
 8001738:	4606      	mov	r6, r0
 800173a:	2400      	movs	r4, #0
 800173c:	602e      	str	r6, [r5, #0]
 800173e:	4620      	mov	r0, r4
 8001740:	bd70      	pop	{r4, r5, r6, pc}
 8001742:	f001 f8b1 	bl	80028a8 <__errno>
 8001746:	2309      	movs	r3, #9
 8001748:	6003      	str	r3, [r0, #0]
 800174a:	e7f8      	b.n	800173e <_isatty+0x2e>

0800174c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800174c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001784 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001750:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001752:	e003      	b.n	800175c <LoopCopyDataInit>

08001754 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001756:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001758:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800175a:	3104      	adds	r1, #4

0800175c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800175c:	480b      	ldr	r0, [pc, #44]	; (800178c <LoopForever+0xa>)
	ldr	r3, =_edata
 800175e:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001760:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001762:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001764:	d3f6      	bcc.n	8001754 <CopyDataInit>
	ldr	r2, =_sbss
 8001766:	4a0b      	ldr	r2, [pc, #44]	; (8001794 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001768:	e002      	b.n	8001770 <LoopFillZerobss>

0800176a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800176a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800176c:	f842 3b04 	str.w	r3, [r2], #4

08001770 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001770:	4b09      	ldr	r3, [pc, #36]	; (8001798 <LoopForever+0x16>)
	cmp	r2, r3
 8001772:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001774:	d3f9      	bcc.n	800176a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001776:	f000 f8f9 	bl	800196c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800177a:	f7ff fd79 	bl	8001270 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800177e:	f000 f80f 	bl	80017a0 <main>

08001782 <LoopForever>:

LoopForever:
    b LoopForever
 8001782:	e7fe      	b.n	8001782 <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001784:	20009fff 	.word	0x20009fff
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8001788:	08007390 	.word	0x08007390
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 800178c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001790:	200008a0 	.word	0x200008a0
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8001794:	200008a0 	.word	0x200008a0
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8001798:	200009d8 	.word	0x200009d8

0800179c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800179c:	e7fe      	b.n	800179c <ADC1_2_IRQHandler>
	...

080017a0 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80017a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
	 setbuf(stdout, NULL);
 80017a4:	4b62      	ldr	r3, [pc, #392]	; (8001930 <main+0x190>)
  
  // Initialize LEDs and User_Button on STM32F3-Discovery
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  // Enable the GPIO_LED Clock
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017a6:	4c63      	ldr	r4, [pc, #396]	; (8001934 <main+0x194>)
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
	 setbuf(stdout, NULL);
 80017a8:	681b      	ldr	r3, [r3, #0]
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80017aa:	b098      	sub	sp, #96	; 0x60
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
	 setbuf(stdout, NULL);
 80017ac:	6898      	ldr	r0, [r3, #8]
 80017ae:	2100      	movs	r1, #0
 80017b0:	f001 fc44 	bl	800303c <setbuf>
	 printf("Begining of the progam\n");
 80017b4:	4860      	ldr	r0, [pc, #384]	; (8001938 <main+0x198>)
 80017b6:	f001 fc25 	bl	8003004 <puts>
  HAL_Init();
 80017ba:	f000 fd57 	bl	800226c <HAL_Init>
  HAL_InitTick(0);
 80017be:	2000      	movs	r0, #0
 80017c0:	f000 fd41 	bl	8002246 <HAL_InitTick>
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;

  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80017c4:	f10d 0838 	add.w	r8, sp, #56	; 0x38
RCC_OscInitTypeDef RCC_OscInitStruct;

  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017cc:	2500      	movs	r5, #0
RCC_ClkInitTypeDef RCC_ClkInitStruct;
RCC_OscInitTypeDef RCC_OscInitStruct;

  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017ce:	2701      	movs	r7, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017d0:	2602      	movs	r6, #2
RCC_OscInitTypeDef RCC_OscInitStruct;

  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d2:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017d4:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;

  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80017d6:	4640      	mov	r0, r8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017d8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000

  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017dc:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017de:	9317      	str	r3, [sp, #92]	; 0x5c
RCC_ClkInitTypeDef RCC_ClkInitStruct;
RCC_OscInitTypeDef RCC_OscInitStruct;

  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017e0:	970e      	str	r7, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017e2:	9615      	str	r6, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;

  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80017e4:	f000 f8f6 	bl	80019d4 <HAL_RCC_OscConfig>
    	
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80017e8:	230f      	movs	r3, #15
 80017ea:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80017ec:	4631      	mov	r1, r6
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 80017ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80017f2:	a809      	add	r0, sp, #36	; 0x24
    	
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f4:	950b      	str	r5, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 80017f6:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017f8:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
    	
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017fa:	960a      	str	r6, [sp, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80017fc:	f000 fbba 	bl	8001f74 <HAL_RCC_ClockConfig>
  
  // Initialize LEDs and User_Button on STM32F3-Discovery
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  // Enable the GPIO_LED Clock
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001800:	6963      	ldr	r3, [r4, #20]
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001802:	484e      	ldr	r0, [pc, #312]	; (800193c <main+0x19c>)
  
  // Initialize LEDs and User_Button on STM32F3-Discovery
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  // Enable the GPIO_LED Clock
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001804:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001808:	6163      	str	r3, [r4, #20]
 800180a:	6963      	ldr	r3, [r4, #20]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180c:	970a      	str	r7, [sp, #40]	; 0x28
  
  // Initialize LEDs and User_Button on STM32F3-Discovery
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  // Enable the GPIO_LED Clock
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800180e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001812:	9305      	str	r3, [sp, #20]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_8;
 8001814:	f44f 7a40 	mov.w	sl, #768	; 0x300
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001818:	a909      	add	r1, sp, #36	; 0x24

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800181a:	f04f 0903 	mov.w	r9, #3
  
  // Initialize LEDs and User_Button on STM32F3-Discovery
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  // Enable the GPIO_LED Clock
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800181e:	9b05      	ldr	r3, [sp, #20]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_8;
 8001820:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001824:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001826:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800182a:	f000 fd91 	bl	8002350 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800182e:	4843      	ldr	r0, [pc, #268]	; (800193c <main+0x19c>)
 8001830:	462a      	mov	r2, r5
 8001832:	4651      	mov	r1, sl
 8001834:	f000 fe5e 	bl	80024f4 <HAL_GPIO_WritePin>
uint32_t I2cxTimeout = I2Cx_TIMEOUT_MAX;    /*<! Value of Timeout when I2C communication fails */

  GPIO_InitTypeDef GPIO_InitStructure;
  
  // Enable DRDY clock
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001838:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
  */
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800183a:	4d41      	ldr	r5, [pc, #260]	; (8001940 <main+0x1a0>)
uint32_t I2cxTimeout = I2Cx_TIMEOUT_MAX;    /*<! Value of Timeout when I2C communication fails */

  GPIO_InitTypeDef GPIO_InitStructure;
  
  // Enable DRDY clock
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800183c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001840:	6163      	str	r3, [r4, #20]
 8001842:	6963      	ldr	r3, [r4, #20]
 8001844:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001848:	9306      	str	r3, [sp, #24]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
  */
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800184a:	4628      	mov	r0, r5
uint32_t I2cxTimeout = I2Cx_TIMEOUT_MAX;    /*<! Value of Timeout when I2C communication fails */

  GPIO_InitTypeDef GPIO_InitStructure;
  
  // Enable DRDY clock
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800184c:	9b06      	ldr	r3, [sp, #24]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
  */
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800184e:	f001 f827 	bl	80028a0 <HAL_I2C_GetState>
 8001852:	2800      	cmp	r0, #0
 8001854:	d129      	bne.n	80018aa <main+0x10a>
  {
    I2cHandle.Instance = I2C1;
 8001856:	4b3b      	ldr	r3, [pc, #236]	; (8001944 <main+0x1a4>)
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS; // 0x32
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001858:	6128      	str	r0, [r5, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
  */
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = I2C1;
 800185a:	602b      	str	r3, [r5, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS; // 0x32
 800185c:	2332      	movs	r3, #50	; 0x32
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
    I2cHandle.Init.OwnAddress2 = 0;
 800185e:	6168      	str	r0, [r5, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001860:	61e8      	str	r0, [r5, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;	
 8001862:	6228      	str	r0, [r5, #32]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
  */
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = I2C1;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS; // 0x32
 8001864:	60ab      	str	r3, [r5, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001866:	60ef      	str	r7, [r5, #12]

    /* Init the I2C */
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001868:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 800186a:	4837      	ldr	r0, [pc, #220]	; (8001948 <main+0x1a8>)

    /* Init the I2C */
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001870:	6163      	str	r3, [r4, #20]
 8001872:	6963      	ldr	r3, [r4, #20]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001874:	960f      	str	r6, [sp, #60]	; 0x3c

    /* Init the I2C */
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001876:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800187a:	9307      	str	r3, [sp, #28]
 800187c:	9b07      	ldr	r3, [sp, #28]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 800187e:	9610      	str	r6, [sp, #64]	; 0x40

  /* Enable SCK and SDA GPIO clocks */
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 8001880:	23c0      	movs	r3, #192	; 0xc0
 8001882:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8001884:	4641      	mov	r1, r8
  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 8001886:	2304      	movs	r3, #4
 8001888:	9312      	str	r3, [sp, #72]	; 0x48

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800188a:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 800188e:	f000 fd5f 	bl	8002350 <HAL_GPIO_Init>

  /* Enable the I2C clock */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8001892:	69e3      	ldr	r3, [r4, #28]
 8001894:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001898:	61e3      	str	r3, [r4, #28]
 800189a:	69e3      	ldr	r3, [r4, #28]
 800189c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018a0:	9308      	str	r3, [sp, #32]

    HAL_I2C_Init(&I2cHandle);
 80018a2:	4628      	mov	r0, r5
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);

  /* Enable the I2C clock */
	__HAL_RCC_I2C1_CLK_ENABLE();
 80018a4:	9b08      	ldr	r3, [sp, #32]

    HAL_I2C_Init(&I2cHandle);
 80018a6:	f000 ff2d 	bl	8002704 <HAL_I2C_Init>
  }

	// end I2C Init
	 printf("I2C initialization finished\n");
 80018aa:	4828      	ldr	r0, [pc, #160]	; (800194c <main+0x1ac>)
 80018ac:	f001 fbaa 	bl	8003004 <puts>

  uint8_t ctrl = 0x00;
 80018b0:	2300      	movs	r3, #0
 80018b2:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  while (1)
  {
  printf("Emitting\n");
 80018b6:	4826      	ldr	r0, [pc, #152]	; (8001950 <main+0x1b0>)
 80018b8:	f001 fba4 	bl	8003004 <puts>
  //ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);

  HAL_StatusTypeDef status = HAL_OK;
  status = HAL_I2C_Mem_Read(&I2cHandle, ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR, I2C_MEMADD_SIZE_8BIT, &ctrl, 1, I2cxTimeout);
 80018bc:	2401      	movs	r4, #1
 80018be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018c2:	9302      	str	r3, [sp, #8]
 80018c4:	f8cd 8000 	str.w	r8, [sp]
 80018c8:	9401      	str	r4, [sp, #4]
 80018ca:	481d      	ldr	r0, [pc, #116]	; (8001940 <main+0x1a0>)
 80018cc:	2132      	movs	r1, #50	; 0x32
 80018ce:	220f      	movs	r2, #15
 80018d0:	4623      	mov	r3, r4
 80018d2:	f000 ff63 	bl	800279c <HAL_I2C_Mem_Read>
 80018d6:	4605      	mov	r5, r0
  printf("Reading\n");
 80018d8:	481e      	ldr	r0, [pc, #120]	; (8001954 <main+0x1b4>)
 80018da:	f001 fb93 	bl	8003004 <puts>
  
  // Check the communication status
  if(status != HAL_OK)
 80018de:	b12d      	cbz	r5, 80018ec <main+0x14c>
  {
    //I2Cx_Error();
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,GPIO_PIN_SET);
 80018e0:	4816      	ldr	r0, [pc, #88]	; (800193c <main+0x19c>)
 80018e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018e6:	4622      	mov	r2, r4
 80018e8:	f000 fe04 	bl	80024f4 <HAL_GPIO_WritePin>
  }

  printf("%#08x\n",ctrl);
 80018ec:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 80018f0:	4819      	ldr	r0, [pc, #100]	; (8001958 <main+0x1b8>)
 80018f2:	f001 fb41 	bl	8002f78 <printf>
	//ACCELERO_ReadAcc();
	printf("B on\n");
 80018f6:	4819      	ldr	r0, [pc, #100]	; (800195c <main+0x1bc>)
 80018f8:	f001 fb84 	bl	8003004 <puts>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_8,GPIO_PIN_SET);
 80018fc:	480f      	ldr	r0, [pc, #60]	; (800193c <main+0x19c>)
 80018fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001902:	2201      	movs	r2, #1
 8001904:	f000 fdf6 	bl	80024f4 <HAL_GPIO_WritePin>
	printf("Delay start\n");
 8001908:	4815      	ldr	r0, [pc, #84]	; (8001960 <main+0x1c0>)
 800190a:	f001 fb7b 	bl	8003004 <puts>
 800190e:	2464      	movs	r4, #100	; 0x64
	//HAL_Delay(1000);
	int i,a = 0;
	for(i=0;i<100;++i)
 8001910:	3c01      	subs	r4, #1
 8001912:	d1fd      	bne.n	8001910 <main+0x170>
		++a;

	printf("Delay end\n");
 8001914:	4813      	ldr	r0, [pc, #76]	; (8001964 <main+0x1c4>)
 8001916:	f001 fb75 	bl	8003004 <puts>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_8,GPIO_PIN_RESET);
 800191a:	4808      	ldr	r0, [pc, #32]	; (800193c <main+0x19c>)
 800191c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001920:	4622      	mov	r2, r4
 8001922:	f000 fde7 	bl	80024f4 <HAL_GPIO_WritePin>
	printf("B off\n");
 8001926:	4810      	ldr	r0, [pc, #64]	; (8001968 <main+0x1c8>)
 8001928:	f001 fb6c 	bl	8003004 <puts>
  }
 800192c:	e7c3      	b.n	80018b6 <main+0x116>
 800192e:	bf00      	nop
 8001930:	20000428 	.word	0x20000428
 8001934:	40021000 	.word	0x40021000
 8001938:	08007160 	.word	0x08007160
 800193c:	48001000 	.word	0x48001000
 8001940:	20000960 	.word	0x20000960
 8001944:	40005400 	.word	0x40005400
 8001948:	48000400 	.word	0x48000400
 800194c:	08007177 	.word	0x08007177
 8001950:	08007193 	.word	0x08007193
 8001954:	0800719c 	.word	0x0800719c
 8001958:	080071a4 	.word	0x080071a4
 800195c:	080071ab 	.word	0x080071ab
 8001960:	080071b0 	.word	0x080071b0
 8001964:	080071bc 	.word	0x080071bc
 8001968:	080071c6 	.word	0x080071c6

0800196c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800196c:	4a15      	ldr	r2, [pc, #84]	; (80019c4 <SystemInit+0x58>)
 800196e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001972:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001976:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800197a:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <SystemInit+0x5c>)
 800197c:	6819      	ldr	r1, [r3, #0]
 800197e:	f041 0101 	orr.w	r1, r1, #1
 8001982:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001984:	6858      	ldr	r0, [r3, #4]
 8001986:	4911      	ldr	r1, [pc, #68]	; (80019cc <SystemInit+0x60>)
 8001988:	4001      	ands	r1, r0
 800198a:	6059      	str	r1, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800198c:	6819      	ldr	r1, [r3, #0]
 800198e:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8001992:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001996:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001998:	6819      	ldr	r1, [r3, #0]
 800199a:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800199e:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80019a0:	6859      	ldr	r1, [r3, #4]
 80019a2:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 80019a6:	6059      	str	r1, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80019a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80019aa:	f021 010f 	bic.w	r1, r1, #15
 80019ae:	62d9      	str	r1, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80019b0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80019b2:	4907      	ldr	r1, [pc, #28]	; (80019d0 <SystemInit+0x64>)
 80019b4:	4001      	ands	r1, r0
 80019b6:	6319      	str	r1, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80019b8:	2100      	movs	r1, #0
 80019ba:	6099      	str	r1, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019bc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80019c0:	6093      	str	r3, [r2, #8]
 80019c2:	4770      	bx	lr
 80019c4:	e000ed00 	.word	0xe000ed00
 80019c8:	40021000 	.word	0x40021000
 80019cc:	f87fc00c 	.word	0xf87fc00c
 80019d0:	ff00fccc 	.word	0xff00fccc

080019d4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d4:	6803      	ldr	r3, [r0, #0]
 80019d6:	07db      	lsls	r3, r3, #31
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80019da:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019dc:	d404      	bmi.n	80019e8 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019de:	6823      	ldr	r3, [r4, #0]
 80019e0:	079d      	lsls	r5, r3, #30
 80019e2:	f100 80a9 	bmi.w	8001b38 <HAL_RCC_OscConfig+0x164>
 80019e6:	e123      	b.n	8001c30 <HAL_RCC_OscConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019e8:	4bbd      	ldr	r3, [pc, #756]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	f002 020c 	and.w	r2, r2, #12
 80019f0:	2a04      	cmp	r2, #4
 80019f2:	d007      	beq.n	8001a04 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	f002 020c 	and.w	r2, r2, #12
 80019fa:	2a08      	cmp	r2, #8
 80019fc:	d119      	bne.n	8001a32 <HAL_RCC_OscConfig+0x5e>
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	03d8      	lsls	r0, r3, #15
 8001a02:	d516      	bpl.n	8001a32 <HAL_RCC_OscConfig+0x5e>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a08:	fa93 f3a3 	rbit	r3, r3
 8001a0c:	4bb4      	ldr	r3, [pc, #720]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a14:	fa93 f3a3 	rbit	r3, r3
 8001a18:	fab3 f383 	clz	r3, r3
 8001a1c:	f003 031f 	and.w	r3, r3, #31
 8001a20:	fa22 f303 	lsr.w	r3, r2, r3
 8001a24:	07d9      	lsls	r1, r3, #31
 8001a26:	d5da      	bpl.n	80019de <HAL_RCC_OscConfig+0xa>
 8001a28:	6863      	ldr	r3, [r4, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1d7      	bne.n	80019de <HAL_RCC_OscConfig+0xa>
      {
        return HAL_ERROR;
 8001a2e:	2001      	movs	r0, #1
 8001a30:	e299      	b.n	8001f66 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8001a32:	4bab      	ldr	r3, [pc, #684]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a42:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a44:	f000 fc24 	bl	8002290 <HAL_GetTick>
 8001a48:	4605      	mov	r5, r0
 8001a4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a4e:	fa93 f3a3 	rbit	r3, r3
 8001a52:	4ba3      	ldr	r3, [pc, #652]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a5a:	fa93 f3a3 	rbit	r3, r3
 8001a5e:	fab3 f383 	clz	r3, r3
 8001a62:	f003 031f 	and.w	r3, r3, #31
 8001a66:	fa22 f303 	lsr.w	r3, r2, r3
 8001a6a:	07da      	lsls	r2, r3, #31
 8001a6c:	d508      	bpl.n	8001a80 <HAL_RCC_OscConfig+0xac>
      {
        if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a6e:	f000 fc0f 	bl	8002290 <HAL_GetTick>
 8001a72:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a76:	1b40      	subs	r0, r0, r5
 8001a78:	4298      	cmp	r0, r3
 8001a7a:	d9e6      	bls.n	8001a4a <HAL_RCC_OscConfig+0x76>
        {
          return HAL_TIMEOUT;
 8001a7c:	2003      	movs	r0, #3
 8001a7e:	e272      	b.n	8001f66 <HAL_RCC_OscConfig+0x592>
        }
      }
      
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a80:	6862      	ldr	r2, [r4, #4]
 8001a82:	4b97      	ldr	r3, [pc, #604]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 8001a84:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001a88:	d007      	beq.n	8001a9a <HAL_RCC_OscConfig+0xc6>
 8001a8a:	6819      	ldr	r1, [r3, #0]
 8001a8c:	b14a      	cbz	r2, 8001aa2 <HAL_RCC_OscConfig+0xce>
 8001a8e:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001a92:	d106      	bne.n	8001aa2 <HAL_RCC_OscConfig+0xce>
 8001a94:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8001a98:	6019      	str	r1, [r3, #0]
 8001a9a:	6819      	ldr	r1, [r3, #0]
 8001a9c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8001aa0:	e005      	b.n	8001aae <HAL_RCC_OscConfig+0xda>
 8001aa2:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001aa6:	6019      	str	r1, [r3, #0]
 8001aa8:	6819      	ldr	r1, [r3, #0]
 8001aaa:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8001aae:	6019      	str	r1, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ab0:	4b8b      	ldr	r3, [pc, #556]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 8001ab2:	68a1      	ldr	r1, [r4, #8]
 8001ab4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001ab6:	f020 000f 	bic.w	r0, r0, #15
 8001aba:	4301      	orrs	r1, r0
 8001abc:	62d9      	str	r1, [r3, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001abe:	b1ea      	cbz	r2, 8001afc <HAL_RCC_OscConfig+0x128>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f000 fbe6 	bl	8002290 <HAL_GetTick>
 8001ac4:	4605      	mov	r5, r0
 8001ac6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aca:	fa93 f3a3 	rbit	r3, r3
 8001ace:	4b84      	ldr	r3, [pc, #528]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ad6:	fa93 f3a3 	rbit	r3, r3
 8001ada:	fab3 f383 	clz	r3, r3
 8001ade:	f003 031f 	and.w	r3, r3, #31
 8001ae2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae6:	07db      	lsls	r3, r3, #31
 8001ae8:	f53f af79 	bmi.w	80019de <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aec:	f000 fbd0 	bl	8002290 <HAL_GetTick>
 8001af0:	f241 3388 	movw	r3, #5000	; 0x1388
 8001af4:	1b40      	subs	r0, r0, r5
 8001af6:	4298      	cmp	r0, r3
 8001af8:	d9e5      	bls.n	8001ac6 <HAL_RCC_OscConfig+0xf2>
 8001afa:	e7bf      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afc:	f000 fbc8 	bl	8002290 <HAL_GetTick>
 8001b00:	4605      	mov	r5, r0
 8001b02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b06:	fa93 f3a3 	rbit	r3, r3
 8001b0a:	4b75      	ldr	r3, [pc, #468]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b12:	fa93 f3a3 	rbit	r3, r3
 8001b16:	fab3 f383 	clz	r3, r3
 8001b1a:	f003 031f 	and.w	r3, r3, #31
 8001b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b22:	07d8      	lsls	r0, r3, #31
 8001b24:	f57f af5b 	bpl.w	80019de <HAL_RCC_OscConfig+0xa>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b28:	f000 fbb2 	bl	8002290 <HAL_GetTick>
 8001b2c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b30:	1b40      	subs	r0, r0, r5
 8001b32:	4298      	cmp	r0, r3
 8001b34:	d9e5      	bls.n	8001b02 <HAL_RCC_OscConfig+0x12e>
 8001b36:	e7a1      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b38:	4b69      	ldr	r3, [pc, #420]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	f012 0f0c 	tst.w	r2, #12
 8001b40:	d007      	beq.n	8001b52 <HAL_RCC_OscConfig+0x17e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	f002 020c 	and.w	r2, r2, #12
 8001b48:	2a08      	cmp	r2, #8
 8001b4a:	d117      	bne.n	8001b7c <HAL_RCC_OscConfig+0x1a8>
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	03d9      	lsls	r1, r3, #15
 8001b50:	d414      	bmi.n	8001b7c <HAL_RCC_OscConfig+0x1a8>
 8001b52:	2302      	movs	r3, #2
 8001b54:	fa93 f3a3 	rbit	r3, r3
 8001b58:	4b61      	ldr	r3, [pc, #388]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	fa93 f3a3 	rbit	r3, r3
 8001b62:	fab3 f383 	clz	r3, r3
 8001b66:	f003 031f 	and.w	r3, r3, #31
 8001b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b6e:	07da      	lsls	r2, r3, #31
 8001b70:	d52b      	bpl.n	8001bca <HAL_RCC_OscConfig+0x1f6>
 8001b72:	6923      	ldr	r3, [r4, #16]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	f47f af5a 	bne.w	8001a2e <HAL_RCC_OscConfig+0x5a>
 8001b7a:	e026      	b.n	8001bca <HAL_RCC_OscConfig+0x1f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b7c:	6922      	ldr	r2, [r4, #16]
 8001b7e:	2301      	movs	r3, #1
 8001b80:	b392      	cbz	r2, 8001be8 <HAL_RCC_OscConfig+0x214>
 8001b82:	fa93 f3a3 	rbit	r3, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b86:	fab3 f383 	clz	r3, r3
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001b90:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001b94:	2201      	movs	r2, #1
 8001b96:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b98:	f000 fb7a 	bl	8002290 <HAL_GetTick>
 8001b9c:	4605      	mov	r5, r0
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	fa93 f3a3 	rbit	r3, r3
 8001ba4:	4b4e      	ldr	r3, [pc, #312]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	2302      	movs	r3, #2
 8001baa:	fa93 f3a3 	rbit	r3, r3
 8001bae:	fab3 f383 	clz	r3, r3
 8001bb2:	f003 031f 	and.w	r3, r3, #31
 8001bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bba:	07db      	lsls	r3, r3, #31
 8001bbc:	d405      	bmi.n	8001bca <HAL_RCC_OscConfig+0x1f6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bbe:	f000 fb67 	bl	8002290 <HAL_GetTick>
 8001bc2:	1b40      	subs	r0, r0, r5
 8001bc4:	2864      	cmp	r0, #100	; 0x64
 8001bc6:	d9ea      	bls.n	8001b9e <HAL_RCC_OscConfig+0x1ca>
 8001bc8:	e758      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bca:	4b45      	ldr	r3, [pc, #276]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 8001bcc:	21f8      	movs	r1, #248	; 0xf8
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	fa91 f1a1 	rbit	r1, r1
 8001bd4:	6963      	ldr	r3, [r4, #20]
 8001bd6:	fab1 f181 	clz	r1, r1
 8001bda:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001bde:	408b      	lsls	r3, r1
 8001be0:	4313      	orrs	r3, r2
 8001be2:	4a3f      	ldr	r2, [pc, #252]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	e023      	b.n	8001c30 <HAL_RCC_OscConfig+0x25c>
 8001be8:	fa93 f3a3 	rbit	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bec:	fab3 f383 	clz	r3, r3
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001bf6:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfe:	f000 fb47 	bl	8002290 <HAL_GetTick>
 8001c02:	4605      	mov	r5, r0
 8001c04:	2302      	movs	r3, #2
 8001c06:	fa93 f3a3 	rbit	r3, r3
 8001c0a:	4b35      	ldr	r3, [pc, #212]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	2302      	movs	r3, #2
 8001c10:	fa93 f3a3 	rbit	r3, r3
 8001c14:	fab3 f383 	clz	r3, r3
 8001c18:	f003 031f 	and.w	r3, r3, #31
 8001c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c20:	07d8      	lsls	r0, r3, #31
 8001c22:	d505      	bpl.n	8001c30 <HAL_RCC_OscConfig+0x25c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c24:	f000 fb34 	bl	8002290 <HAL_GetTick>
 8001c28:	1b40      	subs	r0, r0, r5
 8001c2a:	2864      	cmp	r0, #100	; 0x64
 8001c2c:	d9ea      	bls.n	8001c04 <HAL_RCC_OscConfig+0x230>
 8001c2e:	e725      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c30:	6823      	ldr	r3, [r4, #0]
 8001c32:	0719      	lsls	r1, r3, #28
 8001c34:	d404      	bmi.n	8001c40 <HAL_RCC_OscConfig+0x26c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c36:	6823      	ldr	r3, [r4, #0]
 8001c38:	075a      	lsls	r2, r3, #29
 8001c3a:	f140 80aa 	bpl.w	8001d92 <HAL_RCC_OscConfig+0x3be>
 8001c3e:	e053      	b.n	8001ce8 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c40:	69a1      	ldr	r1, [r4, #24]
 8001c42:	4b28      	ldr	r3, [pc, #160]	; (8001ce4 <HAL_RCC_OscConfig+0x310>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	b329      	cbz	r1, 8001c94 <HAL_RCC_OscConfig+0x2c0>
 8001c48:	fa92 f2a2 	rbit	r2, r2
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c4c:	fab2 f282 	clz	r2, r2
 8001c50:	2101      	movs	r1, #1
 8001c52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c56:	f000 fb1b 	bl	8002290 <HAL_GetTick>
 8001c5a:	4605      	mov	r5, r0
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	fa93 f3a3 	rbit	r3, r3
 8001c62:	2302      	movs	r3, #2
 8001c64:	fa93 f3a3 	rbit	r3, r3
 8001c68:	2302      	movs	r3, #2
 8001c6a:	fa93 f3a3 	rbit	r3, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6e:	4b1c      	ldr	r3, [pc, #112]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 8001c70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c72:	2302      	movs	r3, #2
 8001c74:	fa93 f3a3 	rbit	r3, r3
 8001c78:	fab3 f383 	clz	r3, r3
 8001c7c:	f003 031f 	and.w	r3, r3, #31
 8001c80:	fa22 f303 	lsr.w	r3, r2, r3
 8001c84:	07db      	lsls	r3, r3, #31
 8001c86:	d4d6      	bmi.n	8001c36 <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c88:	f000 fb02 	bl	8002290 <HAL_GetTick>
 8001c8c:	1b40      	subs	r0, r0, r5
 8001c8e:	2864      	cmp	r0, #100	; 0x64
 8001c90:	d9e4      	bls.n	8001c5c <HAL_RCC_OscConfig+0x288>
 8001c92:	e6f3      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
 8001c94:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c98:	fab2 f282 	clz	r2, r2
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca2:	f000 faf5 	bl	8002290 <HAL_GetTick>
 8001ca6:	4605      	mov	r5, r0
 8001ca8:	2302      	movs	r3, #2
 8001caa:	fa93 f3a3 	rbit	r3, r3
 8001cae:	2302      	movs	r3, #2
 8001cb0:	fa93 f3a3 	rbit	r3, r3
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	fa93 f3a3 	rbit	r3, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <HAL_RCC_OscConfig+0x30c>)
 8001cbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	fa93 f3a3 	rbit	r3, r3
 8001cc4:	fab3 f383 	clz	r3, r3
 8001cc8:	f003 031f 	and.w	r3, r3, #31
 8001ccc:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd0:	07d8      	lsls	r0, r3, #31
 8001cd2:	d5b0      	bpl.n	8001c36 <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cd4:	f000 fadc 	bl	8002290 <HAL_GetTick>
 8001cd8:	1b40      	subs	r0, r0, r5
 8001cda:	2864      	cmp	r0, #100	; 0x64
 8001cdc:	d9e4      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x2d4>
 8001cde:	e6cd      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	42420480 	.word	0x42420480
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ce8:	4ba0      	ldr	r3, [pc, #640]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
 8001cea:	69da      	ldr	r2, [r3, #28]
 8001cec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cf0:	61da      	str	r2, [r3, #28]
 8001cf2:	69db      	ldr	r3, [r3, #28]
 8001cf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cfc:	4b9c      	ldr	r3, [pc, #624]	; (8001f70 <HAL_RCC_OscConfig+0x59c>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d04:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d06:	f000 fac3 	bl	8002290 <HAL_GetTick>
 8001d0a:	4605      	mov	r5, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001d0c:	4b98      	ldr	r3, [pc, #608]	; (8001f70 <HAL_RCC_OscConfig+0x59c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	05d9      	lsls	r1, r3, #23
 8001d12:	d542      	bpl.n	8001d9a <HAL_RCC_OscConfig+0x3c6>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8001d14:	4b95      	ldr	r3, [pc, #596]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
 8001d16:	6a1a      	ldr	r2, [r3, #32]
 8001d18:	f022 0201 	bic.w	r2, r2, #1
 8001d1c:	621a      	str	r2, [r3, #32]
 8001d1e:	6a1a      	ldr	r2, [r3, #32]
 8001d20:	f022 0204 	bic.w	r2, r2, #4
 8001d24:	621a      	str	r2, [r3, #32]
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d26:	f000 fab3 	bl	8002290 <HAL_GetTick>
 8001d2a:	4605      	mov	r5, r0
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	fa93 f3a3 	rbit	r3, r3
 8001d32:	2202      	movs	r2, #2
 8001d34:	fa92 f2a2 	rbit	r2, r2
 8001d38:	4b8c      	ldr	r3, [pc, #560]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
    
    /* Wait till LSE is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d3a:	2a00      	cmp	r2, #0
 8001d3c:	d033      	beq.n	8001da6 <HAL_RCC_OscConfig+0x3d2>
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	2202      	movs	r2, #2
 8001d42:	fa92 f2a2 	rbit	r2, r2
 8001d46:	fab2 f282 	clz	r2, r2
 8001d4a:	f002 021f 	and.w	r2, r2, #31
 8001d4e:	40d3      	lsrs	r3, r2
 8001d50:	07da      	lsls	r2, r3, #31
 8001d52:	d42d      	bmi.n	8001db0 <HAL_RCC_OscConfig+0x3dc>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d54:	68e2      	ldr	r2, [r4, #12]
 8001d56:	4b85      	ldr	r3, [pc, #532]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
 8001d58:	2a01      	cmp	r2, #1
 8001d5a:	d131      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x3ec>
 8001d5c:	6a1a      	ldr	r2, [r3, #32]
 8001d5e:	f042 0201 	orr.w	r2, r2, #1
 8001d62:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d64:	f000 fa94 	bl	8002290 <HAL_GetTick>
 8001d68:	4605      	mov	r5, r0
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	fa93 f3a3 	rbit	r3, r3
 8001d70:	2202      	movs	r2, #2
 8001d72:	fa92 f2a2 	rbit	r2, r2
 8001d76:	4b7d      	ldr	r3, [pc, #500]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d78:	2a00      	cmp	r2, #0
 8001d7a:	d03c      	beq.n	8001df6 <HAL_RCC_OscConfig+0x422>
 8001d7c:	6a1b      	ldr	r3, [r3, #32]
 8001d7e:	2202      	movs	r2, #2
 8001d80:	fa92 f2a2 	rbit	r2, r2
 8001d84:	fab2 f282 	clz	r2, r2
 8001d88:	f002 021f 	and.w	r2, r2, #31
 8001d8c:	40d3      	lsrs	r3, r2
 8001d8e:	07db      	lsls	r3, r3, #31
 8001d90:	d536      	bpl.n	8001e00 <HAL_RCC_OscConfig+0x42c>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d92:	69e3      	ldr	r3, [r4, #28]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d15c      	bne.n	8001e52 <HAL_RCC_OscConfig+0x47e>
 8001d98:	e0b1      	b.n	8001efe <HAL_RCC_OscConfig+0x52a>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001d9a:	f000 fa79 	bl	8002290 <HAL_GetTick>
 8001d9e:	1b40      	subs	r0, r0, r5
 8001da0:	2864      	cmp	r0, #100	; 0x64
 8001da2:	d9b3      	bls.n	8001d0c <HAL_RCC_OscConfig+0x338>
 8001da4:	e66a      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
 8001da6:	2202      	movs	r2, #2
 8001da8:	fa92 f2a2 	rbit	r2, r2
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    /* Wait till LSE is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dae:	e7c7      	b.n	8001d40 <HAL_RCC_OscConfig+0x36c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001db0:	f000 fa6e 	bl	8002290 <HAL_GetTick>
 8001db4:	f241 3388 	movw	r3, #5000	; 0x1388
 8001db8:	1b40      	subs	r0, r0, r5
 8001dba:	4298      	cmp	r0, r3
 8001dbc:	d9b6      	bls.n	8001d2c <HAL_RCC_OscConfig+0x358>
 8001dbe:	e65d      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dc0:	b95a      	cbnz	r2, 8001dda <HAL_RCC_OscConfig+0x406>
 8001dc2:	6a1a      	ldr	r2, [r3, #32]
 8001dc4:	f022 0201 	bic.w	r2, r2, #1
 8001dc8:	621a      	str	r2, [r3, #32]
 8001dca:	6a1a      	ldr	r2, [r3, #32]
 8001dcc:	f022 0204 	bic.w	r2, r2, #4
 8001dd0:	621a      	str	r2, [r3, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dd2:	f000 fa5d 	bl	8002290 <HAL_GetTick>
 8001dd6:	4605      	mov	r5, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dd8:	e030      	b.n	8001e3c <HAL_RCC_OscConfig+0x468>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dda:	2a05      	cmp	r2, #5
 8001ddc:	6a1a      	ldr	r2, [r3, #32]
 8001dde:	d103      	bne.n	8001de8 <HAL_RCC_OscConfig+0x414>
 8001de0:	f042 0204 	orr.w	r2, r2, #4
 8001de4:	621a      	str	r2, [r3, #32]
 8001de6:	e7b9      	b.n	8001d5c <HAL_RCC_OscConfig+0x388>
 8001de8:	f022 0201 	bic.w	r2, r2, #1
 8001dec:	621a      	str	r2, [r3, #32]
 8001dee:	6a1a      	ldr	r2, [r3, #32]
 8001df0:	f022 0204 	bic.w	r2, r2, #4
 8001df4:	e7b5      	b.n	8001d62 <HAL_RCC_OscConfig+0x38e>
 8001df6:	2202      	movs	r2, #2
 8001df8:	fa92 f2a2 	rbit	r2, r2
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfe:	e7be      	b.n	8001d7e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e00:	f000 fa46 	bl	8002290 <HAL_GetTick>
 8001e04:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e08:	1b40      	subs	r0, r0, r5
 8001e0a:	4298      	cmp	r0, r3
 8001e0c:	d9ad      	bls.n	8001d6a <HAL_RCC_OscConfig+0x396>
 8001e0e:	e635      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
 8001e10:	2202      	movs	r2, #2
 8001e12:	fa92 f2a2 	rbit	r2, r2
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	2202      	movs	r2, #2
 8001e1a:	fa92 f2a2 	rbit	r2, r2
 8001e1e:	fab2 f282 	clz	r2, r2
 8001e22:	f002 021f 	and.w	r2, r2, #31
 8001e26:	40d3      	lsrs	r3, r2
 8001e28:	07d8      	lsls	r0, r3, #31
 8001e2a:	d5b2      	bpl.n	8001d92 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e2c:	f000 fa30 	bl	8002290 <HAL_GetTick>
 8001e30:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e34:	1b40      	subs	r0, r0, r5
 8001e36:	4298      	cmp	r0, r3
 8001e38:	f63f ae20 	bhi.w	8001a7c <HAL_RCC_OscConfig+0xa8>
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	fa93 f3a3 	rbit	r3, r3
 8001e42:	2202      	movs	r2, #2
 8001e44:	fa92 f2a2 	rbit	r2, r2
 8001e48:	4b48      	ldr	r3, [pc, #288]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e4a:	2a00      	cmp	r2, #0
 8001e4c:	d0e0      	beq.n	8001e10 <HAL_RCC_OscConfig+0x43c>
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	e7e2      	b.n	8001e18 <HAL_RCC_OscConfig+0x444>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e52:	4a46      	ldr	r2, [pc, #280]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
 8001e54:	6852      	ldr	r2, [r2, #4]
 8001e56:	f002 020c 	and.w	r2, r2, #12
 8001e5a:	2a08      	cmp	r2, #8
 8001e5c:	f43f ade7 	beq.w	8001a2e <HAL_RCC_OscConfig+0x5a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e66:	d158      	bne.n	8001f1a <HAL_RCC_OscConfig+0x546>
 8001e68:	fa93 f3a3 	rbit	r3, r3
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e6c:	fab3 f383 	clz	r3, r3
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001e76:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7e:	f000 fa07 	bl	8002290 <HAL_GetTick>
 8001e82:	4605      	mov	r5, r0
 8001e84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e88:	fa93 f3a3 	rbit	r3, r3
 8001e8c:	4b37      	ldr	r3, [pc, #220]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e94:	fa93 f3a3 	rbit	r3, r3
 8001e98:	fab3 f383 	clz	r3, r3
 8001e9c:	f003 031f 	and.w	r3, r3, #31
 8001ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea4:	07d9      	lsls	r1, r3, #31
 8001ea6:	d42c      	bmi.n	8001f02 <HAL_RCC_OscConfig+0x52e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ea8:	4b30      	ldr	r3, [pc, #192]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
 8001eaa:	6a20      	ldr	r0, [r4, #32]
 8001eac:	6859      	ldr	r1, [r3, #4]
 8001eae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001eb0:	f421 1174 	bic.w	r1, r1, #3997696	; 0x3d0000
 8001eb4:	4302      	orrs	r2, r0
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ebe:	fa93 f3a3 	rbit	r3, r3
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ec2:	fab3 f383 	clz	r3, r3
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001ecc:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f000 f9dc 	bl	8002290 <HAL_GetTick>
 8001ed8:	4604      	mov	r4, r0
 8001eda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ede:	fa93 f3a3 	rbit	r3, r3
 8001ee2:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eea:	fa93 f3a3 	rbit	r3, r3
 8001eee:	fab3 f383 	clz	r3, r3
 8001ef2:	f003 031f 	and.w	r3, r3, #31
 8001ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8001efa:	07da      	lsls	r2, r3, #31
 8001efc:	d507      	bpl.n	8001f0e <HAL_RCC_OscConfig+0x53a>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001efe:	2000      	movs	r0, #0
 8001f00:	e031      	b.n	8001f66 <HAL_RCC_OscConfig+0x592>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f02:	f000 f9c5 	bl	8002290 <HAL_GetTick>
 8001f06:	1b40      	subs	r0, r0, r5
 8001f08:	2864      	cmp	r0, #100	; 0x64
 8001f0a:	d9bb      	bls.n	8001e84 <HAL_RCC_OscConfig+0x4b0>
 8001f0c:	e5b6      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f0e:	f000 f9bf 	bl	8002290 <HAL_GetTick>
 8001f12:	1b00      	subs	r0, r0, r4
 8001f14:	2864      	cmp	r0, #100	; 0x64
 8001f16:	d9e0      	bls.n	8001eda <HAL_RCC_OscConfig+0x506>
 8001f18:	e5b0      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
 8001f1a:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f1e:	fab3 f383 	clz	r3, r3
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001f28:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f30:	f000 f9ae 	bl	8002290 <HAL_GetTick>
 8001f34:	4604      	mov	r4, r0
 8001f36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f3a:	fa93 f3a3 	rbit	r3, r3
 8001f3e:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <HAL_RCC_OscConfig+0x598>)
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f46:	fa93 f3a3 	rbit	r3, r3
 8001f4a:	fab3 f383 	clz	r3, r3
 8001f4e:	f003 031f 	and.w	r3, r3, #31
 8001f52:	fa22 f303 	lsr.w	r3, r2, r3
 8001f56:	07db      	lsls	r3, r3, #31
 8001f58:	d5d1      	bpl.n	8001efe <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f5a:	f000 f999 	bl	8002290 <HAL_GetTick>
 8001f5e:	1b00      	subs	r0, r0, r4
 8001f60:	2864      	cmp	r0, #100	; 0x64
 8001f62:	d9e8      	bls.n	8001f36 <HAL_RCC_OscConfig+0x562>
 8001f64:	e58a      	b.n	8001a7c <HAL_RCC_OscConfig+0xa8>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8001f66:	b003      	add	sp, #12
 8001f68:	bd30      	pop	{r4, r5, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40007000 	.word	0x40007000

08001f74 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f74:	4b8b      	ldr	r3, [pc, #556]	; (80021a4 <HAL_RCC_ClockConfig+0x230>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	f002 0207 	and.w	r2, r2, #7
 8001f7c:	4291      	cmp	r1, r2
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f7e:	b570      	push	{r4, r5, r6, lr}
 8001f80:	4604      	mov	r4, r0
 8001f82:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f84:	f240 8084 	bls.w	8002090 <HAL_RCC_ClockConfig+0x11c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	f022 0207 	bic.w	r2, r2, #7
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	428b      	cmp	r3, r1
 8001f9a:	d001      	beq.n	8001fa0 <HAL_RCC_ClockConfig+0x2c>
    {
      return HAL_ERROR;
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	bd70      	pop	{r4, r5, r6, pc}
    }
    
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fa0:	6803      	ldr	r3, [r0, #0]
 8001fa2:	079d      	lsls	r5, r3, #30
 8001fa4:	d506      	bpl.n	8001fb4 <HAL_RCC_ClockConfig+0x40>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fa6:	4a80      	ldr	r2, [pc, #512]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 8001fa8:	68a1      	ldr	r1, [r4, #8]
 8001faa:	6850      	ldr	r0, [r2, #4]
 8001fac:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 8001fb0:	4301      	orrs	r1, r0
 8001fb2:	6051      	str	r1, [r2, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/ 
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fb4:	07d8      	lsls	r0, r3, #31
 8001fb6:	d40b      	bmi.n	8001fd0 <HAL_RCC_ClockConfig+0x5c>
      return HAL_ERROR;
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb8:	6823      	ldr	r3, [r4, #0]
 8001fba:	0759      	lsls	r1, r3, #29
 8001fbc:	f140 80e2 	bpl.w	8002184 <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fc0:	4a79      	ldr	r2, [pc, #484]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 8001fc2:	68e1      	ldr	r1, [r4, #12]
 8001fc4:	6850      	ldr	r0, [r2, #4]
 8001fc6:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001fca:	4301      	orrs	r1, r0
 8001fcc:	6051      	str	r1, [r2, #4]
 8001fce:	e0d9      	b.n	8002184 <HAL_RCC_ClockConfig+0x210>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fd0:	6863      	ldr	r3, [r4, #4]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d108      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0x74>
 8001fd6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fda:	fa92 f2a2 	rbit	r2, r2
 8001fde:	4a72      	ldr	r2, [pc, #456]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe0:	6811      	ldr	r1, [r2, #0]
 8001fe2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fe6:	e010      	b.n	800200a <HAL_RCC_ClockConfig+0x96>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d108      	bne.n	8001ffe <HAL_RCC_ClockConfig+0x8a>
 8001fec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ff0:	fa92 f2a2 	rbit	r2, r2
 8001ff4:	4a6c      	ldr	r2, [pc, #432]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ff6:	6811      	ldr	r1, [r2, #0]
 8001ff8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ffc:	e005      	b.n	800200a <HAL_RCC_ClockConfig+0x96>
 8001ffe:	2202      	movs	r2, #2
 8002000:	fa92 f2a2 	rbit	r2, r2
 8002004:	4a68      	ldr	r2, [pc, #416]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002006:	6811      	ldr	r1, [r2, #0]
 8002008:	2202      	movs	r2, #2
 800200a:	fa92 f2a2 	rbit	r2, r2
 800200e:	fab2 f282 	clz	r2, r2
 8002012:	f002 021f 	and.w	r2, r2, #31
 8002016:	fa21 f202 	lsr.w	r2, r1, r2
 800201a:	07d2      	lsls	r2, r2, #31
 800201c:	d5be      	bpl.n	8001f9c <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800201e:	4a62      	ldr	r2, [pc, #392]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 8002020:	6851      	ldr	r1, [r2, #4]
 8002022:	f021 0103 	bic.w	r1, r1, #3
 8002026:	430b      	orrs	r3, r1
 8002028:	6053      	str	r3, [r2, #4]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202a:	f000 f931 	bl	8002290 <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800202e:	6863      	ldr	r3, [r4, #4]
 8002030:	2b01      	cmp	r3, #1
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002032:	4605      	mov	r5, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002034:	d10e      	bne.n	8002054 <HAL_RCC_ClockConfig+0xe0>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002036:	4b5c      	ldr	r3, [pc, #368]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f003 030c 	and.w	r3, r3, #12
 800203e:	2b04      	cmp	r3, #4
 8002040:	d0ba      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x44>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002042:	f000 f925 	bl	8002290 <HAL_GetTick>
 8002046:	f241 3388 	movw	r3, #5000	; 0x1388
 800204a:	1b40      	subs	r0, r0, r5
 800204c:	4298      	cmp	r0, r3
 800204e:	d9f2      	bls.n	8002036 <HAL_RCC_ClockConfig+0xc2>
          {
            return HAL_TIMEOUT;
 8002050:	2003      	movs	r0, #3
 8002052:	bd70      	pop	{r4, r5, r6, pc}
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002054:	2b02      	cmp	r3, #2
 8002056:	d00c      	beq.n	8002072 <HAL_RCC_ClockConfig+0xfe>
          }
        }
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002058:	4b53      	ldr	r3, [pc, #332]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f013 0f0c 	tst.w	r3, #12
 8002060:	d10e      	bne.n	8002080 <HAL_RCC_ClockConfig+0x10c>
 8002062:	e7a9      	b.n	8001fb8 <HAL_RCC_ClockConfig+0x44>
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002064:	f000 f914 	bl	8002290 <HAL_GetTick>
 8002068:	f241 3388 	movw	r3, #5000	; 0x1388
 800206c:	1b40      	subs	r0, r0, r5
 800206e:	4298      	cmp	r0, r3
 8002070:	d8ee      	bhi.n	8002050 <HAL_RCC_ClockConfig+0xdc>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002072:	4b4d      	ldr	r3, [pc, #308]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 030c 	and.w	r3, r3, #12
 800207a:	2b08      	cmp	r3, #8
 800207c:	d1f2      	bne.n	8002064 <HAL_RCC_ClockConfig+0xf0>
 800207e:	e79b      	b.n	8001fb8 <HAL_RCC_ClockConfig+0x44>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002080:	f000 f906 	bl	8002290 <HAL_GetTick>
 8002084:	f241 3388 	movw	r3, #5000	; 0x1388
 8002088:	1b40      	subs	r0, r0, r5
 800208a:	4298      	cmp	r0, r3
 800208c:	d9e4      	bls.n	8002058 <HAL_RCC_ClockConfig+0xe4>
 800208e:	e7df      	b.n	8002050 <HAL_RCC_ClockConfig+0xdc>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002090:	6803      	ldr	r3, [r0, #0]
 8002092:	079e      	lsls	r6, r3, #30
 8002094:	d506      	bpl.n	80020a4 <HAL_RCC_ClockConfig+0x130>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002096:	4a44      	ldr	r2, [pc, #272]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 8002098:	68a1      	ldr	r1, [r4, #8]
 800209a:	6850      	ldr	r0, [r2, #4]
 800209c:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 80020a0:	4301      	orrs	r1, r0
 80020a2:	6051      	str	r1, [r2, #4]
    }
    
    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a4:	07d8      	lsls	r0, r3, #31
 80020a6:	d40c      	bmi.n	80020c2 <HAL_RCC_ClockConfig+0x14e>
        }
      }      
    } 
    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a8:	4b3e      	ldr	r3, [pc, #248]	; (80021a4 <HAL_RCC_ClockConfig+0x230>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	f022 0207 	bic.w	r2, r2, #7
 80020b0:	432a      	orrs	r2, r5
 80020b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	42ab      	cmp	r3, r5
 80020bc:	f47f af6e 	bne.w	8001f9c <HAL_RCC_ClockConfig+0x28>
 80020c0:	e77a      	b.n	8001fb8 <HAL_RCC_ClockConfig+0x44>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020c2:	6863      	ldr	r3, [r4, #4]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d108      	bne.n	80020da <HAL_RCC_ClockConfig+0x166>
 80020c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020cc:	fa92 f2a2 	rbit	r2, r2
 80020d0:	4a35      	ldr	r2, [pc, #212]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020d2:	6811      	ldr	r1, [r2, #0]
 80020d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020d8:	e010      	b.n	80020fc <HAL_RCC_ClockConfig+0x188>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d108      	bne.n	80020f0 <HAL_RCC_ClockConfig+0x17c>
 80020de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020e2:	fa92 f2a2 	rbit	r2, r2
 80020e6:	4a30      	ldr	r2, [pc, #192]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020e8:	6811      	ldr	r1, [r2, #0]
 80020ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020ee:	e005      	b.n	80020fc <HAL_RCC_ClockConfig+0x188>
 80020f0:	2202      	movs	r2, #2
 80020f2:	fa92 f2a2 	rbit	r2, r2
 80020f6:	4a2c      	ldr	r2, [pc, #176]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f8:	6811      	ldr	r1, [r2, #0]
 80020fa:	2202      	movs	r2, #2
 80020fc:	fa92 f2a2 	rbit	r2, r2
 8002100:	fab2 f282 	clz	r2, r2
 8002104:	f002 021f 	and.w	r2, r2, #31
 8002108:	fa21 f202 	lsr.w	r2, r1, r2
 800210c:	07d1      	lsls	r1, r2, #31
 800210e:	f57f af45 	bpl.w	8001f9c <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002112:	4a25      	ldr	r2, [pc, #148]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 8002114:	6851      	ldr	r1, [r2, #4]
 8002116:	f021 0103 	bic.w	r1, r1, #3
 800211a:	430b      	orrs	r3, r1
 800211c:	6053      	str	r3, [r2, #4]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211e:	f000 f8b7 	bl	8002290 <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002122:	6863      	ldr	r3, [r4, #4]
 8002124:	2b01      	cmp	r3, #1
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002126:	4606      	mov	r6, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002128:	d10d      	bne.n	8002146 <HAL_RCC_ClockConfig+0x1d2>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800212a:	4b1f      	ldr	r3, [pc, #124]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	2b04      	cmp	r3, #4
 8002134:	d0b8      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x134>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002136:	f000 f8ab 	bl	8002290 <HAL_GetTick>
 800213a:	f241 3388 	movw	r3, #5000	; 0x1388
 800213e:	1b80      	subs	r0, r0, r6
 8002140:	4298      	cmp	r0, r3
 8002142:	d9f2      	bls.n	800212a <HAL_RCC_ClockConfig+0x1b6>
 8002144:	e784      	b.n	8002050 <HAL_RCC_ClockConfig+0xdc>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002146:	2b02      	cmp	r3, #2
 8002148:	d00d      	beq.n	8002166 <HAL_RCC_ClockConfig+0x1f2>
          }
        }
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800214a:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f013 0f0c 	tst.w	r3, #12
 8002152:	d10f      	bne.n	8002174 <HAL_RCC_ClockConfig+0x200>
 8002154:	e7a8      	b.n	80020a8 <HAL_RCC_ClockConfig+0x134>
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002156:	f000 f89b 	bl	8002290 <HAL_GetTick>
 800215a:	f241 3388 	movw	r3, #5000	; 0x1388
 800215e:	1b80      	subs	r0, r0, r6
 8002160:	4298      	cmp	r0, r3
 8002162:	f63f af75 	bhi.w	8002050 <HAL_RCC_ClockConfig+0xdc>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002166:	4b10      	ldr	r3, [pc, #64]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b08      	cmp	r3, #8
 8002170:	d1f1      	bne.n	8002156 <HAL_RCC_ClockConfig+0x1e2>
 8002172:	e799      	b.n	80020a8 <HAL_RCC_ClockConfig+0x134>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002174:	f000 f88c 	bl	8002290 <HAL_GetTick>
 8002178:	f241 3388 	movw	r3, #5000	; 0x1388
 800217c:	1b80      	subs	r0, r0, r6
 800217e:	4298      	cmp	r0, r3
 8002180:	d9e3      	bls.n	800214a <HAL_RCC_ClockConfig+0x1d6>
 8002182:	e765      	b.n	8002050 <HAL_RCC_ClockConfig+0xdc>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002184:	071a      	lsls	r2, r3, #28
 8002186:	d507      	bpl.n	8002198 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002188:	4b07      	ldr	r3, [pc, #28]	; (80021a8 <HAL_RCC_ClockConfig+0x234>)
 800218a:	6921      	ldr	r1, [r4, #16]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8002192:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002196:	605a      	str	r2, [r3, #4]
  }
 
  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002198:	200f      	movs	r0, #15
 800219a:	f000 f854 	bl	8002246 <HAL_InitTick>
  
  return HAL_OK;
 800219e:	2000      	movs	r0, #0
}
 80021a0:	bd70      	pop	{r4, r5, r6, pc}
 80021a2:	bf00      	nop
 80021a4:	40022000 	.word	0x40022000
 80021a8:	40021000 	.word	0x40021000

080021ac <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
  uint32_t sysclockfreq = 0;
  
  tmpreg = RCC->CFGR;
 80021ac:	4a13      	ldr	r2, [pc, #76]	; (80021fc <HAL_RCC_GetSysClockFreq+0x50>)
 80021ae:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021b0:	f003 010c 	and.w	r1, r3, #12
 80021b4:	2908      	cmp	r1, #8
 80021b6:	4611      	mov	r1, r2
 80021b8:	d11e      	bne.n	80021f8 <HAL_RCC_GetSysClockFreq+0x4c>
 80021ba:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80021be:	fa92 f2a2 	rbit	r2, r2
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80021c2:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 80021c6:	fab2 f282 	clz	r2, r2
 80021ca:	fa20 f202 	lsr.w	r2, r0, r2
 80021ce:	480c      	ldr	r0, [pc, #48]	; (8002200 <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80021d0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80021d2:	5c82      	ldrb	r2, [r0, r2]
 80021d4:	200f      	movs	r0, #15
 80021d6:	fa90 f0a0 	rbit	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80021da:	fab0 f080 	clz	r0, r0
 80021de:	f001 010f 	and.w	r1, r1, #15
 80021e2:	40c1      	lsrs	r1, r0
 80021e4:	4807      	ldr	r0, [pc, #28]	; (8002204 <HAL_RCC_GetSysClockFreq+0x58>)
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80021e6:	03db      	lsls	r3, r3, #15
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80021e8:	5c41      	ldrb	r1, [r0, r1]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80021ea:	bf4a      	itet	mi
 80021ec:	4806      	ldrmi	r0, [pc, #24]	; (8002208 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 80021ee:	4807      	ldrpl	r0, [pc, #28]	; (800220c <HAL_RCC_GetSysClockFreq+0x60>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80021f0:	fbb0 f0f1 	udivmi	r0, r0, r1
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 80021f4:	4350      	muls	r0, r2
 80021f6:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021f8:	4803      	ldr	r0, [pc, #12]	; (8002208 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80021fa:	4770      	bx	lr
 80021fc:	40021000 	.word	0x40021000
 8002200:	080071dc 	.word	0x080071dc
 8002204:	080071cc 	.word	0x080071cc
 8002208:	007a1200 	.word	0x007a1200
 800220c:	003d0900 	.word	0x003d0900

08002210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002210:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> aAPBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002212:	f7ff ffcb 	bl	80021ac <HAL_RCC_GetSysClockFreq>
 8002216:	4b08      	ldr	r3, [pc, #32]	; (8002238 <HAL_RCC_GetHCLKFreq+0x28>)
 8002218:	22f0      	movs	r2, #240	; 0xf0
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	fa92 f2a2 	rbit	r2, r2
 8002220:	fab2 f282 	clz	r2, r2
 8002224:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002228:	40d3      	lsrs	r3, r2
 800222a:	4a04      	ldr	r2, [pc, #16]	; (800223c <HAL_RCC_GetHCLKFreq+0x2c>)
 800222c:	5cd3      	ldrb	r3, [r2, r3]
 800222e:	40d8      	lsrs	r0, r3
 8002230:	4b03      	ldr	r3, [pc, #12]	; (8002240 <HAL_RCC_GetHCLKFreq+0x30>)
 8002232:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8002234:	bd08      	pop	{r3, pc}
 8002236:	bf00      	nop
 8002238:	40021000 	.word	0x40021000
 800223c:	080071ec 	.word	0x080071ec
 8002240:	2000042c 	.word	0x2000042c

08002244 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8002244:	4770      	bx	lr

08002246 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002246:	b510      	push	{r4, lr}
 8002248:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800224a:	f7ff ffe1 	bl	8002210 <HAL_RCC_GetHCLKFreq>
 800224e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002252:	fbb0 f0f3 	udiv	r0, r0, r3
 8002256:	f000 f865 	bl	8002324 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800225a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800225e:	4621      	mov	r1, r4
 8002260:	2200      	movs	r2, #0
 8002262:	f000 f82d 	bl	80022c0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8002266:	2000      	movs	r0, #0
 8002268:	bd10      	pop	{r4, pc}
	...

0800226c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800226c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800226e:	4b07      	ldr	r3, [pc, #28]	; (800228c <HAL_Init+0x20>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	f042 0210 	orr.w	r2, r2, #16
 8002276:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002278:	2003      	movs	r0, #3
 800227a:	f000 f80f 	bl	800229c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800227e:	200f      	movs	r0, #15
 8002280:	f7ff ffe1 	bl	8002246 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002284:	f7ff ffde 	bl	8002244 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002288:	2000      	movs	r0, #0
 800228a:	bd08      	pop	{r3, pc}
 800228c:	40022000 	.word	0x40022000

08002290 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8002290:	4b01      	ldr	r3, [pc, #4]	; (8002298 <HAL_GetTick+0x8>)
 8002292:	6818      	ldr	r0, [r3, #0]
}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	2000099c 	.word	0x2000099c

0800229c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800229c:	4a07      	ldr	r2, [pc, #28]	; (80022bc <HAL_NVIC_SetPriorityGrouping+0x20>)
 800229e:	68d1      	ldr	r1, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
 80022a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022a4:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022ae:	f000 0007 	and.w	r0, r0, #7

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80022b2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8)                       );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80022b6:	60d3      	str	r3, [r2, #12]
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <HAL_NVIC_SetPriority>:

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c0:	4b16      	ldr	r3, [pc, #88]	; (800231c <HAL_NVIC_SetPriority+0x5c>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022c8:	b570      	push	{r4, r5, r6, lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ca:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022cc:	f1c3 0407 	rsb	r4, r3, #7
 80022d0:	2c04      	cmp	r4, #4
 80022d2:	bf28      	it	cs
 80022d4:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022d8:	f04f 0501 	mov.w	r5, #1
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022dc:	bf8c      	ite	hi
 80022de:	3b03      	subhi	r3, #3
 80022e0:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e2:	fa05 f404 	lsl.w	r4, r5, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e6:	fa05 f603 	lsl.w	r6, r5, r3

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ea:	3c01      	subs	r4, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022ec:	3e01      	subs	r6, #1

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ee:	4021      	ands	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f0:	4032      	ands	r2, r6

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f2:	fa01 f303 	lsl.w	r3, r1, r3
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80022f6:	4313      	orrs	r3, r2
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if((int32_t)IRQn < 0) {
 80022f8:	2800      	cmp	r0, #0
 80022fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80022fe:	da05      	bge.n	800230c <HAL_NVIC_SetPriority+0x4c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002300:	b2da      	uxtb	r2, r3
 8002302:	f000 000f 	and.w	r0, r0, #15
 8002306:	4b06      	ldr	r3, [pc, #24]	; (8002320 <HAL_NVIC_SetPriority+0x60>)
 8002308:	541a      	strb	r2, [r3, r0]
 800230a:	bd70      	pop	{r4, r5, r6, pc}
  }
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002310:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002314:	b2db      	uxtb	r3, r3
 8002316:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
 800231a:	bd70      	pop	{r4, r5, r6, pc}
 800231c:	e000ed00 	.word	0xe000ed00
 8002320:	e000ed14 	.word	0xe000ed14

08002324 <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
 8002324:	3801      	subs	r0, #1
 8002326:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800232a:	d20a      	bcs.n	8002342 <HAL_SYSTICK_Config+0x1e>

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800232c:	4b06      	ldr	r3, [pc, #24]	; (8002348 <HAL_SYSTICK_Config+0x24>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if((int32_t)IRQn < 0) {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232e:	4a07      	ldr	r2, [pc, #28]	; (800234c <HAL_SYSTICK_Config+0x28>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002330:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if((int32_t)IRQn < 0) {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002332:	21f0      	movs	r1, #240	; 0xf0
 8002334:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002338:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800233a:	2207      	movs	r2, #7
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800233c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	4770      	bx	lr
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
 8002342:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000e010 	.word	0xe000e010
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002350:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while ((GPIO_Init->Pin) >> position)
 8002354:	680f      	ldr	r7, [r1, #0]
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00;
 8002356:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while ((GPIO_Init->Pin) >> position)
 8002358:	fa37 f203 	lsrs.w	r2, r7, r3
 800235c:	f000 80c0 	beq.w	80024e0 <HAL_GPIO_Init+0x190>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1 << position);
 8002360:	2401      	movs	r4, #1
 8002362:	409c      	lsls	r4, r3

    if(iocurrent)
 8002364:	403c      	ands	r4, r7
 8002366:	f000 80b9 	beq.w	80024dc <HAL_GPIO_Init+0x18c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800236a:	684a      	ldr	r2, [r1, #4]
 800236c:	f022 0610 	bic.w	r6, r2, #16
 8002370:	2e02      	cmp	r6, #2
 8002372:	d116      	bne.n	80023a2 <HAL_GPIO_Init+0x52>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002374:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8002378:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800237c:	f003 0807 	and.w	r8, r3, #7
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002380:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002384:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8002388:	f04f 090f 	mov.w	r9, #15
 800238c:	fa09 f908 	lsl.w	r9, r9, r8
 8002390:	ea25 0909 	bic.w	r9, r5, r9
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002394:	690d      	ldr	r5, [r1, #16]
 8002396:	fa05 f808 	lsl.w	r8, r5, r8
 800239a:	ea49 0508 	orr.w	r5, r9, r8
        GPIOx->AFR[position >> 3] = temp;
 800239e:	f8cc 5020 	str.w	r5, [ip, #32]
 80023a2:	005d      	lsls	r5, r3, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80023a4:	f04f 0c03 	mov.w	ip, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023a8:	f8d0 9000 	ldr.w	r9, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80023ac:	fa0c fc05 	lsl.w	ip, ip, r5
 80023b0:	ea6f 0c0c 	mvn.w	ip, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80023b4:	f002 0803 	and.w	r8, r2, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80023b8:	ea0c 0909 	and.w	r9, ip, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80023bc:	fa08 f805 	lsl.w	r8, r8, r5
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023c0:	3e01      	subs	r6, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80023c2:	ea49 0808 	orr.w	r8, r9, r8
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023c6:	2e01      	cmp	r6, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 80023c8:	f8c0 8000 	str.w	r8, [r0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023cc:	d815      	bhi.n	80023fa <HAL_GPIO_Init+0xaa>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023ce:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80023d0:	ea0c 0806 	and.w	r8, ip, r6
        temp |= (GPIO_Init->Speed << (position * 2));
 80023d4:	68ce      	ldr	r6, [r1, #12]
 80023d6:	40ae      	lsls	r6, r5
 80023d8:	ea48 0606 	orr.w	r6, r8, r6
        GPIOx->OSPEEDR = temp;
 80023dc:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023de:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023e0:	f04f 0801 	mov.w	r8, #1
 80023e4:	fa08 f803 	lsl.w	r8, r8, r3
 80023e8:	ea26 0608 	bic.w	r6, r6, r8
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80023ec:	f3c2 1800 	ubfx	r8, r2, #4, #1
 80023f0:	fa08 f803 	lsl.w	r8, r8, r3
 80023f4:	ea46 0608 	orr.w	r6, r6, r8
        GPIOx->OTYPER = temp;
 80023f8:	6046      	str	r6, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80023fa:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80023fc:	ea0c 0c06 	and.w	ip, ip, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002400:	688e      	ldr	r6, [r1, #8]
 8002402:	40ae      	lsls	r6, r5
 8002404:	ea4c 0506 	orr.w	r5, ip, r6
      GPIOx->PUPDR = temp;
 8002408:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800240a:	00d5      	lsls	r5, r2, #3
 800240c:	d566      	bpl.n	80024dc <HAL_GPIO_Init+0x18c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800240e:	4d36      	ldr	r5, [pc, #216]	; (80024e8 <HAL_GPIO_Init+0x198>)
 8002410:	69ae      	ldr	r6, [r5, #24]
 8002412:	f046 0601 	orr.w	r6, r6, #1
 8002416:	61ae      	str	r6, [r5, #24]
 8002418:	69ad      	ldr	r5, [r5, #24]
 800241a:	f023 0603 	bic.w	r6, r3, #3
 800241e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002422:	f005 0501 	and.w	r5, r5, #1
 8002426:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800242a:	9501      	str	r5, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800242c:	f003 0c03 	and.w	ip, r3, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002430:	9d01      	ldr	r5, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2];
 8002432:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002434:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002438:	f04f 080f 	mov.w	r8, #15
 800243c:	fa08 f80c 	lsl.w	r8, r8, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8002440:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002444:	ea25 0808 	bic.w	r8, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8002448:	d011      	beq.n	800246e <HAL_GPIO_Init+0x11e>
 800244a:	4d28      	ldr	r5, [pc, #160]	; (80024ec <HAL_GPIO_Init+0x19c>)
 800244c:	42a8      	cmp	r0, r5
 800244e:	d010      	beq.n	8002472 <HAL_GPIO_Init+0x122>
 8002450:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002454:	42a8      	cmp	r0, r5
 8002456:	d00e      	beq.n	8002476 <HAL_GPIO_Init+0x126>
 8002458:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800245c:	42a8      	cmp	r0, r5
 800245e:	d00c      	beq.n	800247a <HAL_GPIO_Init+0x12a>
 8002460:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002464:	42a8      	cmp	r0, r5
 8002466:	bf14      	ite	ne
 8002468:	2505      	movne	r5, #5
 800246a:	2504      	moveq	r5, #4
 800246c:	e006      	b.n	800247c <HAL_GPIO_Init+0x12c>
 800246e:	2500      	movs	r5, #0
 8002470:	e004      	b.n	800247c <HAL_GPIO_Init+0x12c>
 8002472:	2501      	movs	r5, #1
 8002474:	e002      	b.n	800247c <HAL_GPIO_Init+0x12c>
 8002476:	2502      	movs	r5, #2
 8002478:	e000      	b.n	800247c <HAL_GPIO_Init+0x12c>
 800247a:	2503      	movs	r5, #3
 800247c:	fa05 f50c 	lsl.w	r5, r5, ip
 8002480:	ea45 0508 	orr.w	r5, r5, r8
        SYSCFG->EXTICR[position >> 2] = temp;
 8002484:	60b5      	str	r5, [r6, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002486:	4e1a      	ldr	r6, [pc, #104]	; (80024f0 <HAL_GPIO_Init+0x1a0>)
 8002488:	f8d6 c000 	ldr.w	ip, [r6]
        temp &= ~((uint32_t)iocurrent);
 800248c:	43e5      	mvns	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800248e:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        {
          temp |= iocurrent;
 8002492:	bf14      	ite	ne
 8002494:	ea44 0c0c 	orrne.w	ip, r4, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8002498:	ea05 0c0c 	andeq.w	ip, r5, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800249c:	f8c6 c000 	str.w	ip, [r6]

        temp = EXTI->EMR;
 80024a0:	6876      	ldr	r6, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024a2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        {
          temp |= iocurrent;
 80024a6:	bf14      	ite	ne
 80024a8:	ea44 0c06 	orrne.w	ip, r4, r6
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 80024ac:	ea05 0c06 	andeq.w	ip, r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80024b0:	4e0f      	ldr	r6, [pc, #60]	; (80024f0 <HAL_GPIO_Init+0x1a0>)
 80024b2:	f8c6 c004 	str.w	ip, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024b6:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024ba:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        {
          temp |= iocurrent;
 80024be:	bf14      	ite	ne
 80024c0:	ea44 0c0c 	orrne.w	ip, r4, ip
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 80024c4:	ea05 0c0c 	andeq.w	ip, r5, ip
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80024c8:	f8c6 c008 	str.w	ip, [r6, #8]

        temp = EXTI->FTSR;
 80024cc:	68f6      	ldr	r6, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024ce:	0292      	lsls	r2, r2, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80024d0:	4a07      	ldr	r2, [pc, #28]	; (80024f0 <HAL_GPIO_Init+0x1a0>)
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 80024d2:	bf54      	ite	pl
 80024d4:	ea05 0406 	andpl.w	r4, r5, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80024d8:	4334      	orrmi	r4, r6
        }
        EXTI->FTSR = temp;
 80024da:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 80024dc:	3301      	adds	r3, #1
 80024de:	e73b      	b.n	8002358 <HAL_GPIO_Init+0x8>
  }
}
 80024e0:	b003      	add	sp, #12
 80024e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80024e6:	bf00      	nop
 80024e8:	40021000 	.word	0x40021000
 80024ec:	48000400 	.word	0x48000400
 80024f0:	40010400 	.word	0x40010400

080024f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024f4:	b10a      	cbz	r2, 80024fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024f6:	6181      	str	r1, [r0, #24]
 80024f8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024fa:	6281      	str	r1, [r0, #40]	; 0x28
 80024fc:	4770      	bx	lr
	...

08002500 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002500:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8002502:	6804      	ldr	r4, [r0, #0]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002504:	4806      	ldr	r0, [pc, #24]	; (8002520 <I2C_TransferConfig+0x20>)
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8002506:	6865      	ldr	r5, [r4, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002508:	4028      	ands	r0, r5
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 800250a:	9d03      	ldr	r5, [sp, #12]
 800250c:	4328      	orrs	r0, r5
 800250e:	4303      	orrs	r3, r0
 8002510:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002514:	ea43 0001 	orr.w	r0, r3, r1
 8002518:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
            (uint32_t)Mode | (uint32_t)Request);
  
  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;  
 800251c:	6062      	str	r2, [r4, #4]
 800251e:	bd30      	pop	{r4, r5, pc}
 8002520:	fc009800 	.word	0xfc009800

08002524 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
 8002524:	b570      	push	{r4, r5, r6, lr}
 8002526:	4604      	mov	r4, r0
 8002528:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 800252a:	f7ff feb1 	bl	8002290 <HAL_GetTick>

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	699b      	ldr	r3, [r3, #24]
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8002532:	4606      	mov	r6, r0

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002534:	f013 0010 	ands.w	r0, r3, #16
 8002538:	d10b      	bne.n	8002552 <I2C_IsAcknowledgeFailed+0x2e>
 800253a:	bd70      	pop	{r4, r5, r6, pc}
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	0691      	lsls	r1, r2, #26
 8002540:	d411      	bmi.n	8002566 <I2C_IsAcknowledgeFailed+0x42>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002542:	1c68      	adds	r0, r5, #1
 8002544:	d0fa      	beq.n	800253c <I2C_IsAcknowledgeFailed+0x18>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002546:	b135      	cbz	r5, 8002556 <I2C_IsAcknowledgeFailed+0x32>
 8002548:	f7ff fea2 	bl	8002290 <HAL_GetTick>
 800254c:	1b80      	subs	r0, r0, r6
 800254e:	42a8      	cmp	r0, r5
 8002550:	d801      	bhi.n	8002556 <I2C_IsAcknowledgeFailed+0x32>

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002552:	6823      	ldr	r3, [r4, #0]
 8002554:	e7f2      	b.n	800253c <I2C_IsAcknowledgeFailed+0x18>
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8002556:	2301      	movs	r3, #1
 8002558:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800255c:	2300      	movs	r3, #0
 800255e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8002562:	2003      	movs	r0, #3
 8002564:	bd70      	pop	{r4, r5, r6, pc}
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002566:	2210      	movs	r2, #16
 8002568:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800256a:	2220      	movs	r2, #32
 800256c:	61da      	str	r2, [r3, #28]

    /* Flush TX register if not empty */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800256e:	699a      	ldr	r2, [r3, #24]
 8002570:	07d2      	lsls	r2, r2, #31
 8002572:	d403      	bmi.n	800257c <I2C_IsAcknowledgeFailed+0x58>
    {
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002574:	699a      	ldr	r2, [r3, #24]
 8002576:	f042 0201 	orr.w	r2, r2, #1
 800257a:	619a      	str	r2, [r3, #24]
    }

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800257c:	6859      	ldr	r1, [r3, #4]
 800257e:	4a06      	ldr	r2, [pc, #24]	; (8002598 <I2C_IsAcknowledgeFailed+0x74>)
 8002580:	400a      	ands	r2, r1
 8002582:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002584:	2304      	movs	r3, #4
 8002586:	63a3      	str	r3, [r4, #56]	; 0x38
    hi2c->State= HAL_I2C_STATE_READY;
 8002588:	2001      	movs	r0, #1

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800258a:	2300      	movs	r3, #0

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->State= HAL_I2C_STATE_READY;
 800258c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002590:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

    return HAL_ERROR;
  }
  return HAL_OK;
}
 8002594:	bd70      	pop	{r4, r5, r6, pc}
 8002596:	bf00      	nop
 8002598:	fe00e800 	.word	0xfe00e800

0800259c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status The new Flag status (SET or RESET).
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{  
 800259c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025a0:	4604      	mov	r4, r0
 80025a2:	460e      	mov	r6, r1
 80025a4:	4690      	mov	r8, r2
 80025a6:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 80025a8:	f7ff fe72 	bl	8002290 <HAL_GetTick>
 80025ac:	4607      	mov	r7, r0
     
  /* Wait until flag is set */
  if(Status == RESET)
 80025ae:	f1b8 0f00 	cmp.w	r8, #0
 80025b2:	d125      	bne.n	8002600 <I2C_WaitOnFlagUntilTimeout+0x64>
  {    
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80025b4:	6822      	ldr	r2, [r4, #0]
 80025b6:	6993      	ldr	r3, [r2, #24]
 80025b8:	4033      	ands	r3, r6
 80025ba:	42b3      	cmp	r3, r6
 80025bc:	d00e      	beq.n	80025dc <I2C_WaitOnFlagUntilTimeout+0x40>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80025be:	1c69      	adds	r1, r5, #1
 80025c0:	d0f9      	beq.n	80025b6 <I2C_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80025c2:	b17d      	cbz	r5, 80025e4 <I2C_WaitOnFlagUntilTimeout+0x48>
 80025c4:	f7ff fe64 	bl	8002290 <HAL_GetTick>
 80025c8:	1bc0      	subs	r0, r0, r7
 80025ca:	42a8      	cmp	r0, r5
 80025cc:	d9f2      	bls.n	80025b4 <I2C_WaitOnFlagUntilTimeout+0x18>
 80025ce:	e009      	b.n	80025e4 <I2C_WaitOnFlagUntilTimeout+0x48>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80025d0:	1c6b      	adds	r3, r5, #1
 80025d2:	d106      	bne.n	80025e2 <I2C_WaitOnFlagUntilTimeout+0x46>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 80025d4:	6993      	ldr	r3, [r2, #24]
 80025d6:	4033      	ands	r3, r6
 80025d8:	42b3      	cmp	r3, r6
 80025da:	d0f9      	beq.n	80025d0 <I2C_WaitOnFlagUntilTimeout+0x34>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80025dc:	2000      	movs	r0, #0
 80025de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80025e2:	b945      	cbnz	r5, 80025f6 <I2C_WaitOnFlagUntilTimeout+0x5a>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 80025e4:	2301      	movs	r3, #1
 80025e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025ea:	2300      	movs	r3, #0
 80025ec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 80025f0:	2003      	movs	r0, #3
 80025f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80025f6:	f7ff fe4b 	bl	8002290 <HAL_GetTick>
 80025fa:	1bc0      	subs	r0, r0, r7
 80025fc:	42a8      	cmp	r0, r5
 80025fe:	d8f1      	bhi.n	80025e4 <I2C_WaitOnFlagUntilTimeout+0x48>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8002600:	6822      	ldr	r2, [r4, #0]
 8002602:	e7e7      	b.n	80025d4 <I2C_WaitOnFlagUntilTimeout+0x38>

08002604 <I2C_WaitOnTXISFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
 8002604:	b570      	push	{r4, r5, r6, lr}
 8002606:	4604      	mov	r4, r0
 8002608:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800260a:	f7ff fe41 	bl	8002290 <HAL_GetTick>
 800260e:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002610:	6823      	ldr	r3, [r4, #0]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	0798      	lsls	r0, r3, #30
 8002616:	d419      	bmi.n	800264c <I2C_WaitOnTXISFlagUntilTimeout+0x48>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 8002618:	4620      	mov	r0, r4
 800261a:	4629      	mov	r1, r5
 800261c:	f7ff ff82 	bl	8002524 <I2C_IsAcknowledgeFailed>
 8002620:	b9b0      	cbnz	r0, 8002650 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002622:	1c6b      	adds	r3, r5, #1
 8002624:	d0f4      	beq.n	8002610 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002626:	b95d      	cbnz	r5, 8002640 <I2C_WaitOnTXISFlagUntilTimeout+0x3c>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002628:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800262a:	f043 0320 	orr.w	r3, r3, #32
 800262e:	63a3      	str	r3, [r4, #56]	; 0x38
        hi2c->State= HAL_I2C_STATE_READY;
 8002630:	2301      	movs	r3, #1
 8002632:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002636:	2300      	movs	r3, #0
 8002638:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800263c:	2003      	movs	r0, #3
 800263e:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002640:	f7ff fe26 	bl	8002290 <HAL_GetTick>
 8002644:	1b80      	subs	r0, r0, r6
 8002646:	42a8      	cmp	r0, r5
 8002648:	d9e2      	bls.n	8002610 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
 800264a:	e7ed      	b.n	8002628 <I2C_WaitOnTXISFlagUntilTimeout+0x24>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 800264c:	2000      	movs	r0, #0
 800264e:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 8002650:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8002652:	bd70      	pop	{r4, r5, r6, pc}

08002654 <I2C_RequestMemoryRead>:
  * @param  MemAddSize Size of internal memory address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8002654:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002656:	9d08      	ldr	r5, [sp, #32]
 8002658:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800265a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize Size of internal memory address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 800265e:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002660:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize Size of internal memory address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8002662:	4616      	mov	r6, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002664:	2300      	movs	r3, #0
 8002666:	b2fa      	uxtb	r2, r7
 8002668:	f7ff ff4a 	bl	8002500 <I2C_TransferConfig>
  
  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800266c:	4620      	mov	r0, r4
 800266e:	4629      	mov	r1, r5
 8002670:	f7ff ffc8 	bl	8002604 <I2C_WaitOnTXISFlagUntilTimeout>
 8002674:	b128      	cbz	r0, 8002682 <I2C_RequestMemoryRead+0x2e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002676:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002678:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 800267a:	bf0c      	ite	eq
 800267c:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 800267e:	2003      	movne	r0, #3
 8002680:	e017      	b.n	80026b2 <I2C_RequestMemoryRead+0x5e>
    }
  }
  
  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002682:	2f01      	cmp	r7, #1
 8002684:	6823      	ldr	r3, [r4, #0]
 8002686:	d008      	beq.n	800269a <I2C_RequestMemoryRead+0x46>
  }      
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress); 
 8002688:	0a32      	lsrs	r2, r6, #8
 800268a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800268c:	4620      	mov	r0, r4
 800268e:	4629      	mov	r1, r5
 8002690:	f7ff ffb8 	bl	8002604 <I2C_WaitOnTXISFlagUntilTimeout>
 8002694:	2800      	cmp	r0, #0
 8002696:	d1ee      	bne.n	8002676 <I2C_RequestMemoryRead+0x22>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);  
 8002698:	6823      	ldr	r3, [r4, #0]
 800269a:	b2f6      	uxtb	r6, r6
 800269c:	629e      	str	r6, [r3, #40]	; 0x28
  }
  
  /* Wait until TC flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout) != HAL_OK)      
 800269e:	4620      	mov	r0, r4
 80026a0:	2140      	movs	r1, #64	; 0x40
 80026a2:	2200      	movs	r2, #0
 80026a4:	462b      	mov	r3, r5
 80026a6:	f7ff ff79 	bl	800259c <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 80026aa:	2800      	cmp	r0, #0
 80026ac:	bf14      	ite	ne
 80026ae:	2003      	movne	r0, #3
 80026b0:	2000      	moveq	r0, #0
  }
  
  return HAL_OK;
}
 80026b2:	b003      	add	sp, #12
 80026b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080026b6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{  
 80026b6:	b570      	push	{r4, r5, r6, lr}
 80026b8:	4604      	mov	r4, r0
 80026ba:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 80026bc:	f7ff fde8 	bl	8002290 <HAL_GetTick>
 80026c0:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026c2:	6823      	ldr	r3, [r4, #0]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	069a      	lsls	r2, r3, #26
 80026c8:	d417      	bmi.n	80026fa <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 80026ca:	4620      	mov	r0, r4
 80026cc:	4629      	mov	r1, r5
 80026ce:	f7ff ff29 	bl	8002524 <I2C_IsAcknowledgeFailed>
 80026d2:	b9a0      	cbnz	r0, 80026fe <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80026d4:	b95d      	cbnz	r5, 80026ee <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026d8:	f043 0320 	orr.w	r3, r3, #32
 80026dc:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 80026de:	2301      	movs	r3, #1
 80026e0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026e4:	2300      	movs	r3, #0
 80026e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80026ea:	2003      	movs	r0, #3
 80026ec:	bd70      	pop	{r4, r5, r6, pc}
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80026ee:	f7ff fdcf 	bl	8002290 <HAL_GetTick>
 80026f2:	1b80      	subs	r0, r0, r6
 80026f4:	42a8      	cmp	r0, r5
 80026f6:	d9e4      	bls.n	80026c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 80026f8:	e7ed      	b.n	80026d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80026fa:	2000      	movs	r0, #0
 80026fc:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 80026fe:	2001      	movs	r0, #1

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 8002700:	bd70      	pop	{r4, r5, r6, pc}

08002702 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002702:	4770      	bx	lr

08002704 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
 8002704:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002706:	4604      	mov	r4, r0
 8002708:	2800      	cmp	r0, #0
 800270a:	d044      	beq.n	8002796 <HAL_I2C_Init+0x92>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800270c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002710:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002714:	b91b      	cbnz	r3, 800271e <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002716:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800271a:	f7ff fff2 	bl	8002702 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800271e:	2302      	movs	r3, #2
 8002720:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002724:	6823      	ldr	r3, [r4, #0]
 8002726:	68e1      	ldr	r1, [r4, #12]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	f022 0201 	bic.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002730:	6862      	ldr	r2, [r4, #4]
 8002732:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002736:	611a      	str	r2, [r3, #16]
  
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002738:	689a      	ldr	r2, [r3, #8]
 800273a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800273e:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.OwnAddress1 != 0)
 8002740:	68a2      	ldr	r2, [r4, #8]
 8002742:	b142      	cbz	r2, 8002756 <HAL_I2C_Init+0x52>
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002744:	2901      	cmp	r1, #1
 8002746:	d103      	bne.n	8002750 <HAL_I2C_Init+0x4c>
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002748:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800274c:	609a      	str	r2, [r3, #8]
 800274e:	e007      	b.n	8002760 <HAL_I2C_Init+0x5c>
    }
    else /* I2C_ADDRESSINGMODE_10BIT */
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002750:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002754:	609a      	str	r2, [r3, #8]
    }
  }
  
  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002756:	2902      	cmp	r1, #2
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002758:	bf04      	itt	eq
 800275a:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800275e:	605a      	streq	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002760:	685a      	ldr	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002762:	6961      	ldr	r1, [r4, #20]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002764:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002768:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800276c:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800276e:	6922      	ldr	r2, [r4, #16]
 8002770:	4311      	orrs	r1, r2
 8002772:	69a2      	ldr	r2, [r4, #24]
 8002774:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
 8002778:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800277a:	6a21      	ldr	r1, [r4, #32]
 800277c:	69e2      	ldr	r2, [r4, #28]
 800277e:	430a      	orrs	r2, r1
 8002780:	601a      	str	r2, [r3, #0]
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	f042 0201 	orr.w	r2, r2, #1
 8002788:	601a      	str	r2, [r3, #0]
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800278a:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800278c:	2301      	movs	r3, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800278e:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2c->State = HAL_I2C_STATE_READY;
 8002790:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  return HAL_OK;
 8002794:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8002796:	2001      	movs	r0, #1
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  
  return HAL_OK;
}
 8002798:	bd10      	pop	{r4, pc}
	...

0800279c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800279c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80027a0:	f890 a035 	ldrb.w	sl, [r0, #53]	; 0x35
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027a4:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 80027a8:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
 80027ac:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80027b0:	fa5f fa8a 	uxtb.w	sl, sl
 80027b4:	f1ba 0f01 	cmp.w	sl, #1
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027b8:	4604      	mov	r4, r0
 80027ba:	460f      	mov	r7, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80027bc:	d169      	bne.n	8002892 <HAL_I2C_Mem_Read+0xf6>
  {    
    if((pData == NULL) || (Size == 0)) 
 80027be:	f1b8 0f00 	cmp.w	r8, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_I2C_Mem_Read+0x2c>
    {
      return  HAL_ERROR;                                    
 80027c4:	2001      	movs	r0, #1
 80027c6:	e065      	b.n	8002894 <HAL_I2C_Mem_Read+0xf8>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {    
    if((pData == NULL) || (Size == 0)) 
 80027c8:	2d00      	cmp	r5, #0
 80027ca:	d0fb      	beq.n	80027c4 <HAL_I2C_Mem_Read+0x28>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80027cc:	6806      	ldr	r6, [r0, #0]
 80027ce:	69b6      	ldr	r6, [r6, #24]
 80027d0:	f416 4600 	ands.w	r6, r6, #32768	; 0x8000
 80027d4:	d15d      	bne.n	8002892 <HAL_I2C_Mem_Read+0xf6>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027d6:	f890 c034 	ldrb.w	ip, [r0, #52]	; 0x34
 80027da:	f1bc 0f01 	cmp.w	ip, #1
 80027de:	d058      	beq.n	8002892 <HAL_I2C_Mem_Read+0xf6>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
 80027e0:	f04f 0e62 	mov.w	lr, #98	; 0x62
 80027e4:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027e8:	f880 a034 	strb.w	sl, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027ec:	6386      	str	r6, [r0, #56]	; 0x38
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 80027ee:	f8cd 9000 	str.w	r9, [sp]
 80027f2:	f7ff ff2f 	bl	8002654 <I2C_RequestMemoryRead>
 80027f6:	b118      	cbz	r0, 8002800 <HAL_I2C_Mem_Read+0x64>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027fa:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 80027fe:	e037      	b.n	8002870 <HAL_I2C_Mem_Read+0xd4>
 8002800:	f44f 5310 	mov.w	r3, #9216	; 0x2400
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if size > 255 and generate RESTART */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
 8002804:	2dff      	cmp	r5, #255	; 0xff
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	4620      	mov	r0, r4
 800280a:	4639      	mov	r1, r7
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 800280c:	d821      	bhi.n	8002852 <HAL_I2C_Mem_Read+0xb6>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800280e:	b2ea      	uxtb	r2, r5
 8002810:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002814:	f7ff fe74 	bl	8002500 <I2C_TransferConfig>
      Sizetmp = Size;
 8002818:	462e      	mov	r6, r5
    }
    
    do
    {  
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout) != HAL_OK)      
 800281a:	4620      	mov	r0, r4
 800281c:	2104      	movs	r1, #4
 800281e:	2200      	movs	r2, #0
 8002820:	464b      	mov	r3, r9
 8002822:	f7ff febb 	bl	800259c <I2C_WaitOnFlagUntilTimeout>
 8002826:	bb28      	cbnz	r0, 8002874 <HAL_I2C_Mem_Read+0xd8>
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 8002828:	6823      	ldr	r3, [r4, #0]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 800282c:	3d01      	subs	r5, #1

      if((Sizetmp == 0)&&(Size!=0))
 800282e:	3e01      	subs	r6, #1
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 8002830:	f808 3b01 	strb.w	r3, [r8], #1

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 8002834:	b2ad      	uxth	r5, r5

      if((Sizetmp == 0)&&(Size!=0))
 8002836:	d113      	bne.n	8002860 <HAL_I2C_Mem_Read+0xc4>
 8002838:	b1a5      	cbz	r5, 8002864 <HAL_I2C_Mem_Read+0xc8>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 800283a:	4620      	mov	r0, r4
 800283c:	2180      	movs	r1, #128	; 0x80
 800283e:	4632      	mov	r2, r6
 8002840:	464b      	mov	r3, r9
 8002842:	f7ff feab 	bl	800259c <I2C_WaitOnFlagUntilTimeout>
 8002846:	b9a8      	cbnz	r0, 8002874 <HAL_I2C_Mem_Read+0xd8>
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002848:	9600      	str	r6, [sp, #0]
 800284a:	4620      	mov	r0, r4
 800284c:	4639      	mov	r1, r7
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 800284e:	2dff      	cmp	r5, #255	; 0xff
 8002850:	e7dc      	b.n	800280c <HAL_I2C_Mem_Read+0x70>
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002852:	22ff      	movs	r2, #255	; 0xff
 8002854:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002858:	f7ff fe52 	bl	8002500 <I2C_TransferConfig>
          Sizetmp = 255;
 800285c:	26ff      	movs	r6, #255	; 0xff
 800285e:	e7dc      	b.n	800281a <HAL_I2C_Mem_Read+0x7e>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }

    }while(Size > 0);
 8002860:	2d00      	cmp	r5, #0
 8002862:	d1da      	bne.n	800281a <HAL_I2C_Mem_Read+0x7e>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 8002864:	4620      	mov	r0, r4
 8002866:	2119      	movs	r1, #25
 8002868:	f7ff ff25 	bl	80026b6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800286c:	b120      	cbz	r0, 8002878 <HAL_I2C_Mem_Read+0xdc>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800286e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002870:	2b04      	cmp	r3, #4
 8002872:	d0a7      	beq.n	80027c4 <HAL_I2C_Mem_Read+0x28>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 8002874:	2003      	movs	r0, #3
 8002876:	e00d      	b.n	8002894 <HAL_I2C_Mem_Read+0xf8>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002878:	6823      	ldr	r3, [r4, #0]
 800287a:	2220      	movs	r2, #32
 800287c:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800287e:	6859      	ldr	r1, [r3, #4]
 8002880:	4a06      	ldr	r2, [pc, #24]	; (800289c <HAL_I2C_Mem_Read+0x100>)
 8002882:	400a      	ands	r2, r1
 8002884:	605a      	str	r2, [r3, #4]
    
    hi2c->State = HAL_I2C_STATE_READY;
 8002886:	2301      	movs	r3, #1
 8002888:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800288c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 8002890:	e000      	b.n	8002894 <HAL_I2C_Mem_Read+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8002892:	2002      	movs	r0, #2
  }
}
 8002894:	b002      	add	sp, #8
 8002896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800289a:	bf00      	nop
 800289c:	fe00e800 	.word	0xfe00e800

080028a0 <HAL_I2C_GetState>:
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
  /* Return I2C handle state */
  return hi2c->State;
 80028a0:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 80028a4:	4770      	bx	lr
	...

080028a8 <__errno>:
 80028a8:	f240 4328 	movw	r3, #1064	; 0x428
 80028ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	4770      	bx	lr

080028b4 <_cleanup_r>:
 80028b4:	f645 211d 	movw	r1, #23069	; 0x5a1d
 80028b8:	f6c0 0100 	movt	r1, #2048	; 0x800
 80028bc:	f000 b880 	b.w	80029c0 <_fwalk>

080028c0 <__sinit>:
 80028c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028c4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80028c6:	b083      	sub	sp, #12
 80028c8:	4607      	mov	r7, r0
 80028ca:	2c00      	cmp	r4, #0
 80028cc:	d170      	bne.n	80029b0 <__sinit+0xf0>
 80028ce:	6845      	ldr	r5, [r0, #4]
 80028d0:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 80028d4:	f642 03b5 	movw	r3, #10421	; 0x28b5
 80028d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80028dc:	2003      	movs	r0, #3
 80028de:	f507 713b 	add.w	r1, r7, #748	; 0x2ec
 80028e2:	2204      	movs	r2, #4
 80028e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028e6:	f8c7 02e4 	str.w	r0, [r7, #740]	; 0x2e4
 80028ea:	f8c7 12e8 	str.w	r1, [r7, #744]	; 0x2e8
 80028ee:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80028f2:	81aa      	strh	r2, [r5, #12]
 80028f4:	602c      	str	r4, [r5, #0]
 80028f6:	606c      	str	r4, [r5, #4]
 80028f8:	60ac      	str	r4, [r5, #8]
 80028fa:	666c      	str	r4, [r5, #100]	; 0x64
 80028fc:	81ec      	strh	r4, [r5, #14]
 80028fe:	612c      	str	r4, [r5, #16]
 8002900:	616c      	str	r4, [r5, #20]
 8002902:	61ac      	str	r4, [r5, #24]
 8002904:	4621      	mov	r1, r4
 8002906:	2208      	movs	r2, #8
 8002908:	f7fe fce0 	bl	80012cc <memset>
 800290c:	f243 1b61 	movw	fp, #12641	; 0x3161
 8002910:	68be      	ldr	r6, [r7, #8]
 8002912:	61ed      	str	r5, [r5, #28]
 8002914:	f243 1a85 	movw	sl, #12677	; 0x3185
 8002918:	f243 19bd 	movw	r9, #12733	; 0x31bd
 800291c:	f243 18dd 	movw	r8, #12765	; 0x31dd
 8002920:	2301      	movs	r3, #1
 8002922:	f6c0 0b00 	movt	fp, #2048	; 0x800
 8002926:	f6c0 0a00 	movt	sl, #2048	; 0x800
 800292a:	f6c0 0900 	movt	r9, #2048	; 0x800
 800292e:	f6c0 0800 	movt	r8, #2048	; 0x800
 8002932:	2209      	movs	r2, #9
 8002934:	f8c5 b020 	str.w	fp, [r5, #32]
 8002938:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800293c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8002940:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8002944:	4621      	mov	r1, r4
 8002946:	81f3      	strh	r3, [r6, #14]
 8002948:	81b2      	strh	r2, [r6, #12]
 800294a:	6034      	str	r4, [r6, #0]
 800294c:	6074      	str	r4, [r6, #4]
 800294e:	60b4      	str	r4, [r6, #8]
 8002950:	6674      	str	r4, [r6, #100]	; 0x64
 8002952:	6134      	str	r4, [r6, #16]
 8002954:	6174      	str	r4, [r6, #20]
 8002956:	61b4      	str	r4, [r6, #24]
 8002958:	2208      	movs	r2, #8
 800295a:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	f7fe fcb4 	bl	80012cc <memset>
 8002964:	68fd      	ldr	r5, [r7, #12]
 8002966:	f8c6 b020 	str.w	fp, [r6, #32]
 800296a:	2012      	movs	r0, #18
 800296c:	2202      	movs	r2, #2
 800296e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 8002972:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 8002976:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800297a:	61f6      	str	r6, [r6, #28]
 800297c:	4621      	mov	r1, r4
 800297e:	81a8      	strh	r0, [r5, #12]
 8002980:	81ea      	strh	r2, [r5, #14]
 8002982:	602c      	str	r4, [r5, #0]
 8002984:	606c      	str	r4, [r5, #4]
 8002986:	60ac      	str	r4, [r5, #8]
 8002988:	666c      	str	r4, [r5, #100]	; 0x64
 800298a:	612c      	str	r4, [r5, #16]
 800298c:	616c      	str	r4, [r5, #20]
 800298e:	61ac      	str	r4, [r5, #24]
 8002990:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8002994:	2208      	movs	r2, #8
 8002996:	f7fe fc99 	bl	80012cc <memset>
 800299a:	9b01      	ldr	r3, [sp, #4]
 800299c:	f8c5 b020 	str.w	fp, [r5, #32]
 80029a0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 80029a4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 80029a8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 80029ac:	61ed      	str	r5, [r5, #28]
 80029ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80029b0:	b003      	add	sp, #12
 80029b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029b6:	bf00      	nop

080029b8 <__sfp_lock_acquire>:
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop

080029bc <__sfp_lock_release>:
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop

080029c0 <_fwalk>:
 80029c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029c4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 80029c8:	4688      	mov	r8, r1
 80029ca:	d01a      	beq.n	8002a02 <_fwalk+0x42>
 80029cc:	2600      	movs	r6, #0
 80029ce:	687d      	ldr	r5, [r7, #4]
 80029d0:	68bc      	ldr	r4, [r7, #8]
 80029d2:	3d01      	subs	r5, #1
 80029d4:	d40f      	bmi.n	80029f6 <_fwalk+0x36>
 80029d6:	89a3      	ldrh	r3, [r4, #12]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 80029de:	d906      	bls.n	80029ee <_fwalk+0x2e>
 80029e0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 80029e4:	3301      	adds	r3, #1
 80029e6:	4620      	mov	r0, r4
 80029e8:	d001      	beq.n	80029ee <_fwalk+0x2e>
 80029ea:	47c0      	blx	r8
 80029ec:	4306      	orrs	r6, r0
 80029ee:	1c6b      	adds	r3, r5, #1
 80029f0:	f104 0468 	add.w	r4, r4, #104	; 0x68
 80029f4:	d1ef      	bne.n	80029d6 <_fwalk+0x16>
 80029f6:	683f      	ldr	r7, [r7, #0]
 80029f8:	2f00      	cmp	r7, #0
 80029fa:	d1e8      	bne.n	80029ce <_fwalk+0xe>
 80029fc:	4630      	mov	r0, r6
 80029fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a02:	463e      	mov	r6, r7
 8002a04:	4630      	mov	r0, r6
 8002a06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a0a:	bf00      	nop

08002a0c <_malloc_r>:
 8002a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a10:	f101 050b 	add.w	r5, r1, #11
 8002a14:	2d16      	cmp	r5, #22
 8002a16:	bf87      	ittee	hi
 8002a18:	f025 0507 	bichi.w	r5, r5, #7
 8002a1c:	0feb      	lsrhi	r3, r5, #31
 8002a1e:	2300      	movls	r3, #0
 8002a20:	2510      	movls	r5, #16
 8002a22:	428d      	cmp	r5, r1
 8002a24:	bf2c      	ite	cs
 8002a26:	4619      	movcs	r1, r3
 8002a28:	f043 0101 	orrcc.w	r1, r3, #1
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	4607      	mov	r7, r0
 8002a30:	2900      	cmp	r1, #0
 8002a32:	f040 80b5 	bne.w	8002ba0 <_malloc_r+0x194>
 8002a36:	f000 fa9b 	bl	8002f70 <__malloc_lock>
 8002a3a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8002a3e:	d21f      	bcs.n	8002a80 <_malloc_r+0x74>
 8002a40:	f240 4630 	movw	r6, #1072	; 0x430
 8002a44:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8002a48:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8002a4c:	eb06 03cc 	add.w	r3, r6, ip, lsl #3
 8002a50:	68dc      	ldr	r4, [r3, #12]
 8002a52:	429c      	cmp	r4, r3
 8002a54:	f000 81f4 	beq.w	8002e40 <_malloc_r+0x434>
 8002a58:	6863      	ldr	r3, [r4, #4]
 8002a5a:	68e2      	ldr	r2, [r4, #12]
 8002a5c:	68a1      	ldr	r1, [r4, #8]
 8002a5e:	f023 0303 	bic.w	r3, r3, #3
 8002a62:	4423      	add	r3, r4
 8002a64:	4638      	mov	r0, r7
 8002a66:	685d      	ldr	r5, [r3, #4]
 8002a68:	60ca      	str	r2, [r1, #12]
 8002a6a:	f045 0501 	orr.w	r5, r5, #1
 8002a6e:	6091      	str	r1, [r2, #8]
 8002a70:	605d      	str	r5, [r3, #4]
 8002a72:	f000 fa7f 	bl	8002f74 <__malloc_unlock>
 8002a76:	3408      	adds	r4, #8
 8002a78:	4620      	mov	r0, r4
 8002a7a:	b003      	add	sp, #12
 8002a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a80:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8002a84:	bf04      	itt	eq
 8002a86:	217e      	moveq	r1, #126	; 0x7e
 8002a88:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8002a8c:	f040 808f 	bne.w	8002bae <_malloc_r+0x1a2>
 8002a90:	f240 4630 	movw	r6, #1072	; 0x430
 8002a94:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8002a98:	eb06 0181 	add.w	r1, r6, r1, lsl #2
 8002a9c:	68cc      	ldr	r4, [r1, #12]
 8002a9e:	42a1      	cmp	r1, r4
 8002aa0:	d106      	bne.n	8002ab0 <_malloc_r+0xa4>
 8002aa2:	e00d      	b.n	8002ac0 <_malloc_r+0xb4>
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f280 8163 	bge.w	8002d70 <_malloc_r+0x364>
 8002aaa:	68e4      	ldr	r4, [r4, #12]
 8002aac:	42a1      	cmp	r1, r4
 8002aae:	d007      	beq.n	8002ac0 <_malloc_r+0xb4>
 8002ab0:	6862      	ldr	r2, [r4, #4]
 8002ab2:	f022 0203 	bic.w	r2, r2, #3
 8002ab6:	1b53      	subs	r3, r2, r5
 8002ab8:	2b0f      	cmp	r3, #15
 8002aba:	ddf3      	ble.n	8002aa4 <_malloc_r+0x98>
 8002abc:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8002ac0:	f10c 0c01 	add.w	ip, ip, #1
 8002ac4:	f240 4330 	movw	r3, #1072	; 0x430
 8002ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002acc:	6934      	ldr	r4, [r6, #16]
 8002ace:	f103 0e08 	add.w	lr, r3, #8
 8002ad2:	4574      	cmp	r4, lr
 8002ad4:	bf08      	it	eq
 8002ad6:	685a      	ldreq	r2, [r3, #4]
 8002ad8:	d022      	beq.n	8002b20 <_malloc_r+0x114>
 8002ada:	6861      	ldr	r1, [r4, #4]
 8002adc:	f021 0103 	bic.w	r1, r1, #3
 8002ae0:	1b4a      	subs	r2, r1, r5
 8002ae2:	2a0f      	cmp	r2, #15
 8002ae4:	f300 8190 	bgt.w	8002e08 <_malloc_r+0x3fc>
 8002ae8:	2a00      	cmp	r2, #0
 8002aea:	f8c3 e014 	str.w	lr, [r3, #20]
 8002aee:	f8c3 e010 	str.w	lr, [r3, #16]
 8002af2:	da67      	bge.n	8002bc4 <_malloc_r+0x1b8>
 8002af4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8002af8:	f080 815f 	bcs.w	8002dba <_malloc_r+0x3ae>
 8002afc:	08c9      	lsrs	r1, r1, #3
 8002afe:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
 8002b02:	ea4f 08a1 	mov.w	r8, r1, asr #2
 8002b06:	685a      	ldr	r2, [r3, #4]
 8002b08:	6881      	ldr	r1, [r0, #8]
 8002b0a:	60e0      	str	r0, [r4, #12]
 8002b0c:	f04f 0901 	mov.w	r9, #1
 8002b10:	fa09 f808 	lsl.w	r8, r9, r8
 8002b14:	ea48 0202 	orr.w	r2, r8, r2
 8002b18:	60a1      	str	r1, [r4, #8]
 8002b1a:	605a      	str	r2, [r3, #4]
 8002b1c:	6084      	str	r4, [r0, #8]
 8002b1e:	60cc      	str	r4, [r1, #12]
 8002b20:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8002b24:	2001      	movs	r0, #1
 8002b26:	4098      	lsls	r0, r3
 8002b28:	4290      	cmp	r0, r2
 8002b2a:	d858      	bhi.n	8002bde <_malloc_r+0x1d2>
 8002b2c:	4202      	tst	r2, r0
 8002b2e:	d106      	bne.n	8002b3e <_malloc_r+0x132>
 8002b30:	f02c 0c03 	bic.w	ip, ip, #3
 8002b34:	0040      	lsls	r0, r0, #1
 8002b36:	4202      	tst	r2, r0
 8002b38:	f10c 0c04 	add.w	ip, ip, #4
 8002b3c:	d0fa      	beq.n	8002b34 <_malloc_r+0x128>
 8002b3e:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8002b42:	4644      	mov	r4, r8
 8002b44:	46e1      	mov	r9, ip
 8002b46:	68e3      	ldr	r3, [r4, #12]
 8002b48:	429c      	cmp	r4, r3
 8002b4a:	d107      	bne.n	8002b5c <_malloc_r+0x150>
 8002b4c:	e16f      	b.n	8002e2e <_malloc_r+0x422>
 8002b4e:	2a00      	cmp	r2, #0
 8002b50:	f280 8180 	bge.w	8002e54 <_malloc_r+0x448>
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	429c      	cmp	r4, r3
 8002b58:	f000 8169 	beq.w	8002e2e <_malloc_r+0x422>
 8002b5c:	6859      	ldr	r1, [r3, #4]
 8002b5e:	f021 0103 	bic.w	r1, r1, #3
 8002b62:	1b4a      	subs	r2, r1, r5
 8002b64:	2a0f      	cmp	r2, #15
 8002b66:	ddf2      	ble.n	8002b4e <_malloc_r+0x142>
 8002b68:	461c      	mov	r4, r3
 8002b6a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8002b6e:	f854 8f08 	ldr.w	r8, [r4, #8]!
 8002b72:	1959      	adds	r1, r3, r5
 8002b74:	f045 0901 	orr.w	r9, r5, #1
 8002b78:	f042 0501 	orr.w	r5, r2, #1
 8002b7c:	f8c3 9004 	str.w	r9, [r3, #4]
 8002b80:	4638      	mov	r0, r7
 8002b82:	f8c8 c00c 	str.w	ip, [r8, #12]
 8002b86:	f8cc 8008 	str.w	r8, [ip, #8]
 8002b8a:	6171      	str	r1, [r6, #20]
 8002b8c:	6131      	str	r1, [r6, #16]
 8002b8e:	f8c1 e00c 	str.w	lr, [r1, #12]
 8002b92:	f8c1 e008 	str.w	lr, [r1, #8]
 8002b96:	604d      	str	r5, [r1, #4]
 8002b98:	508a      	str	r2, [r1, r2]
 8002b9a:	f000 f9eb 	bl	8002f74 <__malloc_unlock>
 8002b9e:	e76b      	b.n	8002a78 <_malloc_r+0x6c>
 8002ba0:	230c      	movs	r3, #12
 8002ba2:	2400      	movs	r4, #0
 8002ba4:	6003      	str	r3, [r0, #0]
 8002ba6:	4620      	mov	r0, r4
 8002ba8:	b003      	add	sp, #12
 8002baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bae:	f1bc 0f04 	cmp.w	ip, #4
 8002bb2:	f200 80ee 	bhi.w	8002d92 <_malloc_r+0x386>
 8002bb6:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 8002bba:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8002bbe:	ea4f 014c 	mov.w	r1, ip, lsl #1
 8002bc2:	e765      	b.n	8002a90 <_malloc_r+0x84>
 8002bc4:	4421      	add	r1, r4
 8002bc6:	4638      	mov	r0, r7
 8002bc8:	684b      	ldr	r3, [r1, #4]
 8002bca:	f043 0301 	orr.w	r3, r3, #1
 8002bce:	604b      	str	r3, [r1, #4]
 8002bd0:	f000 f9d0 	bl	8002f74 <__malloc_unlock>
 8002bd4:	3408      	adds	r4, #8
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	b003      	add	sp, #12
 8002bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bde:	68b4      	ldr	r4, [r6, #8]
 8002be0:	6863      	ldr	r3, [r4, #4]
 8002be2:	f023 0903 	bic.w	r9, r3, #3
 8002be6:	454d      	cmp	r5, r9
 8002be8:	d804      	bhi.n	8002bf4 <_malloc_r+0x1e8>
 8002bea:	ebc5 0309 	rsb	r3, r5, r9
 8002bee:	2b0f      	cmp	r3, #15
 8002bf0:	f300 80ae 	bgt.w	8002d50 <_malloc_r+0x344>
 8002bf4:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8002bf8:	f640 0a3c 	movw	sl, #2108	; 0x83c
 8002bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c00:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f8da 1000 	ldr.w	r1, [sl]
 8002c0a:	442b      	add	r3, r5
 8002c0c:	3101      	adds	r1, #1
 8002c0e:	bf1d      	ittte	ne
 8002c10:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 8002c14:	330f      	addne	r3, #15
 8002c16:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8002c1a:	f103 0c10 	addeq.w	ip, r3, #16
 8002c1e:	bf18      	it	ne
 8002c20:	f023 0c0f 	bicne.w	ip, r3, #15
 8002c24:	eb04 0209 	add.w	r2, r4, r9
 8002c28:	4661      	mov	r1, ip
 8002c2a:	4638      	mov	r0, r7
 8002c2c:	9201      	str	r2, [sp, #4]
 8002c2e:	f8cd c000 	str.w	ip, [sp]
 8002c32:	f000 f9ef 	bl	8003014 <_sbrk_r>
 8002c36:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8002c3a:	4680      	mov	r8, r0
 8002c3c:	9a01      	ldr	r2, [sp, #4]
 8002c3e:	f8dd c000 	ldr.w	ip, [sp]
 8002c42:	f000 811d 	beq.w	8002e80 <_malloc_r+0x474>
 8002c46:	4282      	cmp	r2, r0
 8002c48:	f200 8117 	bhi.w	8002e7a <_malloc_r+0x46e>
 8002c4c:	f640 1bac 	movw	fp, #2476	; 0x9ac
 8002c50:	f2c2 0b00 	movt	fp, #8192	; 0x2000
 8002c54:	4542      	cmp	r2, r8
 8002c56:	f8db 3000 	ldr.w	r3, [fp]
 8002c5a:	4463      	add	r3, ip
 8002c5c:	f8cb 3000 	str.w	r3, [fp]
 8002c60:	f000 815d 	beq.w	8002f1e <_malloc_r+0x512>
 8002c64:	f8da 0000 	ldr.w	r0, [sl]
 8002c68:	f640 013c 	movw	r1, #2108	; 0x83c
 8002c6c:	3001      	adds	r0, #1
 8002c6e:	bf18      	it	ne
 8002c70:	ebc2 0208 	rsbne	r2, r2, r8
 8002c74:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8002c78:	bf16      	itet	ne
 8002c7a:	189b      	addne	r3, r3, r2
 8002c7c:	f8c1 8000 	streq.w	r8, [r1]
 8002c80:	f8cb 3000 	strne.w	r3, [fp]
 8002c84:	f018 0307 	ands.w	r3, r8, #7
 8002c88:	bf1f      	itttt	ne
 8002c8a:	f1c3 0208 	rsbne	r2, r3, #8
 8002c8e:	4490      	addne	r8, r2
 8002c90:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8002c94:	f103 0a08 	addne.w	sl, r3, #8
 8002c98:	eb08 030c 	add.w	r3, r8, ip
 8002c9c:	bf08      	it	eq
 8002c9e:	f44f 5a80 	moveq.w	sl, #4096	; 0x1000
 8002ca2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ca6:	ebc3 0a0a 	rsb	sl, r3, sl
 8002caa:	4651      	mov	r1, sl
 8002cac:	4638      	mov	r0, r7
 8002cae:	f000 f9b1 	bl	8003014 <_sbrk_r>
 8002cb2:	1c43      	adds	r3, r0, #1
 8002cb4:	bf18      	it	ne
 8002cb6:	ebc8 0200 	rsbne	r2, r8, r0
 8002cba:	f8db 3000 	ldr.w	r3, [fp]
 8002cbe:	f8c6 8008 	str.w	r8, [r6, #8]
 8002cc2:	bf15      	itete	ne
 8002cc4:	4452      	addne	r2, sl
 8002cc6:	f04f 0a00 	moveq.w	sl, #0
 8002cca:	f042 0201 	orrne.w	r2, r2, #1
 8002cce:	2201      	moveq	r2, #1
 8002cd0:	4453      	add	r3, sl
 8002cd2:	42b4      	cmp	r4, r6
 8002cd4:	f640 1aac 	movw	sl, #2476	; 0x9ac
 8002cd8:	f8c8 2004 	str.w	r2, [r8, #4]
 8002cdc:	f8cb 3000 	str.w	r3, [fp]
 8002ce0:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8002ce4:	d015      	beq.n	8002d12 <_malloc_r+0x306>
 8002ce6:	f1b9 0f0f 	cmp.w	r9, #15
 8002cea:	f240 80f8 	bls.w	8002ede <_malloc_r+0x4d2>
 8002cee:	6861      	ldr	r1, [r4, #4]
 8002cf0:	f1a9 020c 	sub.w	r2, r9, #12
 8002cf4:	f022 0207 	bic.w	r2, r2, #7
 8002cf8:	f001 0e01 	and.w	lr, r1, #1
 8002cfc:	18a1      	adds	r1, r4, r2
 8002cfe:	2005      	movs	r0, #5
 8002d00:	ea42 0e0e 	orr.w	lr, r2, lr
 8002d04:	2a0f      	cmp	r2, #15
 8002d06:	f8c4 e004 	str.w	lr, [r4, #4]
 8002d0a:	6048      	str	r0, [r1, #4]
 8002d0c:	6088      	str	r0, [r1, #8]
 8002d0e:	f200 8112 	bhi.w	8002f36 <_malloc_r+0x52a>
 8002d12:	f640 12a4 	movw	r2, #2468	; 0x9a4
 8002d16:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002d1a:	68b4      	ldr	r4, [r6, #8]
 8002d1c:	6811      	ldr	r1, [r2, #0]
 8002d1e:	428b      	cmp	r3, r1
 8002d20:	bf88      	it	hi
 8002d22:	6013      	strhi	r3, [r2, #0]
 8002d24:	f640 12a0 	movw	r2, #2464	; 0x9a0
 8002d28:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002d2c:	6811      	ldr	r1, [r2, #0]
 8002d2e:	428b      	cmp	r3, r1
 8002d30:	bf88      	it	hi
 8002d32:	6013      	strhi	r3, [r2, #0]
 8002d34:	6862      	ldr	r2, [r4, #4]
 8002d36:	f022 0203 	bic.w	r2, r2, #3
 8002d3a:	4295      	cmp	r5, r2
 8002d3c:	ebc5 0302 	rsb	r3, r5, r2
 8002d40:	d801      	bhi.n	8002d46 <_malloc_r+0x33a>
 8002d42:	2b0f      	cmp	r3, #15
 8002d44:	dc04      	bgt.n	8002d50 <_malloc_r+0x344>
 8002d46:	4638      	mov	r0, r7
 8002d48:	f000 f914 	bl	8002f74 <__malloc_unlock>
 8002d4c:	2400      	movs	r4, #0
 8002d4e:	e693      	b.n	8002a78 <_malloc_r+0x6c>
 8002d50:	1962      	adds	r2, r4, r5
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	f045 0501 	orr.w	r5, r5, #1
 8002d5a:	6065      	str	r5, [r4, #4]
 8002d5c:	4638      	mov	r0, r7
 8002d5e:	60b2      	str	r2, [r6, #8]
 8002d60:	6053      	str	r3, [r2, #4]
 8002d62:	f000 f907 	bl	8002f74 <__malloc_unlock>
 8002d66:	3408      	adds	r4, #8
 8002d68:	4620      	mov	r0, r4
 8002d6a:	b003      	add	sp, #12
 8002d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d70:	4422      	add	r2, r4
 8002d72:	68e3      	ldr	r3, [r4, #12]
 8002d74:	6850      	ldr	r0, [r2, #4]
 8002d76:	68a1      	ldr	r1, [r4, #8]
 8002d78:	f040 0501 	orr.w	r5, r0, #1
 8002d7c:	60cb      	str	r3, [r1, #12]
 8002d7e:	4638      	mov	r0, r7
 8002d80:	6099      	str	r1, [r3, #8]
 8002d82:	6055      	str	r5, [r2, #4]
 8002d84:	f000 f8f6 	bl	8002f74 <__malloc_unlock>
 8002d88:	3408      	adds	r4, #8
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	b003      	add	sp, #12
 8002d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d92:	f1bc 0f14 	cmp.w	ip, #20
 8002d96:	bf9c      	itt	ls
 8002d98:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8002d9c:	ea4f 014c 	movls.w	r1, ip, lsl #1
 8002da0:	f67f ae76 	bls.w	8002a90 <_malloc_r+0x84>
 8002da4:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8002da8:	f200 808f 	bhi.w	8002eca <_malloc_r+0x4be>
 8002dac:	ea4f 3c15 	mov.w	ip, r5, lsr #12
 8002db0:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8002db4:	ea4f 014c 	mov.w	r1, ip, lsl #1
 8002db8:	e66a      	b.n	8002a90 <_malloc_r+0x84>
 8002dba:	0a4b      	lsrs	r3, r1, #9
 8002dbc:	2b04      	cmp	r3, #4
 8002dbe:	d958      	bls.n	8002e72 <_malloc_r+0x466>
 8002dc0:	2b14      	cmp	r3, #20
 8002dc2:	bf9c      	itt	ls
 8002dc4:	f103 025b 	addls.w	r2, r3, #91	; 0x5b
 8002dc8:	0050      	lslls	r0, r2, #1
 8002dca:	d905      	bls.n	8002dd8 <_malloc_r+0x3cc>
 8002dcc:	2b54      	cmp	r3, #84	; 0x54
 8002dce:	f200 80ba 	bhi.w	8002f46 <_malloc_r+0x53a>
 8002dd2:	0b0a      	lsrs	r2, r1, #12
 8002dd4:	326e      	adds	r2, #110	; 0x6e
 8002dd6:	0050      	lsls	r0, r2, #1
 8002dd8:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8002ddc:	f240 4830 	movw	r8, #1072	; 0x430
 8002de0:	6883      	ldr	r3, [r0, #8]
 8002de2:	4283      	cmp	r3, r0
 8002de4:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8002de8:	d07f      	beq.n	8002eea <_malloc_r+0x4de>
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	f022 0203 	bic.w	r2, r2, #3
 8002df0:	4291      	cmp	r1, r2
 8002df2:	d202      	bcs.n	8002dfa <_malloc_r+0x3ee>
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	4298      	cmp	r0, r3
 8002df8:	d1f7      	bne.n	8002dea <_malloc_r+0x3de>
 8002dfa:	68d9      	ldr	r1, [r3, #12]
 8002dfc:	6872      	ldr	r2, [r6, #4]
 8002dfe:	60e1      	str	r1, [r4, #12]
 8002e00:	60a3      	str	r3, [r4, #8]
 8002e02:	608c      	str	r4, [r1, #8]
 8002e04:	60dc      	str	r4, [r3, #12]
 8002e06:	e68b      	b.n	8002b20 <_malloc_r+0x114>
 8002e08:	1961      	adds	r1, r4, r5
 8002e0a:	f042 0601 	orr.w	r6, r2, #1
 8002e0e:	f045 0501 	orr.w	r5, r5, #1
 8002e12:	6065      	str	r5, [r4, #4]
 8002e14:	4638      	mov	r0, r7
 8002e16:	6159      	str	r1, [r3, #20]
 8002e18:	6119      	str	r1, [r3, #16]
 8002e1a:	f8c1 e00c 	str.w	lr, [r1, #12]
 8002e1e:	f8c1 e008 	str.w	lr, [r1, #8]
 8002e22:	604e      	str	r6, [r1, #4]
 8002e24:	508a      	str	r2, [r1, r2]
 8002e26:	3408      	adds	r4, #8
 8002e28:	f000 f8a4 	bl	8002f74 <__malloc_unlock>
 8002e2c:	e624      	b.n	8002a78 <_malloc_r+0x6c>
 8002e2e:	f109 0901 	add.w	r9, r9, #1
 8002e32:	f019 0f03 	tst.w	r9, #3
 8002e36:	f104 0408 	add.w	r4, r4, #8
 8002e3a:	f47f ae84 	bne.w	8002b46 <_malloc_r+0x13a>
 8002e3e:	e028      	b.n	8002e92 <_malloc_r+0x486>
 8002e40:	f104 0308 	add.w	r3, r4, #8
 8002e44:	6964      	ldr	r4, [r4, #20]
 8002e46:	42a3      	cmp	r3, r4
 8002e48:	bf08      	it	eq
 8002e4a:	f10c 0c02 	addeq.w	ip, ip, #2
 8002e4e:	f43f ae39 	beq.w	8002ac4 <_malloc_r+0xb8>
 8002e52:	e601      	b.n	8002a58 <_malloc_r+0x4c>
 8002e54:	4419      	add	r1, r3
 8002e56:	461c      	mov	r4, r3
 8002e58:	6848      	ldr	r0, [r1, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8002e60:	f040 0501 	orr.w	r5, r0, #1
 8002e64:	604d      	str	r5, [r1, #4]
 8002e66:	4638      	mov	r0, r7
 8002e68:	60d3      	str	r3, [r2, #12]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	f000 f882 	bl	8002f74 <__malloc_unlock>
 8002e70:	e602      	b.n	8002a78 <_malloc_r+0x6c>
 8002e72:	098a      	lsrs	r2, r1, #6
 8002e74:	3238      	adds	r2, #56	; 0x38
 8002e76:	0050      	lsls	r0, r2, #1
 8002e78:	e7ae      	b.n	8002dd8 <_malloc_r+0x3cc>
 8002e7a:	42b4      	cmp	r4, r6
 8002e7c:	f43f aee6 	beq.w	8002c4c <_malloc_r+0x240>
 8002e80:	68b4      	ldr	r4, [r6, #8]
 8002e82:	6862      	ldr	r2, [r4, #4]
 8002e84:	f022 0203 	bic.w	r2, r2, #3
 8002e88:	e757      	b.n	8002d3a <_malloc_r+0x32e>
 8002e8a:	f8d8 8000 	ldr.w	r8, [r8]
 8002e8e:	4598      	cmp	r8, r3
 8002e90:	d16b      	bne.n	8002f6a <_malloc_r+0x55e>
 8002e92:	f01c 0f03 	tst.w	ip, #3
 8002e96:	f1a8 0308 	sub.w	r3, r8, #8
 8002e9a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8002e9e:	d1f4      	bne.n	8002e8a <_malloc_r+0x47e>
 8002ea0:	6873      	ldr	r3, [r6, #4]
 8002ea2:	ea23 0300 	bic.w	r3, r3, r0
 8002ea6:	6073      	str	r3, [r6, #4]
 8002ea8:	0040      	lsls	r0, r0, #1
 8002eaa:	4298      	cmp	r0, r3
 8002eac:	f63f ae97 	bhi.w	8002bde <_malloc_r+0x1d2>
 8002eb0:	2800      	cmp	r0, #0
 8002eb2:	f43f ae94 	beq.w	8002bde <_malloc_r+0x1d2>
 8002eb6:	4203      	tst	r3, r0
 8002eb8:	46cc      	mov	ip, r9
 8002eba:	f47f ae40 	bne.w	8002b3e <_malloc_r+0x132>
 8002ebe:	0040      	lsls	r0, r0, #1
 8002ec0:	4203      	tst	r3, r0
 8002ec2:	f10c 0c04 	add.w	ip, ip, #4
 8002ec6:	d0fa      	beq.n	8002ebe <_malloc_r+0x4b2>
 8002ec8:	e639      	b.n	8002b3e <_malloc_r+0x132>
 8002eca:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8002ece:	d817      	bhi.n	8002f00 <_malloc_r+0x4f4>
 8002ed0:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
 8002ed4:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8002ed8:	ea4f 014c 	mov.w	r1, ip, lsl #1
 8002edc:	e5d8      	b.n	8002a90 <_malloc_r+0x84>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	f8c8 3004 	str.w	r3, [r8, #4]
 8002ee4:	4644      	mov	r4, r8
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	e727      	b.n	8002d3a <_malloc_r+0x32e>
 8002eea:	1091      	asrs	r1, r2, #2
 8002eec:	2001      	movs	r0, #1
 8002eee:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8002ef2:	fa00 f101 	lsl.w	r1, r0, r1
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	f8c8 2004 	str.w	r2, [r8, #4]
 8002efc:	4619      	mov	r1, r3
 8002efe:	e77e      	b.n	8002dfe <_malloc_r+0x3f2>
 8002f00:	f240 5354 	movw	r3, #1364	; 0x554
 8002f04:	459c      	cmp	ip, r3
 8002f06:	bf9d      	ittte	ls
 8002f08:	ea4f 4c95 	movls.w	ip, r5, lsr #18
 8002f0c:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8002f10:	ea4f 014c 	movls.w	r1, ip, lsl #1
 8002f14:	21fc      	movhi	r1, #252	; 0xfc
 8002f16:	bf88      	it	hi
 8002f18:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8002f1c:	e5b8      	b.n	8002a90 <_malloc_r+0x84>
 8002f1e:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8002f22:	2900      	cmp	r1, #0
 8002f24:	f47f ae9e 	bne.w	8002c64 <_malloc_r+0x258>
 8002f28:	eb0c 0109 	add.w	r1, ip, r9
 8002f2c:	68b2      	ldr	r2, [r6, #8]
 8002f2e:	f041 0101 	orr.w	r1, r1, #1
 8002f32:	6051      	str	r1, [r2, #4]
 8002f34:	e6ed      	b.n	8002d12 <_malloc_r+0x306>
 8002f36:	f104 0108 	add.w	r1, r4, #8
 8002f3a:	4638      	mov	r0, r7
 8002f3c:	f002 fe8c 	bl	8005c58 <_free_r>
 8002f40:	f8da 3000 	ldr.w	r3, [sl]
 8002f44:	e6e5      	b.n	8002d12 <_malloc_r+0x306>
 8002f46:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8002f4a:	d803      	bhi.n	8002f54 <_malloc_r+0x548>
 8002f4c:	0bca      	lsrs	r2, r1, #15
 8002f4e:	3277      	adds	r2, #119	; 0x77
 8002f50:	0050      	lsls	r0, r2, #1
 8002f52:	e741      	b.n	8002dd8 <_malloc_r+0x3cc>
 8002f54:	f240 5254 	movw	r2, #1364	; 0x554
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	bf9d      	ittte	ls
 8002f5c:	0c8a      	lsrls	r2, r1, #18
 8002f5e:	327c      	addls	r2, #124	; 0x7c
 8002f60:	0050      	lslls	r0, r2, #1
 8002f62:	20fc      	movhi	r0, #252	; 0xfc
 8002f64:	bf88      	it	hi
 8002f66:	227e      	movhi	r2, #126	; 0x7e
 8002f68:	e736      	b.n	8002dd8 <_malloc_r+0x3cc>
 8002f6a:	6873      	ldr	r3, [r6, #4]
 8002f6c:	e79c      	b.n	8002ea8 <_malloc_r+0x49c>
 8002f6e:	bf00      	nop

08002f70 <__malloc_lock>:
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop

08002f74 <__malloc_unlock>:
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop

08002f78 <printf>:
 8002f78:	b40f      	push	{r0, r1, r2, r3}
 8002f7a:	b500      	push	{lr}
 8002f7c:	f240 4228 	movw	r2, #1064	; 0x428
 8002f80:	b083      	sub	sp, #12
 8002f82:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002f86:	ab04      	add	r3, sp, #16
 8002f88:	6810      	ldr	r0, [r2, #0]
 8002f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f8e:	6881      	ldr	r1, [r0, #8]
 8002f90:	9301      	str	r3, [sp, #4]
 8002f92:	f000 f957 	bl	8003244 <_vfprintf_r>
 8002f96:	b003      	add	sp, #12
 8002f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f9c:	b004      	add	sp, #16
 8002f9e:	4770      	bx	lr

08002fa0 <_puts_r>:
 8002fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fa2:	4604      	mov	r4, r0
 8002fa4:	b089      	sub	sp, #36	; 0x24
 8002fa6:	4608      	mov	r0, r1
 8002fa8:	460d      	mov	r5, r1
 8002faa:	f000 f91b 	bl	80031e4 <strlen>
 8002fae:	68a3      	ldr	r3, [r4, #8]
 8002fb0:	9005      	str	r0, [sp, #20]
 8002fb2:	8999      	ldrh	r1, [r3, #12]
 8002fb4:	9504      	str	r5, [sp, #16]
 8002fb6:	f247 12fc 	movw	r2, #29180	; 0x71fc
 8002fba:	f6c0 0200 	movt	r2, #2048	; 0x800
 8002fbe:	9206      	str	r2, [sp, #24]
 8002fc0:	048a      	lsls	r2, r1, #18
 8002fc2:	bf5e      	ittt	pl
 8002fc4:	6e5a      	ldrpl	r2, [r3, #100]	; 0x64
 8002fc6:	f441 5100 	orrpl.w	r1, r1, #8192	; 0x2000
 8002fca:	f422 5200 	bicpl.w	r2, r2, #8192	; 0x2000
 8002fce:	f100 0001 	add.w	r0, r0, #1
 8002fd2:	f04f 0701 	mov.w	r7, #1
 8002fd6:	bf58      	it	pl
 8002fd8:	665a      	strpl	r2, [r3, #100]	; 0x64
 8002fda:	9003      	str	r0, [sp, #12]
 8002fdc:	9707      	str	r7, [sp, #28]
 8002fde:	ae04      	add	r6, sp, #16
 8002fe0:	bf58      	it	pl
 8002fe2:	8199      	strhpl	r1, [r3, #12]
 8002fe4:	2502      	movs	r5, #2
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	4619      	mov	r1, r3
 8002fea:	aa01      	add	r2, sp, #4
 8002fec:	9601      	str	r6, [sp, #4]
 8002fee:	9502      	str	r5, [sp, #8]
 8002ff0:	f002 ff00 	bl	8005df4 <__sfvwrite_r>
 8002ff4:	2800      	cmp	r0, #0
 8002ff6:	bf0c      	ite	eq
 8002ff8:	200a      	moveq	r0, #10
 8002ffa:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8002ffe:	b009      	add	sp, #36	; 0x24
 8003000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003002:	bf00      	nop

08003004 <puts>:
 8003004:	f240 4328 	movw	r3, #1064	; 0x428
 8003008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800300c:	4601      	mov	r1, r0
 800300e:	6818      	ldr	r0, [r3, #0]
 8003010:	f7ff bfc6 	b.w	8002fa0 <_puts_r>

08003014 <_sbrk_r>:
 8003014:	b538      	push	{r3, r4, r5, lr}
 8003016:	f640 14d4 	movw	r4, #2516	; 0x9d4
 800301a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800301e:	2300      	movs	r3, #0
 8003020:	4605      	mov	r5, r0
 8003022:	4608      	mov	r0, r1
 8003024:	6023      	str	r3, [r4, #0]
 8003026:	f7fe fb23 	bl	8001670 <_sbrk>
 800302a:	1c43      	adds	r3, r0, #1
 800302c:	d000      	beq.n	8003030 <_sbrk_r+0x1c>
 800302e:	bd38      	pop	{r3, r4, r5, pc}
 8003030:	6823      	ldr	r3, [r4, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0fb      	beq.n	800302e <_sbrk_r+0x1a>
 8003036:	602b      	str	r3, [r5, #0]
 8003038:	bd38      	pop	{r3, r4, r5, pc}
 800303a:	bf00      	nop

0800303c <setbuf>:
 800303c:	2900      	cmp	r1, #0
 800303e:	bf0c      	ite	eq
 8003040:	2202      	moveq	r2, #2
 8003042:	2200      	movne	r2, #0
 8003044:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003048:	f000 b800 	b.w	800304c <setvbuf>

0800304c <setvbuf>:
 800304c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003050:	f240 4528 	movw	r5, #1064	; 0x428
 8003054:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8003058:	4604      	mov	r4, r0
 800305a:	682e      	ldr	r6, [r5, #0]
 800305c:	4689      	mov	r9, r1
 800305e:	4617      	mov	r7, r2
 8003060:	4698      	mov	r8, r3
 8003062:	b116      	cbz	r6, 800306a <setvbuf+0x1e>
 8003064:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8003066:	2b00      	cmp	r3, #0
 8003068:	d058      	beq.n	800311c <setvbuf+0xd0>
 800306a:	ea4f 75d8 	mov.w	r5, r8, lsr #31
 800306e:	2f02      	cmp	r7, #2
 8003070:	bf88      	it	hi
 8003072:	f045 0501 	orrhi.w	r5, r5, #1
 8003076:	2d00      	cmp	r5, #0
 8003078:	d133      	bne.n	80030e2 <setvbuf+0x96>
 800307a:	4630      	mov	r0, r6
 800307c:	4621      	mov	r1, r4
 800307e:	f002 fd83 	bl	8005b88 <_fflush_r>
 8003082:	89a3      	ldrh	r3, [r4, #12]
 8003084:	6065      	str	r5, [r4, #4]
 8003086:	061a      	lsls	r2, r3, #24
 8003088:	61a5      	str	r5, [r4, #24]
 800308a:	d42e      	bmi.n	80030ea <setvbuf+0x9e>
 800308c:	f64f 757c 	movw	r5, #65404	; 0xff7c
 8003090:	401d      	ands	r5, r3
 8003092:	2f02      	cmp	r7, #2
 8003094:	81a5      	strh	r5, [r4, #12]
 8003096:	d033      	beq.n	8003100 <setvbuf+0xb4>
 8003098:	f1b9 0f00 	cmp.w	r9, #0
 800309c:	d042      	beq.n	8003124 <setvbuf+0xd8>
 800309e:	2f01      	cmp	r7, #1
 80030a0:	bf02      	ittt	eq
 80030a2:	f045 0501 	orreq.w	r5, r5, #1
 80030a6:	f1c8 0300 	rsbeq	r3, r8, #0
 80030aa:	81a5      	strheq	r5, [r4, #12]
 80030ac:	b2ad      	uxth	r5, r5
 80030ae:	bf08      	it	eq
 80030b0:	61a3      	streq	r3, [r4, #24]
 80030b2:	f005 0008 	and.w	r0, r5, #8
 80030b6:	f642 03b5 	movw	r3, #10421	; 0x28b5
 80030ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030be:	b280      	uxth	r0, r0
 80030c0:	63f3      	str	r3, [r6, #60]	; 0x3c
 80030c2:	f8c4 9000 	str.w	r9, [r4]
 80030c6:	f8c4 9010 	str.w	r9, [r4, #16]
 80030ca:	f8c4 8014 	str.w	r8, [r4, #20]
 80030ce:	b150      	cbz	r0, 80030e6 <setvbuf+0x9a>
 80030d0:	f015 0f03 	tst.w	r5, #3
 80030d4:	bf0c      	ite	eq
 80030d6:	4643      	moveq	r3, r8
 80030d8:	2300      	movne	r3, #0
 80030da:	60a3      	str	r3, [r4, #8]
 80030dc:	2000      	movs	r0, #0
 80030de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030ea:	4630      	mov	r0, r6
 80030ec:	6921      	ldr	r1, [r4, #16]
 80030ee:	f002 fdb3 	bl	8005c58 <_free_r>
 80030f2:	89a3      	ldrh	r3, [r4, #12]
 80030f4:	f64f 757c 	movw	r5, #65404	; 0xff7c
 80030f8:	401d      	ands	r5, r3
 80030fa:	2f02      	cmp	r7, #2
 80030fc:	81a5      	strh	r5, [r4, #12]
 80030fe:	d1cb      	bne.n	8003098 <setvbuf+0x4c>
 8003100:	2000      	movs	r0, #0
 8003102:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8003106:	f045 0502 	orr.w	r5, r5, #2
 800310a:	2100      	movs	r1, #0
 800310c:	2201      	movs	r2, #1
 800310e:	81a5      	strh	r5, [r4, #12]
 8003110:	60a1      	str	r1, [r4, #8]
 8003112:	6023      	str	r3, [r4, #0]
 8003114:	6123      	str	r3, [r4, #16]
 8003116:	6162      	str	r2, [r4, #20]
 8003118:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800311c:	4630      	mov	r0, r6
 800311e:	f7ff fbcf 	bl	80028c0 <__sinit>
 8003122:	e7a2      	b.n	800306a <setvbuf+0x1e>
 8003124:	f1b8 0f00 	cmp.w	r8, #0
 8003128:	bf08      	it	eq
 800312a:	f44f 6880 	moveq.w	r8, #1024	; 0x400
 800312e:	4640      	mov	r0, r8
 8003130:	f003 f884 	bl	800623c <malloc>
 8003134:	4681      	mov	r9, r0
 8003136:	b128      	cbz	r0, 8003144 <setvbuf+0xf8>
 8003138:	89a5      	ldrh	r5, [r4, #12]
 800313a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800313e:	b2ad      	uxth	r5, r5
 8003140:	81a5      	strh	r5, [r4, #12]
 8003142:	e7ac      	b.n	800309e <setvbuf+0x52>
 8003144:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003148:	f003 f878 	bl	800623c <malloc>
 800314c:	4681      	mov	r9, r0
 800314e:	b918      	cbnz	r0, 8003158 <setvbuf+0x10c>
 8003150:	89a5      	ldrh	r5, [r4, #12]
 8003152:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003156:	e7d4      	b.n	8003102 <setvbuf+0xb6>
 8003158:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800315c:	e7ec      	b.n	8003138 <setvbuf+0xec>
 800315e:	bf00      	nop

08003160 <__sread>:
 8003160:	b510      	push	{r4, lr}
 8003162:	460c      	mov	r4, r1
 8003164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003168:	f003 fc2a 	bl	80069c0 <_read_r>
 800316c:	2800      	cmp	r0, #0
 800316e:	bfab      	itete	ge
 8003170:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8003172:	89a3      	ldrhlt	r3, [r4, #12]
 8003174:	181b      	addge	r3, r3, r0
 8003176:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800317a:	bfac      	ite	ge
 800317c:	6523      	strge	r3, [r4, #80]	; 0x50
 800317e:	81a3      	strhlt	r3, [r4, #12]
 8003180:	bd10      	pop	{r4, pc}
 8003182:	bf00      	nop

08003184 <__swrite>:
 8003184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003188:	460c      	mov	r4, r1
 800318a:	8989      	ldrh	r1, [r1, #12]
 800318c:	461d      	mov	r5, r3
 800318e:	05cb      	lsls	r3, r1, #23
 8003190:	4616      	mov	r6, r2
 8003192:	4607      	mov	r7, r0
 8003194:	d506      	bpl.n	80031a4 <__swrite+0x20>
 8003196:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800319a:	2200      	movs	r2, #0
 800319c:	2302      	movs	r3, #2
 800319e:	f002 ffc5 	bl	800612c <_lseek_r>
 80031a2:	89a1      	ldrh	r1, [r4, #12]
 80031a4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80031a8:	81a1      	strh	r1, [r4, #12]
 80031aa:	4638      	mov	r0, r7
 80031ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80031b0:	4632      	mov	r2, r6
 80031b2:	462b      	mov	r3, r5
 80031b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80031b8:	f001 bb22 	b.w	8004800 <_write_r>

080031bc <__sseek>:
 80031bc:	b510      	push	{r4, lr}
 80031be:	460c      	mov	r4, r1
 80031c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031c4:	f002 ffb2 	bl	800612c <_lseek_r>
 80031c8:	89a3      	ldrh	r3, [r4, #12]
 80031ca:	1c42      	adds	r2, r0, #1
 80031cc:	bf0e      	itee	eq
 80031ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80031d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80031d6:	6520      	strne	r0, [r4, #80]	; 0x50
 80031d8:	81a3      	strh	r3, [r4, #12]
 80031da:	bd10      	pop	{r4, pc}

080031dc <__sclose>:
 80031dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031e0:	f001 bb88 	b.w	80048f4 <_close_r>

080031e4 <strlen>:
 80031e4:	f020 0103 	bic.w	r1, r0, #3
 80031e8:	f010 0003 	ands.w	r0, r0, #3
 80031ec:	f1c0 0000 	rsb	r0, r0, #0
 80031f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80031f4:	f100 0c04 	add.w	ip, r0, #4
 80031f8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80031fc:	f06f 0200 	mvn.w	r2, #0
 8003200:	bf1c      	itt	ne
 8003202:	fa22 f20c 	lsrne.w	r2, r2, ip
 8003206:	4313      	orrne	r3, r2
 8003208:	f04f 0c01 	mov.w	ip, #1
 800320c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8003210:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8003214:	eba3 020c 	sub.w	r2, r3, ip
 8003218:	ea22 0203 	bic.w	r2, r2, r3
 800321c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8003220:	bf04      	itt	eq
 8003222:	f851 3b04 	ldreq.w	r3, [r1], #4
 8003226:	3004      	addeq	r0, #4
 8003228:	d0f4      	beq.n	8003214 <strlen+0x30>
 800322a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800322e:	bf1f      	itttt	ne
 8003230:	3001      	addne	r0, #1
 8003232:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8003236:	3001      	addne	r0, #1
 8003238:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800323c:	bf18      	it	ne
 800323e:	3001      	addne	r0, #1
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop

08003244 <_vfprintf_r>:
 8003244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003248:	b0c3      	sub	sp, #268	; 0x10c
 800324a:	461c      	mov	r4, r3
 800324c:	4689      	mov	r9, r1
 800324e:	9206      	str	r2, [sp, #24]
 8003250:	900a      	str	r0, [sp, #40]	; 0x28
 8003252:	f002 ff65 	bl	8006120 <_localeconv_r>
 8003256:	6800      	ldr	r0, [r0, #0]
 8003258:	9014      	str	r0, [sp, #80]	; 0x50
 800325a:	f7ff ffc3 	bl	80031e4 <strlen>
 800325e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003260:	9017      	str	r0, [sp, #92]	; 0x5c
 8003262:	940e      	str	r4, [sp, #56]	; 0x38
 8003264:	b11d      	cbz	r5, 800326e <_vfprintf_r+0x2a>
 8003266:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 811d 	beq.w	80034a8 <_vfprintf_r+0x264>
 800326e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003272:	b29a      	uxth	r2, r3
 8003274:	0490      	lsls	r0, r2, #18
 8003276:	d40a      	bmi.n	800328e <_vfprintf_r+0x4a>
 8003278:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 800327c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003280:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8003284:	f8a9 300c 	strh.w	r3, [r9, #12]
 8003288:	b29a      	uxth	r2, r3
 800328a:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
 800328e:	0711      	lsls	r1, r2, #28
 8003290:	f140 80d1 	bpl.w	8003436 <_vfprintf_r+0x1f2>
 8003294:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 80cc 	beq.w	8003436 <_vfprintf_r+0x1f2>
 800329e:	f002 021a 	and.w	r2, r2, #26
 80032a2:	2a0a      	cmp	r2, #10
 80032a4:	f000 80d3 	beq.w	800344e <_vfprintf_r+0x20a>
 80032a8:	f10d 05c7 	add.w	r5, sp, #199	; 0xc7
 80032ac:	9503      	str	r5, [sp, #12]
 80032ae:	ad32      	add	r5, sp, #200	; 0xc8
 80032b0:	46ac      	mov	ip, r5
 80032b2:	9525      	str	r5, [sp, #148]	; 0x94
 80032b4:	9d03      	ldr	r5, [sp, #12]
 80032b6:	f8cd 901c 	str.w	r9, [sp, #28]
 80032ba:	ac32      	add	r4, sp, #200	; 0xc8
 80032bc:	9404      	str	r4, [sp, #16]
 80032be:	ebc5 040c 	rsb	r4, r5, ip
 80032c2:	f247 2b00 	movw	fp, #29184	; 0x7200
 80032c6:	941b      	str	r4, [sp, #108]	; 0x6c
 80032c8:	f247 2550 	movw	r5, #29264	; 0x7250
 80032cc:	f247 2454 	movw	r4, #29268	; 0x7254
 80032d0:	2300      	movs	r3, #0
 80032d2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80032d6:	f6c0 0b00 	movt	fp, #2048	; 0x800
 80032da:	f6c0 0500 	movt	r5, #2048	; 0x800
 80032de:	930c      	str	r3, [sp, #48]	; 0x30
 80032e0:	9327      	str	r3, [sp, #156]	; 0x9c
 80032e2:	9326      	str	r3, [sp, #152]	; 0x98
 80032e4:	9316      	str	r3, [sp, #88]	; 0x58
 80032e6:	9318      	str	r3, [sp, #96]	; 0x60
 80032e8:	9315      	str	r3, [sp, #84]	; 0x54
 80032ea:	9319      	str	r3, [sp, #100]	; 0x64
 80032ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80032ee:	9411      	str	r4, [sp, #68]	; 0x44
 80032f0:	9512      	str	r5, [sp, #72]	; 0x48
 80032f2:	4666      	mov	r6, ip
 80032f4:	465f      	mov	r7, fp
 80032f6:	9c06      	ldr	r4, [sp, #24]
 80032f8:	7823      	ldrb	r3, [r4, #0]
 80032fa:	2b25      	cmp	r3, #37	; 0x25
 80032fc:	bf18      	it	ne
 80032fe:	2b00      	cmpne	r3, #0
 8003300:	f000 80d6 	beq.w	80034b0 <_vfprintf_r+0x26c>
 8003304:	1c62      	adds	r2, r4, #1
 8003306:	4614      	mov	r4, r2
 8003308:	3201      	adds	r2, #1
 800330a:	7823      	ldrb	r3, [r4, #0]
 800330c:	2b25      	cmp	r3, #37	; 0x25
 800330e:	bf18      	it	ne
 8003310:	2b00      	cmpne	r3, #0
 8003312:	d1f8      	bne.n	8003306 <_vfprintf_r+0xc2>
 8003314:	9806      	ldr	r0, [sp, #24]
 8003316:	1a25      	subs	r5, r4, r0
 8003318:	d00f      	beq.n	800333a <_vfprintf_r+0xf6>
 800331a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800331c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800331e:	6030      	str	r0, [r6, #0]
 8003320:	3301      	adds	r3, #1
 8003322:	442a      	add	r2, r5
 8003324:	2b07      	cmp	r3, #7
 8003326:	6075      	str	r5, [r6, #4]
 8003328:	9227      	str	r2, [sp, #156]	; 0x9c
 800332a:	9326      	str	r3, [sp, #152]	; 0x98
 800332c:	bfd8      	it	le
 800332e:	3608      	addle	r6, #8
 8003330:	f300 80a0 	bgt.w	8003474 <_vfprintf_r+0x230>
 8003334:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003336:	4429      	add	r1, r5
 8003338:	910f      	str	r1, [sp, #60]	; 0x3c
 800333a:	7823      	ldrb	r3, [r4, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	f001 804a 	beq.w	80043d6 <_vfprintf_r+0x1192>
 8003342:	2300      	movs	r3, #0
 8003344:	1c65      	adds	r5, r4, #1
 8003346:	f894 9001 	ldrb.w	r9, [r4, #1]
 800334a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800334e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003352:	461a      	mov	r2, r3
 8003354:	930d      	str	r3, [sp, #52]	; 0x34
 8003356:	9305      	str	r3, [sp, #20]
 8003358:	9506      	str	r5, [sp, #24]
 800335a:	9408      	str	r4, [sp, #32]
 800335c:	462b      	mov	r3, r5
 800335e:	3301      	adds	r3, #1
 8003360:	f1a9 0120 	sub.w	r1, r9, #32
 8003364:	2958      	cmp	r1, #88	; 0x58
 8003366:	f200 8428 	bhi.w	8003bba <_vfprintf_r+0x976>
 800336a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800336e:	03cf      	.short	0x03cf
 8003370:	04260426 	.word	0x04260426
 8003374:	0426041e 	.word	0x0426041e
 8003378:	04260426 	.word	0x04260426
 800337c:	04260426 	.word	0x04260426
 8003380:	03750426 	.word	0x03750426
 8003384:	042603cb 	.word	0x042603cb
 8003388:	0250005d 	.word	0x0250005d
 800338c:	028f0426 	.word	0x028f0426
 8003390:	02960296 	.word	0x02960296
 8003394:	02960296 	.word	0x02960296
 8003398:	02960296 	.word	0x02960296
 800339c:	02960296 	.word	0x02960296
 80033a0:	04260296 	.word	0x04260296
 80033a4:	04260426 	.word	0x04260426
 80033a8:	04260426 	.word	0x04260426
 80033ac:	04260426 	.word	0x04260426
 80033b0:	04260426 	.word	0x04260426
 80033b4:	02710426 	.word	0x02710426
 80033b8:	042602ae 	.word	0x042602ae
 80033bc:	042602ae 	.word	0x042602ae
 80033c0:	04260426 	.word	0x04260426
 80033c4:	02a70426 	.word	0x02a70426
 80033c8:	04260426 	.word	0x04260426
 80033cc:	042602ed 	.word	0x042602ed
 80033d0:	04260426 	.word	0x04260426
 80033d4:	04260426 	.word	0x04260426
 80033d8:	04260308 	.word	0x04260308
 80033dc:	03200426 	.word	0x03200426
 80033e0:	04260426 	.word	0x04260426
 80033e4:	04260426 	.word	0x04260426
 80033e8:	04260426 	.word	0x04260426
 80033ec:	04260426 	.word	0x04260426
 80033f0:	04260426 	.word	0x04260426
 80033f4:	035d0347 	.word	0x035d0347
 80033f8:	02ae02ae 	.word	0x02ae02ae
 80033fc:	03ee02ae 	.word	0x03ee02ae
 8003400:	0426035d 	.word	0x0426035d
 8003404:	03f50426 	.word	0x03f50426
 8003408:	040a0426 	.word	0x040a0426
 800340c:	03d6023f 	.word	0x03d6023f
 8003410:	04260382 	.word	0x04260382
 8003414:	04260389 	.word	0x04260389
 8003418:	042600a3 	.word	0x042600a3
 800341c:	03b10426 	.word	0x03b10426
 8003420:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8003422:	910e      	str	r1, [sp, #56]	; 0x38
 8003424:	4264      	negs	r4, r4
 8003426:	940d      	str	r4, [sp, #52]	; 0x34
 8003428:	9d05      	ldr	r5, [sp, #20]
 800342a:	f045 0504 	orr.w	r5, r5, #4
 800342e:	9505      	str	r5, [sp, #20]
 8003430:	f893 9000 	ldrb.w	r9, [r3]
 8003434:	e793      	b.n	800335e <_vfprintf_r+0x11a>
 8003436:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003438:	4649      	mov	r1, r9
 800343a:	f001 f9f7 	bl	800482c <__swsetup_r>
 800343e:	b9a0      	cbnz	r0, 800346a <_vfprintf_r+0x226>
 8003440:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 8003444:	f002 021a 	and.w	r2, r2, #26
 8003448:	2a0a      	cmp	r2, #10
 800344a:	f47f af2d 	bne.w	80032a8 <_vfprintf_r+0x64>
 800344e:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 8003452:	2b00      	cmp	r3, #0
 8003454:	f6ff af28 	blt.w	80032a8 <_vfprintf_r+0x64>
 8003458:	980a      	ldr	r0, [sp, #40]	; 0x28
 800345a:	9a06      	ldr	r2, [sp, #24]
 800345c:	4649      	mov	r1, r9
 800345e:	4623      	mov	r3, r4
 8003460:	f001 f992 	bl	8004788 <__sbprintf>
 8003464:	b043      	add	sp, #268	; 0x10c
 8003466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800346a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800346e:	b043      	add	sp, #268	; 0x10c
 8003470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003474:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003476:	9907      	ldr	r1, [sp, #28]
 8003478:	aa25      	add	r2, sp, #148	; 0x94
 800347a:	f003 fd0f 	bl	8006e9c <__sprint_r>
 800347e:	b948      	cbnz	r0, 8003494 <_vfprintf_r+0x250>
 8003480:	ae32      	add	r6, sp, #200	; 0xc8
 8003482:	e757      	b.n	8003334 <_vfprintf_r+0xf0>
 8003484:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003486:	9907      	ldr	r1, [sp, #28]
 8003488:	aa25      	add	r2, sp, #148	; 0x94
 800348a:	f003 fd07 	bl	8006e9c <__sprint_r>
 800348e:	2800      	cmp	r0, #0
 8003490:	f000 818c 	beq.w	80037ac <_vfprintf_r+0x568>
 8003494:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8003498:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800349c:	065b      	lsls	r3, r3, #25
 800349e:	d4e4      	bmi.n	800346a <_vfprintf_r+0x226>
 80034a0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80034a2:	b043      	add	sp, #268	; 0x10c
 80034a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034a8:	4628      	mov	r0, r5
 80034aa:	f7ff fa09 	bl	80028c0 <__sinit>
 80034ae:	e6de      	b.n	800326e <_vfprintf_r+0x2a>
 80034b0:	9c06      	ldr	r4, [sp, #24]
 80034b2:	e742      	b.n	800333a <_vfprintf_r+0xf6>
 80034b4:	9c05      	ldr	r4, [sp, #20]
 80034b6:	9306      	str	r3, [sp, #24]
 80034b8:	06a3      	lsls	r3, r4, #26
 80034ba:	f140 8269 	bpl.w	8003990 <_vfprintf_r+0x74c>
 80034be:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80034c0:	1deb      	adds	r3, r5, #7
 80034c2:	f023 0307 	bic.w	r3, r3, #7
 80034c6:	f103 0408 	add.w	r4, r3, #8
 80034ca:	940e      	str	r4, [sp, #56]	; 0x38
 80034cc:	e9d3 4500 	ldrd	r4, r5, [r3]
 80034d0:	2301      	movs	r3, #1
 80034d2:	f04f 0a00 	mov.w	sl, #0
 80034d6:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 80034da:	9a08      	ldr	r2, [sp, #32]
 80034dc:	2a00      	cmp	r2, #0
 80034de:	bfa2      	ittt	ge
 80034e0:	9805      	ldrge	r0, [sp, #20]
 80034e2:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 80034e6:	9005      	strge	r0, [sp, #20]
 80034e8:	ea54 0105 	orrs.w	r1, r4, r5
 80034ec:	9808      	ldr	r0, [sp, #32]
 80034ee:	bf0c      	ite	eq
 80034f0:	2200      	moveq	r2, #0
 80034f2:	2201      	movne	r2, #1
 80034f4:	2800      	cmp	r0, #0
 80034f6:	bf18      	it	ne
 80034f8:	f042 0201 	orrne.w	r2, r2, #1
 80034fc:	2a00      	cmp	r2, #0
 80034fe:	f000 83e2 	beq.w	8003cc6 <_vfprintf_r+0xa82>
 8003502:	2b01      	cmp	r3, #1
 8003504:	f000 8505 	beq.w	8003f12 <_vfprintf_r+0xcce>
 8003508:	2b02      	cmp	r3, #2
 800350a:	f10d 02c7 	add.w	r2, sp, #199	; 0xc7
 800350e:	f040 8151 	bne.w	80037b4 <_vfprintf_r+0x570>
 8003512:	9815      	ldr	r0, [sp, #84]	; 0x54
 8003514:	f004 010f 	and.w	r1, r4, #15
 8003518:	0923      	lsrs	r3, r4, #4
 800351a:	4690      	mov	r8, r2
 800351c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8003520:	5c42      	ldrb	r2, [r0, r1]
 8003522:	0929      	lsrs	r1, r5, #4
 8003524:	461c      	mov	r4, r3
 8003526:	460d      	mov	r5, r1
 8003528:	ea54 0105 	orrs.w	r1, r4, r5
 800352c:	f888 2000 	strb.w	r2, [r8]
 8003530:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8003534:	d1ee      	bne.n	8003514 <_vfprintf_r+0x2d0>
 8003536:	9b04      	ldr	r3, [sp, #16]
 8003538:	ebc8 0303 	rsb	r3, r8, r3
 800353c:	930b      	str	r3, [sp, #44]	; 0x2c
 800353e:	9c08      	ldr	r4, [sp, #32]
 8003540:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003542:	42a5      	cmp	r5, r4
 8003544:	bfb8      	it	lt
 8003546:	4625      	movlt	r5, r4
 8003548:	2400      	movs	r4, #0
 800354a:	9509      	str	r5, [sp, #36]	; 0x24
 800354c:	9413      	str	r4, [sp, #76]	; 0x4c
 800354e:	f1ba 0f00 	cmp.w	sl, #0
 8003552:	d002      	beq.n	800355a <_vfprintf_r+0x316>
 8003554:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8003556:	3401      	adds	r4, #1
 8003558:	9409      	str	r4, [sp, #36]	; 0x24
 800355a:	9d05      	ldr	r5, [sp, #20]
 800355c:	f015 0b02 	ands.w	fp, r5, #2
 8003560:	bf18      	it	ne
 8003562:	9c09      	ldrne	r4, [sp, #36]	; 0x24
 8003564:	9d05      	ldr	r5, [sp, #20]
 8003566:	bf1c      	itt	ne
 8003568:	3402      	addne	r4, #2
 800356a:	9409      	strne	r4, [sp, #36]	; 0x24
 800356c:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8003570:	9510      	str	r5, [sp, #64]	; 0x40
 8003572:	f040 8337 	bne.w	8003be4 <_vfprintf_r+0x9a0>
 8003576:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003578:	9809      	ldr	r0, [sp, #36]	; 0x24
 800357a:	1a2c      	subs	r4, r5, r0
 800357c:	2c00      	cmp	r4, #0
 800357e:	f340 8331 	ble.w	8003be4 <_vfprintf_r+0x9a0>
 8003582:	2c10      	cmp	r4, #16
 8003584:	f247 2a54 	movw	sl, #29268	; 0x7254
 8003588:	f340 87a7 	ble.w	80044da <_vfprintf_r+0x1296>
 800358c:	4630      	mov	r0, r6
 800358e:	971a      	str	r7, [sp, #104]	; 0x68
 8003590:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8003592:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003594:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8003596:	4627      	mov	r7, r4
 8003598:	f6c0 0a00 	movt	sl, #2048	; 0x800
 800359c:	2510      	movs	r5, #16
 800359e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80035a0:	e002      	b.n	80035a8 <_vfprintf_r+0x364>
 80035a2:	3f10      	subs	r7, #16
 80035a4:	2f10      	cmp	r7, #16
 80035a6:	dd17      	ble.n	80035d8 <_vfprintf_r+0x394>
 80035a8:	3201      	adds	r2, #1
 80035aa:	3110      	adds	r1, #16
 80035ac:	2a07      	cmp	r2, #7
 80035ae:	6006      	str	r6, [r0, #0]
 80035b0:	6045      	str	r5, [r0, #4]
 80035b2:	9127      	str	r1, [sp, #156]	; 0x9c
 80035b4:	9226      	str	r2, [sp, #152]	; 0x98
 80035b6:	bfd8      	it	le
 80035b8:	3008      	addle	r0, #8
 80035ba:	ddf2      	ble.n	80035a2 <_vfprintf_r+0x35e>
 80035bc:	4620      	mov	r0, r4
 80035be:	9907      	ldr	r1, [sp, #28]
 80035c0:	aa25      	add	r2, sp, #148	; 0x94
 80035c2:	f003 fc6b 	bl	8006e9c <__sprint_r>
 80035c6:	2800      	cmp	r0, #0
 80035c8:	f47f af64 	bne.w	8003494 <_vfprintf_r+0x250>
 80035cc:	3f10      	subs	r7, #16
 80035ce:	2f10      	cmp	r7, #16
 80035d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80035d2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80035d4:	a832      	add	r0, sp, #200	; 0xc8
 80035d6:	dce7      	bgt.n	80035a8 <_vfprintf_r+0x364>
 80035d8:	463c      	mov	r4, r7
 80035da:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80035dc:	4606      	mov	r6, r0
 80035de:	3201      	adds	r2, #1
 80035e0:	4421      	add	r1, r4
 80035e2:	2a07      	cmp	r2, #7
 80035e4:	9127      	str	r1, [sp, #156]	; 0x9c
 80035e6:	9226      	str	r2, [sp, #152]	; 0x98
 80035e8:	f8c6 a000 	str.w	sl, [r6]
 80035ec:	6074      	str	r4, [r6, #4]
 80035ee:	f300 849e 	bgt.w	8003f2e <_vfprintf_r+0xcea>
 80035f2:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 80035f6:	3608      	adds	r6, #8
 80035f8:	460c      	mov	r4, r1
 80035fa:	f1ba 0f00 	cmp.w	sl, #0
 80035fe:	d00e      	beq.n	800361e <_vfprintf_r+0x3da>
 8003600:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003602:	3301      	adds	r3, #1
 8003604:	3401      	adds	r4, #1
 8003606:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 800360a:	2201      	movs	r2, #1
 800360c:	2b07      	cmp	r3, #7
 800360e:	e886 0006 	stmia.w	r6, {r1, r2}
 8003612:	9427      	str	r4, [sp, #156]	; 0x9c
 8003614:	9326      	str	r3, [sp, #152]	; 0x98
 8003616:	bfd8      	it	le
 8003618:	3608      	addle	r6, #8
 800361a:	f300 82e5 	bgt.w	8003be8 <_vfprintf_r+0x9a4>
 800361e:	f1bb 0f00 	cmp.w	fp, #0
 8003622:	d00d      	beq.n	8003640 <_vfprintf_r+0x3fc>
 8003624:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003626:	3301      	adds	r3, #1
 8003628:	3402      	adds	r4, #2
 800362a:	a91e      	add	r1, sp, #120	; 0x78
 800362c:	2202      	movs	r2, #2
 800362e:	2b07      	cmp	r3, #7
 8003630:	e886 0006 	stmia.w	r6, {r1, r2}
 8003634:	9427      	str	r4, [sp, #156]	; 0x9c
 8003636:	9326      	str	r3, [sp, #152]	; 0x98
 8003638:	bfd8      	it	le
 800363a:	3608      	addle	r6, #8
 800363c:	f300 8406 	bgt.w	8003e4c <_vfprintf_r+0xc08>
 8003640:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003642:	2b80      	cmp	r3, #128	; 0x80
 8003644:	f000 8352 	beq.w	8003cec <_vfprintf_r+0xaa8>
 8003648:	9d08      	ldr	r5, [sp, #32]
 800364a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800364c:	ebc3 0a05 	rsb	sl, r3, r5
 8003650:	f1ba 0f00 	cmp.w	sl, #0
 8003654:	dd44      	ble.n	80036e0 <_vfprintf_r+0x49c>
 8003656:	f1ba 0f10 	cmp.w	sl, #16
 800365a:	f247 2500 	movw	r5, #29184	; 0x7200
 800365e:	bfdc      	itt	le
 8003660:	f6c0 0500 	movtle	r5, #2048	; 0x800
 8003664:	9b26      	ldrle	r3, [sp, #152]	; 0x98
 8003666:	dd27      	ble.n	80036b8 <_vfprintf_r+0x474>
 8003668:	f6c0 0500 	movt	r5, #2048	; 0x800
 800366c:	4622      	mov	r2, r4
 800366e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003670:	4654      	mov	r4, sl
 8003672:	f04f 0b10 	mov.w	fp, #16
 8003676:	46aa      	mov	sl, r5
 8003678:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800367a:	e002      	b.n	8003682 <_vfprintf_r+0x43e>
 800367c:	3c10      	subs	r4, #16
 800367e:	2c10      	cmp	r4, #16
 8003680:	dd17      	ble.n	80036b2 <_vfprintf_r+0x46e>
 8003682:	3301      	adds	r3, #1
 8003684:	3210      	adds	r2, #16
 8003686:	2b07      	cmp	r3, #7
 8003688:	e886 0880 	stmia.w	r6, {r7, fp}
 800368c:	9227      	str	r2, [sp, #156]	; 0x9c
 800368e:	9326      	str	r3, [sp, #152]	; 0x98
 8003690:	bfd8      	it	le
 8003692:	3608      	addle	r6, #8
 8003694:	ddf2      	ble.n	800367c <_vfprintf_r+0x438>
 8003696:	4628      	mov	r0, r5
 8003698:	9907      	ldr	r1, [sp, #28]
 800369a:	aa25      	add	r2, sp, #148	; 0x94
 800369c:	f003 fbfe 	bl	8006e9c <__sprint_r>
 80036a0:	2800      	cmp	r0, #0
 80036a2:	f47f aef7 	bne.w	8003494 <_vfprintf_r+0x250>
 80036a6:	3c10      	subs	r4, #16
 80036a8:	2c10      	cmp	r4, #16
 80036aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80036ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80036ae:	ae32      	add	r6, sp, #200	; 0xc8
 80036b0:	dce7      	bgt.n	8003682 <_vfprintf_r+0x43e>
 80036b2:	4655      	mov	r5, sl
 80036b4:	46a2      	mov	sl, r4
 80036b6:	4614      	mov	r4, r2
 80036b8:	3301      	adds	r3, #1
 80036ba:	4454      	add	r4, sl
 80036bc:	2b07      	cmp	r3, #7
 80036be:	e886 0420 	stmia.w	r6, {r5, sl}
 80036c2:	9427      	str	r4, [sp, #156]	; 0x9c
 80036c4:	9326      	str	r3, [sp, #152]	; 0x98
 80036c6:	bfd8      	it	le
 80036c8:	3608      	addle	r6, #8
 80036ca:	dd09      	ble.n	80036e0 <_vfprintf_r+0x49c>
 80036cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80036ce:	9907      	ldr	r1, [sp, #28]
 80036d0:	aa25      	add	r2, sp, #148	; 0x94
 80036d2:	f003 fbe3 	bl	8006e9c <__sprint_r>
 80036d6:	2800      	cmp	r0, #0
 80036d8:	f47f aedc 	bne.w	8003494 <_vfprintf_r+0x250>
 80036dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80036de:	ae32      	add	r6, sp, #200	; 0xc8
 80036e0:	9d05      	ldr	r5, [sp, #20]
 80036e2:	05ea      	lsls	r2, r5, #23
 80036e4:	f100 828b 	bmi.w	8003bfe <_vfprintf_r+0x9ba>
 80036e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80036ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80036ec:	f8c6 8000 	str.w	r8, [r6]
 80036f0:	3301      	adds	r3, #1
 80036f2:	442c      	add	r4, r5
 80036f4:	2b07      	cmp	r3, #7
 80036f6:	9427      	str	r4, [sp, #156]	; 0x9c
 80036f8:	6075      	str	r5, [r6, #4]
 80036fa:	9326      	str	r3, [sp, #152]	; 0x98
 80036fc:	f300 8396 	bgt.w	8003e2c <_vfprintf_r+0xbe8>
 8003700:	3608      	adds	r6, #8
 8003702:	9d05      	ldr	r5, [sp, #20]
 8003704:	076a      	lsls	r2, r5, #29
 8003706:	d546      	bpl.n	8003796 <_vfprintf_r+0x552>
 8003708:	980d      	ldr	r0, [sp, #52]	; 0x34
 800370a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800370c:	1a45      	subs	r5, r0, r1
 800370e:	2d00      	cmp	r5, #0
 8003710:	dd41      	ble.n	8003796 <_vfprintf_r+0x552>
 8003712:	2d10      	cmp	r5, #16
 8003714:	f247 2a54 	movw	sl, #29268	; 0x7254
 8003718:	bfdc      	itt	le
 800371a:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 800371e:	9b26      	ldrle	r3, [sp, #152]	; 0x98
 8003720:	dd27      	ble.n	8003772 <_vfprintf_r+0x52e>
 8003722:	9705      	str	r7, [sp, #20]
 8003724:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003726:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800372a:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800372e:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8003730:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8003734:	f04f 0810 	mov.w	r8, #16
 8003738:	e002      	b.n	8003740 <_vfprintf_r+0x4fc>
 800373a:	3d10      	subs	r5, #16
 800373c:	2d10      	cmp	r5, #16
 800373e:	dd17      	ble.n	8003770 <_vfprintf_r+0x52c>
 8003740:	3301      	adds	r3, #1
 8003742:	3410      	adds	r4, #16
 8003744:	2b07      	cmp	r3, #7
 8003746:	e886 0180 	stmia.w	r6, {r7, r8}
 800374a:	9427      	str	r4, [sp, #156]	; 0x9c
 800374c:	9326      	str	r3, [sp, #152]	; 0x98
 800374e:	bfd8      	it	le
 8003750:	3608      	addle	r6, #8
 8003752:	ddf2      	ble.n	800373a <_vfprintf_r+0x4f6>
 8003754:	4648      	mov	r0, r9
 8003756:	4659      	mov	r1, fp
 8003758:	aa25      	add	r2, sp, #148	; 0x94
 800375a:	f003 fb9f 	bl	8006e9c <__sprint_r>
 800375e:	2800      	cmp	r0, #0
 8003760:	f040 8443 	bne.w	8003fea <_vfprintf_r+0xda6>
 8003764:	3d10      	subs	r5, #16
 8003766:	2d10      	cmp	r5, #16
 8003768:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800376a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800376c:	ae32      	add	r6, sp, #200	; 0xc8
 800376e:	dce7      	bgt.n	8003740 <_vfprintf_r+0x4fc>
 8003770:	9f05      	ldr	r7, [sp, #20]
 8003772:	3301      	adds	r3, #1
 8003774:	442c      	add	r4, r5
 8003776:	2b07      	cmp	r3, #7
 8003778:	9427      	str	r4, [sp, #156]	; 0x9c
 800377a:	9326      	str	r3, [sp, #152]	; 0x98
 800377c:	f8c6 a000 	str.w	sl, [r6]
 8003780:	6075      	str	r5, [r6, #4]
 8003782:	dd08      	ble.n	8003796 <_vfprintf_r+0x552>
 8003784:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003786:	9907      	ldr	r1, [sp, #28]
 8003788:	aa25      	add	r2, sp, #148	; 0x94
 800378a:	f003 fb87 	bl	8006e9c <__sprint_r>
 800378e:	2800      	cmp	r0, #0
 8003790:	f47f ae80 	bne.w	8003494 <_vfprintf_r+0x250>
 8003794:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8003796:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003798:	9909      	ldr	r1, [sp, #36]	; 0x24
 800379a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800379c:	4281      	cmp	r1, r0
 800379e:	bfac      	ite	ge
 80037a0:	186d      	addge	r5, r5, r1
 80037a2:	182d      	addlt	r5, r5, r0
 80037a4:	950f      	str	r5, [sp, #60]	; 0x3c
 80037a6:	2c00      	cmp	r4, #0
 80037a8:	f47f ae6c 	bne.w	8003484 <_vfprintf_r+0x240>
 80037ac:	2300      	movs	r3, #0
 80037ae:	9326      	str	r3, [sp, #152]	; 0x98
 80037b0:	ae32      	add	r6, sp, #200	; 0xc8
 80037b2:	e5a0      	b.n	80032f6 <_vfprintf_r+0xb2>
 80037b4:	08e3      	lsrs	r3, r4, #3
 80037b6:	4690      	mov	r8, r2
 80037b8:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 80037bc:	08ea      	lsrs	r2, r5, #3
 80037be:	f004 0107 	and.w	r1, r4, #7
 80037c2:	4615      	mov	r5, r2
 80037c4:	461c      	mov	r4, r3
 80037c6:	f101 0330 	add.w	r3, r1, #48	; 0x30
 80037ca:	ea54 0105 	orrs.w	r1, r4, r5
 80037ce:	f888 3000 	strb.w	r3, [r8]
 80037d2:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 80037d6:	d1ed      	bne.n	80037b4 <_vfprintf_r+0x570>
 80037d8:	9c05      	ldr	r4, [sp, #20]
 80037da:	07e0      	lsls	r0, r4, #31
 80037dc:	4641      	mov	r1, r8
 80037de:	f100 84e8 	bmi.w	80041b2 <_vfprintf_r+0xf6e>
 80037e2:	9d04      	ldr	r5, [sp, #16]
 80037e4:	ebc8 0505 	rsb	r5, r8, r5
 80037e8:	950b      	str	r5, [sp, #44]	; 0x2c
 80037ea:	e6a8      	b.n	800353e <_vfprintf_r+0x2fa>
 80037ec:	9d05      	ldr	r5, [sp, #20]
 80037ee:	9306      	str	r3, [sp, #24]
 80037f0:	f015 0320 	ands.w	r3, r5, #32
 80037f4:	f000 80b2 	beq.w	800395c <_vfprintf_r+0x718>
 80037f8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80037fa:	1de3      	adds	r3, r4, #7
 80037fc:	f023 0307 	bic.w	r3, r3, #7
 8003800:	f103 0508 	add.w	r5, r3, #8
 8003804:	950e      	str	r5, [sp, #56]	; 0x38
 8003806:	e9d3 4500 	ldrd	r4, r5, [r3]
 800380a:	2300      	movs	r3, #0
 800380c:	e661      	b.n	80034d2 <_vfprintf_r+0x28e>
 800380e:	f893 9000 	ldrb.w	r9, [r3]
 8003812:	f1b9 0f2a 	cmp.w	r9, #42	; 0x2a
 8003816:	f103 0001 	add.w	r0, r3, #1
 800381a:	f000 8784 	beq.w	8004726 <_vfprintf_r+0x14e2>
 800381e:	f1a9 0130 	sub.w	r1, r9, #48	; 0x30
 8003822:	2909      	cmp	r1, #9
 8003824:	bf82      	ittt	hi
 8003826:	2400      	movhi	r4, #0
 8003828:	4603      	movhi	r3, r0
 800382a:	9408      	strhi	r4, [sp, #32]
 800382c:	f63f ad98 	bhi.w	8003360 <_vfprintf_r+0x11c>
 8003830:	2300      	movs	r3, #0
 8003832:	f810 9b01 	ldrb.w	r9, [r0], #1
 8003836:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800383a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800383e:	f1a9 0130 	sub.w	r1, r9, #48	; 0x30
 8003842:	2909      	cmp	r1, #9
 8003844:	d9f5      	bls.n	8003832 <_vfprintf_r+0x5ee>
 8003846:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800384a:	9308      	str	r3, [sp, #32]
 800384c:	4603      	mov	r3, r0
 800384e:	e587      	b.n	8003360 <_vfprintf_r+0x11c>
 8003850:	9d05      	ldr	r5, [sp, #20]
 8003852:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 8003856:	f045 0510 	orr.w	r5, r5, #16
 800385a:	9505      	str	r5, [sp, #20]
 800385c:	9c05      	ldr	r4, [sp, #20]
 800385e:	9306      	str	r3, [sp, #24]
 8003860:	06a2      	lsls	r2, r4, #26
 8003862:	f140 80e8 	bpl.w	8003a36 <_vfprintf_r+0x7f2>
 8003866:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003868:	1de9      	adds	r1, r5, #7
 800386a:	f021 0107 	bic.w	r1, r1, #7
 800386e:	e9d1 2300 	ldrd	r2, r3, [r1]
 8003872:	3108      	adds	r1, #8
 8003874:	910e      	str	r1, [sp, #56]	; 0x38
 8003876:	4614      	mov	r4, r2
 8003878:	461d      	mov	r5, r3
 800387a:	2a00      	cmp	r2, #0
 800387c:	f173 0100 	sbcs.w	r1, r3, #0
 8003880:	f2c0 84a3 	blt.w	80041ca <_vfprintf_r+0xf86>
 8003884:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 8003888:	2301      	movs	r3, #1
 800388a:	e626      	b.n	80034da <_vfprintf_r+0x296>
 800388c:	9c05      	ldr	r4, [sp, #20]
 800388e:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8003892:	9405      	str	r4, [sp, #20]
 8003894:	f893 9000 	ldrb.w	r9, [r3]
 8003898:	e561      	b.n	800335e <_vfprintf_r+0x11a>
 800389a:	2500      	movs	r5, #0
 800389c:	f1a9 0130 	sub.w	r1, r9, #48	; 0x30
 80038a0:	950d      	str	r5, [sp, #52]	; 0x34
 80038a2:	4628      	mov	r0, r5
 80038a4:	f813 9b01 	ldrb.w	r9, [r3], #1
 80038a8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038ac:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 80038b0:	f1a9 0130 	sub.w	r1, r9, #48	; 0x30
 80038b4:	2909      	cmp	r1, #9
 80038b6:	d9f5      	bls.n	80038a4 <_vfprintf_r+0x660>
 80038b8:	900d      	str	r0, [sp, #52]	; 0x34
 80038ba:	e551      	b.n	8003360 <_vfprintf_r+0x11c>
 80038bc:	9c05      	ldr	r4, [sp, #20]
 80038be:	f044 0408 	orr.w	r4, r4, #8
 80038c2:	9405      	str	r4, [sp, #20]
 80038c4:	f893 9000 	ldrb.w	r9, [r3]
 80038c8:	e549      	b.n	800335e <_vfprintf_r+0x11a>
 80038ca:	9c05      	ldr	r4, [sp, #20]
 80038cc:	9306      	str	r3, [sp, #24]
 80038ce:	0724      	lsls	r4, r4, #28
 80038d0:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 80038d4:	f140 850f 	bpl.w	80042f6 <_vfprintf_r+0x10b2>
 80038d8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80038da:	1deb      	adds	r3, r5, #7
 80038dc:	f023 0307 	bic.w	r3, r3, #7
 80038e0:	f103 0408 	add.w	r4, r3, #8
 80038e4:	681d      	ldr	r5, [r3, #0]
 80038e6:	940e      	str	r4, [sp, #56]	; 0x38
 80038e8:	9516      	str	r5, [sp, #88]	; 0x58
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	9318      	str	r3, [sp, #96]	; 0x60
 80038ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80038f0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80038f2:	ec43 2b10 	vmov	d0, r2, r3
 80038f6:	f003 fa69 	bl	8006dcc <__fpclassifyd>
 80038fa:	2801      	cmp	r0, #1
 80038fc:	f040 846f 	bne.w	80041de <_vfprintf_r+0xf9a>
 8003900:	9816      	ldr	r0, [sp, #88]	; 0x58
 8003902:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003904:	2200      	movs	r2, #0
 8003906:	2300      	movs	r3, #0
 8003908:	f7fd f966 	bl	8000bd8 <__aeabi_dcmplt>
 800390c:	2800      	cmp	r0, #0
 800390e:	f040 8618 	bne.w	8004542 <_vfprintf_r+0x12fe>
 8003912:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 8003916:	2503      	movs	r5, #3
 8003918:	9509      	str	r5, [sp, #36]	; 0x24
 800391a:	9d05      	ldr	r5, [sp, #20]
 800391c:	2400      	movs	r4, #0
 800391e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8003922:	f247 2814 	movw	r8, #29204	; 0x7214
 8003926:	f247 2310 	movw	r3, #29200	; 0x7210
 800392a:	f6c0 0800 	movt	r8, #2048	; 0x800
 800392e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003932:	9408      	str	r4, [sp, #32]
 8003934:	9505      	str	r5, [sp, #20]
 8003936:	2403      	movs	r4, #3
 8003938:	2500      	movs	r5, #0
 800393a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800393e:	bfd8      	it	le
 8003940:	4698      	movle	r8, r3
 8003942:	940b      	str	r4, [sp, #44]	; 0x2c
 8003944:	9513      	str	r5, [sp, #76]	; 0x4c
 8003946:	e602      	b.n	800354e <_vfprintf_r+0x30a>
 8003948:	9c05      	ldr	r4, [sp, #20]
 800394a:	9306      	str	r3, [sp, #24]
 800394c:	f044 0410 	orr.w	r4, r4, #16
 8003950:	9405      	str	r4, [sp, #20]
 8003952:	9d05      	ldr	r5, [sp, #20]
 8003954:	f015 0320 	ands.w	r3, r5, #32
 8003958:	f47f af4e 	bne.w	80037f8 <_vfprintf_r+0x5b4>
 800395c:	9c05      	ldr	r4, [sp, #20]
 800395e:	f014 0210 	ands.w	r2, r4, #16
 8003962:	f040 832a 	bne.w	8003fba <_vfprintf_r+0xd76>
 8003966:	9c05      	ldr	r4, [sp, #20]
 8003968:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 800396c:	f000 8325 	beq.w	8003fba <_vfprintf_r+0xd76>
 8003970:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003972:	8804      	ldrh	r4, [r0, #0]
 8003974:	3004      	adds	r0, #4
 8003976:	4613      	mov	r3, r2
 8003978:	2500      	movs	r5, #0
 800397a:	900e      	str	r0, [sp, #56]	; 0x38
 800397c:	e5a9      	b.n	80034d2 <_vfprintf_r+0x28e>
 800397e:	9d05      	ldr	r5, [sp, #20]
 8003980:	9306      	str	r3, [sp, #24]
 8003982:	f045 0510 	orr.w	r5, r5, #16
 8003986:	9505      	str	r5, [sp, #20]
 8003988:	9c05      	ldr	r4, [sp, #20]
 800398a:	06a3      	lsls	r3, r4, #26
 800398c:	f53f ad97 	bmi.w	80034be <_vfprintf_r+0x27a>
 8003990:	9d05      	ldr	r5, [sp, #20]
 8003992:	06ed      	lsls	r5, r5, #27
 8003994:	f100 8318 	bmi.w	8003fc8 <_vfprintf_r+0xd84>
 8003998:	9c05      	ldr	r4, [sp, #20]
 800399a:	0664      	lsls	r4, r4, #25
 800399c:	f140 8314 	bpl.w	8003fc8 <_vfprintf_r+0xd84>
 80039a0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80039a2:	8804      	ldrh	r4, [r0, #0]
 80039a4:	3004      	adds	r0, #4
 80039a6:	2500      	movs	r5, #0
 80039a8:	2301      	movs	r3, #1
 80039aa:	900e      	str	r0, [sp, #56]	; 0x38
 80039ac:	e591      	b.n	80034d2 <_vfprintf_r+0x28e>
 80039ae:	9d05      	ldr	r5, [sp, #20]
 80039b0:	9306      	str	r3, [sp, #24]
 80039b2:	f247 2420 	movw	r4, #29216	; 0x7220
 80039b6:	f6c0 0400 	movt	r4, #2048	; 0x800
 80039ba:	06a8      	lsls	r0, r5, #26
 80039bc:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 80039c0:	9415      	str	r4, [sp, #84]	; 0x54
 80039c2:	f140 8091 	bpl.w	8003ae8 <_vfprintf_r+0x8a4>
 80039c6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80039c8:	1de3      	adds	r3, r4, #7
 80039ca:	f023 0307 	bic.w	r3, r3, #7
 80039ce:	f103 0508 	add.w	r5, r3, #8
 80039d2:	950e      	str	r5, [sp, #56]	; 0x38
 80039d4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80039d8:	9805      	ldr	r0, [sp, #20]
 80039da:	07c3      	lsls	r3, r0, #31
 80039dc:	f140 8242 	bpl.w	8003e64 <_vfprintf_r+0xc20>
 80039e0:	ea54 0105 	orrs.w	r1, r4, r5
 80039e4:	f000 823e 	beq.w	8003e64 <_vfprintf_r+0xc20>
 80039e8:	2330      	movs	r3, #48	; 0x30
 80039ea:	f040 0002 	orr.w	r0, r0, #2
 80039ee:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 80039f2:	f88d 9079 	strb.w	r9, [sp, #121]	; 0x79
 80039f6:	9005      	str	r0, [sp, #20]
 80039f8:	2302      	movs	r3, #2
 80039fa:	e56a      	b.n	80034d2 <_vfprintf_r+0x28e>
 80039fc:	9306      	str	r3, [sp, #24]
 80039fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a00:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f04f 0a00 	mov.w	sl, #0
 8003a08:	2501      	movs	r5, #1
 8003a0a:	3404      	adds	r4, #4
 8003a0c:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 8003a10:	9509      	str	r5, [sp, #36]	; 0x24
 8003a12:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
 8003a16:	940e      	str	r4, [sp, #56]	; 0x38
 8003a18:	f8cd a020 	str.w	sl, [sp, #32]
 8003a1c:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 8003a20:	950b      	str	r5, [sp, #44]	; 0x2c
 8003a22:	f10d 08a0 	add.w	r8, sp, #160	; 0xa0
 8003a26:	e598      	b.n	800355a <_vfprintf_r+0x316>
 8003a28:	9c05      	ldr	r4, [sp, #20]
 8003a2a:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 8003a2e:	06a2      	lsls	r2, r4, #26
 8003a30:	9306      	str	r3, [sp, #24]
 8003a32:	f53f af18 	bmi.w	8003866 <_vfprintf_r+0x622>
 8003a36:	9c05      	ldr	r4, [sp, #20]
 8003a38:	06e3      	lsls	r3, r4, #27
 8003a3a:	f100 82cd 	bmi.w	8003fd8 <_vfprintf_r+0xd94>
 8003a3e:	9c05      	ldr	r4, [sp, #20]
 8003a40:	0665      	lsls	r5, r4, #25
 8003a42:	f140 82c9 	bpl.w	8003fd8 <_vfprintf_r+0xd94>
 8003a46:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003a48:	f9b0 4000 	ldrsh.w	r4, [r0]
 8003a4c:	3004      	adds	r0, #4
 8003a4e:	17e5      	asrs	r5, r4, #31
 8003a50:	4622      	mov	r2, r4
 8003a52:	462b      	mov	r3, r5
 8003a54:	900e      	str	r0, [sp, #56]	; 0x38
 8003a56:	e710      	b.n	800387a <_vfprintf_r+0x636>
 8003a58:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8003a5a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003a5c:	6824      	ldr	r4, [r4, #0]
 8003a5e:	2c00      	cmp	r4, #0
 8003a60:	940d      	str	r4, [sp, #52]	; 0x34
 8003a62:	f105 0104 	add.w	r1, r5, #4
 8003a66:	f6ff acdb 	blt.w	8003420 <_vfprintf_r+0x1dc>
 8003a6a:	910e      	str	r1, [sp, #56]	; 0x38
 8003a6c:	f893 9000 	ldrb.w	r9, [r3]
 8003a70:	e475      	b.n	800335e <_vfprintf_r+0x11a>
 8003a72:	9c05      	ldr	r4, [sp, #20]
 8003a74:	f044 0420 	orr.w	r4, r4, #32
 8003a78:	9405      	str	r4, [sp, #20]
 8003a7a:	f893 9000 	ldrb.w	r9, [r3]
 8003a7e:	e46e      	b.n	800335e <_vfprintf_r+0x11a>
 8003a80:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8003a82:	9306      	str	r3, [sp, #24]
 8003a84:	f8d4 8000 	ldr.w	r8, [r4]
 8003a88:	2500      	movs	r5, #0
 8003a8a:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
 8003a8e:	3404      	adds	r4, #4
 8003a90:	f1b8 0f00 	cmp.w	r8, #0
 8003a94:	f000 8540 	beq.w	8004518 <_vfprintf_r+0x12d4>
 8003a98:	9808      	ldr	r0, [sp, #32]
 8003a9a:	2800      	cmp	r0, #0
 8003a9c:	4640      	mov	r0, r8
 8003a9e:	f2c0 850e 	blt.w	80044be <_vfprintf_r+0x127a>
 8003aa2:	4629      	mov	r1, r5
 8003aa4:	9a08      	ldr	r2, [sp, #32]
 8003aa6:	f002 fbd1 	bl	800624c <memchr>
 8003aaa:	2800      	cmp	r0, #0
 8003aac:	f000 858b 	beq.w	80045c6 <_vfprintf_r+0x1382>
 8003ab0:	9908      	ldr	r1, [sp, #32]
 8003ab2:	940e      	str	r4, [sp, #56]	; 0x38
 8003ab4:	ebc8 0000 	rsb	r0, r8, r0
 8003ab8:	4288      	cmp	r0, r1
 8003aba:	bfb8      	it	lt
 8003abc:	4601      	movlt	r1, r0
 8003abe:	ea21 74e1 	bic.w	r4, r1, r1, asr #31
 8003ac2:	910b      	str	r1, [sp, #44]	; 0x2c
 8003ac4:	9508      	str	r5, [sp, #32]
 8003ac6:	9409      	str	r4, [sp, #36]	; 0x24
 8003ac8:	9513      	str	r5, [sp, #76]	; 0x4c
 8003aca:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 8003ace:	e53e      	b.n	800354e <_vfprintf_r+0x30a>
 8003ad0:	9d05      	ldr	r5, [sp, #20]
 8003ad2:	9306      	str	r3, [sp, #24]
 8003ad4:	f247 2434 	movw	r4, #29236	; 0x7234
 8003ad8:	f6c0 0400 	movt	r4, #2048	; 0x800
 8003adc:	06a8      	lsls	r0, r5, #26
 8003ade:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 8003ae2:	9415      	str	r4, [sp, #84]	; 0x54
 8003ae4:	f53f af6f 	bmi.w	80039c6 <_vfprintf_r+0x782>
 8003ae8:	9c05      	ldr	r4, [sp, #20]
 8003aea:	06e1      	lsls	r1, r4, #27
 8003aec:	f100 825f 	bmi.w	8003fae <_vfprintf_r+0xd6a>
 8003af0:	9c05      	ldr	r4, [sp, #20]
 8003af2:	0662      	lsls	r2, r4, #25
 8003af4:	f140 825b 	bpl.w	8003fae <_vfprintf_r+0xd6a>
 8003af8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003afa:	8804      	ldrh	r4, [r0, #0]
 8003afc:	3004      	adds	r0, #4
 8003afe:	2500      	movs	r5, #0
 8003b00:	900e      	str	r0, [sp, #56]	; 0x38
 8003b02:	e769      	b.n	80039d8 <_vfprintf_r+0x794>
 8003b04:	f893 9000 	ldrb.w	r9, [r3]
 8003b08:	222b      	movs	r2, #43	; 0x2b
 8003b0a:	e428      	b.n	800335e <_vfprintf_r+0x11a>
 8003b0c:	f893 9000 	ldrb.w	r9, [r3]
 8003b10:	2a00      	cmp	r2, #0
 8003b12:	f47f ac24 	bne.w	800335e <_vfprintf_r+0x11a>
 8003b16:	2220      	movs	r2, #32
 8003b18:	e421      	b.n	800335e <_vfprintf_r+0x11a>
 8003b1a:	9d05      	ldr	r5, [sp, #20]
 8003b1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003b1e:	9306      	str	r3, [sp, #24]
 8003b20:	f045 0502 	orr.w	r5, r5, #2
 8003b24:	f247 2034 	movw	r0, #29236	; 0x7234
 8003b28:	2330      	movs	r3, #48	; 0x30
 8003b2a:	f04f 0978 	mov.w	r9, #120	; 0x78
 8003b2e:	9505      	str	r5, [sp, #20]
 8003b30:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b34:	1d15      	adds	r5, r2, #4
 8003b36:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 8003b3a:	950e      	str	r5, [sp, #56]	; 0x38
 8003b3c:	6814      	ldr	r4, [r2, #0]
 8003b3e:	f88d 9079 	strb.w	r9, [sp, #121]	; 0x79
 8003b42:	2500      	movs	r5, #0
 8003b44:	9015      	str	r0, [sp, #84]	; 0x54
 8003b46:	2302      	movs	r3, #2
 8003b48:	e4c3      	b.n	80034d2 <_vfprintf_r+0x28e>
 8003b4a:	9d05      	ldr	r5, [sp, #20]
 8003b4c:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003b50:	9505      	str	r5, [sp, #20]
 8003b52:	f893 9000 	ldrb.w	r9, [r3]
 8003b56:	e402      	b.n	800335e <_vfprintf_r+0x11a>
 8003b58:	f893 9000 	ldrb.w	r9, [r3]
 8003b5c:	f1b9 0f6c 	cmp.w	r9, #108	; 0x6c
 8003b60:	bf0c      	ite	eq
 8003b62:	9c05      	ldreq	r4, [sp, #20]
 8003b64:	9d05      	ldrne	r5, [sp, #20]
 8003b66:	4619      	mov	r1, r3
 8003b68:	bf09      	itett	eq
 8003b6a:	f044 0420 	orreq.w	r4, r4, #32
 8003b6e:	f045 0510 	orrne.w	r5, r5, #16
 8003b72:	3301      	addeq	r3, #1
 8003b74:	9405      	streq	r4, [sp, #20]
 8003b76:	bf0c      	ite	eq
 8003b78:	f891 9001 	ldrbeq.w	r9, [r1, #1]
 8003b7c:	9505      	strne	r5, [sp, #20]
 8003b7e:	f7ff bbee 	b.w	800335e <_vfprintf_r+0x11a>
 8003b82:	9d05      	ldr	r5, [sp, #20]
 8003b84:	9306      	str	r3, [sp, #24]
 8003b86:	06a9      	lsls	r1, r5, #26
 8003b88:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 8003b8c:	f140 83c0 	bpl.w	8004310 <_vfprintf_r+0x10cc>
 8003b90:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8003b92:	6821      	ldr	r1, [r4, #0]
 8003b94:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8003b96:	17e5      	asrs	r5, r4, #31
 8003b98:	462b      	mov	r3, r5
 8003b9a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003b9c:	4622      	mov	r2, r4
 8003b9e:	3504      	adds	r5, #4
 8003ba0:	950e      	str	r5, [sp, #56]	; 0x38
 8003ba2:	e9c1 2300 	strd	r2, r3, [r1]
 8003ba6:	f7ff bba6 	b.w	80032f6 <_vfprintf_r+0xb2>
 8003baa:	9d05      	ldr	r5, [sp, #20]
 8003bac:	f045 0501 	orr.w	r5, r5, #1
 8003bb0:	9505      	str	r5, [sp, #20]
 8003bb2:	f893 9000 	ldrb.w	r9, [r3]
 8003bb6:	f7ff bbd2 	b.w	800335e <_vfprintf_r+0x11a>
 8003bba:	9306      	str	r3, [sp, #24]
 8003bbc:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 8003bc0:	f1b9 0f00 	cmp.w	r9, #0
 8003bc4:	f000 8407 	beq.w	80043d6 <_vfprintf_r+0x1192>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	2501      	movs	r5, #1
 8003bcc:	469a      	mov	sl, r3
 8003bce:	9509      	str	r5, [sp, #36]	; 0x24
 8003bd0:	f88d 90a0 	strb.w	r9, [sp, #160]	; 0xa0
 8003bd4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8003bd8:	9308      	str	r3, [sp, #32]
 8003bda:	9313      	str	r3, [sp, #76]	; 0x4c
 8003bdc:	950b      	str	r5, [sp, #44]	; 0x2c
 8003bde:	f10d 08a0 	add.w	r8, sp, #160	; 0xa0
 8003be2:	e4ba      	b.n	800355a <_vfprintf_r+0x316>
 8003be4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8003be6:	e508      	b.n	80035fa <_vfprintf_r+0x3b6>
 8003be8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003bea:	9907      	ldr	r1, [sp, #28]
 8003bec:	aa25      	add	r2, sp, #148	; 0x94
 8003bee:	f003 f955 	bl	8006e9c <__sprint_r>
 8003bf2:	2800      	cmp	r0, #0
 8003bf4:	f47f ac4e 	bne.w	8003494 <_vfprintf_r+0x250>
 8003bf8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8003bfa:	ae32      	add	r6, sp, #200	; 0xc8
 8003bfc:	e50f      	b.n	800361e <_vfprintf_r+0x3da>
 8003bfe:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003c02:	f340 80c2 	ble.w	8003d8a <_vfprintf_r+0xb46>
 8003c06:	9816      	ldr	r0, [sp, #88]	; 0x58
 8003c08:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	f7fc ffd9 	bl	8000bc4 <__aeabi_dcmpeq>
 8003c12:	2800      	cmp	r0, #0
 8003c14:	f000 8129 	beq.w	8003e6a <_vfprintf_r+0xc26>
 8003c18:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003c1a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	3401      	adds	r4, #1
 8003c20:	2201      	movs	r2, #1
 8003c22:	2b07      	cmp	r3, #7
 8003c24:	6035      	str	r5, [r6, #0]
 8003c26:	6072      	str	r2, [r6, #4]
 8003c28:	9427      	str	r4, [sp, #156]	; 0x9c
 8003c2a:	9326      	str	r3, [sp, #152]	; 0x98
 8003c2c:	bfd8      	it	le
 8003c2e:	3608      	addle	r6, #8
 8003c30:	f300 8379 	bgt.w	8004326 <_vfprintf_r+0x10e2>
 8003c34:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003c36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003c38:	42ab      	cmp	r3, r5
 8003c3a:	db03      	blt.n	8003c44 <_vfprintf_r+0xa00>
 8003c3c:	9d05      	ldr	r5, [sp, #20]
 8003c3e:	07eb      	lsls	r3, r5, #31
 8003c40:	f57f ad5f 	bpl.w	8003702 <_vfprintf_r+0x4be>
 8003c44:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8003c46:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003c48:	6035      	str	r5, [r6, #0]
 8003c4a:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	442c      	add	r4, r5
 8003c50:	2b07      	cmp	r3, #7
 8003c52:	6075      	str	r5, [r6, #4]
 8003c54:	9427      	str	r4, [sp, #156]	; 0x9c
 8003c56:	9326      	str	r3, [sp, #152]	; 0x98
 8003c58:	bfd8      	it	le
 8003c5a:	3608      	addle	r6, #8
 8003c5c:	f300 83fe 	bgt.w	800445c <_vfprintf_r+0x1218>
 8003c60:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003c62:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8003c66:	f1b8 0f00 	cmp.w	r8, #0
 8003c6a:	f77f ad4a 	ble.w	8003702 <_vfprintf_r+0x4be>
 8003c6e:	f1b8 0f10 	cmp.w	r8, #16
 8003c72:	f247 2500 	movw	r5, #29184	; 0x7200
 8003c76:	f340 853a 	ble.w	80046ee <_vfprintf_r+0x14aa>
 8003c7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003c7c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8003c80:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8003c84:	f6c0 0500 	movt	r5, #2048	; 0x800
 8003c88:	f04f 0910 	mov.w	r9, #16
 8003c8c:	e005      	b.n	8003c9a <_vfprintf_r+0xa56>
 8003c8e:	f1a8 0810 	sub.w	r8, r8, #16
 8003c92:	f1b8 0f10 	cmp.w	r8, #16
 8003c96:	f340 80c0 	ble.w	8003e1a <_vfprintf_r+0xbd6>
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	3410      	adds	r4, #16
 8003c9e:	2b07      	cmp	r3, #7
 8003ca0:	e886 0280 	stmia.w	r6, {r7, r9}
 8003ca4:	9427      	str	r4, [sp, #156]	; 0x9c
 8003ca6:	9326      	str	r3, [sp, #152]	; 0x98
 8003ca8:	bfd8      	it	le
 8003caa:	3608      	addle	r6, #8
 8003cac:	ddef      	ble.n	8003c8e <_vfprintf_r+0xa4a>
 8003cae:	4650      	mov	r0, sl
 8003cb0:	4659      	mov	r1, fp
 8003cb2:	aa25      	add	r2, sp, #148	; 0x94
 8003cb4:	f003 f8f2 	bl	8006e9c <__sprint_r>
 8003cb8:	2800      	cmp	r0, #0
 8003cba:	f040 8196 	bne.w	8003fea <_vfprintf_r+0xda6>
 8003cbe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8003cc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003cc2:	ae32      	add	r6, sp, #200	; 0xc8
 8003cc4:	e7e3      	b.n	8003c8e <_vfprintf_r+0xa4a>
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f040 80bb 	bne.w	8003e42 <_vfprintf_r+0xbfe>
 8003ccc:	9c05      	ldr	r4, [sp, #20]
 8003cce:	07e1      	lsls	r1, r4, #31
 8003cd0:	bf5c      	itt	pl
 8003cd2:	930b      	strpl	r3, [sp, #44]	; 0x2c
 8003cd4:	f10d 08c8 	addpl.w	r8, sp, #200	; 0xc8
 8003cd8:	f57f ac31 	bpl.w	800353e <_vfprintf_r+0x2fa>
 8003cdc:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003cde:	2330      	movs	r3, #48	; 0x30
 8003ce0:	f88d 30c7 	strb.w	r3, [sp, #199]	; 0xc7
 8003ce4:	950b      	str	r5, [sp, #44]	; 0x2c
 8003ce6:	f10d 08c7 	add.w	r8, sp, #199	; 0xc7
 8003cea:	e428      	b.n	800353e <_vfprintf_r+0x2fa>
 8003cec:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003cee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cf0:	ebc0 0a05 	rsb	sl, r0, r5
 8003cf4:	f1ba 0f00 	cmp.w	sl, #0
 8003cf8:	f77f aca6 	ble.w	8003648 <_vfprintf_r+0x404>
 8003cfc:	f1ba 0f10 	cmp.w	sl, #16
 8003d00:	f247 2500 	movw	r5, #29184	; 0x7200
 8003d04:	bfdc      	itt	le
 8003d06:	f6c0 0500 	movtle	r5, #2048	; 0x800
 8003d0a:	9b26      	ldrle	r3, [sp, #152]	; 0x98
 8003d0c:	dd27      	ble.n	8003d5e <_vfprintf_r+0xb1a>
 8003d0e:	f6c0 0500 	movt	r5, #2048	; 0x800
 8003d12:	4622      	mov	r2, r4
 8003d14:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003d16:	4654      	mov	r4, sl
 8003d18:	f04f 0b10 	mov.w	fp, #16
 8003d1c:	46aa      	mov	sl, r5
 8003d1e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003d20:	e002      	b.n	8003d28 <_vfprintf_r+0xae4>
 8003d22:	3c10      	subs	r4, #16
 8003d24:	2c10      	cmp	r4, #16
 8003d26:	dd17      	ble.n	8003d58 <_vfprintf_r+0xb14>
 8003d28:	3301      	adds	r3, #1
 8003d2a:	3210      	adds	r2, #16
 8003d2c:	2b07      	cmp	r3, #7
 8003d2e:	e886 0880 	stmia.w	r6, {r7, fp}
 8003d32:	9227      	str	r2, [sp, #156]	; 0x9c
 8003d34:	9326      	str	r3, [sp, #152]	; 0x98
 8003d36:	bfd8      	it	le
 8003d38:	3608      	addle	r6, #8
 8003d3a:	ddf2      	ble.n	8003d22 <_vfprintf_r+0xade>
 8003d3c:	4628      	mov	r0, r5
 8003d3e:	9907      	ldr	r1, [sp, #28]
 8003d40:	aa25      	add	r2, sp, #148	; 0x94
 8003d42:	f003 f8ab 	bl	8006e9c <__sprint_r>
 8003d46:	2800      	cmp	r0, #0
 8003d48:	f47f aba4 	bne.w	8003494 <_vfprintf_r+0x250>
 8003d4c:	3c10      	subs	r4, #16
 8003d4e:	2c10      	cmp	r4, #16
 8003d50:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8003d52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003d54:	ae32      	add	r6, sp, #200	; 0xc8
 8003d56:	dce7      	bgt.n	8003d28 <_vfprintf_r+0xae4>
 8003d58:	4655      	mov	r5, sl
 8003d5a:	46a2      	mov	sl, r4
 8003d5c:	4614      	mov	r4, r2
 8003d5e:	3301      	adds	r3, #1
 8003d60:	4454      	add	r4, sl
 8003d62:	2b07      	cmp	r3, #7
 8003d64:	e886 0420 	stmia.w	r6, {r5, sl}
 8003d68:	9427      	str	r4, [sp, #156]	; 0x9c
 8003d6a:	9326      	str	r3, [sp, #152]	; 0x98
 8003d6c:	bfd8      	it	le
 8003d6e:	3608      	addle	r6, #8
 8003d70:	f77f ac6a 	ble.w	8003648 <_vfprintf_r+0x404>
 8003d74:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003d76:	9907      	ldr	r1, [sp, #28]
 8003d78:	aa25      	add	r2, sp, #148	; 0x94
 8003d7a:	f003 f88f 	bl	8006e9c <__sprint_r>
 8003d7e:	2800      	cmp	r0, #0
 8003d80:	f47f ab88 	bne.w	8003494 <_vfprintf_r+0x250>
 8003d84:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8003d86:	ae32      	add	r6, sp, #200	; 0xc8
 8003d88:	e45e      	b.n	8003648 <_vfprintf_r+0x404>
 8003d8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003d8c:	2d01      	cmp	r5, #1
 8003d8e:	f340 81b1 	ble.w	80040f4 <_vfprintf_r+0xeb0>
 8003d92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003d94:	f8c6 8000 	str.w	r8, [r6]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	1c62      	adds	r2, r4, #1
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	2b07      	cmp	r3, #7
 8003da0:	6071      	str	r1, [r6, #4]
 8003da2:	9227      	str	r2, [sp, #156]	; 0x9c
 8003da4:	9326      	str	r3, [sp, #152]	; 0x98
 8003da6:	bfd8      	it	le
 8003da8:	3608      	addle	r6, #8
 8003daa:	f300 81ce 	bgt.w	800414a <_vfprintf_r+0xf06>
 8003dae:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8003db0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8003db2:	4422      	add	r2, r4
 8003db4:	6035      	str	r5, [r6, #0]
 8003db6:	1c5c      	adds	r4, r3, #1
 8003db8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8003dba:	9227      	str	r2, [sp, #156]	; 0x9c
 8003dbc:	2c07      	cmp	r4, #7
 8003dbe:	9426      	str	r4, [sp, #152]	; 0x98
 8003dc0:	6075      	str	r5, [r6, #4]
 8003dc2:	f300 81ce 	bgt.w	8004162 <_vfprintf_r+0xf1e>
 8003dc6:	3608      	adds	r6, #8
 8003dc8:	4691      	mov	r9, r2
 8003dca:	9816      	ldr	r0, [sp, #88]	; 0x58
 8003dcc:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f7fc fef7 	bl	8000bc4 <__aeabi_dcmpeq>
 8003dd6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003dd8:	2800      	cmp	r0, #0
 8003dda:	f040 80b6 	bne.w	8003f4a <_vfprintf_r+0xd06>
 8003dde:	1e6b      	subs	r3, r5, #1
 8003de0:	3401      	adds	r4, #1
 8003de2:	f108 0101 	add.w	r1, r8, #1
 8003de6:	eb03 0209 	add.w	r2, r3, r9
 8003dea:	2c07      	cmp	r4, #7
 8003dec:	6031      	str	r1, [r6, #0]
 8003dee:	9426      	str	r4, [sp, #152]	; 0x98
 8003df0:	9227      	str	r2, [sp, #156]	; 0x9c
 8003df2:	6073      	str	r3, [r6, #4]
 8003df4:	f300 819c 	bgt.w	8004130 <_vfprintf_r+0xeec>
 8003df8:	3608      	adds	r6, #8
 8003dfa:	4691      	mov	r9, r2
 8003dfc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003dfe:	1c63      	adds	r3, r4, #1
 8003e00:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8003e02:	9326      	str	r3, [sp, #152]	; 0x98
 8003e04:	444a      	add	r2, r9
 8003e06:	a921      	add	r1, sp, #132	; 0x84
 8003e08:	2b07      	cmp	r3, #7
 8003e0a:	9227      	str	r2, [sp, #156]	; 0x9c
 8003e0c:	e886 0012 	stmia.w	r6, {r1, r4}
 8003e10:	dc0c      	bgt.n	8003e2c <_vfprintf_r+0xbe8>
 8003e12:	3608      	adds	r6, #8
 8003e14:	4614      	mov	r4, r2
 8003e16:	e474      	b.n	8003702 <_vfprintf_r+0x4be>
 8003e18:	4614      	mov	r4, r2
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	4444      	add	r4, r8
 8003e1e:	2b07      	cmp	r3, #7
 8003e20:	9427      	str	r4, [sp, #156]	; 0x9c
 8003e22:	9326      	str	r3, [sp, #152]	; 0x98
 8003e24:	e886 0120 	stmia.w	r6, {r5, r8}
 8003e28:	f77f ac6a 	ble.w	8003700 <_vfprintf_r+0x4bc>
 8003e2c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003e2e:	9907      	ldr	r1, [sp, #28]
 8003e30:	aa25      	add	r2, sp, #148	; 0x94
 8003e32:	f003 f833 	bl	8006e9c <__sprint_r>
 8003e36:	2800      	cmp	r0, #0
 8003e38:	f47f ab2c 	bne.w	8003494 <_vfprintf_r+0x250>
 8003e3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8003e3e:	ae32      	add	r6, sp, #200	; 0xc8
 8003e40:	e45f      	b.n	8003702 <_vfprintf_r+0x4be>
 8003e42:	920b      	str	r2, [sp, #44]	; 0x2c
 8003e44:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8003e48:	f7ff bb79 	b.w	800353e <_vfprintf_r+0x2fa>
 8003e4c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003e4e:	9907      	ldr	r1, [sp, #28]
 8003e50:	aa25      	add	r2, sp, #148	; 0x94
 8003e52:	f003 f823 	bl	8006e9c <__sprint_r>
 8003e56:	2800      	cmp	r0, #0
 8003e58:	f47f ab1c 	bne.w	8003494 <_vfprintf_r+0x250>
 8003e5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8003e5e:	ae32      	add	r6, sp, #200	; 0xc8
 8003e60:	f7ff bbee 	b.w	8003640 <_vfprintf_r+0x3fc>
 8003e64:	2302      	movs	r3, #2
 8003e66:	f7ff bb34 	b.w	80034d2 <_vfprintf_r+0x28e>
 8003e6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f340 8265 	ble.w	800433c <_vfprintf_r+0x10f8>
 8003e72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003e74:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8003e76:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8003e7a:	4285      	cmp	r5, r0
 8003e7c:	bfa8      	it	ge
 8003e7e:	4605      	movge	r5, r0
 8003e80:	2d00      	cmp	r5, #0
 8003e82:	44c3      	add	fp, r8
 8003e84:	dd0c      	ble.n	8003ea0 <_vfprintf_r+0xc5c>
 8003e86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003e88:	f8c6 8000 	str.w	r8, [r6]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	442c      	add	r4, r5
 8003e90:	2b07      	cmp	r3, #7
 8003e92:	6075      	str	r5, [r6, #4]
 8003e94:	9427      	str	r4, [sp, #156]	; 0x9c
 8003e96:	9326      	str	r3, [sp, #152]	; 0x98
 8003e98:	bfd8      	it	le
 8003e9a:	3608      	addle	r6, #8
 8003e9c:	f300 8323 	bgt.w	80044e6 <_vfprintf_r+0x12a2>
 8003ea0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8003ea2:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8003ea6:	ebc5 0901 	rsb	r9, r5, r1
 8003eaa:	f1b9 0f00 	cmp.w	r9, #0
 8003eae:	f340 80b5 	ble.w	800401c <_vfprintf_r+0xdd8>
 8003eb2:	f1b9 0f10 	cmp.w	r9, #16
 8003eb6:	f247 2500 	movw	r5, #29184	; 0x7200
 8003eba:	bfdc      	itt	le
 8003ebc:	f6c0 0500 	movtle	r5, #2048	; 0x800
 8003ec0:	9b26      	ldrle	r3, [sp, #152]	; 0x98
 8003ec2:	f340 8097 	ble.w	8003ff4 <_vfprintf_r+0xdb0>
 8003ec6:	f6c0 0500 	movt	r5, #2048	; 0x800
 8003eca:	4622      	mov	r2, r4
 8003ecc:	9508      	str	r5, [sp, #32]
 8003ece:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003ed0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003ed2:	9d07      	ldr	r5, [sp, #28]
 8003ed4:	f04f 0a10 	mov.w	sl, #16
 8003ed8:	e005      	b.n	8003ee6 <_vfprintf_r+0xca2>
 8003eda:	f1a9 0910 	sub.w	r9, r9, #16
 8003ede:	f1b9 0f10 	cmp.w	r9, #16
 8003ee2:	f340 8085 	ble.w	8003ff0 <_vfprintf_r+0xdac>
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	3210      	adds	r2, #16
 8003eea:	2b07      	cmp	r3, #7
 8003eec:	e886 0480 	stmia.w	r6, {r7, sl}
 8003ef0:	9227      	str	r2, [sp, #156]	; 0x9c
 8003ef2:	9326      	str	r3, [sp, #152]	; 0x98
 8003ef4:	bfd8      	it	le
 8003ef6:	3608      	addle	r6, #8
 8003ef8:	ddef      	ble.n	8003eda <_vfprintf_r+0xc96>
 8003efa:	4620      	mov	r0, r4
 8003efc:	4629      	mov	r1, r5
 8003efe:	aa25      	add	r2, sp, #148	; 0x94
 8003f00:	f002 ffcc 	bl	8006e9c <__sprint_r>
 8003f04:	2800      	cmp	r0, #0
 8003f06:	f040 8273 	bne.w	80043f0 <_vfprintf_r+0x11ac>
 8003f0a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8003f0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003f0e:	ae32      	add	r6, sp, #200	; 0xc8
 8003f10:	e7e3      	b.n	8003eda <_vfprintf_r+0xc96>
 8003f12:	2d00      	cmp	r5, #0
 8003f14:	bf08      	it	eq
 8003f16:	2c0a      	cmpeq	r4, #10
 8003f18:	f080 8130 	bcs.w	800417c <_vfprintf_r+0xf38>
 8003f1c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003f1e:	3430      	adds	r4, #48	; 0x30
 8003f20:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
 8003f24:	950b      	str	r5, [sp, #44]	; 0x2c
 8003f26:	f10d 08c7 	add.w	r8, sp, #199	; 0xc7
 8003f2a:	f7ff bb08 	b.w	800353e <_vfprintf_r+0x2fa>
 8003f2e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003f30:	9907      	ldr	r1, [sp, #28]
 8003f32:	aa25      	add	r2, sp, #148	; 0x94
 8003f34:	f002 ffb2 	bl	8006e9c <__sprint_r>
 8003f38:	2800      	cmp	r0, #0
 8003f3a:	f47f aaab 	bne.w	8003494 <_vfprintf_r+0x250>
 8003f3e:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 8003f42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8003f44:	ae32      	add	r6, sp, #200	; 0xc8
 8003f46:	f7ff bb58 	b.w	80035fa <_vfprintf_r+0x3b6>
 8003f4a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8003f4e:	f1b8 0f00 	cmp.w	r8, #0
 8003f52:	f77f af53 	ble.w	8003dfc <_vfprintf_r+0xbb8>
 8003f56:	f247 2500 	movw	r5, #29184	; 0x7200
 8003f5a:	f1b8 0f10 	cmp.w	r8, #16
 8003f5e:	f6c0 0500 	movt	r5, #2048	; 0x800
 8003f62:	f340 80dc 	ble.w	800411e <_vfprintf_r+0xeda>
 8003f66:	464b      	mov	r3, r9
 8003f68:	f04f 0a10 	mov.w	sl, #16
 8003f6c:	46a9      	mov	r9, r5
 8003f6e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8003f72:	9d07      	ldr	r5, [sp, #28]
 8003f74:	e005      	b.n	8003f82 <_vfprintf_r+0xd3e>
 8003f76:	f1a8 0810 	sub.w	r8, r8, #16
 8003f7a:	f1b8 0f10 	cmp.w	r8, #16
 8003f7e:	f340 80cc 	ble.w	800411a <_vfprintf_r+0xed6>
 8003f82:	3401      	adds	r4, #1
 8003f84:	3310      	adds	r3, #16
 8003f86:	2c07      	cmp	r4, #7
 8003f88:	e886 0480 	stmia.w	r6, {r7, sl}
 8003f8c:	9327      	str	r3, [sp, #156]	; 0x9c
 8003f8e:	9426      	str	r4, [sp, #152]	; 0x98
 8003f90:	bfd8      	it	le
 8003f92:	3608      	addle	r6, #8
 8003f94:	ddef      	ble.n	8003f76 <_vfprintf_r+0xd32>
 8003f96:	4658      	mov	r0, fp
 8003f98:	4629      	mov	r1, r5
 8003f9a:	aa25      	add	r2, sp, #148	; 0x94
 8003f9c:	f002 ff7e 	bl	8006e9c <__sprint_r>
 8003fa0:	2800      	cmp	r0, #0
 8003fa2:	f040 8225 	bne.w	80043f0 <_vfprintf_r+0x11ac>
 8003fa6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8003fa8:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8003faa:	ae32      	add	r6, sp, #200	; 0xc8
 8003fac:	e7e3      	b.n	8003f76 <_vfprintf_r+0xd32>
 8003fae:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003fb0:	682c      	ldr	r4, [r5, #0]
 8003fb2:	3504      	adds	r5, #4
 8003fb4:	950e      	str	r5, [sp, #56]	; 0x38
 8003fb6:	2500      	movs	r5, #0
 8003fb8:	e50e      	b.n	80039d8 <_vfprintf_r+0x794>
 8003fba:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003fbc:	682c      	ldr	r4, [r5, #0]
 8003fbe:	3504      	adds	r5, #4
 8003fc0:	950e      	str	r5, [sp, #56]	; 0x38
 8003fc2:	2500      	movs	r5, #0
 8003fc4:	f7ff ba85 	b.w	80034d2 <_vfprintf_r+0x28e>
 8003fc8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003fca:	682c      	ldr	r4, [r5, #0]
 8003fcc:	3504      	adds	r5, #4
 8003fce:	950e      	str	r5, [sp, #56]	; 0x38
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	2500      	movs	r5, #0
 8003fd4:	f7ff ba7d 	b.w	80034d2 <_vfprintf_r+0x28e>
 8003fd8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003fda:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003fdc:	682c      	ldr	r4, [r5, #0]
 8003fde:	3004      	adds	r0, #4
 8003fe0:	17e5      	asrs	r5, r4, #31
 8003fe2:	900e      	str	r0, [sp, #56]	; 0x38
 8003fe4:	4622      	mov	r2, r4
 8003fe6:	462b      	mov	r3, r5
 8003fe8:	e447      	b.n	800387a <_vfprintf_r+0x636>
 8003fea:	46d9      	mov	r9, fp
 8003fec:	f7ff ba54 	b.w	8003498 <_vfprintf_r+0x254>
 8003ff0:	9d08      	ldr	r5, [sp, #32]
 8003ff2:	4614      	mov	r4, r2
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	444c      	add	r4, r9
 8003ff8:	2b07      	cmp	r3, #7
 8003ffa:	e886 0220 	stmia.w	r6, {r5, r9}
 8003ffe:	9427      	str	r4, [sp, #156]	; 0x9c
 8004000:	9326      	str	r3, [sp, #152]	; 0x98
 8004002:	bfd8      	it	le
 8004004:	3608      	addle	r6, #8
 8004006:	dd09      	ble.n	800401c <_vfprintf_r+0xdd8>
 8004008:	980a      	ldr	r0, [sp, #40]	; 0x28
 800400a:	9907      	ldr	r1, [sp, #28]
 800400c:	aa25      	add	r2, sp, #148	; 0x94
 800400e:	f002 ff45 	bl	8006e9c <__sprint_r>
 8004012:	2800      	cmp	r0, #0
 8004014:	f47f aa3e 	bne.w	8003494 <_vfprintf_r+0x250>
 8004018:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800401a:	ae32      	add	r6, sp, #200	; 0xc8
 800401c:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800401e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004020:	44a8      	add	r8, r5
 8004022:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004024:	42ab      	cmp	r3, r5
 8004026:	db4c      	blt.n	80040c2 <_vfprintf_r+0xe7e>
 8004028:	9d05      	ldr	r5, [sp, #20]
 800402a:	07e8      	lsls	r0, r5, #31
 800402c:	d449      	bmi.n	80040c2 <_vfprintf_r+0xe7e>
 800402e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004030:	ebc8 050b 	rsb	r5, r8, fp
 8004034:	1ac3      	subs	r3, r0, r3
 8004036:	42ab      	cmp	r3, r5
 8004038:	bfb8      	it	lt
 800403a:	461d      	movlt	r5, r3
 800403c:	2d00      	cmp	r5, #0
 800403e:	dd0c      	ble.n	800405a <_vfprintf_r+0xe16>
 8004040:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004042:	f8c6 8000 	str.w	r8, [r6]
 8004046:	3201      	adds	r2, #1
 8004048:	442c      	add	r4, r5
 800404a:	2a07      	cmp	r2, #7
 800404c:	6075      	str	r5, [r6, #4]
 800404e:	9427      	str	r4, [sp, #156]	; 0x9c
 8004050:	9226      	str	r2, [sp, #152]	; 0x98
 8004052:	bfd8      	it	le
 8004054:	3608      	addle	r6, #8
 8004056:	f300 8251 	bgt.w	80044fc <_vfprintf_r+0x12b8>
 800405a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800405e:	ebc5 0803 	rsb	r8, r5, r3
 8004062:	f1b8 0f00 	cmp.w	r8, #0
 8004066:	f77f ab4c 	ble.w	8003702 <_vfprintf_r+0x4be>
 800406a:	f1b8 0f10 	cmp.w	r8, #16
 800406e:	f247 2500 	movw	r5, #29184	; 0x7200
 8004072:	f340 833c 	ble.w	80046ee <_vfprintf_r+0x14aa>
 8004076:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004078:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800407c:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8004080:	f6c0 0500 	movt	r5, #2048	; 0x800
 8004084:	f04f 0910 	mov.w	r9, #16
 8004088:	4622      	mov	r2, r4
 800408a:	e005      	b.n	8004098 <_vfprintf_r+0xe54>
 800408c:	f1a8 0810 	sub.w	r8, r8, #16
 8004090:	f1b8 0f10 	cmp.w	r8, #16
 8004094:	f77f aec0 	ble.w	8003e18 <_vfprintf_r+0xbd4>
 8004098:	3301      	adds	r3, #1
 800409a:	3210      	adds	r2, #16
 800409c:	2b07      	cmp	r3, #7
 800409e:	e886 0280 	stmia.w	r6, {r7, r9}
 80040a2:	9227      	str	r2, [sp, #156]	; 0x9c
 80040a4:	9326      	str	r3, [sp, #152]	; 0x98
 80040a6:	bfd8      	it	le
 80040a8:	3608      	addle	r6, #8
 80040aa:	ddef      	ble.n	800408c <_vfprintf_r+0xe48>
 80040ac:	4650      	mov	r0, sl
 80040ae:	4659      	mov	r1, fp
 80040b0:	aa25      	add	r2, sp, #148	; 0x94
 80040b2:	f002 fef3 	bl	8006e9c <__sprint_r>
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d197      	bne.n	8003fea <_vfprintf_r+0xda6>
 80040ba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80040bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80040be:	ae32      	add	r6, sp, #200	; 0xc8
 80040c0:	e7e4      	b.n	800408c <_vfprintf_r+0xe48>
 80040c2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80040c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80040c6:	6035      	str	r5, [r6, #0]
 80040c8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80040ca:	3201      	adds	r2, #1
 80040cc:	442c      	add	r4, r5
 80040ce:	2a07      	cmp	r2, #7
 80040d0:	6075      	str	r5, [r6, #4]
 80040d2:	9427      	str	r4, [sp, #156]	; 0x9c
 80040d4:	9226      	str	r2, [sp, #152]	; 0x98
 80040d6:	bfd8      	it	le
 80040d8:	3608      	addle	r6, #8
 80040da:	dda8      	ble.n	800402e <_vfprintf_r+0xdea>
 80040dc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80040de:	9907      	ldr	r1, [sp, #28]
 80040e0:	aa25      	add	r2, sp, #148	; 0x94
 80040e2:	f002 fedb 	bl	8006e9c <__sprint_r>
 80040e6:	2800      	cmp	r0, #0
 80040e8:	f47f a9d4 	bne.w	8003494 <_vfprintf_r+0x250>
 80040ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80040ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80040f0:	ae32      	add	r6, sp, #200	; 0xc8
 80040f2:	e79c      	b.n	800402e <_vfprintf_r+0xdea>
 80040f4:	9d05      	ldr	r5, [sp, #20]
 80040f6:	07e9      	lsls	r1, r5, #31
 80040f8:	f53f ae4b 	bmi.w	8003d92 <_vfprintf_r+0xb4e>
 80040fc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80040fe:	f8c6 8000 	str.w	r8, [r6]
 8004102:	1c63      	adds	r3, r4, #1
 8004104:	1c54      	adds	r4, r2, #1
 8004106:	2c07      	cmp	r4, #7
 8004108:	f04f 0201 	mov.w	r2, #1
 800410c:	9327      	str	r3, [sp, #156]	; 0x9c
 800410e:	9426      	str	r4, [sp, #152]	; 0x98
 8004110:	6072      	str	r2, [r6, #4]
 8004112:	dc0d      	bgt.n	8004130 <_vfprintf_r+0xeec>
 8004114:	3608      	adds	r6, #8
 8004116:	4699      	mov	r9, r3
 8004118:	e670      	b.n	8003dfc <_vfprintf_r+0xbb8>
 800411a:	464d      	mov	r5, r9
 800411c:	4699      	mov	r9, r3
 800411e:	3401      	adds	r4, #1
 8004120:	eb08 0309 	add.w	r3, r8, r9
 8004124:	2c07      	cmp	r4, #7
 8004126:	9327      	str	r3, [sp, #156]	; 0x9c
 8004128:	9426      	str	r4, [sp, #152]	; 0x98
 800412a:	e886 0120 	stmia.w	r6, {r5, r8}
 800412e:	ddf1      	ble.n	8004114 <_vfprintf_r+0xed0>
 8004130:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004132:	9907      	ldr	r1, [sp, #28]
 8004134:	aa25      	add	r2, sp, #148	; 0x94
 8004136:	f002 feb1 	bl	8006e9c <__sprint_r>
 800413a:	2800      	cmp	r0, #0
 800413c:	f47f a9aa 	bne.w	8003494 <_vfprintf_r+0x250>
 8004140:	f8dd 909c 	ldr.w	r9, [sp, #156]	; 0x9c
 8004144:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8004146:	ae32      	add	r6, sp, #200	; 0xc8
 8004148:	e658      	b.n	8003dfc <_vfprintf_r+0xbb8>
 800414a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800414c:	9907      	ldr	r1, [sp, #28]
 800414e:	aa25      	add	r2, sp, #148	; 0x94
 8004150:	f002 fea4 	bl	8006e9c <__sprint_r>
 8004154:	2800      	cmp	r0, #0
 8004156:	f47f a99d 	bne.w	8003494 <_vfprintf_r+0x250>
 800415a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800415c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800415e:	ae32      	add	r6, sp, #200	; 0xc8
 8004160:	e625      	b.n	8003dae <_vfprintf_r+0xb6a>
 8004162:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004164:	9907      	ldr	r1, [sp, #28]
 8004166:	aa25      	add	r2, sp, #148	; 0x94
 8004168:	f002 fe98 	bl	8006e9c <__sprint_r>
 800416c:	2800      	cmp	r0, #0
 800416e:	f47f a991 	bne.w	8003494 <_vfprintf_r+0x250>
 8004172:	f8dd 909c 	ldr.w	r9, [sp, #156]	; 0x9c
 8004176:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8004178:	ae32      	add	r6, sp, #200	; 0xc8
 800417a:	e626      	b.n	8003dca <_vfprintf_r+0xb86>
 800417c:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 8004180:	4620      	mov	r0, r4
 8004182:	4629      	mov	r1, r5
 8004184:	220a      	movs	r2, #10
 8004186:	2300      	movs	r3, #0
 8004188:	f7fc fd76 	bl	8000c78 <__aeabi_uldivmod>
 800418c:	3230      	adds	r2, #48	; 0x30
 800418e:	f88b 2000 	strb.w	r2, [fp]
 8004192:	4620      	mov	r0, r4
 8004194:	4629      	mov	r1, r5
 8004196:	220a      	movs	r2, #10
 8004198:	2300      	movs	r3, #0
 800419a:	f7fc fd6d 	bl	8000c78 <__aeabi_uldivmod>
 800419e:	4604      	mov	r4, r0
 80041a0:	460d      	mov	r5, r1
 80041a2:	ea54 0005 	orrs.w	r0, r4, r5
 80041a6:	46d8      	mov	r8, fp
 80041a8:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80041ac:	d1e8      	bne.n	8004180 <_vfprintf_r+0xf3c>
 80041ae:	f7ff b9c2 	b.w	8003536 <_vfprintf_r+0x2f2>
 80041b2:	2b30      	cmp	r3, #48	; 0x30
 80041b4:	f43f a9bf 	beq.w	8003536 <_vfprintf_r+0x2f2>
 80041b8:	9c04      	ldr	r4, [sp, #16]
 80041ba:	2330      	movs	r3, #48	; 0x30
 80041bc:	1aa4      	subs	r4, r4, r2
 80041be:	4690      	mov	r8, r2
 80041c0:	940b      	str	r4, [sp, #44]	; 0x2c
 80041c2:	f801 3c01 	strb.w	r3, [r1, #-1]
 80041c6:	f7ff b9ba 	b.w	800353e <_vfprintf_r+0x2fa>
 80041ca:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 80041ce:	4264      	negs	r4, r4
 80041d0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80041d4:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 80041d8:	2301      	movs	r3, #1
 80041da:	f7ff b97e 	b.w	80034da <_vfprintf_r+0x296>
 80041de:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80041e0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80041e2:	ec43 2b10 	vmov	d0, r2, r3
 80041e6:	f002 fdf1 	bl	8006dcc <__fpclassifyd>
 80041ea:	2800      	cmp	r0, #0
 80041ec:	f000 8111 	beq.w	8004412 <_vfprintf_r+0x11ce>
 80041f0:	9c08      	ldr	r4, [sp, #32]
 80041f2:	3401      	adds	r4, #1
 80041f4:	bf08      	it	eq
 80041f6:	2406      	moveq	r4, #6
 80041f8:	f029 0520 	bic.w	r5, r9, #32
 80041fc:	bf08      	it	eq
 80041fe:	9408      	streq	r4, [sp, #32]
 8004200:	d006      	beq.n	8004210 <_vfprintf_r+0xfcc>
 8004202:	2d47      	cmp	r5, #71	; 0x47
 8004204:	d104      	bne.n	8004210 <_vfprintf_r+0xfcc>
 8004206:	9c08      	ldr	r4, [sp, #32]
 8004208:	2c00      	cmp	r4, #0
 800420a:	bf08      	it	eq
 800420c:	2401      	moveq	r4, #1
 800420e:	9408      	str	r4, [sp, #32]
 8004210:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004212:	9c05      	ldr	r4, [sp, #20]
 8004214:	2b00      	cmp	r3, #0
 8004216:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800421a:	9410      	str	r4, [sp, #64]	; 0x40
 800421c:	bfbd      	ittte	lt
 800421e:	461c      	movlt	r4, r3
 8004220:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 8004224:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 8004228:	f8dd a060 	ldrge.w	sl, [sp, #96]	; 0x60
 800422c:	bfa8      	it	ge
 800422e:	f04f 0b00 	movge.w	fp, #0
 8004232:	f1b5 0046 	subs.w	r0, r5, #70	; 0x46
 8004236:	f1d0 0c00 	rsbs	ip, r0, #0
 800423a:	eb5c 0c00 	adcs.w	ip, ip, r0
 800423e:	f1bc 0f00 	cmp.w	ip, #0
 8004242:	f040 818f 	bne.w	8004564 <_vfprintf_r+0x1320>
 8004246:	2d45      	cmp	r5, #69	; 0x45
 8004248:	f040 81ff 	bne.w	800464a <_vfprintf_r+0x1406>
 800424c:	9808      	ldr	r0, [sp, #32]
 800424e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004250:	1c44      	adds	r4, r0, #1
 8004252:	4653      	mov	r3, sl
 8004254:	a820      	add	r0, sp, #128	; 0x80
 8004256:	a923      	add	r1, sp, #140	; 0x8c
 8004258:	ec43 2b10 	vmov	d0, r2, r3
 800425c:	e88d 0003 	stmia.w	sp, {r0, r1}
 8004260:	4622      	mov	r2, r4
 8004262:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004264:	2102      	movs	r1, #2
 8004266:	ab1f      	add	r3, sp, #124	; 0x7c
 8004268:	f000 fbee 	bl	8004a48 <_dtoa_r>
 800426c:	4680      	mov	r8, r0
 800426e:	4404      	add	r4, r0
 8004270:	2300      	movs	r3, #0
 8004272:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004274:	4651      	mov	r1, sl
 8004276:	2200      	movs	r2, #0
 8004278:	f7fc fca4 	bl	8000bc4 <__aeabi_dcmpeq>
 800427c:	4623      	mov	r3, r4
 800427e:	b948      	cbnz	r0, 8004294 <_vfprintf_r+0x1050>
 8004280:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004282:	429c      	cmp	r4, r3
 8004284:	d906      	bls.n	8004294 <_vfprintf_r+0x1050>
 8004286:	2130      	movs	r1, #48	; 0x30
 8004288:	1c5a      	adds	r2, r3, #1
 800428a:	9223      	str	r2, [sp, #140]	; 0x8c
 800428c:	7019      	strb	r1, [r3, #0]
 800428e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004290:	429c      	cmp	r4, r3
 8004292:	d8f9      	bhi.n	8004288 <_vfprintf_r+0x1044>
 8004294:	ebc8 0303 	rsb	r3, r8, r3
 8004298:	2d47      	cmp	r5, #71	; 0x47
 800429a:	930c      	str	r3, [sp, #48]	; 0x30
 800429c:	f000 818b 	beq.w	80045b6 <_vfprintf_r+0x1372>
 80042a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80042a4:	f340 826a 	ble.w	800477c <_vfprintf_r+0x1538>
 80042a8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80042ac:	f000 81dd 	beq.w	800466a <_vfprintf_r+0x1426>
 80042b0:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 80042b2:	9513      	str	r5, [sp, #76]	; 0x4c
 80042b4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80042b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80042b8:	42ac      	cmp	r4, r5
 80042ba:	f2c0 81c8 	blt.w	800464e <_vfprintf_r+0x140a>
 80042be:	9c05      	ldr	r4, [sp, #20]
 80042c0:	07e0      	lsls	r0, r4, #31
 80042c2:	bf49      	itett	mi
 80042c4:	9b13      	ldrmi	r3, [sp, #76]	; 0x4c
 80042c6:	9d13      	ldrpl	r5, [sp, #76]	; 0x4c
 80042c8:	3301      	addmi	r3, #1
 80042ca:	930b      	strmi	r3, [sp, #44]	; 0x2c
 80042cc:	bf5a      	itte	pl
 80042ce:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 80042d2:	950b      	strpl	r5, [sp, #44]	; 0x2c
 80042d4:	ea23 73e3 	bicmi.w	r3, r3, r3, asr #31
 80042d8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80042dc:	f1bb 0f00 	cmp.w	fp, #0
 80042e0:	f040 8135 	bne.w	800454e <_vfprintf_r+0x130a>
 80042e4:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80042e6:	9309      	str	r3, [sp, #36]	; 0x24
 80042e8:	9405      	str	r4, [sp, #20]
 80042ea:	f8cd b020 	str.w	fp, [sp, #32]
 80042ee:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 80042f2:	f7ff b92c 	b.w	800354e <_vfprintf_r+0x30a>
 80042f6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80042f8:	1de3      	adds	r3, r4, #7
 80042fa:	f023 0307 	bic.w	r3, r3, #7
 80042fe:	f103 0508 	add.w	r5, r3, #8
 8004302:	681c      	ldr	r4, [r3, #0]
 8004304:	950e      	str	r5, [sp, #56]	; 0x38
 8004306:	9416      	str	r4, [sp, #88]	; 0x58
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	9318      	str	r3, [sp, #96]	; 0x60
 800430c:	f7ff baef 	b.w	80038ee <_vfprintf_r+0x6aa>
 8004310:	9c05      	ldr	r4, [sp, #20]
 8004312:	06e2      	lsls	r2, r4, #27
 8004314:	d56f      	bpl.n	80043f6 <_vfprintf_r+0x11b2>
 8004316:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004318:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800431a:	682b      	ldr	r3, [r5, #0]
 800431c:	3504      	adds	r5, #4
 800431e:	950e      	str	r5, [sp, #56]	; 0x38
 8004320:	601c      	str	r4, [r3, #0]
 8004322:	f7fe bfe8 	b.w	80032f6 <_vfprintf_r+0xb2>
 8004326:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004328:	9907      	ldr	r1, [sp, #28]
 800432a:	aa25      	add	r2, sp, #148	; 0x94
 800432c:	f002 fdb6 	bl	8006e9c <__sprint_r>
 8004330:	2800      	cmp	r0, #0
 8004332:	f47f a8af 	bne.w	8003494 <_vfprintf_r+0x250>
 8004336:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8004338:	ae32      	add	r6, sp, #200	; 0xc8
 800433a:	e47b      	b.n	8003c34 <_vfprintf_r+0x9f0>
 800433c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800433e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004340:	3201      	adds	r2, #1
 8004342:	3401      	adds	r4, #1
 8004344:	2101      	movs	r1, #1
 8004346:	2a07      	cmp	r2, #7
 8004348:	6035      	str	r5, [r6, #0]
 800434a:	9427      	str	r4, [sp, #156]	; 0x9c
 800434c:	9226      	str	r2, [sp, #152]	; 0x98
 800434e:	6071      	str	r1, [r6, #4]
 8004350:	dc78      	bgt.n	8004444 <_vfprintf_r+0x1200>
 8004352:	3608      	adds	r6, #8
 8004354:	4618      	mov	r0, r3
 8004356:	b928      	cbnz	r0, 8004364 <_vfprintf_r+0x1120>
 8004358:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800435a:	b91d      	cbnz	r5, 8004364 <_vfprintf_r+0x1120>
 800435c:	9d05      	ldr	r5, [sp, #20]
 800435e:	07ed      	lsls	r5, r5, #31
 8004360:	f57f a9cf 	bpl.w	8003702 <_vfprintf_r+0x4be>
 8004364:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004366:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8004368:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800436a:	4421      	add	r1, r4
 800436c:	3301      	adds	r3, #1
 800436e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8004370:	6035      	str	r5, [r6, #0]
 8004372:	2b07      	cmp	r3, #7
 8004374:	9127      	str	r1, [sp, #156]	; 0x9c
 8004376:	6074      	str	r4, [r6, #4]
 8004378:	9326      	str	r3, [sp, #152]	; 0x98
 800437a:	bfd8      	it	le
 800437c:	f106 0208 	addle.w	r2, r6, #8
 8004380:	f300 8156 	bgt.w	8004630 <_vfprintf_r+0x13ec>
 8004384:	4244      	negs	r4, r0
 8004386:	2c00      	cmp	r4, #0
 8004388:	f340 8089 	ble.w	800449e <_vfprintf_r+0x125a>
 800438c:	f247 2500 	movw	r5, #29184	; 0x7200
 8004390:	2c10      	cmp	r4, #16
 8004392:	f6c0 0500 	movt	r5, #2048	; 0x800
 8004396:	dd6d      	ble.n	8004474 <_vfprintf_r+0x1230>
 8004398:	2610      	movs	r6, #16
 800439a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800439e:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80043a2:	e002      	b.n	80043aa <_vfprintf_r+0x1166>
 80043a4:	3c10      	subs	r4, #16
 80043a6:	2c10      	cmp	r4, #16
 80043a8:	dd64      	ble.n	8004474 <_vfprintf_r+0x1230>
 80043aa:	3301      	adds	r3, #1
 80043ac:	3110      	adds	r1, #16
 80043ae:	2b07      	cmp	r3, #7
 80043b0:	6017      	str	r7, [r2, #0]
 80043b2:	6056      	str	r6, [r2, #4]
 80043b4:	9127      	str	r1, [sp, #156]	; 0x9c
 80043b6:	9326      	str	r3, [sp, #152]	; 0x98
 80043b8:	bfd8      	it	le
 80043ba:	3208      	addle	r2, #8
 80043bc:	ddf2      	ble.n	80043a4 <_vfprintf_r+0x1160>
 80043be:	4648      	mov	r0, r9
 80043c0:	4651      	mov	r1, sl
 80043c2:	aa25      	add	r2, sp, #148	; 0x94
 80043c4:	f002 fd6a 	bl	8006e9c <__sprint_r>
 80043c8:	2800      	cmp	r0, #0
 80043ca:	f040 815d 	bne.w	8004688 <_vfprintf_r+0x1444>
 80043ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80043d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80043d2:	aa32      	add	r2, sp, #200	; 0xc8
 80043d4:	e7e6      	b.n	80043a4 <_vfprintf_r+0x1160>
 80043d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80043d8:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f43f a85b 	beq.w	8003498 <_vfprintf_r+0x254>
 80043e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80043e4:	4649      	mov	r1, r9
 80043e6:	aa25      	add	r2, sp, #148	; 0x94
 80043e8:	f002 fd58 	bl	8006e9c <__sprint_r>
 80043ec:	f7ff b854 	b.w	8003498 <_vfprintf_r+0x254>
 80043f0:	46a9      	mov	r9, r5
 80043f2:	f7ff b851 	b.w	8003498 <_vfprintf_r+0x254>
 80043f6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80043f8:	9d05      	ldr	r5, [sp, #20]
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004400:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004402:	f104 0404 	add.w	r4, r4, #4
 8004406:	940e      	str	r4, [sp, #56]	; 0x38
 8004408:	bf14      	ite	ne
 800440a:	801d      	strhne	r5, [r3, #0]
 800440c:	601d      	streq	r5, [r3, #0]
 800440e:	f7fe bf72 	b.w	80032f6 <_vfprintf_r+0xb2>
 8004412:	9d05      	ldr	r5, [sp, #20]
 8004414:	9008      	str	r0, [sp, #32]
 8004416:	f247 281c 	movw	r8, #29212	; 0x721c
 800441a:	f247 2318 	movw	r3, #29208	; 0x7218
 800441e:	2403      	movs	r4, #3
 8004420:	f6c0 0800 	movt	r8, #2048	; 0x800
 8004424:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004428:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800442c:	9409      	str	r4, [sp, #36]	; 0x24
 800442e:	9505      	str	r5, [sp, #20]
 8004430:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004434:	bfd8      	it	le
 8004436:	4698      	movle	r8, r3
 8004438:	9013      	str	r0, [sp, #76]	; 0x4c
 800443a:	940b      	str	r4, [sp, #44]	; 0x2c
 800443c:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 8004440:	f7ff b885 	b.w	800354e <_vfprintf_r+0x30a>
 8004444:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004446:	9907      	ldr	r1, [sp, #28]
 8004448:	aa25      	add	r2, sp, #148	; 0x94
 800444a:	f002 fd27 	bl	8006e9c <__sprint_r>
 800444e:	2800      	cmp	r0, #0
 8004450:	f47f a820 	bne.w	8003494 <_vfprintf_r+0x250>
 8004454:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004456:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8004458:	ae32      	add	r6, sp, #200	; 0xc8
 800445a:	e77c      	b.n	8004356 <_vfprintf_r+0x1112>
 800445c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800445e:	9907      	ldr	r1, [sp, #28]
 8004460:	aa25      	add	r2, sp, #148	; 0x94
 8004462:	f002 fd1b 	bl	8006e9c <__sprint_r>
 8004466:	2800      	cmp	r0, #0
 8004468:	f47f a814 	bne.w	8003494 <_vfprintf_r+0x250>
 800446c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800446e:	ae32      	add	r6, sp, #200	; 0xc8
 8004470:	f7ff bbf6 	b.w	8003c60 <_vfprintf_r+0xa1c>
 8004474:	3301      	adds	r3, #1
 8004476:	4421      	add	r1, r4
 8004478:	2b07      	cmp	r3, #7
 800447a:	6015      	str	r5, [r2, #0]
 800447c:	6054      	str	r4, [r2, #4]
 800447e:	9127      	str	r1, [sp, #156]	; 0x9c
 8004480:	9326      	str	r3, [sp, #152]	; 0x98
 8004482:	bfd8      	it	le
 8004484:	3208      	addle	r2, #8
 8004486:	dd0a      	ble.n	800449e <_vfprintf_r+0x125a>
 8004488:	980a      	ldr	r0, [sp, #40]	; 0x28
 800448a:	9907      	ldr	r1, [sp, #28]
 800448c:	aa25      	add	r2, sp, #148	; 0x94
 800448e:	f002 fd05 	bl	8006e9c <__sprint_r>
 8004492:	2800      	cmp	r0, #0
 8004494:	f47e affe 	bne.w	8003494 <_vfprintf_r+0x250>
 8004498:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800449a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800449c:	aa32      	add	r2, sp, #200	; 0xc8
 800449e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044a0:	f8c2 8000 	str.w	r8, [r2]
 80044a4:	3301      	adds	r3, #1
 80044a6:	4429      	add	r1, r5
 80044a8:	2b07      	cmp	r3, #7
 80044aa:	9127      	str	r1, [sp, #156]	; 0x9c
 80044ac:	9326      	str	r3, [sp, #152]	; 0x98
 80044ae:	6055      	str	r5, [r2, #4]
 80044b0:	f73f acbc 	bgt.w	8003e2c <_vfprintf_r+0xbe8>
 80044b4:	f102 0608 	add.w	r6, r2, #8
 80044b8:	460c      	mov	r4, r1
 80044ba:	f7ff b922 	b.w	8003702 <_vfprintf_r+0x4be>
 80044be:	9508      	str	r5, [sp, #32]
 80044c0:	f7fe fe90 	bl	80031e4 <strlen>
 80044c4:	940e      	str	r4, [sp, #56]	; 0x38
 80044c6:	9c08      	ldr	r4, [sp, #32]
 80044c8:	900b      	str	r0, [sp, #44]	; 0x2c
 80044ca:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 80044ce:	9509      	str	r5, [sp, #36]	; 0x24
 80044d0:	9413      	str	r4, [sp, #76]	; 0x4c
 80044d2:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 80044d6:	f7ff b83a 	b.w	800354e <_vfprintf_r+0x30a>
 80044da:	f6c0 0a00 	movt	sl, #2048	; 0x800
 80044de:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80044e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80044e2:	f7ff b87c 	b.w	80035de <_vfprintf_r+0x39a>
 80044e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80044e8:	9907      	ldr	r1, [sp, #28]
 80044ea:	aa25      	add	r2, sp, #148	; 0x94
 80044ec:	f002 fcd6 	bl	8006e9c <__sprint_r>
 80044f0:	2800      	cmp	r0, #0
 80044f2:	f47e afcf 	bne.w	8003494 <_vfprintf_r+0x250>
 80044f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80044f8:	ae32      	add	r6, sp, #200	; 0xc8
 80044fa:	e4d1      	b.n	8003ea0 <_vfprintf_r+0xc5c>
 80044fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80044fe:	9907      	ldr	r1, [sp, #28]
 8004500:	aa25      	add	r2, sp, #148	; 0x94
 8004502:	f002 fccb 	bl	8006e9c <__sprint_r>
 8004506:	2800      	cmp	r0, #0
 8004508:	f47e afc4 	bne.w	8003494 <_vfprintf_r+0x250>
 800450c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800450e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004510:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8004512:	1acb      	subs	r3, r1, r3
 8004514:	ae32      	add	r6, sp, #200	; 0xc8
 8004516:	e5a0      	b.n	800405a <_vfprintf_r+0xe16>
 8004518:	9d08      	ldr	r5, [sp, #32]
 800451a:	940e      	str	r4, [sp, #56]	; 0x38
 800451c:	2d06      	cmp	r5, #6
 800451e:	bf28      	it	cs
 8004520:	2506      	movcs	r5, #6
 8004522:	46c2      	mov	sl, r8
 8004524:	950b      	str	r5, [sp, #44]	; 0x2c
 8004526:	f247 2848 	movw	r8, #29256	; 0x7248
 800452a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800452e:	f8cd a020 	str.w	sl, [sp, #32]
 8004532:	4654      	mov	r4, sl
 8004534:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 8004538:	9509      	str	r5, [sp, #36]	; 0x24
 800453a:	f6c0 0800 	movt	r8, #2048	; 0x800
 800453e:	f7ff b806 	b.w	800354e <_vfprintf_r+0x30a>
 8004542:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8004546:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 800454a:	f7ff b9e4 	b.w	8003916 <_vfprintf_r+0x6d2>
 800454e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004550:	9309      	str	r3, [sp, #36]	; 0x24
 8004552:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8004556:	2400      	movs	r4, #0
 8004558:	9505      	str	r5, [sp, #20]
 800455a:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 800455e:	9408      	str	r4, [sp, #32]
 8004560:	f7fe bff8 	b.w	8003554 <_vfprintf_r+0x310>
 8004564:	2103      	movs	r1, #3
 8004566:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004568:	f8cd c008 	str.w	ip, [sp, #8]
 800456c:	4653      	mov	r3, sl
 800456e:	a823      	add	r0, sp, #140	; 0x8c
 8004570:	ac20      	add	r4, sp, #128	; 0x80
 8004572:	ec43 2b10 	vmov	d0, r2, r3
 8004576:	9001      	str	r0, [sp, #4]
 8004578:	9400      	str	r4, [sp, #0]
 800457a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800457c:	9a08      	ldr	r2, [sp, #32]
 800457e:	ab1f      	add	r3, sp, #124	; 0x7c
 8004580:	f000 fa62 	bl	8004a48 <_dtoa_r>
 8004584:	2d47      	cmp	r5, #71	; 0x47
 8004586:	4680      	mov	r8, r0
 8004588:	f8dd c008 	ldr.w	ip, [sp, #8]
 800458c:	d102      	bne.n	8004594 <_vfprintf_r+0x1350>
 800458e:	9c05      	ldr	r4, [sp, #20]
 8004590:	07e1      	lsls	r1, r4, #31
 8004592:	d50d      	bpl.n	80045b0 <_vfprintf_r+0x136c>
 8004594:	9c08      	ldr	r4, [sp, #32]
 8004596:	4444      	add	r4, r8
 8004598:	f1bc 0f00 	cmp.w	ip, #0
 800459c:	f43f ae68 	beq.w	8004270 <_vfprintf_r+0x102c>
 80045a0:	f898 3000 	ldrb.w	r3, [r8]
 80045a4:	2b30      	cmp	r3, #48	; 0x30
 80045a6:	f000 80af 	beq.w	8004708 <_vfprintf_r+0x14c4>
 80045aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80045ac:	441c      	add	r4, r3
 80045ae:	e65f      	b.n	8004270 <_vfprintf_r+0x102c>
 80045b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80045b2:	1a1b      	subs	r3, r3, r0
 80045b4:	930c      	str	r3, [sp, #48]	; 0x30
 80045b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80045b8:	1cda      	adds	r2, r3, #3
 80045ba:	db11      	blt.n	80045e0 <_vfprintf_r+0x139c>
 80045bc:	9c08      	ldr	r4, [sp, #32]
 80045be:	429c      	cmp	r4, r3
 80045c0:	db0e      	blt.n	80045e0 <_vfprintf_r+0x139c>
 80045c2:	9313      	str	r3, [sp, #76]	; 0x4c
 80045c4:	e676      	b.n	80042b4 <_vfprintf_r+0x1070>
 80045c6:	9d08      	ldr	r5, [sp, #32]
 80045c8:	940e      	str	r4, [sp, #56]	; 0x38
 80045ca:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80045ce:	9509      	str	r5, [sp, #36]	; 0x24
 80045d0:	9d08      	ldr	r5, [sp, #32]
 80045d2:	9013      	str	r0, [sp, #76]	; 0x4c
 80045d4:	950b      	str	r5, [sp, #44]	; 0x2c
 80045d6:	9008      	str	r0, [sp, #32]
 80045d8:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 80045dc:	f7fe bfb7 	b.w	800354e <_vfprintf_r+0x30a>
 80045e0:	f1a9 0902 	sub.w	r9, r9, #2
 80045e4:	3b01      	subs	r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	931f      	str	r3, [sp, #124]	; 0x7c
 80045ea:	bfba      	itte	lt
 80045ec:	425b      	neglt	r3, r3
 80045ee:	222d      	movlt	r2, #45	; 0x2d
 80045f0:	222b      	movge	r2, #43	; 0x2b
 80045f2:	2b09      	cmp	r3, #9
 80045f4:	f88d 9084 	strb.w	r9, [sp, #132]	; 0x84
 80045f8:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 80045fc:	dc47      	bgt.n	800468e <_vfprintf_r+0x144a>
 80045fe:	3330      	adds	r3, #48	; 0x30
 8004600:	2230      	movs	r2, #48	; 0x30
 8004602:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8004606:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
 800460a:	ab22      	add	r3, sp, #136	; 0x88
 800460c:	aa21      	add	r2, sp, #132	; 0x84
 800460e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004610:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004612:	1a9a      	subs	r2, r3, r2
 8004614:	4414      	add	r4, r2
 8004616:	2d01      	cmp	r5, #1
 8004618:	9219      	str	r2, [sp, #100]	; 0x64
 800461a:	940b      	str	r4, [sp, #44]	; 0x2c
 800461c:	f340 80a4 	ble.w	8004768 <_vfprintf_r+0x1524>
 8004620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004622:	2400      	movs	r4, #0
 8004624:	3301      	adds	r3, #1
 8004626:	930b      	str	r3, [sp, #44]	; 0x2c
 8004628:	9413      	str	r4, [sp, #76]	; 0x4c
 800462a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800462e:	e655      	b.n	80042dc <_vfprintf_r+0x1098>
 8004630:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004632:	9907      	ldr	r1, [sp, #28]
 8004634:	aa25      	add	r2, sp, #148	; 0x94
 8004636:	f002 fc31 	bl	8006e9c <__sprint_r>
 800463a:	2800      	cmp	r0, #0
 800463c:	f47e af2a 	bne.w	8003494 <_vfprintf_r+0x250>
 8004640:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004642:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8004644:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004646:	aa32      	add	r2, sp, #200	; 0xc8
 8004648:	e69c      	b.n	8004384 <_vfprintf_r+0x1140>
 800464a:	2102      	movs	r1, #2
 800464c:	e78b      	b.n	8004566 <_vfprintf_r+0x1322>
 800464e:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8004650:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004652:	2c00      	cmp	r4, #0
 8004654:	bfd4      	ite	le
 8004656:	f1c4 0302 	rsble	r3, r4, #2
 800465a:	2301      	movgt	r3, #1
 800465c:	441d      	add	r5, r3
 800465e:	950b      	str	r5, [sp, #44]	; 0x2c
 8004660:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8004664:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004668:	e638      	b.n	80042dc <_vfprintf_r+0x1098>
 800466a:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800466c:	2c00      	cmp	r4, #0
 800466e:	9413      	str	r4, [sp, #76]	; 0x4c
 8004670:	dd6b      	ble.n	800474a <_vfprintf_r+0x1506>
 8004672:	9d08      	ldr	r5, [sp, #32]
 8004674:	2d00      	cmp	r5, #0
 8004676:	d13f      	bne.n	80046f8 <_vfprintf_r+0x14b4>
 8004678:	9c05      	ldr	r4, [sp, #20]
 800467a:	07e5      	lsls	r5, r4, #31
 800467c:	d43c      	bmi.n	80046f8 <_vfprintf_r+0x14b4>
 800467e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8004680:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8004684:	950b      	str	r5, [sp, #44]	; 0x2c
 8004686:	e629      	b.n	80042dc <_vfprintf_r+0x1098>
 8004688:	46d1      	mov	r9, sl
 800468a:	f7fe bf05 	b.w	8003498 <_vfprintf_r+0x254>
 800468e:	f246 6067 	movw	r0, #26215	; 0x6667
 8004692:	f2c6 6066 	movt	r0, #26214	; 0x6666
 8004696:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 800469a:	fb80 5403 	smull	r5, r4, r0, r3
 800469e:	17da      	asrs	r2, r3, #31
 80046a0:	ebc2 02a4 	rsb	r2, r2, r4, asr #2
 80046a4:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 80046a8:	460d      	mov	r5, r1
 80046aa:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
 80046ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80046b2:	2a09      	cmp	r2, #9
 80046b4:	7029      	strb	r1, [r5, #0]
 80046b6:	4613      	mov	r3, r2
 80046b8:	f105 31ff 	add.w	r1, r5, #4294967295	; 0xffffffff
 80046bc:	dced      	bgt.n	800469a <_vfprintf_r+0x1456>
 80046be:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80046c2:	f10d 0093 	add.w	r0, sp, #147	; 0x93
 80046c6:	b2da      	uxtb	r2, r3
 80046c8:	4288      	cmp	r0, r1
 80046ca:	f805 2c01 	strb.w	r2, [r5, #-1]
 80046ce:	d957      	bls.n	8004780 <_vfprintf_r+0x153c>
 80046d0:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 80046d4:	462b      	mov	r3, r5
 80046d6:	e001      	b.n	80046dc <_vfprintf_r+0x1498>
 80046d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046dc:	4283      	cmp	r3, r0
 80046de:	f801 2f01 	strb.w	r2, [r1, #1]!
 80046e2:	d1f9      	bne.n	80046d8 <_vfprintf_r+0x1494>
 80046e4:	a842      	add	r0, sp, #264	; 0x108
 80046e6:	ebc5 0340 	rsb	r3, r5, r0, lsl #1
 80046ea:	3bf6      	subs	r3, #246	; 0xf6
 80046ec:	e78e      	b.n	800460c <_vfprintf_r+0x13c8>
 80046ee:	f6c0 0500 	movt	r5, #2048	; 0x800
 80046f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80046f4:	f7ff bb91 	b.w	8003e1a <_vfprintf_r+0xbd6>
 80046f8:	9c08      	ldr	r4, [sp, #32]
 80046fa:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80046fc:	1c63      	adds	r3, r4, #1
 80046fe:	441d      	add	r5, r3
 8004700:	950b      	str	r5, [sp, #44]	; 0x2c
 8004702:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8004706:	e5e9      	b.n	80042dc <_vfprintf_r+0x1098>
 8004708:	9816      	ldr	r0, [sp, #88]	; 0x58
 800470a:	4651      	mov	r1, sl
 800470c:	2200      	movs	r2, #0
 800470e:	2300      	movs	r3, #0
 8004710:	f7fc fa58 	bl	8000bc4 <__aeabi_dcmpeq>
 8004714:	2800      	cmp	r0, #0
 8004716:	f47f af48 	bne.w	80045aa <_vfprintf_r+0x1366>
 800471a:	9808      	ldr	r0, [sp, #32]
 800471c:	f1c0 0301 	rsb	r3, r0, #1
 8004720:	931f      	str	r3, [sp, #124]	; 0x7c
 8004722:	441c      	add	r4, r3
 8004724:	e5a4      	b.n	8004270 <_vfprintf_r+0x102c>
 8004726:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004728:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800472a:	682d      	ldr	r5, [r5, #0]
 800472c:	f893 9001 	ldrb.w	r9, [r3, #1]
 8004730:	9508      	str	r5, [sp, #32]
 8004732:	2d00      	cmp	r5, #0
 8004734:	f104 0104 	add.w	r1, r4, #4
 8004738:	bfb8      	it	lt
 800473a:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800473e:	910e      	str	r1, [sp, #56]	; 0x38
 8004740:	4603      	mov	r3, r0
 8004742:	bfb8      	it	lt
 8004744:	9508      	strlt	r5, [sp, #32]
 8004746:	f7fe be0a 	b.w	800335e <_vfprintf_r+0x11a>
 800474a:	9c08      	ldr	r4, [sp, #32]
 800474c:	b934      	cbnz	r4, 800475c <_vfprintf_r+0x1518>
 800474e:	9d05      	ldr	r5, [sp, #20]
 8004750:	07ec      	lsls	r4, r5, #31
 8004752:	bf5c      	itt	pl
 8004754:	2301      	movpl	r3, #1
 8004756:	930b      	strpl	r3, [sp, #44]	; 0x2c
 8004758:	f57f adc0 	bpl.w	80042dc <_vfprintf_r+0x1098>
 800475c:	9b08      	ldr	r3, [sp, #32]
 800475e:	3302      	adds	r3, #2
 8004760:	930b      	str	r3, [sp, #44]	; 0x2c
 8004762:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004766:	e5b9      	b.n	80042dc <_vfprintf_r+0x1098>
 8004768:	9c05      	ldr	r4, [sp, #20]
 800476a:	f014 0301 	ands.w	r3, r4, #1
 800476e:	f47f af57 	bne.w	8004620 <_vfprintf_r+0x13dc>
 8004772:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004774:	9313      	str	r3, [sp, #76]	; 0x4c
 8004776:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800477a:	e5af      	b.n	80042dc <_vfprintf_r+0x1098>
 800477c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800477e:	e731      	b.n	80045e4 <_vfprintf_r+0x13a0>
 8004780:	f10d 0386 	add.w	r3, sp, #134	; 0x86
 8004784:	e742      	b.n	800460c <_vfprintf_r+0x13c8>
 8004786:	bf00      	nop

08004788 <__sbprintf>:
 8004788:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800478c:	460c      	mov	r4, r1
 800478e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8004792:	69e7      	ldr	r7, [r4, #28]
 8004794:	f8b1 900c 	ldrh.w	r9, [r1, #12]
 8004798:	6e49      	ldr	r1, [r1, #100]	; 0x64
 800479a:	f8b4 800e 	ldrh.w	r8, [r4, #14]
 800479e:	9707      	str	r7, [sp, #28]
 80047a0:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80047a2:	9119      	str	r1, [sp, #100]	; 0x64
 80047a4:	ad1a      	add	r5, sp, #104	; 0x68
 80047a6:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80047aa:	f04f 0e00 	mov.w	lr, #0
 80047ae:	f029 0902 	bic.w	r9, r9, #2
 80047b2:	4669      	mov	r1, sp
 80047b4:	9500      	str	r5, [sp, #0]
 80047b6:	9504      	str	r5, [sp, #16]
 80047b8:	9602      	str	r6, [sp, #8]
 80047ba:	9605      	str	r6, [sp, #20]
 80047bc:	f8ad 900c 	strh.w	r9, [sp, #12]
 80047c0:	f8ad 800e 	strh.w	r8, [sp, #14]
 80047c4:	9709      	str	r7, [sp, #36]	; 0x24
 80047c6:	f8cd e018 	str.w	lr, [sp, #24]
 80047ca:	4606      	mov	r6, r0
 80047cc:	f7fe fd3a 	bl	8003244 <_vfprintf_r>
 80047d0:	1e05      	subs	r5, r0, #0
 80047d2:	db07      	blt.n	80047e4 <__sbprintf+0x5c>
 80047d4:	4630      	mov	r0, r6
 80047d6:	4669      	mov	r1, sp
 80047d8:	f001 f9d6 	bl	8005b88 <_fflush_r>
 80047dc:	2800      	cmp	r0, #0
 80047de:	bf18      	it	ne
 80047e0:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 80047e4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80047e8:	065e      	lsls	r6, r3, #25
 80047ea:	bf48      	it	mi
 80047ec:	89a3      	ldrhmi	r3, [r4, #12]
 80047ee:	4628      	mov	r0, r5
 80047f0:	bf44      	itt	mi
 80047f2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80047f6:	81a3      	strhmi	r3, [r4, #12]
 80047f8:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80047fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08004800 <_write_r>:
 8004800:	b570      	push	{r4, r5, r6, lr}
 8004802:	f640 14d4 	movw	r4, #2516	; 0x9d4
 8004806:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800480a:	4606      	mov	r6, r0
 800480c:	2500      	movs	r5, #0
 800480e:	4608      	mov	r0, r1
 8004810:	4611      	mov	r1, r2
 8004812:	461a      	mov	r2, r3
 8004814:	6025      	str	r5, [r4, #0]
 8004816:	f7fc fec7 	bl	80015a8 <_write>
 800481a:	1c43      	adds	r3, r0, #1
 800481c:	d000      	beq.n	8004820 <_write_r+0x20>
 800481e:	bd70      	pop	{r4, r5, r6, pc}
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0fb      	beq.n	800481e <_write_r+0x1e>
 8004826:	6033      	str	r3, [r6, #0]
 8004828:	bd70      	pop	{r4, r5, r6, pc}
 800482a:	bf00      	nop

0800482c <__swsetup_r>:
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	f240 4328 	movw	r3, #1064	; 0x428
 8004832:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004836:	4605      	mov	r5, r0
 8004838:	6818      	ldr	r0, [r3, #0]
 800483a:	460c      	mov	r4, r1
 800483c:	b110      	cbz	r0, 8004844 <__swsetup_r+0x18>
 800483e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004840:	2a00      	cmp	r2, #0
 8004842:	d036      	beq.n	80048b2 <__swsetup_r+0x86>
 8004844:	89a2      	ldrh	r2, [r4, #12]
 8004846:	b293      	uxth	r3, r2
 8004848:	0718      	lsls	r0, r3, #28
 800484a:	d50c      	bpl.n	8004866 <__swsetup_r+0x3a>
 800484c:	6921      	ldr	r1, [r4, #16]
 800484e:	b1a9      	cbz	r1, 800487c <__swsetup_r+0x50>
 8004850:	f013 0201 	ands.w	r2, r3, #1
 8004854:	d01e      	beq.n	8004894 <__swsetup_r+0x68>
 8004856:	6963      	ldr	r3, [r4, #20]
 8004858:	2200      	movs	r2, #0
 800485a:	425b      	negs	r3, r3
 800485c:	61a3      	str	r3, [r4, #24]
 800485e:	60a2      	str	r2, [r4, #8]
 8004860:	b1f1      	cbz	r1, 80048a0 <__swsetup_r+0x74>
 8004862:	2000      	movs	r0, #0
 8004864:	bd38      	pop	{r3, r4, r5, pc}
 8004866:	06d9      	lsls	r1, r3, #27
 8004868:	d53b      	bpl.n	80048e2 <__swsetup_r+0xb6>
 800486a:	075b      	lsls	r3, r3, #29
 800486c:	d424      	bmi.n	80048b8 <__swsetup_r+0x8c>
 800486e:	6921      	ldr	r1, [r4, #16]
 8004870:	f042 0308 	orr.w	r3, r2, #8
 8004874:	81a3      	strh	r3, [r4, #12]
 8004876:	b29b      	uxth	r3, r3
 8004878:	2900      	cmp	r1, #0
 800487a:	d1e9      	bne.n	8004850 <__swsetup_r+0x24>
 800487c:	f403 7220 	and.w	r2, r3, #640	; 0x280
 8004880:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004884:	d0e4      	beq.n	8004850 <__swsetup_r+0x24>
 8004886:	4621      	mov	r1, r4
 8004888:	4628      	mov	r0, r5
 800488a:	f001 fc65 	bl	8006158 <__smakebuf_r>
 800488e:	89a3      	ldrh	r3, [r4, #12]
 8004890:	6921      	ldr	r1, [r4, #16]
 8004892:	e7dd      	b.n	8004850 <__swsetup_r+0x24>
 8004894:	0798      	lsls	r0, r3, #30
 8004896:	bf58      	it	pl
 8004898:	6962      	ldrpl	r2, [r4, #20]
 800489a:	60a2      	str	r2, [r4, #8]
 800489c:	2900      	cmp	r1, #0
 800489e:	d1e0      	bne.n	8004862 <__swsetup_r+0x36>
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	061a      	lsls	r2, r3, #24
 80048a4:	d5dd      	bpl.n	8004862 <__swsetup_r+0x36>
 80048a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048aa:	81a3      	strh	r3, [r4, #12]
 80048ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048b0:	bd38      	pop	{r3, r4, r5, pc}
 80048b2:	f7fe f805 	bl	80028c0 <__sinit>
 80048b6:	e7c5      	b.n	8004844 <__swsetup_r+0x18>
 80048b8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80048ba:	b149      	cbz	r1, 80048d0 <__swsetup_r+0xa4>
 80048bc:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80048c0:	4299      	cmp	r1, r3
 80048c2:	d003      	beq.n	80048cc <__swsetup_r+0xa0>
 80048c4:	4628      	mov	r0, r5
 80048c6:	f001 f9c7 	bl	8005c58 <_free_r>
 80048ca:	89a2      	ldrh	r2, [r4, #12]
 80048cc:	2300      	movs	r3, #0
 80048ce:	6323      	str	r3, [r4, #48]	; 0x30
 80048d0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 80048d4:	6921      	ldr	r1, [r4, #16]
 80048d6:	0412      	lsls	r2, r2, #16
 80048d8:	2300      	movs	r3, #0
 80048da:	0c12      	lsrs	r2, r2, #16
 80048dc:	e884 000a 	stmia.w	r4, {r1, r3}
 80048e0:	e7c6      	b.n	8004870 <__swsetup_r+0x44>
 80048e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048e6:	2309      	movs	r3, #9
 80048e8:	602b      	str	r3, [r5, #0]
 80048ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048ee:	81a2      	strh	r2, [r4, #12]
 80048f0:	bd38      	pop	{r3, r4, r5, pc}
 80048f2:	bf00      	nop

080048f4 <_close_r>:
 80048f4:	b538      	push	{r3, r4, r5, lr}
 80048f6:	f640 14d4 	movw	r4, #2516	; 0x9d4
 80048fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80048fe:	2300      	movs	r3, #0
 8004900:	4605      	mov	r5, r0
 8004902:	4608      	mov	r0, r1
 8004904:	6023      	str	r3, [r4, #0]
 8004906:	f7fc fe7b 	bl	8001600 <_close>
 800490a:	1c43      	adds	r3, r0, #1
 800490c:	d000      	beq.n	8004910 <_close_r+0x1c>
 800490e:	bd38      	pop	{r3, r4, r5, pc}
 8004910:	6823      	ldr	r3, [r4, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d0fb      	beq.n	800490e <_close_r+0x1a>
 8004916:	602b      	str	r3, [r5, #0]
 8004918:	bd38      	pop	{r3, r4, r5, pc}
 800491a:	bf00      	nop

0800491c <quorem>:
 800491c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004920:	6903      	ldr	r3, [r0, #16]
 8004922:	690d      	ldr	r5, [r1, #16]
 8004924:	429d      	cmp	r5, r3
 8004926:	4683      	mov	fp, r0
 8004928:	b083      	sub	sp, #12
 800492a:	bfc8      	it	gt
 800492c:	2000      	movgt	r0, #0
 800492e:	f300 8088 	bgt.w	8004a42 <quorem+0x126>
 8004932:	3d01      	subs	r5, #1
 8004934:	f101 0414 	add.w	r4, r1, #20
 8004938:	f10b 0a14 	add.w	sl, fp, #20
 800493c:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
 8004940:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
 8004944:	3201      	adds	r2, #1
 8004946:	fbb3 f8f2 	udiv	r8, r3, r2
 800494a:	00aa      	lsls	r2, r5, #2
 800494c:	4691      	mov	r9, r2
 800494e:	9200      	str	r2, [sp, #0]
 8004950:	4452      	add	r2, sl
 8004952:	44a1      	add	r9, r4
 8004954:	9201      	str	r2, [sp, #4]
 8004956:	f1b8 0f00 	cmp.w	r8, #0
 800495a:	d03d      	beq.n	80049d8 <quorem+0xbc>
 800495c:	f04f 0e00 	mov.w	lr, #0
 8004960:	4670      	mov	r0, lr
 8004962:	4622      	mov	r2, r4
 8004964:	4653      	mov	r3, sl
 8004966:	468c      	mov	ip, r1
 8004968:	f852 6b04 	ldr.w	r6, [r2], #4
 800496c:	6819      	ldr	r1, [r3, #0]
 800496e:	b2b7      	uxth	r7, r6
 8004970:	0c36      	lsrs	r6, r6, #16
 8004972:	fb07 ee08 	mla	lr, r7, r8, lr
 8004976:	fb06 f608 	mul.w	r6, r6, r8
 800497a:	eb06 461e 	add.w	r6, r6, lr, lsr #16
 800497e:	fa1f f78e 	uxth.w	r7, lr
 8004982:	1bc7      	subs	r7, r0, r7
 8004984:	b2b0      	uxth	r0, r6
 8004986:	fa17 f781 	uxtah	r7, r7, r1
 800498a:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
 800498e:	eb00 4027 	add.w	r0, r0, r7, asr #16
 8004992:	b2bf      	uxth	r7, r7
 8004994:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
 8004998:	4591      	cmp	r9, r2
 800499a:	f843 7b04 	str.w	r7, [r3], #4
 800499e:	ea4f 4020 	mov.w	r0, r0, asr #16
 80049a2:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80049a6:	d2df      	bcs.n	8004968 <quorem+0x4c>
 80049a8:	9a00      	ldr	r2, [sp, #0]
 80049aa:	f85a 3002 	ldr.w	r3, [sl, r2]
 80049ae:	4661      	mov	r1, ip
 80049b0:	b993      	cbnz	r3, 80049d8 <quorem+0xbc>
 80049b2:	9a01      	ldr	r2, [sp, #4]
 80049b4:	1f13      	subs	r3, r2, #4
 80049b6:	459a      	cmp	sl, r3
 80049b8:	d20c      	bcs.n	80049d4 <quorem+0xb8>
 80049ba:	f852 3c04 	ldr.w	r3, [r2, #-4]
 80049be:	b94b      	cbnz	r3, 80049d4 <quorem+0xb8>
 80049c0:	f1a2 0308 	sub.w	r3, r2, #8
 80049c4:	e002      	b.n	80049cc <quorem+0xb0>
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	3b04      	subs	r3, #4
 80049ca:	b91a      	cbnz	r2, 80049d4 <quorem+0xb8>
 80049cc:	459a      	cmp	sl, r3
 80049ce:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 80049d2:	d3f8      	bcc.n	80049c6 <quorem+0xaa>
 80049d4:	f8cb 5010 	str.w	r5, [fp, #16]
 80049d8:	4658      	mov	r0, fp
 80049da:	f001 ff0b 	bl	80067f4 <__mcmp>
 80049de:	2800      	cmp	r0, #0
 80049e0:	db2e      	blt.n	8004a40 <quorem+0x124>
 80049e2:	f108 0801 	add.w	r8, r8, #1
 80049e6:	4653      	mov	r3, sl
 80049e8:	2200      	movs	r2, #0
 80049ea:	f854 6b04 	ldr.w	r6, [r4], #4
 80049ee:	6818      	ldr	r0, [r3, #0]
 80049f0:	b2b1      	uxth	r1, r6
 80049f2:	1a52      	subs	r2, r2, r1
 80049f4:	0c36      	lsrs	r6, r6, #16
 80049f6:	fa12 f180 	uxtah	r1, r2, r0
 80049fa:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 80049fe:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8004a02:	b289      	uxth	r1, r1
 8004a04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004a08:	45a1      	cmp	r9, r4
 8004a0a:	f843 1b04 	str.w	r1, [r3], #4
 8004a0e:	ea4f 4222 	mov.w	r2, r2, asr #16
 8004a12:	d2ea      	bcs.n	80049ea <quorem+0xce>
 8004a14:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 8004a18:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 8004a1c:	b982      	cbnz	r2, 8004a40 <quorem+0x124>
 8004a1e:	1f1a      	subs	r2, r3, #4
 8004a20:	4592      	cmp	sl, r2
 8004a22:	d20b      	bcs.n	8004a3c <quorem+0x120>
 8004a24:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8004a28:	b942      	cbnz	r2, 8004a3c <quorem+0x120>
 8004a2a:	3b08      	subs	r3, #8
 8004a2c:	e002      	b.n	8004a34 <quorem+0x118>
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	3b04      	subs	r3, #4
 8004a32:	b91a      	cbnz	r2, 8004a3c <quorem+0x120>
 8004a34:	459a      	cmp	sl, r3
 8004a36:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8004a3a:	d3f8      	bcc.n	8004a2e <quorem+0x112>
 8004a3c:	f8cb 5010 	str.w	r5, [fp, #16]
 8004a40:	4640      	mov	r0, r8
 8004a42:	b003      	add	sp, #12
 8004a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004a48 <_dtoa_r>:
 8004a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a4c:	b09b      	sub	sp, #108	; 0x6c
 8004a4e:	4604      	mov	r4, r0
 8004a50:	9102      	str	r1, [sp, #8]
 8004a52:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004a54:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8004a56:	9205      	str	r2, [sp, #20]
 8004a58:	9306      	str	r3, [sp, #24]
 8004a5a:	ec5b ab10 	vmov	sl, fp, d0
 8004a5e:	b141      	cbz	r1, 8004a72 <_dtoa_r+0x2a>
 8004a60:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004a62:	2201      	movs	r2, #1
 8004a64:	409a      	lsls	r2, r3
 8004a66:	604b      	str	r3, [r1, #4]
 8004a68:	608a      	str	r2, [r1, #8]
 8004a6a:	f001 fcbf 	bl	80063ec <_Bfree>
 8004a6e:	2300      	movs	r3, #0
 8004a70:	6423      	str	r3, [r4, #64]	; 0x40
 8004a72:	f1bb 0f00 	cmp.w	fp, #0
 8004a76:	bfb5      	itete	lt
 8004a78:	2301      	movlt	r3, #1
 8004a7a:	2300      	movge	r3, #0
 8004a7c:	602b      	strlt	r3, [r5, #0]
 8004a7e:	602b      	strge	r3, [r5, #0]
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	bfb4      	ite	lt
 8004a86:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 8004a8a:	46d9      	movge	r9, fp
 8004a8c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	ea09 0303 	and.w	r3, r9, r3
 8004a98:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8004a9c:	bfb8      	it	lt
 8004a9e:	46cb      	movlt	fp, r9
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d016      	beq.n	8004ad2 <_dtoa_r+0x8a>
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	4650      	mov	r0, sl
 8004aaa:	4659      	mov	r1, fp
 8004aac:	f7fc f88a 	bl	8000bc4 <__aeabi_dcmpeq>
 8004ab0:	4656      	mov	r6, sl
 8004ab2:	465f      	mov	r7, fp
 8004ab4:	4680      	mov	r8, r0
 8004ab6:	b328      	cbz	r0, 8004b04 <_dtoa_r+0xbc>
 8004ab8:	9e06      	ldr	r6, [sp, #24]
 8004aba:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8004abc:	2301      	movs	r3, #1
 8004abe:	6033      	str	r3, [r6, #0]
 8004ac0:	2d00      	cmp	r5, #0
 8004ac2:	f000 80db 	beq.w	8004c7c <_dtoa_r+0x234>
 8004ac6:	48a8      	ldr	r0, [pc, #672]	; (8004d68 <_dtoa_r+0x320>)
 8004ac8:	6028      	str	r0, [r5, #0]
 8004aca:	3801      	subs	r0, #1
 8004acc:	b01b      	add	sp, #108	; 0x6c
 8004ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad2:	9d06      	ldr	r5, [sp, #24]
 8004ad4:	f242 730f 	movw	r3, #9999	; 0x270f
 8004ad8:	f247 2070 	movw	r0, #29296	; 0x7270
 8004adc:	602b      	str	r3, [r5, #0]
 8004ade:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004ae2:	f1ba 0f00 	cmp.w	sl, #0
 8004ae6:	f000 80a9 	beq.w	8004c3c <_dtoa_r+0x1f4>
 8004aea:	9e25      	ldr	r6, [sp, #148]	; 0x94
 8004aec:	2e00      	cmp	r6, #0
 8004aee:	d0ed      	beq.n	8004acc <_dtoa_r+0x84>
 8004af0:	78c3      	ldrb	r3, [r0, #3]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f040 80b1 	bne.w	8004c5a <_dtoa_r+0x212>
 8004af8:	1cc3      	adds	r3, r0, #3
 8004afa:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8004afc:	602b      	str	r3, [r5, #0]
 8004afe:	b01b      	add	sp, #108	; 0x6c
 8004b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b04:	4620      	mov	r0, r4
 8004b06:	ec47 6b10 	vmov	d0, r6, r7
 8004b0a:	a919      	add	r1, sp, #100	; 0x64
 8004b0c:	aa18      	add	r2, sp, #96	; 0x60
 8004b0e:	f001 fefd 	bl	800690c <__d2b>
 8004b12:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8004b16:	900b      	str	r0, [sp, #44]	; 0x2c
 8004b18:	f040 80a2 	bne.w	8004c60 <_dtoa_r+0x218>
 8004b1c:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8004b1e:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004b20:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8004b24:	443d      	add	r5, r7
 8004b26:	429d      	cmp	r5, r3
 8004b28:	f2c0 825c 	blt.w	8004fe4 <_dtoa_r+0x59c>
 8004b2c:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8004b30:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8004b34:	1b5b      	subs	r3, r3, r5
 8004b36:	f205 4212 	addw	r2, r5, #1042	; 0x412
 8004b3a:	fa09 f303 	lsl.w	r3, r9, r3
 8004b3e:	fa2a f202 	lsr.w	r2, sl, r2
 8004b42:	ea43 0002 	orr.w	r0, r3, r2
 8004b46:	f7fb fd5f 	bl	8000608 <__aeabi_ui2d>
 8004b4a:	2601      	movs	r6, #1
 8004b4c:	3d01      	subs	r5, #1
 8004b4e:	46b8      	mov	r8, r7
 8004b50:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004b54:	9615      	str	r6, [sp, #84]	; 0x54
 8004b56:	2300      	movs	r3, #0
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8004b5e:	f7fb fc15 	bl	800038c <__aeabi_dsub>
 8004b62:	a37b      	add	r3, pc, #492	; (adr r3, 8004d50 <_dtoa_r+0x308>)
 8004b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b68:	f7fb fdc4 	bl	80006f4 <__aeabi_dmul>
 8004b6c:	a37a      	add	r3, pc, #488	; (adr r3, 8004d58 <_dtoa_r+0x310>)
 8004b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b72:	f7fb fc0d 	bl	8000390 <__adddf3>
 8004b76:	4606      	mov	r6, r0
 8004b78:	4628      	mov	r0, r5
 8004b7a:	460f      	mov	r7, r1
 8004b7c:	f7fb fd54 	bl	8000628 <__aeabi_i2d>
 8004b80:	a377      	add	r3, pc, #476	; (adr r3, 8004d60 <_dtoa_r+0x318>)
 8004b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b86:	f7fb fdb5 	bl	80006f4 <__aeabi_dmul>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	4630      	mov	r0, r6
 8004b90:	4639      	mov	r1, r7
 8004b92:	f7fb fbfd 	bl	8000390 <__adddf3>
 8004b96:	4606      	mov	r6, r0
 8004b98:	460f      	mov	r7, r1
 8004b9a:	f7fc f845 	bl	8000c28 <__aeabi_d2iz>
 8004b9e:	4639      	mov	r1, r7
 8004ba0:	9004      	str	r0, [sp, #16]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	4630      	mov	r0, r6
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	f7fc f816 	bl	8000bd8 <__aeabi_dcmplt>
 8004bac:	2800      	cmp	r0, #0
 8004bae:	f040 8202 	bne.w	8004fb6 <_dtoa_r+0x56e>
 8004bb2:	9e04      	ldr	r6, [sp, #16]
 8004bb4:	2e16      	cmp	r6, #22
 8004bb6:	bf84      	itt	hi
 8004bb8:	2601      	movhi	r6, #1
 8004bba:	9614      	strhi	r6, [sp, #80]	; 0x50
 8004bbc:	d812      	bhi.n	8004be4 <_dtoa_r+0x19c>
 8004bbe:	f247 2380 	movw	r3, #29312	; 0x7280
 8004bc2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004bc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004bca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004bce:	4652      	mov	r2, sl
 8004bd0:	465b      	mov	r3, fp
 8004bd2:	f7fc f81f 	bl	8000c14 <__aeabi_dcmpgt>
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	f000 820c 	beq.w	8004ff4 <_dtoa_r+0x5ac>
 8004bdc:	3e01      	subs	r6, #1
 8004bde:	9604      	str	r6, [sp, #16]
 8004be0:	2600      	movs	r6, #0
 8004be2:	9614      	str	r6, [sp, #80]	; 0x50
 8004be4:	ebc5 0508 	rsb	r5, r5, r8
 8004be8:	3d01      	subs	r5, #1
 8004bea:	bf48      	it	mi
 8004bec:	2600      	movmi	r6, #0
 8004bee:	9508      	str	r5, [sp, #32]
 8004bf0:	bf48      	it	mi
 8004bf2:	9608      	strmi	r6, [sp, #32]
 8004bf4:	9e04      	ldr	r6, [sp, #16]
 8004bf6:	bf4b      	itete	mi
 8004bf8:	426d      	negmi	r5, r5
 8004bfa:	2500      	movpl	r5, #0
 8004bfc:	950a      	strmi	r5, [sp, #40]	; 0x28
 8004bfe:	950a      	strpl	r5, [sp, #40]	; 0x28
 8004c00:	2e00      	cmp	r6, #0
 8004c02:	f2c0 81e6 	blt.w	8004fd2 <_dtoa_r+0x58a>
 8004c06:	9d08      	ldr	r5, [sp, #32]
 8004c08:	960f      	str	r6, [sp, #60]	; 0x3c
 8004c0a:	4435      	add	r5, r6
 8004c0c:	2600      	movs	r6, #0
 8004c0e:	9508      	str	r5, [sp, #32]
 8004c10:	960c      	str	r6, [sp, #48]	; 0x30
 8004c12:	9d02      	ldr	r5, [sp, #8]
 8004c14:	2d09      	cmp	r5, #9
 8004c16:	d836      	bhi.n	8004c86 <_dtoa_r+0x23e>
 8004c18:	2d05      	cmp	r5, #5
 8004c1a:	bfc4      	itt	gt
 8004c1c:	3d04      	subgt	r5, #4
 8004c1e:	9502      	strgt	r5, [sp, #8]
 8004c20:	9e02      	ldr	r6, [sp, #8]
 8004c22:	f1a6 0302 	sub.w	r3, r6, #2
 8004c26:	bfcc      	ite	gt
 8004c28:	2500      	movgt	r5, #0
 8004c2a:	2501      	movle	r5, #1
 8004c2c:	2b03      	cmp	r3, #3
 8004c2e:	d82c      	bhi.n	8004c8a <_dtoa_r+0x242>
 8004c30:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004c34:	02100342 	.word	0x02100342
 8004c38:	056c0350 	.word	0x056c0350
 8004c3c:	f247 2264 	movw	r2, #29284	; 0x7264
 8004c40:	f247 2370 	movw	r3, #29296	; 0x7270
 8004c44:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8004c48:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004c4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004c50:	2800      	cmp	r0, #0
 8004c52:	bf0c      	ite	eq
 8004c54:	4610      	moveq	r0, r2
 8004c56:	4618      	movne	r0, r3
 8004c58:	e747      	b.n	8004aea <_dtoa_r+0xa2>
 8004c5a:	f100 0308 	add.w	r3, r0, #8
 8004c5e:	e74c      	b.n	8004afa <_dtoa_r+0xb2>
 8004c60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004c64:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004c68:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8004c6c:	4650      	mov	r0, sl
 8004c6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004c72:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 8004c76:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004c7a:	e76c      	b.n	8004b56 <_dtoa_r+0x10e>
 8004c7c:	f247 2050 	movw	r0, #29264	; 0x7250
 8004c80:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004c84:	e722      	b.n	8004acc <_dtoa_r+0x84>
 8004c86:	2600      	movs	r6, #0
 8004c88:	9602      	str	r6, [sp, #8]
 8004c8a:	2500      	movs	r5, #0
 8004c8c:	6465      	str	r5, [r4, #68]	; 0x44
 8004c8e:	4629      	mov	r1, r5
 8004c90:	4620      	mov	r0, r4
 8004c92:	f001 fb85 	bl	80063a0 <_Balloc>
 8004c96:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8004c9a:	9505      	str	r5, [sp, #20]
 8004c9c:	2501      	movs	r5, #1
 8004c9e:	9007      	str	r0, [sp, #28]
 8004ca0:	960e      	str	r6, [sp, #56]	; 0x38
 8004ca2:	6420      	str	r0, [r4, #64]	; 0x40
 8004ca4:	9609      	str	r6, [sp, #36]	; 0x24
 8004ca6:	950d      	str	r5, [sp, #52]	; 0x34
 8004ca8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f2c0 80bb 	blt.w	8004e26 <_dtoa_r+0x3de>
 8004cb0:	9e04      	ldr	r6, [sp, #16]
 8004cb2:	2e0e      	cmp	r6, #14
 8004cb4:	f300 80b7 	bgt.w	8004e26 <_dtoa_r+0x3de>
 8004cb8:	f247 2380 	movw	r3, #29312	; 0x7280
 8004cbc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004cc0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004cc4:	9d05      	ldr	r5, [sp, #20]
 8004cc6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004cc8:	ed93 7b00 	vldr	d7, [r3]
 8004ccc:	0fea      	lsrs	r2, r5, #31
 8004cce:	2e00      	cmp	r6, #0
 8004cd0:	bfcc      	ite	gt
 8004cd2:	2200      	movgt	r2, #0
 8004cd4:	f002 0201 	andle.w	r2, r2, #1
 8004cd8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004cdc:	2a00      	cmp	r2, #0
 8004cde:	f040 844c 	bne.w	800557a <_dtoa_r+0xb32>
 8004ce2:	ec53 2b17 	vmov	r2, r3, d7
 8004ce6:	4650      	mov	r0, sl
 8004ce8:	4659      	mov	r1, fp
 8004cea:	f7fb fe2d 	bl	8000948 <__aeabi_ddiv>
 8004cee:	f7fb ff9b 	bl	8000c28 <__aeabi_d2iz>
 8004cf2:	4680      	mov	r8, r0
 8004cf4:	f7fb fc98 	bl	8000628 <__aeabi_i2d>
 8004cf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004cfc:	f7fb fcfa 	bl	80006f4 <__aeabi_dmul>
 8004d00:	460b      	mov	r3, r1
 8004d02:	4602      	mov	r2, r0
 8004d04:	4659      	mov	r1, fp
 8004d06:	4650      	mov	r0, sl
 8004d08:	f7fb fb40 	bl	800038c <__aeabi_dsub>
 8004d0c:	9d07      	ldr	r5, [sp, #28]
 8004d0e:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8004d12:	702b      	strb	r3, [r5, #0]
 8004d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	4606      	mov	r6, r0
 8004d1a:	460f      	mov	r7, r1
 8004d1c:	f105 0501 	add.w	r5, r5, #1
 8004d20:	d054      	beq.n	8004dcc <_dtoa_r+0x384>
 8004d22:	2300      	movs	r3, #0
 8004d24:	2200      	movs	r2, #0
 8004d26:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8004d2a:	f7fb fce3 	bl	80006f4 <__aeabi_dmul>
 8004d2e:	2200      	movs	r2, #0
 8004d30:	2300      	movs	r3, #0
 8004d32:	4606      	mov	r6, r0
 8004d34:	460f      	mov	r7, r1
 8004d36:	f7fb ff45 	bl	8000bc4 <__aeabi_dcmpeq>
 8004d3a:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8004d3e:	2800      	cmp	r0, #0
 8004d40:	f040 84fe 	bne.w	8005740 <_dtoa_r+0xcf8>
 8004d44:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004d46:	44a9      	add	r9, r5
 8004d48:	9d07      	ldr	r5, [sp, #28]
 8004d4a:	f105 0a02 	add.w	sl, r5, #2
 8004d4e:	e018      	b.n	8004d82 <_dtoa_r+0x33a>
 8004d50:	636f4361 	.word	0x636f4361
 8004d54:	3fd287a7 	.word	0x3fd287a7
 8004d58:	8b60c8b3 	.word	0x8b60c8b3
 8004d5c:	3fc68a28 	.word	0x3fc68a28
 8004d60:	509f79fb 	.word	0x509f79fb
 8004d64:	3fd34413 	.word	0x3fd34413
 8004d68:	08007251 	.word	0x08007251
 8004d6c:	f7fb fcc2 	bl	80006f4 <__aeabi_dmul>
 8004d70:	2200      	movs	r2, #0
 8004d72:	2300      	movs	r3, #0
 8004d74:	4606      	mov	r6, r0
 8004d76:	460f      	mov	r7, r1
 8004d78:	f7fb ff24 	bl	8000bc4 <__aeabi_dcmpeq>
 8004d7c:	2800      	cmp	r0, #0
 8004d7e:	f040 84dd 	bne.w	800573c <_dtoa_r+0xcf4>
 8004d82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d86:	4630      	mov	r0, r6
 8004d88:	4639      	mov	r1, r7
 8004d8a:	f7fb fddd 	bl	8000948 <__aeabi_ddiv>
 8004d8e:	f7fb ff4b 	bl	8000c28 <__aeabi_d2iz>
 8004d92:	4680      	mov	r8, r0
 8004d94:	f7fb fc48 	bl	8000628 <__aeabi_i2d>
 8004d98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d9c:	f7fb fcaa 	bl	80006f4 <__aeabi_dmul>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4630      	mov	r0, r6
 8004da6:	4639      	mov	r1, r7
 8004da8:	f7fb faf0 	bl	800038c <__aeabi_dsub>
 8004dac:	f108 0530 	add.w	r5, r8, #48	; 0x30
 8004db0:	2300      	movs	r3, #0
 8004db2:	45ca      	cmp	sl, r9
 8004db4:	f80a 5c01 	strb.w	r5, [sl, #-1]
 8004db8:	4606      	mov	r6, r0
 8004dba:	4655      	mov	r5, sl
 8004dbc:	460f      	mov	r7, r1
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8004dc6:	f10a 0a01 	add.w	sl, sl, #1
 8004dca:	d1cf      	bne.n	8004d6c <_dtoa_r+0x324>
 8004dcc:	4632      	mov	r2, r6
 8004dce:	463b      	mov	r3, r7
 8004dd0:	4630      	mov	r0, r6
 8004dd2:	4639      	mov	r1, r7
 8004dd4:	f7fb fadc 	bl	8000390 <__adddf3>
 8004dd8:	4606      	mov	r6, r0
 8004dda:	460f      	mov	r7, r1
 8004ddc:	4632      	mov	r2, r6
 8004dde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004de2:	463b      	mov	r3, r7
 8004de4:	f7fb fef8 	bl	8000bd8 <__aeabi_dcmplt>
 8004de8:	2800      	cmp	r0, #0
 8004dea:	f000 8560 	beq.w	80058ae <_dtoa_r+0xe66>
 8004dee:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8004df2:	9e04      	ldr	r6, [sp, #16]
 8004df4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8004df8:	9616      	str	r6, [sp, #88]	; 0x58
 8004dfa:	9507      	str	r5, [sp, #28]
 8004dfc:	462a      	mov	r2, r5
 8004dfe:	e005      	b.n	8004e0c <_dtoa_r+0x3c4>
 8004e00:	4599      	cmp	r9, r3
 8004e02:	f000 84cf 	beq.w	80057a4 <_dtoa_r+0xd5c>
 8004e06:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004e10:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8004e14:	d0f4      	beq.n	8004e00 <_dtoa_r+0x3b8>
 8004e16:	9207      	str	r2, [sp, #28]
 8004e18:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8004e1a:	f108 0201 	add.w	r2, r8, #1
 8004e1e:	b2d2      	uxtb	r2, r2
 8004e20:	9604      	str	r6, [sp, #16]
 8004e22:	701a      	strb	r2, [r3, #0]
 8004e24:	e0b1      	b.n	8004f8a <_dtoa_r+0x542>
 8004e26:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004e28:	2d00      	cmp	r5, #0
 8004e2a:	f040 80e5 	bne.w	8004ff8 <_dtoa_r+0x5b0>
 8004e2e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004e30:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004e32:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8004e36:	9908      	ldr	r1, [sp, #32]
 8004e38:	2900      	cmp	r1, #0
 8004e3a:	bfc8      	it	gt
 8004e3c:	2d00      	cmpgt	r5, #0
 8004e3e:	dd09      	ble.n	8004e54 <_dtoa_r+0x40c>
 8004e40:	460b      	mov	r3, r1
 8004e42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e44:	42ab      	cmp	r3, r5
 8004e46:	bfa8      	it	ge
 8004e48:	462b      	movge	r3, r5
 8004e4a:	1ad2      	subs	r2, r2, r3
 8004e4c:	1ac9      	subs	r1, r1, r3
 8004e4e:	920a      	str	r2, [sp, #40]	; 0x28
 8004e50:	1aed      	subs	r5, r5, r3
 8004e52:	9108      	str	r1, [sp, #32]
 8004e54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	dd1a      	ble.n	8004e90 <_dtoa_r+0x448>
 8004e5a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004e5c:	2900      	cmp	r1, #0
 8004e5e:	f000 8465 	beq.w	800572c <_dtoa_r+0xce4>
 8004e62:	2e00      	cmp	r6, #0
 8004e64:	dd10      	ble.n	8004e88 <_dtoa_r+0x440>
 8004e66:	4641      	mov	r1, r8
 8004e68:	4632      	mov	r2, r6
 8004e6a:	4620      	mov	r0, r4
 8004e6c:	f001 fc14 	bl	8006698 <__pow5mult>
 8004e70:	4680      	mov	r8, r0
 8004e72:	4641      	mov	r1, r8
 8004e74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e76:	4620      	mov	r0, r4
 8004e78:	f001 fb64 	bl	8006544 <__multiply>
 8004e7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e7e:	4607      	mov	r7, r0
 8004e80:	4620      	mov	r0, r4
 8004e82:	f001 fab3 	bl	80063ec <_Bfree>
 8004e86:	970b      	str	r7, [sp, #44]	; 0x2c
 8004e88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e8a:	1b9a      	subs	r2, r3, r6
 8004e8c:	f040 8495 	bne.w	80057ba <_dtoa_r+0xd72>
 8004e90:	2101      	movs	r1, #1
 8004e92:	4620      	mov	r0, r4
 8004e94:	f001 fb4c 	bl	8006530 <__i2b>
 8004e98:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004e9a:	2900      	cmp	r1, #0
 8004e9c:	4606      	mov	r6, r0
 8004e9e:	dd05      	ble.n	8004eac <_dtoa_r+0x464>
 8004ea0:	4601      	mov	r1, r0
 8004ea2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	f001 fbf7 	bl	8006698 <__pow5mult>
 8004eaa:	4606      	mov	r6, r0
 8004eac:	9a02      	ldr	r2, [sp, #8]
 8004eae:	2a01      	cmp	r2, #1
 8004eb0:	f340 8379 	ble.w	80055a6 <_dtoa_r+0xb5e>
 8004eb4:	2700      	movs	r7, #0
 8004eb6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004eb8:	2001      	movs	r0, #1
 8004eba:	2900      	cmp	r1, #0
 8004ebc:	f040 8333 	bne.w	8005526 <_dtoa_r+0xade>
 8004ec0:	9b08      	ldr	r3, [sp, #32]
 8004ec2:	4403      	add	r3, r0
 8004ec4:	f013 031f 	ands.w	r3, r3, #31
 8004ec8:	f000 8286 	beq.w	80053d8 <_dtoa_r+0x990>
 8004ecc:	f1c3 0220 	rsb	r2, r3, #32
 8004ed0:	2a04      	cmp	r2, #4
 8004ed2:	f340 855b 	ble.w	800598c <_dtoa_r+0xf44>
 8004ed6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ed8:	f8dd e020 	ldr.w	lr, [sp, #32]
 8004edc:	f1c3 031c 	rsb	r3, r3, #28
 8004ee0:	441a      	add	r2, r3
 8004ee2:	449e      	add	lr, r3
 8004ee4:	920a      	str	r2, [sp, #40]	; 0x28
 8004ee6:	441d      	add	r5, r3
 8004ee8:	f8cd e020 	str.w	lr, [sp, #32]
 8004eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	dd05      	ble.n	8004efe <_dtoa_r+0x4b6>
 8004ef2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	4620      	mov	r0, r4
 8004ef8:	f001 fc1e 	bl	8006738 <__lshift>
 8004efc:	900b      	str	r0, [sp, #44]	; 0x2c
 8004efe:	9908      	ldr	r1, [sp, #32]
 8004f00:	2900      	cmp	r1, #0
 8004f02:	dd05      	ble.n	8004f10 <_dtoa_r+0x4c8>
 8004f04:	4631      	mov	r1, r6
 8004f06:	9a08      	ldr	r2, [sp, #32]
 8004f08:	4620      	mov	r0, r4
 8004f0a:	f001 fc15 	bl	8006738 <__lshift>
 8004f0e:	4606      	mov	r6, r0
 8004f10:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004f12:	2a00      	cmp	r2, #0
 8004f14:	f040 8310 	bne.w	8005538 <_dtoa_r+0xaf0>
 8004f18:	9a02      	ldr	r2, [sp, #8]
 8004f1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f1c:	2a02      	cmp	r2, #2
 8004f1e:	bfd4      	ite	le
 8004f20:	2300      	movle	r3, #0
 8004f22:	2301      	movgt	r3, #1
 8004f24:	2900      	cmp	r1, #0
 8004f26:	bfc8      	it	gt
 8004f28:	2300      	movgt	r3, #0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 820a 	beq.w	8005344 <_dtoa_r+0x8fc>
 8004f30:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004f32:	2d00      	cmp	r5, #0
 8004f34:	f040 81ff 	bne.w	8005336 <_dtoa_r+0x8ee>
 8004f38:	4631      	mov	r1, r6
 8004f3a:	462b      	mov	r3, r5
 8004f3c:	2205      	movs	r2, #5
 8004f3e:	4620      	mov	r0, r4
 8004f40:	f001 fa5e 	bl	8006400 <__multadd>
 8004f44:	4606      	mov	r6, r0
 8004f46:	4631      	mov	r1, r6
 8004f48:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004f4a:	f001 fc53 	bl	80067f4 <__mcmp>
 8004f4e:	2800      	cmp	r0, #0
 8004f50:	f340 81f1 	ble.w	8005336 <_dtoa_r+0x8ee>
 8004f54:	9d04      	ldr	r5, [sp, #16]
 8004f56:	3501      	adds	r5, #1
 8004f58:	9504      	str	r5, [sp, #16]
 8004f5a:	9d07      	ldr	r5, [sp, #28]
 8004f5c:	46a9      	mov	r9, r5
 8004f5e:	2331      	movs	r3, #49	; 0x31
 8004f60:	f109 0101 	add.w	r1, r9, #1
 8004f64:	702b      	strb	r3, [r5, #0]
 8004f66:	9107      	str	r1, [sp, #28]
 8004f68:	2500      	movs	r5, #0
 8004f6a:	4631      	mov	r1, r6
 8004f6c:	4620      	mov	r0, r4
 8004f6e:	f001 fa3d 	bl	80063ec <_Bfree>
 8004f72:	f1b8 0f00 	cmp.w	r8, #0
 8004f76:	d008      	beq.n	8004f8a <_dtoa_r+0x542>
 8004f78:	4545      	cmp	r5, r8
 8004f7a:	bf18      	it	ne
 8004f7c:	2d00      	cmpne	r5, #0
 8004f7e:	f040 8239 	bne.w	80053f4 <_dtoa_r+0x9ac>
 8004f82:	4641      	mov	r1, r8
 8004f84:	4620      	mov	r0, r4
 8004f86:	f001 fa31 	bl	80063ec <_Bfree>
 8004f8a:	4620      	mov	r0, r4
 8004f8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f8e:	f001 fa2d 	bl	80063ec <_Bfree>
 8004f92:	9e04      	ldr	r6, [sp, #16]
 8004f94:	9d07      	ldr	r5, [sp, #28]
 8004f96:	2200      	movs	r2, #0
 8004f98:	1c73      	adds	r3, r6, #1
 8004f9a:	702a      	strb	r2, [r5, #0]
 8004f9c:	9e06      	ldr	r6, [sp, #24]
 8004f9e:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8004fa0:	6033      	str	r3, [r6, #0]
 8004fa2:	4648      	mov	r0, r9
 8004fa4:	2d00      	cmp	r5, #0
 8004fa6:	f43f ad91 	beq.w	8004acc <_dtoa_r+0x84>
 8004faa:	9e07      	ldr	r6, [sp, #28]
 8004fac:	4648      	mov	r0, r9
 8004fae:	602e      	str	r6, [r5, #0]
 8004fb0:	b01b      	add	sp, #108	; 0x6c
 8004fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fb6:	9804      	ldr	r0, [sp, #16]
 8004fb8:	f7fb fb36 	bl	8000628 <__aeabi_i2d>
 8004fbc:	4632      	mov	r2, r6
 8004fbe:	463b      	mov	r3, r7
 8004fc0:	f7fb fe00 	bl	8000bc4 <__aeabi_dcmpeq>
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	f47f adf4 	bne.w	8004bb2 <_dtoa_r+0x16a>
 8004fca:	9e04      	ldr	r6, [sp, #16]
 8004fcc:	3e01      	subs	r6, #1
 8004fce:	9604      	str	r6, [sp, #16]
 8004fd0:	e5ef      	b.n	8004bb2 <_dtoa_r+0x16a>
 8004fd2:	9e04      	ldr	r6, [sp, #16]
 8004fd4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004fd6:	1bad      	subs	r5, r5, r6
 8004fd8:	950a      	str	r5, [sp, #40]	; 0x28
 8004fda:	4275      	negs	r5, r6
 8004fdc:	2600      	movs	r6, #0
 8004fde:	950c      	str	r5, [sp, #48]	; 0x30
 8004fe0:	960f      	str	r6, [sp, #60]	; 0x3c
 8004fe2:	e616      	b.n	8004c12 <_dtoa_r+0x1ca>
 8004fe4:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8004fe8:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8004fec:	1b40      	subs	r0, r0, r5
 8004fee:	fa0a f000 	lsl.w	r0, sl, r0
 8004ff2:	e5a8      	b.n	8004b46 <_dtoa_r+0xfe>
 8004ff4:	9014      	str	r0, [sp, #80]	; 0x50
 8004ff6:	e5f5      	b.n	8004be4 <_dtoa_r+0x19c>
 8004ff8:	9e02      	ldr	r6, [sp, #8]
 8004ffa:	2e01      	cmp	r6, #1
 8004ffc:	f340 840f 	ble.w	800581e <_dtoa_r+0xdd6>
 8005000:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005002:	1e6e      	subs	r6, r5, #1
 8005004:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005006:	42b5      	cmp	r5, r6
 8005008:	bfbf      	itttt	lt
 800500a:	9d0c      	ldrlt	r5, [sp, #48]	; 0x30
 800500c:	960c      	strlt	r6, [sp, #48]	; 0x30
 800500e:	ebc5 0306 	rsblt	r3, r5, r6
 8005012:	9d0f      	ldrlt	r5, [sp, #60]	; 0x3c
 8005014:	bfb6      	itet	lt
 8005016:	18ed      	addlt	r5, r5, r3
 8005018:	ebc6 0605 	rsbge	r6, r6, r5
 800501c:	950f      	strlt	r5, [sp, #60]	; 0x3c
 800501e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005020:	bfb8      	it	lt
 8005022:	2600      	movlt	r6, #0
 8005024:	2d00      	cmp	r5, #0
 8005026:	bfb3      	iteet	lt
 8005028:	f8dd e028 	ldrlt.w	lr, [sp, #40]	; 0x28
 800502c:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 800502e:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8005030:	ebc5 050e 	rsblt	r5, r5, lr
 8005034:	bfb8      	it	lt
 8005036:	2300      	movlt	r3, #0
 8005038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800503a:	f8dd e020 	ldr.w	lr, [sp, #32]
 800503e:	441a      	add	r2, r3
 8005040:	449e      	add	lr, r3
 8005042:	4620      	mov	r0, r4
 8005044:	2101      	movs	r1, #1
 8005046:	920a      	str	r2, [sp, #40]	; 0x28
 8005048:	f8cd e020 	str.w	lr, [sp, #32]
 800504c:	f001 fa70 	bl	8006530 <__i2b>
 8005050:	4680      	mov	r8, r0
 8005052:	e6f0      	b.n	8004e36 <_dtoa_r+0x3ee>
 8005054:	2600      	movs	r6, #0
 8005056:	960d      	str	r6, [sp, #52]	; 0x34
 8005058:	9e05      	ldr	r6, [sp, #20]
 800505a:	f8dd e010 	ldr.w	lr, [sp, #16]
 800505e:	4476      	add	r6, lr
 8005060:	960e      	str	r6, [sp, #56]	; 0x38
 8005062:	3601      	adds	r6, #1
 8005064:	2e00      	cmp	r6, #0
 8005066:	9609      	str	r6, [sp, #36]	; 0x24
 8005068:	f340 8353 	ble.w	8005712 <_dtoa_r+0xcca>
 800506c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800506e:	2e0e      	cmp	r6, #14
 8005070:	bf8c      	ite	hi
 8005072:	2500      	movhi	r5, #0
 8005074:	f005 0501 	andls.w	r5, r5, #1
 8005078:	2100      	movs	r1, #0
 800507a:	2e17      	cmp	r6, #23
 800507c:	6461      	str	r1, [r4, #68]	; 0x44
 800507e:	d90a      	bls.n	8005096 <_dtoa_r+0x64e>
 8005080:	2201      	movs	r2, #1
 8005082:	2304      	movs	r3, #4
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	f103 0014 	add.w	r0, r3, #20
 800508a:	42b0      	cmp	r0, r6
 800508c:	4611      	mov	r1, r2
 800508e:	f102 0201 	add.w	r2, r2, #1
 8005092:	d9f7      	bls.n	8005084 <_dtoa_r+0x63c>
 8005094:	6461      	str	r1, [r4, #68]	; 0x44
 8005096:	4620      	mov	r0, r4
 8005098:	f001 f982 	bl	80063a0 <_Balloc>
 800509c:	9007      	str	r0, [sp, #28]
 800509e:	6420      	str	r0, [r4, #64]	; 0x40
 80050a0:	2d00      	cmp	r5, #0
 80050a2:	f43f ae01 	beq.w	8004ca8 <_dtoa_r+0x260>
 80050a6:	9d04      	ldr	r5, [sp, #16]
 80050a8:	2d00      	cmp	r5, #0
 80050aa:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 80050ae:	f340 81aa 	ble.w	8005406 <_dtoa_r+0x9be>
 80050b2:	f247 2380 	movw	r3, #29312	; 0x7280
 80050b6:	f005 020f 	and.w	r2, r5, #15
 80050ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 80050be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050c2:	112d      	asrs	r5, r5, #4
 80050c4:	e9d3 6700 	ldrd	r6, r7, [r3]
 80050c8:	06eb      	lsls	r3, r5, #27
 80050ca:	f140 818e 	bpl.w	80053ea <_dtoa_r+0x9a2>
 80050ce:	f247 3348 	movw	r3, #29512	; 0x7348
 80050d2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80050d6:	4650      	mov	r0, sl
 80050d8:	4659      	mov	r1, fp
 80050da:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80050de:	f7fb fc33 	bl	8000948 <__aeabi_ddiv>
 80050e2:	f005 050f 	and.w	r5, r5, #15
 80050e6:	4682      	mov	sl, r0
 80050e8:	468b      	mov	fp, r1
 80050ea:	f04f 0803 	mov.w	r8, #3
 80050ee:	b19d      	cbz	r5, 8005118 <_dtoa_r+0x6d0>
 80050f0:	f247 3948 	movw	r9, #29512	; 0x7348
 80050f4:	f6c0 0900 	movt	r9, #2048	; 0x800
 80050f8:	4630      	mov	r0, r6
 80050fa:	4639      	mov	r1, r7
 80050fc:	07ef      	lsls	r7, r5, #31
 80050fe:	d505      	bpl.n	800510c <_dtoa_r+0x6c4>
 8005100:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005104:	f7fb faf6 	bl	80006f4 <__aeabi_dmul>
 8005108:	f108 0801 	add.w	r8, r8, #1
 800510c:	106d      	asrs	r5, r5, #1
 800510e:	f109 0908 	add.w	r9, r9, #8
 8005112:	d1f3      	bne.n	80050fc <_dtoa_r+0x6b4>
 8005114:	4606      	mov	r6, r0
 8005116:	460f      	mov	r7, r1
 8005118:	4632      	mov	r2, r6
 800511a:	463b      	mov	r3, r7
 800511c:	4650      	mov	r0, sl
 800511e:	4659      	mov	r1, fp
 8005120:	f7fb fc12 	bl	8000948 <__aeabi_ddiv>
 8005124:	4606      	mov	r6, r0
 8005126:	460f      	mov	r7, r1
 8005128:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800512a:	b155      	cbz	r5, 8005142 <_dtoa_r+0x6fa>
 800512c:	2300      	movs	r3, #0
 800512e:	4630      	mov	r0, r6
 8005130:	4639      	mov	r1, r7
 8005132:	2200      	movs	r2, #0
 8005134:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8005138:	f7fb fd4e 	bl	8000bd8 <__aeabi_dcmplt>
 800513c:	2800      	cmp	r0, #0
 800513e:	f040 8306 	bne.w	800574e <_dtoa_r+0xd06>
 8005142:	4640      	mov	r0, r8
 8005144:	f7fb fa70 	bl	8000628 <__aeabi_i2d>
 8005148:	4632      	mov	r2, r6
 800514a:	463b      	mov	r3, r7
 800514c:	f7fb fad2 	bl	80006f4 <__aeabi_dmul>
 8005150:	2300      	movs	r3, #0
 8005152:	2200      	movs	r2, #0
 8005154:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005158:	f7fb f91a 	bl	8000390 <__adddf3>
 800515c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800515e:	4680      	mov	r8, r0
 8005160:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005164:	2d00      	cmp	r5, #0
 8005166:	f000 80ca 	beq.w	80052fe <_dtoa_r+0x8b6>
 800516a:	9d04      	ldr	r5, [sp, #16]
 800516c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8005170:	9516      	str	r5, [sp, #88]	; 0x58
 8005172:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005174:	f247 2380 	movw	r3, #29312	; 0x7280
 8005178:	f6c0 0300 	movt	r3, #2048	; 0x800
 800517c:	2d00      	cmp	r5, #0
 800517e:	f000 816f 	beq.w	8005460 <_dtoa_r+0xa18>
 8005182:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8005186:	2100      	movs	r1, #0
 8005188:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800518c:	2000      	movs	r0, #0
 800518e:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8005192:	f8cd c004 	str.w	ip, [sp, #4]
 8005196:	f7fb fbd7 	bl	8000948 <__aeabi_ddiv>
 800519a:	4642      	mov	r2, r8
 800519c:	464b      	mov	r3, r9
 800519e:	f7fb f8f5 	bl	800038c <__aeabi_dsub>
 80051a2:	4682      	mov	sl, r0
 80051a4:	468b      	mov	fp, r1
 80051a6:	4630      	mov	r0, r6
 80051a8:	4639      	mov	r1, r7
 80051aa:	f7fb fd3d 	bl	8000c28 <__aeabi_d2iz>
 80051ae:	4605      	mov	r5, r0
 80051b0:	f7fb fa3a 	bl	8000628 <__aeabi_i2d>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4630      	mov	r0, r6
 80051ba:	4639      	mov	r1, r7
 80051bc:	f7fb f8e6 	bl	800038c <__aeabi_dsub>
 80051c0:	3530      	adds	r5, #48	; 0x30
 80051c2:	fa5f f885 	uxtb.w	r8, r5
 80051c6:	9d07      	ldr	r5, [sp, #28]
 80051c8:	4606      	mov	r6, r0
 80051ca:	460f      	mov	r7, r1
 80051cc:	f885 8000 	strb.w	r8, [r5]
 80051d0:	4650      	mov	r0, sl
 80051d2:	3501      	adds	r5, #1
 80051d4:	4659      	mov	r1, fp
 80051d6:	4632      	mov	r2, r6
 80051d8:	463b      	mov	r3, r7
 80051da:	9500      	str	r5, [sp, #0]
 80051dc:	f7fb fd1a 	bl	8000c14 <__aeabi_dcmpgt>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	d162      	bne.n	80052aa <_dtoa_r+0x862>
 80051e4:	2100      	movs	r1, #0
 80051e6:	4632      	mov	r2, r6
 80051e8:	463b      	mov	r3, r7
 80051ea:	2000      	movs	r0, #0
 80051ec:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80051f0:	f7fb f8cc 	bl	800038c <__aeabi_dsub>
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4650      	mov	r0, sl
 80051fa:	4659      	mov	r1, fp
 80051fc:	f7fb fd0a 	bl	8000c14 <__aeabi_dcmpgt>
 8005200:	f8dd c004 	ldr.w	ip, [sp, #4]
 8005204:	2800      	cmp	r0, #0
 8005206:	f040 83b6 	bne.w	8005976 <_dtoa_r+0xf2e>
 800520a:	f1bc 0f01 	cmp.w	ip, #1
 800520e:	f340 80f7 	ble.w	8005400 <_dtoa_r+0x9b8>
 8005212:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8005216:	9417      	str	r4, [sp, #92]	; 0x5c
 8005218:	44e1      	add	r9, ip
 800521a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 800521e:	f8dd 9000 	ldr.w	r9, [sp]
 8005222:	e010      	b.n	8005246 <_dtoa_r+0x7fe>
 8005224:	2100      	movs	r1, #0
 8005226:	2000      	movs	r0, #0
 8005228:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800522c:	f7fb f8ae 	bl	800038c <__aeabi_dsub>
 8005230:	4652      	mov	r2, sl
 8005232:	465b      	mov	r3, fp
 8005234:	f7fb fcd0 	bl	8000bd8 <__aeabi_dcmplt>
 8005238:	2800      	cmp	r0, #0
 800523a:	f040 831c 	bne.w	8005876 <_dtoa_r+0xe2e>
 800523e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005240:	45a9      	cmp	r9, r5
 8005242:	f000 80dc 	beq.w	80053fe <_dtoa_r+0x9b6>
 8005246:	2300      	movs	r3, #0
 8005248:	4650      	mov	r0, sl
 800524a:	4659      	mov	r1, fp
 800524c:	2200      	movs	r2, #0
 800524e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005252:	f7fb fa4f 	bl	80006f4 <__aeabi_dmul>
 8005256:	2300      	movs	r3, #0
 8005258:	2200      	movs	r2, #0
 800525a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800525e:	4682      	mov	sl, r0
 8005260:	468b      	mov	fp, r1
 8005262:	4630      	mov	r0, r6
 8005264:	4639      	mov	r1, r7
 8005266:	f7fb fa45 	bl	80006f4 <__aeabi_dmul>
 800526a:	460d      	mov	r5, r1
 800526c:	4604      	mov	r4, r0
 800526e:	f7fb fcdb 	bl	8000c28 <__aeabi_d2iz>
 8005272:	4680      	mov	r8, r0
 8005274:	f7fb f9d8 	bl	8000628 <__aeabi_i2d>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	4620      	mov	r0, r4
 800527e:	4629      	mov	r1, r5
 8005280:	f7fb f884 	bl	800038c <__aeabi_dsub>
 8005284:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005288:	fa5f f888 	uxtb.w	r8, r8
 800528c:	4652      	mov	r2, sl
 800528e:	465b      	mov	r3, fp
 8005290:	f809 8b01 	strb.w	r8, [r9], #1
 8005294:	4606      	mov	r6, r0
 8005296:	460f      	mov	r7, r1
 8005298:	f7fb fc9e 	bl	8000bd8 <__aeabi_dcmplt>
 800529c:	4632      	mov	r2, r6
 800529e:	463b      	mov	r3, r7
 80052a0:	2800      	cmp	r0, #0
 80052a2:	d0bf      	beq.n	8005224 <_dtoa_r+0x7dc>
 80052a4:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80052a6:	f8cd 9000 	str.w	r9, [sp]
 80052aa:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80052ac:	9e00      	ldr	r6, [sp, #0]
 80052ae:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80052b2:	9504      	str	r5, [sp, #16]
 80052b4:	9607      	str	r6, [sp, #28]
 80052b6:	e668      	b.n	8004f8a <_dtoa_r+0x542>
 80052b8:	2600      	movs	r6, #0
 80052ba:	960d      	str	r6, [sp, #52]	; 0x34
 80052bc:	9e05      	ldr	r6, [sp, #20]
 80052be:	2e00      	cmp	r6, #0
 80052c0:	f340 822f 	ble.w	8005722 <_dtoa_r+0xcda>
 80052c4:	2e0e      	cmp	r6, #14
 80052c6:	bf8c      	ite	hi
 80052c8:	2500      	movhi	r5, #0
 80052ca:	f005 0501 	andls.w	r5, r5, #1
 80052ce:	960e      	str	r6, [sp, #56]	; 0x38
 80052d0:	9609      	str	r6, [sp, #36]	; 0x24
 80052d2:	e6d1      	b.n	8005078 <_dtoa_r+0x630>
 80052d4:	2601      	movs	r6, #1
 80052d6:	960d      	str	r6, [sp, #52]	; 0x34
 80052d8:	e7f0      	b.n	80052bc <_dtoa_r+0x874>
 80052da:	4640      	mov	r0, r8
 80052dc:	f7fb f9a4 	bl	8000628 <__aeabi_i2d>
 80052e0:	4602      	mov	r2, r0
 80052e2:	460b      	mov	r3, r1
 80052e4:	4630      	mov	r0, r6
 80052e6:	4639      	mov	r1, r7
 80052e8:	f7fb fa04 	bl	80006f4 <__aeabi_dmul>
 80052ec:	2300      	movs	r3, #0
 80052ee:	2200      	movs	r2, #0
 80052f0:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80052f4:	f7fb f84c 	bl	8000390 <__adddf3>
 80052f8:	4680      	mov	r8, r0
 80052fa:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80052fe:	2300      	movs	r3, #0
 8005300:	4630      	mov	r0, r6
 8005302:	2200      	movs	r2, #0
 8005304:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8005308:	4639      	mov	r1, r7
 800530a:	f7fb f83f 	bl	800038c <__aeabi_dsub>
 800530e:	4642      	mov	r2, r8
 8005310:	464b      	mov	r3, r9
 8005312:	4682      	mov	sl, r0
 8005314:	468b      	mov	fp, r1
 8005316:	f7fb fc7d 	bl	8000c14 <__aeabi_dcmpgt>
 800531a:	4606      	mov	r6, r0
 800531c:	2800      	cmp	r0, #0
 800531e:	f040 80ff 	bne.w	8005520 <_dtoa_r+0xad8>
 8005322:	4642      	mov	r2, r8
 8005324:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005328:	4650      	mov	r0, sl
 800532a:	4659      	mov	r1, fp
 800532c:	f7fb fc54 	bl	8000bd8 <__aeabi_dcmplt>
 8005330:	2800      	cmp	r0, #0
 8005332:	d065      	beq.n	8005400 <_dtoa_r+0x9b8>
 8005334:	46b0      	mov	r8, r6
 8005336:	9d05      	ldr	r5, [sp, #20]
 8005338:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800533c:	43ed      	mvns	r5, r5
 800533e:	9504      	str	r5, [sp, #16]
 8005340:	2500      	movs	r5, #0
 8005342:	e612      	b.n	8004f6a <_dtoa_r+0x522>
 8005344:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005346:	2a00      	cmp	r2, #0
 8005348:	f040 815f 	bne.w	800560a <_dtoa_r+0xbc2>
 800534c:	2500      	movs	r5, #0
 800534e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8005352:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8005356:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800535a:	e006      	b.n	800536a <_dtoa_r+0x922>
 800535c:	4649      	mov	r1, r9
 800535e:	4620      	mov	r0, r4
 8005360:	220a      	movs	r2, #10
 8005362:	2300      	movs	r3, #0
 8005364:	f001 f84c 	bl	8006400 <__multadd>
 8005368:	4681      	mov	r9, r0
 800536a:	4648      	mov	r0, r9
 800536c:	4631      	mov	r1, r6
 800536e:	f7ff fad5 	bl	800491c <quorem>
 8005372:	3030      	adds	r0, #48	; 0x30
 8005374:	f80b 0005 	strb.w	r0, [fp, r5]
 8005378:	3501      	adds	r5, #1
 800537a:	4555      	cmp	r5, sl
 800537c:	dbee      	blt.n	800535c <_dtoa_r+0x914>
 800537e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005380:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8005384:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8005388:	2d01      	cmp	r5, #1
 800538a:	bfac      	ite	ge
 800538c:	44ab      	addge	fp, r5
 800538e:	f10b 0b01 	addlt.w	fp, fp, #1
 8005392:	4607      	mov	r7, r0
 8005394:	2500      	movs	r5, #0
 8005396:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005398:	2201      	movs	r2, #1
 800539a:	4620      	mov	r0, r4
 800539c:	f001 f9cc 	bl	8006738 <__lshift>
 80053a0:	4631      	mov	r1, r6
 80053a2:	900b      	str	r0, [sp, #44]	; 0x2c
 80053a4:	f001 fa26 	bl	80067f4 <__mcmp>
 80053a8:	2800      	cmp	r0, #0
 80053aa:	f340 826e 	ble.w	800588a <_dtoa_r+0xe42>
 80053ae:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 80053b2:	9907      	ldr	r1, [sp, #28]
 80053b4:	e005      	b.n	80053c2 <_dtoa_r+0x97a>
 80053b6:	4299      	cmp	r1, r3
 80053b8:	f000 8223 	beq.w	8005802 <_dtoa_r+0xdba>
 80053bc:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80053c0:	469b      	mov	fp, r3
 80053c2:	2a39      	cmp	r2, #57	; 0x39
 80053c4:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80053c8:	d0f5      	beq.n	80053b6 <_dtoa_r+0x96e>
 80053ca:	3201      	adds	r2, #1
 80053cc:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80053d0:	701a      	strb	r2, [r3, #0]
 80053d2:	f8cd b01c 	str.w	fp, [sp, #28]
 80053d6:	e5c8      	b.n	8004f6a <_dtoa_r+0x522>
 80053d8:	231c      	movs	r3, #28
 80053da:	990a      	ldr	r1, [sp, #40]	; 0x28
 80053dc:	9a08      	ldr	r2, [sp, #32]
 80053de:	4419      	add	r1, r3
 80053e0:	441a      	add	r2, r3
 80053e2:	910a      	str	r1, [sp, #40]	; 0x28
 80053e4:	441d      	add	r5, r3
 80053e6:	9208      	str	r2, [sp, #32]
 80053e8:	e580      	b.n	8004eec <_dtoa_r+0x4a4>
 80053ea:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 80053ee:	f04f 0802 	mov.w	r8, #2
 80053f2:	e67c      	b.n	80050ee <_dtoa_r+0x6a6>
 80053f4:	4629      	mov	r1, r5
 80053f6:	4620      	mov	r0, r4
 80053f8:	f000 fff8 	bl	80063ec <_Bfree>
 80053fc:	e5c1      	b.n	8004f82 <_dtoa_r+0x53a>
 80053fe:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005400:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8005404:	e450      	b.n	8004ca8 <_dtoa_r+0x260>
 8005406:	9e04      	ldr	r6, [sp, #16]
 8005408:	4275      	negs	r5, r6
 800540a:	2d00      	cmp	r5, #0
 800540c:	f000 819a 	beq.w	8005744 <_dtoa_r+0xcfc>
 8005410:	f247 2380 	movw	r3, #29312	; 0x7280
 8005414:	f005 020f 	and.w	r2, r5, #15
 8005418:	f6c0 0300 	movt	r3, #2048	; 0x800
 800541c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005424:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005428:	f7fb f964 	bl	80006f4 <__aeabi_dmul>
 800542c:	112d      	asrs	r5, r5, #4
 800542e:	4606      	mov	r6, r0
 8005430:	460f      	mov	r7, r1
 8005432:	f000 829c 	beq.w	800596e <_dtoa_r+0xf26>
 8005436:	f247 3948 	movw	r9, #29512	; 0x7348
 800543a:	f6c0 0900 	movt	r9, #2048	; 0x800
 800543e:	f04f 0802 	mov.w	r8, #2
 8005442:	07ee      	lsls	r6, r5, #31
 8005444:	d505      	bpl.n	8005452 <_dtoa_r+0xa0a>
 8005446:	e9d9 2300 	ldrd	r2, r3, [r9]
 800544a:	f7fb f953 	bl	80006f4 <__aeabi_dmul>
 800544e:	f108 0801 	add.w	r8, r8, #1
 8005452:	106d      	asrs	r5, r5, #1
 8005454:	f109 0908 	add.w	r9, r9, #8
 8005458:	d1f3      	bne.n	8005442 <_dtoa_r+0x9fa>
 800545a:	4606      	mov	r6, r0
 800545c:	460f      	mov	r7, r1
 800545e:	e663      	b.n	8005128 <_dtoa_r+0x6e0>
 8005460:	f10c 3bff 	add.w	fp, ip, #4294967295	; 0xffffffff
 8005464:	eb03 01cb 	add.w	r1, r3, fp, lsl #3
 8005468:	4642      	mov	r2, r8
 800546a:	464b      	mov	r3, r9
 800546c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005470:	f8cd c004 	str.w	ip, [sp, #4]
 8005474:	f7fb f93e 	bl	80006f4 <__aeabi_dmul>
 8005478:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800547c:	4639      	mov	r1, r7
 800547e:	4630      	mov	r0, r6
 8005480:	f7fb fbd2 	bl	8000c28 <__aeabi_d2iz>
 8005484:	4605      	mov	r5, r0
 8005486:	f7fb f8cf 	bl	8000628 <__aeabi_i2d>
 800548a:	4602      	mov	r2, r0
 800548c:	460b      	mov	r3, r1
 800548e:	4630      	mov	r0, r6
 8005490:	4639      	mov	r1, r7
 8005492:	f7fa ff7b 	bl	800038c <__aeabi_dsub>
 8005496:	f8dd e01c 	ldr.w	lr, [sp, #28]
 800549a:	3530      	adds	r5, #48	; 0x30
 800549c:	f88e 5000 	strb.w	r5, [lr]
 80054a0:	f8dd c004 	ldr.w	ip, [sp, #4]
 80054a4:	f1bc 0f01 	cmp.w	ip, #1
 80054a8:	4606      	mov	r6, r0
 80054aa:	460f      	mov	r7, r1
 80054ac:	f10e 0a01 	add.w	sl, lr, #1
 80054b0:	d01f      	beq.n	80054f2 <_dtoa_r+0xaaa>
 80054b2:	9d07      	ldr	r5, [sp, #28]
 80054b4:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80054b8:	44e1      	add	r9, ip
 80054ba:	2300      	movs	r3, #0
 80054bc:	2200      	movs	r2, #0
 80054be:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80054c2:	f7fb f917 	bl	80006f4 <__aeabi_dmul>
 80054c6:	460f      	mov	r7, r1
 80054c8:	4606      	mov	r6, r0
 80054ca:	f7fb fbad 	bl	8000c28 <__aeabi_d2iz>
 80054ce:	4680      	mov	r8, r0
 80054d0:	f7fb f8aa 	bl	8000628 <__aeabi_i2d>
 80054d4:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80054d8:	4602      	mov	r2, r0
 80054da:	460b      	mov	r3, r1
 80054dc:	4630      	mov	r0, r6
 80054de:	4639      	mov	r1, r7
 80054e0:	f7fa ff54 	bl	800038c <__aeabi_dsub>
 80054e4:	f805 8f01 	strb.w	r8, [r5, #1]!
 80054e8:	454d      	cmp	r5, r9
 80054ea:	d1e6      	bne.n	80054ba <_dtoa_r+0xa72>
 80054ec:	4606      	mov	r6, r0
 80054ee:	460f      	mov	r7, r1
 80054f0:	44da      	add	sl, fp
 80054f2:	2300      	movs	r3, #0
 80054f4:	2200      	movs	r2, #0
 80054f6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80054fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80054fe:	f7fa ff47 	bl	8000390 <__adddf3>
 8005502:	4632      	mov	r2, r6
 8005504:	463b      	mov	r3, r7
 8005506:	f7fb fb67 	bl	8000bd8 <__aeabi_dcmplt>
 800550a:	2800      	cmp	r0, #0
 800550c:	f000 815c 	beq.w	80057c8 <_dtoa_r+0xd80>
 8005510:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8005514:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 8005518:	f8cd a01c 	str.w	sl, [sp, #28]
 800551c:	4652      	mov	r2, sl
 800551e:	e475      	b.n	8004e0c <_dtoa_r+0x3c4>
 8005520:	2600      	movs	r6, #0
 8005522:	46b0      	mov	r8, r6
 8005524:	e516      	b.n	8004f54 <_dtoa_r+0x50c>
 8005526:	6933      	ldr	r3, [r6, #16]
 8005528:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800552c:	6918      	ldr	r0, [r3, #16]
 800552e:	f000 ffb3 	bl	8006498 <__hi0bits>
 8005532:	f1c0 0020 	rsb	r0, r0, #32
 8005536:	e4c3      	b.n	8004ec0 <_dtoa_r+0x478>
 8005538:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800553a:	4631      	mov	r1, r6
 800553c:	f001 f95a 	bl	80067f4 <__mcmp>
 8005540:	2800      	cmp	r0, #0
 8005542:	f6bf ace9 	bge.w	8004f18 <_dtoa_r+0x4d0>
 8005546:	f8dd e010 	ldr.w	lr, [sp, #16]
 800554a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800554c:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8005550:	4620      	mov	r0, r4
 8005552:	220a      	movs	r2, #10
 8005554:	2300      	movs	r3, #0
 8005556:	f8cd e010 	str.w	lr, [sp, #16]
 800555a:	f000 ff51 	bl	8006400 <__multadd>
 800555e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005560:	900b      	str	r0, [sp, #44]	; 0x2c
 8005562:	2900      	cmp	r1, #0
 8005564:	d13b      	bne.n	80055de <_dtoa_r+0xb96>
 8005566:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005568:	2d00      	cmp	r5, #0
 800556a:	dc03      	bgt.n	8005574 <_dtoa_r+0xb2c>
 800556c:	9d02      	ldr	r5, [sp, #8]
 800556e:	2d02      	cmp	r5, #2
 8005570:	f300 8208 	bgt.w	8005984 <_dtoa_r+0xf3c>
 8005574:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005576:	9509      	str	r5, [sp, #36]	; 0x24
 8005578:	e6e8      	b.n	800534c <_dtoa_r+0x904>
 800557a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800557c:	2d00      	cmp	r5, #0
 800557e:	f040 8194 	bne.w	80058aa <_dtoa_r+0xe62>
 8005582:	2300      	movs	r3, #0
 8005584:	2200      	movs	r2, #0
 8005586:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800558a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800558e:	f7fb f8b1 	bl	80006f4 <__aeabi_dmul>
 8005592:	4652      	mov	r2, sl
 8005594:	465b      	mov	r3, fp
 8005596:	f7fb fb33 	bl	8000c00 <__aeabi_dcmpge>
 800559a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800559c:	46b0      	mov	r8, r6
 800559e:	2800      	cmp	r0, #0
 80055a0:	f47f aec9 	bne.w	8005336 <_dtoa_r+0x8ee>
 80055a4:	e4d6      	b.n	8004f54 <_dtoa_r+0x50c>
 80055a6:	f1ba 0f00 	cmp.w	sl, #0
 80055aa:	f47f ac83 	bne.w	8004eb4 <_dtoa_r+0x46c>
 80055ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055b2:	4657      	mov	r7, sl
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f47f ac7e 	bne.w	8004eb6 <_dtoa_r+0x46e>
 80055ba:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80055be:	0d3f      	lsrs	r7, r7, #20
 80055c0:	053f      	lsls	r7, r7, #20
 80055c2:	2f00      	cmp	r7, #0
 80055c4:	f43f ac77 	beq.w	8004eb6 <_dtoa_r+0x46e>
 80055c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055ca:	f8dd e020 	ldr.w	lr, [sp, #32]
 80055ce:	3301      	adds	r3, #1
 80055d0:	f10e 0e01 	add.w	lr, lr, #1
 80055d4:	930a      	str	r3, [sp, #40]	; 0x28
 80055d6:	f8cd e020 	str.w	lr, [sp, #32]
 80055da:	2701      	movs	r7, #1
 80055dc:	e46b      	b.n	8004eb6 <_dtoa_r+0x46e>
 80055de:	2300      	movs	r3, #0
 80055e0:	4641      	mov	r1, r8
 80055e2:	220a      	movs	r2, #10
 80055e4:	4620      	mov	r0, r4
 80055e6:	f000 ff0b 	bl	8006400 <__multadd>
 80055ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80055ec:	f8dd e008 	ldr.w	lr, [sp, #8]
 80055f0:	2a00      	cmp	r2, #0
 80055f2:	bfcc      	ite	gt
 80055f4:	2300      	movgt	r3, #0
 80055f6:	2301      	movle	r3, #1
 80055f8:	f1be 0f02 	cmp.w	lr, #2
 80055fc:	bfd8      	it	le
 80055fe:	2300      	movle	r3, #0
 8005600:	4680      	mov	r8, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	f040 81be 	bne.w	8005984 <_dtoa_r+0xf3c>
 8005608:	9209      	str	r2, [sp, #36]	; 0x24
 800560a:	2d00      	cmp	r5, #0
 800560c:	dd05      	ble.n	800561a <_dtoa_r+0xbd2>
 800560e:	4641      	mov	r1, r8
 8005610:	462a      	mov	r2, r5
 8005612:	4620      	mov	r0, r4
 8005614:	f001 f890 	bl	8006738 <__lshift>
 8005618:	4680      	mov	r8, r0
 800561a:	46c4      	mov	ip, r8
 800561c:	2f00      	cmp	r7, #0
 800561e:	f040 8157 	bne.w	80058d0 <_dtoa_r+0xe88>
 8005622:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005624:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8005628:	9907      	ldr	r1, [sp, #28]
 800562a:	44ae      	add	lr, r5
 800562c:	f00a 0501 	and.w	r5, sl, #1
 8005630:	9509      	str	r5, [sp, #36]	; 0x24
 8005632:	4637      	mov	r7, r6
 8005634:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8005638:	1c4d      	adds	r5, r1, #1
 800563a:	46e1      	mov	r9, ip
 800563c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800563e:	e00a      	b.n	8005656 <_dtoa_r+0xc0e>
 8005640:	f000 fede 	bl	8006400 <__multadd>
 8005644:	4649      	mov	r1, r9
 8005646:	4680      	mov	r8, r0
 8005648:	220a      	movs	r2, #10
 800564a:	4620      	mov	r0, r4
 800564c:	2300      	movs	r3, #0
 800564e:	f000 fed7 	bl	8006400 <__multadd>
 8005652:	4681      	mov	r9, r0
 8005654:	3501      	adds	r5, #1
 8005656:	4639      	mov	r1, r7
 8005658:	4630      	mov	r0, r6
 800565a:	f7ff f95f 	bl	800491c <quorem>
 800565e:	4641      	mov	r1, r8
 8005660:	4682      	mov	sl, r0
 8005662:	4630      	mov	r0, r6
 8005664:	f001 f8c6 	bl	80067f4 <__mcmp>
 8005668:	464a      	mov	r2, r9
 800566a:	4683      	mov	fp, r0
 800566c:	4639      	mov	r1, r7
 800566e:	4620      	mov	r0, r4
 8005670:	f001 f8e2 	bl	8006838 <__mdiff>
 8005674:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 8005678:	9205      	str	r2, [sp, #20]
 800567a:	68c2      	ldr	r2, [r0, #12]
 800567c:	f105 3eff 	add.w	lr, r5, #4294967295	; 0xffffffff
 8005680:	4603      	mov	r3, r0
 8005682:	f8cd e020 	str.w	lr, [sp, #32]
 8005686:	2a00      	cmp	r2, #0
 8005688:	d13e      	bne.n	8005708 <_dtoa_r+0xcc0>
 800568a:	4619      	mov	r1, r3
 800568c:	4630      	mov	r0, r6
 800568e:	9301      	str	r3, [sp, #4]
 8005690:	f001 f8b0 	bl	80067f4 <__mcmp>
 8005694:	9b01      	ldr	r3, [sp, #4]
 8005696:	4602      	mov	r2, r0
 8005698:	4619      	mov	r1, r3
 800569a:	4620      	mov	r0, r4
 800569c:	9201      	str	r2, [sp, #4]
 800569e:	f000 fea5 	bl	80063ec <_Bfree>
 80056a2:	9a01      	ldr	r2, [sp, #4]
 80056a4:	9902      	ldr	r1, [sp, #8]
 80056a6:	4311      	orrs	r1, r2
 80056a8:	d103      	bne.n	80056b2 <_dtoa_r+0xc6a>
 80056aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f000 814d 	beq.w	800594c <_dtoa_r+0xf04>
 80056b2:	f1bb 0f00 	cmp.w	fp, #0
 80056b6:	f2c0 80ba 	blt.w	800582e <_dtoa_r+0xde6>
 80056ba:	9b02      	ldr	r3, [sp, #8]
 80056bc:	ea5b 0303 	orrs.w	r3, fp, r3
 80056c0:	d103      	bne.n	80056ca <_dtoa_r+0xc82>
 80056c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056c4:	2900      	cmp	r1, #0
 80056c6:	f000 80b2 	beq.w	800582e <_dtoa_r+0xde6>
 80056ca:	2a00      	cmp	r2, #0
 80056cc:	f300 811d 	bgt.w	800590a <_dtoa_r+0xec2>
 80056d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056d2:	9a05      	ldr	r2, [sp, #20]
 80056d4:	429d      	cmp	r5, r3
 80056d6:	f805 2c01 	strb.w	r2, [r5, #-1]
 80056da:	46ab      	mov	fp, r5
 80056dc:	f000 8127 	beq.w	800592e <_dtoa_r+0xee6>
 80056e0:	4631      	mov	r1, r6
 80056e2:	220a      	movs	r2, #10
 80056e4:	2300      	movs	r3, #0
 80056e6:	4620      	mov	r0, r4
 80056e8:	f000 fe8a 	bl	8006400 <__multadd>
 80056ec:	45c8      	cmp	r8, r9
 80056ee:	4606      	mov	r6, r0
 80056f0:	4641      	mov	r1, r8
 80056f2:	4620      	mov	r0, r4
 80056f4:	f04f 020a 	mov.w	r2, #10
 80056f8:	f04f 0300 	mov.w	r3, #0
 80056fc:	d1a0      	bne.n	8005640 <_dtoa_r+0xbf8>
 80056fe:	f000 fe7f 	bl	8006400 <__multadd>
 8005702:	4680      	mov	r8, r0
 8005704:	4681      	mov	r9, r0
 8005706:	e7a5      	b.n	8005654 <_dtoa_r+0xc0c>
 8005708:	2201      	movs	r2, #1
 800570a:	e7c5      	b.n	8005698 <_dtoa_r+0xc50>
 800570c:	2601      	movs	r6, #1
 800570e:	960d      	str	r6, [sp, #52]	; 0x34
 8005710:	e4a2      	b.n	8005058 <_dtoa_r+0x610>
 8005712:	2e0e      	cmp	r6, #14
 8005714:	bf8c      	ite	hi
 8005716:	2300      	movhi	r3, #0
 8005718:	2301      	movls	r3, #1
 800571a:	2100      	movs	r1, #0
 800571c:	401d      	ands	r5, r3
 800571e:	6461      	str	r1, [r4, #68]	; 0x44
 8005720:	e4b9      	b.n	8005096 <_dtoa_r+0x64e>
 8005722:	2301      	movs	r3, #1
 8005724:	930e      	str	r3, [sp, #56]	; 0x38
 8005726:	9309      	str	r3, [sp, #36]	; 0x24
 8005728:	9305      	str	r3, [sp, #20]
 800572a:	e7f6      	b.n	800571a <_dtoa_r+0xcd2>
 800572c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800572e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005730:	4620      	mov	r0, r4
 8005732:	f000 ffb1 	bl	8006698 <__pow5mult>
 8005736:	900b      	str	r0, [sp, #44]	; 0x2c
 8005738:	f7ff bbaa 	b.w	8004e90 <_dtoa_r+0x448>
 800573c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8005740:	9507      	str	r5, [sp, #28]
 8005742:	e422      	b.n	8004f8a <_dtoa_r+0x542>
 8005744:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005748:	f04f 0802 	mov.w	r8, #2
 800574c:	e4ec      	b.n	8005128 <_dtoa_r+0x6e0>
 800574e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005750:	2d00      	cmp	r5, #0
 8005752:	f43f adc2 	beq.w	80052da <_dtoa_r+0x892>
 8005756:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005758:	2d00      	cmp	r5, #0
 800575a:	f77f ae51 	ble.w	8005400 <_dtoa_r+0x9b8>
 800575e:	2300      	movs	r3, #0
 8005760:	2200      	movs	r2, #0
 8005762:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005766:	4630      	mov	r0, r6
 8005768:	4639      	mov	r1, r7
 800576a:	f7fa ffc3 	bl	80006f4 <__aeabi_dmul>
 800576e:	4606      	mov	r6, r0
 8005770:	f108 0001 	add.w	r0, r8, #1
 8005774:	460f      	mov	r7, r1
 8005776:	f7fa ff57 	bl	8000628 <__aeabi_i2d>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4630      	mov	r0, r6
 8005780:	4639      	mov	r1, r7
 8005782:	f7fa ffb7 	bl	80006f4 <__aeabi_dmul>
 8005786:	2300      	movs	r3, #0
 8005788:	2200      	movs	r2, #0
 800578a:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800578e:	f7fa fdff 	bl	8000390 <__adddf3>
 8005792:	9d04      	ldr	r5, [sp, #16]
 8005794:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8005798:	3d01      	subs	r5, #1
 800579a:	4680      	mov	r8, r0
 800579c:	9516      	str	r5, [sp, #88]	; 0x58
 800579e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80057a2:	e4e6      	b.n	8005172 <_dtoa_r+0x72a>
 80057a4:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80057a6:	9207      	str	r2, [sp, #28]
 80057a8:	2230      	movs	r2, #48	; 0x30
 80057aa:	f889 2000 	strb.w	r2, [r9]
 80057ae:	3501      	adds	r5, #1
 80057b0:	2231      	movs	r2, #49	; 0x31
 80057b2:	9504      	str	r5, [sp, #16]
 80057b4:	701a      	strb	r2, [r3, #0]
 80057b6:	f7ff bbe8 	b.w	8004f8a <_dtoa_r+0x542>
 80057ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80057bc:	4620      	mov	r0, r4
 80057be:	f000 ff6b 	bl	8006698 <__pow5mult>
 80057c2:	900b      	str	r0, [sp, #44]	; 0x2c
 80057c4:	f7ff bb64 	b.w	8004e90 <_dtoa_r+0x448>
 80057c8:	2100      	movs	r1, #0
 80057ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80057ce:	2000      	movs	r0, #0
 80057d0:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 80057d4:	f7fa fdda 	bl	800038c <__aeabi_dsub>
 80057d8:	4632      	mov	r2, r6
 80057da:	463b      	mov	r3, r7
 80057dc:	f7fb fa1a 	bl	8000c14 <__aeabi_dcmpgt>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	f43f ae0d 	beq.w	8005400 <_dtoa_r+0x9b8>
 80057e6:	4653      	mov	r3, sl
 80057e8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80057ec:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80057f0:	2a30      	cmp	r2, #48	; 0x30
 80057f2:	d0f8      	beq.n	80057e6 <_dtoa_r+0xd9e>
 80057f4:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80057f6:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80057fa:	9504      	str	r5, [sp, #16]
 80057fc:	9307      	str	r3, [sp, #28]
 80057fe:	f7ff bbc4 	b.w	8004f8a <_dtoa_r+0x542>
 8005802:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005806:	9907      	ldr	r1, [sp, #28]
 8005808:	f8cd b01c 	str.w	fp, [sp, #28]
 800580c:	2331      	movs	r3, #49	; 0x31
 800580e:	f10e 0e01 	add.w	lr, lr, #1
 8005812:	f8cd e010 	str.w	lr, [sp, #16]
 8005816:	700b      	strb	r3, [r1, #0]
 8005818:	4689      	mov	r9, r1
 800581a:	f7ff bba6 	b.w	8004f6a <_dtoa_r+0x522>
 800581e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8005820:	2d00      	cmp	r5, #0
 8005822:	d06b      	beq.n	80058fc <_dtoa_r+0xeb4>
 8005824:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005828:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800582a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800582c:	e404      	b.n	8005038 <_dtoa_r+0x5f0>
 800582e:	2a00      	cmp	r2, #0
 8005830:	960b      	str	r6, [sp, #44]	; 0x2c
 8005832:	46cc      	mov	ip, r9
 8005834:	463e      	mov	r6, r7
 8005836:	9f05      	ldr	r7, [sp, #20]
 8005838:	dd13      	ble.n	8005862 <_dtoa_r+0xe1a>
 800583a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800583c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005840:	2201      	movs	r2, #1
 8005842:	4620      	mov	r0, r4
 8005844:	f000 ff78 	bl	8006738 <__lshift>
 8005848:	4631      	mov	r1, r6
 800584a:	900b      	str	r0, [sp, #44]	; 0x2c
 800584c:	f000 ffd2 	bl	80067f4 <__mcmp>
 8005850:	2800      	cmp	r0, #0
 8005852:	f8dd c004 	ldr.w	ip, [sp, #4]
 8005856:	f340 8084 	ble.w	8005962 <_dtoa_r+0xf1a>
 800585a:	2f39      	cmp	r7, #57	; 0x39
 800585c:	d06d      	beq.n	800593a <_dtoa_r+0xef2>
 800585e:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 8005862:	9b08      	ldr	r3, [sp, #32]
 8005864:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8005868:	701f      	strb	r7, [r3, #0]
 800586a:	1c59      	adds	r1, r3, #1
 800586c:	4645      	mov	r5, r8
 800586e:	9107      	str	r1, [sp, #28]
 8005870:	46e0      	mov	r8, ip
 8005872:	f7ff bb7a 	b.w	8004f6a <_dtoa_r+0x522>
 8005876:	f8cd 9000 	str.w	r9, [sp]
 800587a:	9d00      	ldr	r5, [sp, #0]
 800587c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8005880:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005882:	9507      	str	r5, [sp, #28]
 8005884:	462a      	mov	r2, r5
 8005886:	f7ff bac1 	b.w	8004e0c <_dtoa_r+0x3c4>
 800588a:	d102      	bne.n	8005892 <_dtoa_r+0xe4a>
 800588c:	07fb      	lsls	r3, r7, #31
 800588e:	f53f ad8e 	bmi.w	80053ae <_dtoa_r+0x966>
 8005892:	465b      	mov	r3, fp
 8005894:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005898:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800589c:	2a30      	cmp	r2, #48	; 0x30
 800589e:	d0f8      	beq.n	8005892 <_dtoa_r+0xe4a>
 80058a0:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80058a4:	9307      	str	r3, [sp, #28]
 80058a6:	f7ff bb60 	b.w	8004f6a <_dtoa_r+0x522>
 80058aa:	2600      	movs	r6, #0
 80058ac:	e542      	b.n	8005334 <_dtoa_r+0x8ec>
 80058ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058b2:	4632      	mov	r2, r6
 80058b4:	463b      	mov	r3, r7
 80058b6:	f7fb f985 	bl	8000bc4 <__aeabi_dcmpeq>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	f43f af3e 	beq.w	800573c <_dtoa_r+0xcf4>
 80058c0:	f018 0f01 	tst.w	r8, #1
 80058c4:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80058c8:	f43f af3a 	beq.w	8005740 <_dtoa_r+0xcf8>
 80058cc:	f7ff ba91 	b.w	8004df2 <_dtoa_r+0x3aa>
 80058d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80058d4:	4620      	mov	r0, r4
 80058d6:	f000 fd63 	bl	80063a0 <_Balloc>
 80058da:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80058de:	1c9a      	adds	r2, r3, #2
 80058e0:	4605      	mov	r5, r0
 80058e2:	0092      	lsls	r2, r2, #2
 80058e4:	f108 010c 	add.w	r1, r8, #12
 80058e8:	300c      	adds	r0, #12
 80058ea:	f7fa fcb1 	bl	8000250 <memcpy>
 80058ee:	4620      	mov	r0, r4
 80058f0:	4629      	mov	r1, r5
 80058f2:	2201      	movs	r2, #1
 80058f4:	f000 ff20 	bl	8006738 <__lshift>
 80058f8:	4684      	mov	ip, r0
 80058fa:	e692      	b.n	8005622 <_dtoa_r+0xbda>
 80058fc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80058fe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005900:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005902:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005906:	f7ff bb97 	b.w	8005038 <_dtoa_r+0x5f0>
 800590a:	960b      	str	r6, [sp, #44]	; 0x2c
 800590c:	463e      	mov	r6, r7
 800590e:	9f05      	ldr	r7, [sp, #20]
 8005910:	2f39      	cmp	r7, #57	; 0x39
 8005912:	46cc      	mov	ip, r9
 8005914:	d011      	beq.n	800593a <_dtoa_r+0xef2>
 8005916:	9908      	ldr	r1, [sp, #32]
 8005918:	9d08      	ldr	r5, [sp, #32]
 800591a:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800591e:	3701      	adds	r7, #1
 8005920:	3101      	adds	r1, #1
 8005922:	702f      	strb	r7, [r5, #0]
 8005924:	9107      	str	r1, [sp, #28]
 8005926:	4645      	mov	r5, r8
 8005928:	46e0      	mov	r8, ip
 800592a:	f7ff bb1e 	b.w	8004f6a <_dtoa_r+0x522>
 800592e:	960b      	str	r6, [sp, #44]	; 0x2c
 8005930:	4645      	mov	r5, r8
 8005932:	463e      	mov	r6, r7
 8005934:	46c8      	mov	r8, r9
 8005936:	9f05      	ldr	r7, [sp, #20]
 8005938:	e52d      	b.n	8005396 <_dtoa_r+0x94e>
 800593a:	9b08      	ldr	r3, [sp, #32]
 800593c:	9907      	ldr	r1, [sp, #28]
 800593e:	2239      	movs	r2, #57	; 0x39
 8005940:	4645      	mov	r5, r8
 8005942:	701a      	strb	r2, [r3, #0]
 8005944:	46e0      	mov	r8, ip
 8005946:	f103 0b01 	add.w	fp, r3, #1
 800594a:	e53a      	b.n	80053c2 <_dtoa_r+0x97a>
 800594c:	960b      	str	r6, [sp, #44]	; 0x2c
 800594e:	463e      	mov	r6, r7
 8005950:	9f05      	ldr	r7, [sp, #20]
 8005952:	2f39      	cmp	r7, #57	; 0x39
 8005954:	46cc      	mov	ip, r9
 8005956:	d0f0      	beq.n	800593a <_dtoa_r+0xef2>
 8005958:	f1bb 0f00 	cmp.w	fp, #0
 800595c:	f73f af7f 	bgt.w	800585e <_dtoa_r+0xe16>
 8005960:	e77f      	b.n	8005862 <_dtoa_r+0xe1a>
 8005962:	f47f af7e 	bne.w	8005862 <_dtoa_r+0xe1a>
 8005966:	07fa      	lsls	r2, r7, #31
 8005968:	f57f af7b 	bpl.w	8005862 <_dtoa_r+0xe1a>
 800596c:	e775      	b.n	800585a <_dtoa_r+0xe12>
 800596e:	f04f 0802 	mov.w	r8, #2
 8005972:	f7ff bbd9 	b.w	8005128 <_dtoa_r+0x6e0>
 8005976:	9e00      	ldr	r6, [sp, #0]
 8005978:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800597c:	9607      	str	r6, [sp, #28]
 800597e:	4632      	mov	r2, r6
 8005980:	f7ff ba44 	b.w	8004e0c <_dtoa_r+0x3c4>
 8005984:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005986:	9509      	str	r5, [sp, #36]	; 0x24
 8005988:	f7ff bad2 	b.w	8004f30 <_dtoa_r+0x4e8>
 800598c:	f43f aaae 	beq.w	8004eec <_dtoa_r+0x4a4>
 8005990:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8005994:	e521      	b.n	80053da <_dtoa_r+0x992>
 8005996:	bf00      	nop

08005998 <_fclose_r>:
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	460c      	mov	r4, r1
 800599c:	4605      	mov	r5, r0
 800599e:	b131      	cbz	r1, 80059ae <_fclose_r+0x16>
 80059a0:	b110      	cbz	r0, 80059a8 <_fclose_r+0x10>
 80059a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d030      	beq.n	8005a0a <_fclose_r+0x72>
 80059a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059ac:	b90b      	cbnz	r3, 80059b2 <_fclose_r+0x1a>
 80059ae:	2000      	movs	r0, #0
 80059b0:	bd70      	pop	{r4, r5, r6, pc}
 80059b2:	4628      	mov	r0, r5
 80059b4:	4621      	mov	r1, r4
 80059b6:	f000 f8e7 	bl	8005b88 <_fflush_r>
 80059ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80059bc:	4606      	mov	r6, r0
 80059be:	b13b      	cbz	r3, 80059d0 <_fclose_r+0x38>
 80059c0:	4628      	mov	r0, r5
 80059c2:	69e1      	ldr	r1, [r4, #28]
 80059c4:	4798      	blx	r3
 80059c6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
 80059ca:	bf28      	it	cs
 80059cc:	f04f 36ff 	movcs.w	r6, #4294967295	; 0xffffffff
 80059d0:	89a3      	ldrh	r3, [r4, #12]
 80059d2:	061b      	lsls	r3, r3, #24
 80059d4:	d41c      	bmi.n	8005a10 <_fclose_r+0x78>
 80059d6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80059d8:	b141      	cbz	r1, 80059ec <_fclose_r+0x54>
 80059da:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80059de:	4299      	cmp	r1, r3
 80059e0:	d002      	beq.n	80059e8 <_fclose_r+0x50>
 80059e2:	4628      	mov	r0, r5
 80059e4:	f000 f938 	bl	8005c58 <_free_r>
 80059e8:	2300      	movs	r3, #0
 80059ea:	6323      	str	r3, [r4, #48]	; 0x30
 80059ec:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80059ee:	b121      	cbz	r1, 80059fa <_fclose_r+0x62>
 80059f0:	4628      	mov	r0, r5
 80059f2:	f000 f931 	bl	8005c58 <_free_r>
 80059f6:	2300      	movs	r3, #0
 80059f8:	6463      	str	r3, [r4, #68]	; 0x44
 80059fa:	f7fc ffdd 	bl	80029b8 <__sfp_lock_acquire>
 80059fe:	2300      	movs	r3, #0
 8005a00:	81a3      	strh	r3, [r4, #12]
 8005a02:	f7fc ffdb 	bl	80029bc <__sfp_lock_release>
 8005a06:	4630      	mov	r0, r6
 8005a08:	bd70      	pop	{r4, r5, r6, pc}
 8005a0a:	f7fc ff59 	bl	80028c0 <__sinit>
 8005a0e:	e7cb      	b.n	80059a8 <_fclose_r+0x10>
 8005a10:	4628      	mov	r0, r5
 8005a12:	6921      	ldr	r1, [r4, #16]
 8005a14:	f000 f920 	bl	8005c58 <_free_r>
 8005a18:	e7dd      	b.n	80059d6 <_fclose_r+0x3e>
 8005a1a:	bf00      	nop

08005a1c <fclose>:
 8005a1c:	f240 4328 	movw	r3, #1064	; 0x428
 8005a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a24:	4601      	mov	r1, r0
 8005a26:	6818      	ldr	r0, [r3, #0]
 8005a28:	f7ff bfb6 	b.w	8005998 <_fclose_r>

08005a2c <__sflush_r>:
 8005a2c:	898b      	ldrh	r3, [r1, #12]
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a34:	460d      	mov	r5, r1
 8005a36:	0711      	lsls	r1, r2, #28
 8005a38:	4680      	mov	r8, r0
 8005a3a:	d43c      	bmi.n	8005ab6 <__sflush_r+0x8a>
 8005a3c:	686a      	ldr	r2, [r5, #4]
 8005a3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a42:	2a00      	cmp	r2, #0
 8005a44:	81ab      	strh	r3, [r5, #12]
 8005a46:	dd5a      	ble.n	8005afe <__sflush_r+0xd2>
 8005a48:	6aac      	ldr	r4, [r5, #40]	; 0x28
 8005a4a:	2c00      	cmp	r4, #0
 8005a4c:	d04c      	beq.n	8005ae8 <__sflush_r+0xbc>
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	f403 5680 	and.w	r6, r3, #4096	; 0x1000
 8005a54:	2200      	movs	r2, #0
 8005a56:	b2b6      	uxth	r6, r6
 8005a58:	f8d8 7000 	ldr.w	r7, [r8]
 8005a5c:	f8c8 2000 	str.w	r2, [r8]
 8005a60:	2e00      	cmp	r6, #0
 8005a62:	d050      	beq.n	8005b06 <__sflush_r+0xda>
 8005a64:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8005a66:	075e      	lsls	r6, r3, #29
 8005a68:	d505      	bpl.n	8005a76 <__sflush_r+0x4a>
 8005a6a:	6869      	ldr	r1, [r5, #4]
 8005a6c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005a6e:	1a52      	subs	r2, r2, r1
 8005a70:	b10b      	cbz	r3, 8005a76 <__sflush_r+0x4a>
 8005a72:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005a74:	1ad2      	subs	r2, r2, r3
 8005a76:	4640      	mov	r0, r8
 8005a78:	69e9      	ldr	r1, [r5, #28]
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	47a0      	blx	r4
 8005a7e:	1c44      	adds	r4, r0, #1
 8005a80:	d04c      	beq.n	8005b1c <__sflush_r+0xf0>
 8005a82:	89ab      	ldrh	r3, [r5, #12]
 8005a84:	692a      	ldr	r2, [r5, #16]
 8005a86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	602a      	str	r2, [r5, #0]
 8005a90:	04da      	lsls	r2, r3, #19
 8005a92:	81ab      	strh	r3, [r5, #12]
 8005a94:	6069      	str	r1, [r5, #4]
 8005a96:	d44e      	bmi.n	8005b36 <__sflush_r+0x10a>
 8005a98:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8005a9a:	f8c8 7000 	str.w	r7, [r8]
 8005a9e:	b319      	cbz	r1, 8005ae8 <__sflush_r+0xbc>
 8005aa0:	f105 0340 	add.w	r3, r5, #64	; 0x40
 8005aa4:	4299      	cmp	r1, r3
 8005aa6:	d002      	beq.n	8005aae <__sflush_r+0x82>
 8005aa8:	4640      	mov	r0, r8
 8005aaa:	f000 f8d5 	bl	8005c58 <_free_r>
 8005aae:	2000      	movs	r0, #0
 8005ab0:	6328      	str	r0, [r5, #48]	; 0x30
 8005ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ab6:	692e      	ldr	r6, [r5, #16]
 8005ab8:	b1b6      	cbz	r6, 8005ae8 <__sflush_r+0xbc>
 8005aba:	0791      	lsls	r1, r2, #30
 8005abc:	682c      	ldr	r4, [r5, #0]
 8005abe:	bf08      	it	eq
 8005ac0:	696b      	ldreq	r3, [r5, #20]
 8005ac2:	602e      	str	r6, [r5, #0]
 8005ac4:	bf18      	it	ne
 8005ac6:	2300      	movne	r3, #0
 8005ac8:	1ba4      	subs	r4, r4, r6
 8005aca:	60ab      	str	r3, [r5, #8]
 8005acc:	e00a      	b.n	8005ae4 <__sflush_r+0xb8>
 8005ace:	4632      	mov	r2, r6
 8005ad0:	4623      	mov	r3, r4
 8005ad2:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8005ad4:	69e9      	ldr	r1, [r5, #28]
 8005ad6:	4640      	mov	r0, r8
 8005ad8:	47b8      	blx	r7
 8005ada:	2800      	cmp	r0, #0
 8005adc:	ebc0 0404 	rsb	r4, r0, r4
 8005ae0:	4406      	add	r6, r0
 8005ae2:	dd04      	ble.n	8005aee <__sflush_r+0xc2>
 8005ae4:	2c00      	cmp	r4, #0
 8005ae6:	dcf2      	bgt.n	8005ace <__sflush_r+0xa2>
 8005ae8:	2000      	movs	r0, #0
 8005aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aee:	89ab      	ldrh	r3, [r5, #12]
 8005af0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005af4:	81ab      	strh	r3, [r5, #12]
 8005af6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005afa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005afe:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8005b00:	2a00      	cmp	r2, #0
 8005b02:	dca1      	bgt.n	8005a48 <__sflush_r+0x1c>
 8005b04:	e7f0      	b.n	8005ae8 <__sflush_r+0xbc>
 8005b06:	4632      	mov	r2, r6
 8005b08:	2301      	movs	r3, #1
 8005b0a:	4640      	mov	r0, r8
 8005b0c:	69e9      	ldr	r1, [r5, #28]
 8005b0e:	47a0      	blx	r4
 8005b10:	1c43      	adds	r3, r0, #1
 8005b12:	4602      	mov	r2, r0
 8005b14:	d01e      	beq.n	8005b54 <__sflush_r+0x128>
 8005b16:	89ab      	ldrh	r3, [r5, #12]
 8005b18:	6aac      	ldr	r4, [r5, #40]	; 0x28
 8005b1a:	e7a4      	b.n	8005a66 <__sflush_r+0x3a>
 8005b1c:	f8d8 3000 	ldr.w	r3, [r8]
 8005b20:	b95b      	cbnz	r3, 8005b3a <__sflush_r+0x10e>
 8005b22:	89a9      	ldrh	r1, [r5, #12]
 8005b24:	606b      	str	r3, [r5, #4]
 8005b26:	f421 6300 	bic.w	r3, r1, #2048	; 0x800
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	692a      	ldr	r2, [r5, #16]
 8005b2e:	81ab      	strh	r3, [r5, #12]
 8005b30:	04db      	lsls	r3, r3, #19
 8005b32:	602a      	str	r2, [r5, #0]
 8005b34:	d5b0      	bpl.n	8005a98 <__sflush_r+0x6c>
 8005b36:	6528      	str	r0, [r5, #80]	; 0x50
 8005b38:	e7ae      	b.n	8005a98 <__sflush_r+0x6c>
 8005b3a:	2b1d      	cmp	r3, #29
 8005b3c:	d001      	beq.n	8005b42 <__sflush_r+0x116>
 8005b3e:	2b16      	cmp	r3, #22
 8005b40:	d11b      	bne.n	8005b7a <__sflush_r+0x14e>
 8005b42:	89a9      	ldrh	r1, [r5, #12]
 8005b44:	692b      	ldr	r3, [r5, #16]
 8005b46:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	81a9      	strh	r1, [r5, #12]
 8005b4e:	602b      	str	r3, [r5, #0]
 8005b50:	606a      	str	r2, [r5, #4]
 8005b52:	e7a1      	b.n	8005a98 <__sflush_r+0x6c>
 8005b54:	f8d8 3000 	ldr.w	r3, [r8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d0dc      	beq.n	8005b16 <__sflush_r+0xea>
 8005b5c:	2b1d      	cmp	r3, #29
 8005b5e:	bf18      	it	ne
 8005b60:	2b16      	cmpne	r3, #22
 8005b62:	bf15      	itete	ne
 8005b64:	89ab      	ldrhne	r3, [r5, #12]
 8005b66:	f8c8 7000 	streq.w	r7, [r8]
 8005b6a:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8005b6e:	4630      	moveq	r0, r6
 8005b70:	bf1c      	itt	ne
 8005b72:	81ab      	strhne	r3, [r5, #12]
 8005b74:	4610      	movne	r0, r2
 8005b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b7a:	89ab      	ldrh	r3, [r5, #12]
 8005b7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b80:	81ab      	strh	r3, [r5, #12]
 8005b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b86:	bf00      	nop

08005b88 <_fflush_r>:
 8005b88:	b510      	push	{r4, lr}
 8005b8a:	4604      	mov	r4, r0
 8005b8c:	b082      	sub	sp, #8
 8005b8e:	b108      	cbz	r0, 8005b94 <_fflush_r+0xc>
 8005b90:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005b92:	b153      	cbz	r3, 8005baa <_fflush_r+0x22>
 8005b94:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8005b98:	b908      	cbnz	r0, 8005b9e <_fflush_r+0x16>
 8005b9a:	b002      	add	sp, #8
 8005b9c:	bd10      	pop	{r4, pc}
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	b002      	add	sp, #8
 8005ba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ba6:	f7ff bf41 	b.w	8005a2c <__sflush_r>
 8005baa:	9101      	str	r1, [sp, #4]
 8005bac:	f7fc fe88 	bl	80028c0 <__sinit>
 8005bb0:	9901      	ldr	r1, [sp, #4]
 8005bb2:	e7ef      	b.n	8005b94 <_fflush_r+0xc>

08005bb4 <_malloc_trim_r>:
 8005bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bb6:	f240 4430 	movw	r4, #1072	; 0x430
 8005bba:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8005bbe:	460f      	mov	r7, r1
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	f7fd f9d5 	bl	8002f70 <__malloc_lock>
 8005bc6:	68a3      	ldr	r3, [r4, #8]
 8005bc8:	685e      	ldr	r6, [r3, #4]
 8005bca:	f026 0603 	bic.w	r6, r6, #3
 8005bce:	1bf7      	subs	r7, r6, r7
 8005bd0:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 8005bd4:	0b3f      	lsrs	r7, r7, #12
 8005bd6:	3f01      	subs	r7, #1
 8005bd8:	033f      	lsls	r7, r7, #12
 8005bda:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8005bde:	db07      	blt.n	8005bf0 <_malloc_trim_r+0x3c>
 8005be0:	4628      	mov	r0, r5
 8005be2:	2100      	movs	r1, #0
 8005be4:	f7fd fa16 	bl	8003014 <_sbrk_r>
 8005be8:	68a3      	ldr	r3, [r4, #8]
 8005bea:	4433      	add	r3, r6
 8005bec:	4298      	cmp	r0, r3
 8005bee:	d004      	beq.n	8005bfa <_malloc_trim_r+0x46>
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	f7fd f9bf 	bl	8002f74 <__malloc_unlock>
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	4279      	negs	r1, r7
 8005bfe:	f7fd fa09 	bl	8003014 <_sbrk_r>
 8005c02:	3001      	adds	r0, #1
 8005c04:	d010      	beq.n	8005c28 <_malloc_trim_r+0x74>
 8005c06:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8005c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c0e:	68a1      	ldr	r1, [r4, #8]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	1bf6      	subs	r6, r6, r7
 8005c14:	f046 0601 	orr.w	r6, r6, #1
 8005c18:	4628      	mov	r0, r5
 8005c1a:	1bd7      	subs	r7, r2, r7
 8005c1c:	604e      	str	r6, [r1, #4]
 8005c1e:	601f      	str	r7, [r3, #0]
 8005c20:	f7fd f9a8 	bl	8002f74 <__malloc_unlock>
 8005c24:	2001      	movs	r0, #1
 8005c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c28:	4628      	mov	r0, r5
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	f7fd f9f2 	bl	8003014 <_sbrk_r>
 8005c30:	68a3      	ldr	r3, [r4, #8]
 8005c32:	1ac2      	subs	r2, r0, r3
 8005c34:	2a0f      	cmp	r2, #15
 8005c36:	dddb      	ble.n	8005bf0 <_malloc_trim_r+0x3c>
 8005c38:	f640 043c 	movw	r4, #2108	; 0x83c
 8005c3c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8005c40:	f640 11ac 	movw	r1, #2476	; 0x9ac
 8005c44:	6824      	ldr	r4, [r4, #0]
 8005c46:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005c4a:	f042 0201 	orr.w	r2, r2, #1
 8005c4e:	1b00      	subs	r0, r0, r4
 8005c50:	605a      	str	r2, [r3, #4]
 8005c52:	6008      	str	r0, [r1, #0]
 8005c54:	e7cc      	b.n	8005bf0 <_malloc_trim_r+0x3c>
 8005c56:	bf00      	nop

08005c58 <_free_r>:
 8005c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c5c:	460e      	mov	r6, r1
 8005c5e:	4681      	mov	r9, r0
 8005c60:	2900      	cmp	r1, #0
 8005c62:	d060      	beq.n	8005d26 <_free_r+0xce>
 8005c64:	f7fd f984 	bl	8002f70 <__malloc_lock>
 8005c68:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8005c6c:	f1a6 0408 	sub.w	r4, r6, #8
 8005c70:	f021 0301 	bic.w	r3, r1, #1
 8005c74:	18e2      	adds	r2, r4, r3
 8005c76:	f240 4530 	movw	r5, #1072	; 0x430
 8005c7a:	6857      	ldr	r7, [r2, #4]
 8005c7c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8005c80:	f027 0003 	bic.w	r0, r7, #3
 8005c84:	68af      	ldr	r7, [r5, #8]
 8005c86:	4297      	cmp	r7, r2
 8005c88:	d063      	beq.n	8005d52 <_free_r+0xfa>
 8005c8a:	f011 0c01 	ands.w	ip, r1, #1
 8005c8e:	6050      	str	r0, [r2, #4]
 8005c90:	bf18      	it	ne
 8005c92:	2100      	movne	r1, #0
 8005c94:	d111      	bne.n	8005cba <_free_r+0x62>
 8005c96:	f856 1c08 	ldr.w	r1, [r6, #-8]
 8005c9a:	1a64      	subs	r4, r4, r1
 8005c9c:	f105 0808 	add.w	r8, r5, #8
 8005ca0:	68a6      	ldr	r6, [r4, #8]
 8005ca2:	4546      	cmp	r6, r8
 8005ca4:	bf18      	it	ne
 8005ca6:	f8d4 800c 	ldrne.w	r8, [r4, #12]
 8005caa:	440b      	add	r3, r1
 8005cac:	bf1d      	ittte	ne
 8005cae:	f8c6 800c 	strne.w	r8, [r6, #12]
 8005cb2:	4661      	movne	r1, ip
 8005cb4:	f8c8 6008 	strne.w	r6, [r8, #8]
 8005cb8:	2101      	moveq	r1, #1
 8005cba:	1816      	adds	r6, r2, r0
 8005cbc:	6876      	ldr	r6, [r6, #4]
 8005cbe:	07f6      	lsls	r6, r6, #31
 8005cc0:	d408      	bmi.n	8005cd4 <_free_r+0x7c>
 8005cc2:	4403      	add	r3, r0
 8005cc4:	6890      	ldr	r0, [r2, #8]
 8005cc6:	b911      	cbnz	r1, 8005cce <_free_r+0x76>
 8005cc8:	4e49      	ldr	r6, [pc, #292]	; (8005df0 <_free_r+0x198>)
 8005cca:	42b0      	cmp	r0, r6
 8005ccc:	d060      	beq.n	8005d90 <_free_r+0x138>
 8005cce:	68d2      	ldr	r2, [r2, #12]
 8005cd0:	60c2      	str	r2, [r0, #12]
 8005cd2:	6090      	str	r0, [r2, #8]
 8005cd4:	f043 0201 	orr.w	r2, r3, #1
 8005cd8:	6062      	str	r2, [r4, #4]
 8005cda:	50e3      	str	r3, [r4, r3]
 8005cdc:	b9f1      	cbnz	r1, 8005d1c <_free_r+0xc4>
 8005cde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ce2:	d322      	bcc.n	8005d2a <_free_r+0xd2>
 8005ce4:	0a5a      	lsrs	r2, r3, #9
 8005ce6:	2a04      	cmp	r2, #4
 8005ce8:	d85b      	bhi.n	8005da2 <_free_r+0x14a>
 8005cea:	0998      	lsrs	r0, r3, #6
 8005cec:	3038      	adds	r0, #56	; 0x38
 8005cee:	0041      	lsls	r1, r0, #1
 8005cf0:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8005cf4:	f240 4130 	movw	r1, #1072	; 0x430
 8005cf8:	68aa      	ldr	r2, [r5, #8]
 8005cfa:	42aa      	cmp	r2, r5
 8005cfc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005d00:	d05b      	beq.n	8005dba <_free_r+0x162>
 8005d02:	6851      	ldr	r1, [r2, #4]
 8005d04:	f021 0103 	bic.w	r1, r1, #3
 8005d08:	428b      	cmp	r3, r1
 8005d0a:	d202      	bcs.n	8005d12 <_free_r+0xba>
 8005d0c:	6892      	ldr	r2, [r2, #8]
 8005d0e:	4295      	cmp	r5, r2
 8005d10:	d1f7      	bne.n	8005d02 <_free_r+0xaa>
 8005d12:	68d3      	ldr	r3, [r2, #12]
 8005d14:	60e3      	str	r3, [r4, #12]
 8005d16:	60a2      	str	r2, [r4, #8]
 8005d18:	609c      	str	r4, [r3, #8]
 8005d1a:	60d4      	str	r4, [r2, #12]
 8005d1c:	4648      	mov	r0, r9
 8005d1e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d22:	f7fd b927 	b.w	8002f74 <__malloc_unlock>
 8005d26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d2a:	08db      	lsrs	r3, r3, #3
 8005d2c:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 8005d30:	6868      	ldr	r0, [r5, #4]
 8005d32:	6891      	ldr	r1, [r2, #8]
 8005d34:	60e2      	str	r2, [r4, #12]
 8005d36:	2601      	movs	r6, #1
 8005d38:	109b      	asrs	r3, r3, #2
 8005d3a:	fa06 f303 	lsl.w	r3, r6, r3
 8005d3e:	4318      	orrs	r0, r3
 8005d40:	60a1      	str	r1, [r4, #8]
 8005d42:	6068      	str	r0, [r5, #4]
 8005d44:	6094      	str	r4, [r2, #8]
 8005d46:	4648      	mov	r0, r9
 8005d48:	60cc      	str	r4, [r1, #12]
 8005d4a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d4e:	f7fd b911 	b.w	8002f74 <__malloc_unlock>
 8005d52:	07cf      	lsls	r7, r1, #31
 8005d54:	4418      	add	r0, r3
 8005d56:	d407      	bmi.n	8005d68 <_free_r+0x110>
 8005d58:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8005d5c:	1ae4      	subs	r4, r4, r3
 8005d5e:	4418      	add	r0, r3
 8005d60:	68a2      	ldr	r2, [r4, #8]
 8005d62:	68e3      	ldr	r3, [r4, #12]
 8005d64:	60d3      	str	r3, [r2, #12]
 8005d66:	609a      	str	r2, [r3, #8]
 8005d68:	f640 0238 	movw	r2, #2104	; 0x838
 8005d6c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005d70:	f040 0101 	orr.w	r1, r0, #1
 8005d74:	6813      	ldr	r3, [r2, #0]
 8005d76:	6061      	str	r1, [r4, #4]
 8005d78:	4298      	cmp	r0, r3
 8005d7a:	60ac      	str	r4, [r5, #8]
 8005d7c:	d3ce      	bcc.n	8005d1c <_free_r+0xc4>
 8005d7e:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8005d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d86:	4648      	mov	r0, r9
 8005d88:	6819      	ldr	r1, [r3, #0]
 8005d8a:	f7ff ff13 	bl	8005bb4 <_malloc_trim_r>
 8005d8e:	e7c5      	b.n	8005d1c <_free_r+0xc4>
 8005d90:	f043 0201 	orr.w	r2, r3, #1
 8005d94:	616c      	str	r4, [r5, #20]
 8005d96:	612c      	str	r4, [r5, #16]
 8005d98:	60e0      	str	r0, [r4, #12]
 8005d9a:	60a0      	str	r0, [r4, #8]
 8005d9c:	6062      	str	r2, [r4, #4]
 8005d9e:	50e3      	str	r3, [r4, r3]
 8005da0:	e7bc      	b.n	8005d1c <_free_r+0xc4>
 8005da2:	2a14      	cmp	r2, #20
 8005da4:	bf9c      	itt	ls
 8005da6:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8005daa:	0041      	lslls	r1, r0, #1
 8005dac:	d9a0      	bls.n	8005cf0 <_free_r+0x98>
 8005dae:	2a54      	cmp	r2, #84	; 0x54
 8005db0:	d80c      	bhi.n	8005dcc <_free_r+0x174>
 8005db2:	0b18      	lsrs	r0, r3, #12
 8005db4:	306e      	adds	r0, #110	; 0x6e
 8005db6:	0041      	lsls	r1, r0, #1
 8005db8:	e79a      	b.n	8005cf0 <_free_r+0x98>
 8005dba:	684b      	ldr	r3, [r1, #4]
 8005dbc:	1080      	asrs	r0, r0, #2
 8005dbe:	2501      	movs	r5, #1
 8005dc0:	fa05 f000 	lsl.w	r0, r5, r0
 8005dc4:	4303      	orrs	r3, r0
 8005dc6:	604b      	str	r3, [r1, #4]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	e7a3      	b.n	8005d14 <_free_r+0xbc>
 8005dcc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005dd0:	d803      	bhi.n	8005dda <_free_r+0x182>
 8005dd2:	0bd8      	lsrs	r0, r3, #15
 8005dd4:	3077      	adds	r0, #119	; 0x77
 8005dd6:	0041      	lsls	r1, r0, #1
 8005dd8:	e78a      	b.n	8005cf0 <_free_r+0x98>
 8005dda:	f240 5154 	movw	r1, #1364	; 0x554
 8005dde:	428a      	cmp	r2, r1
 8005de0:	bf9d      	ittte	ls
 8005de2:	0c98      	lsrls	r0, r3, #18
 8005de4:	307c      	addls	r0, #124	; 0x7c
 8005de6:	0041      	lslls	r1, r0, #1
 8005de8:	21fc      	movhi	r1, #252	; 0xfc
 8005dea:	bf88      	it	hi
 8005dec:	207e      	movhi	r0, #126	; 0x7e
 8005dee:	e77f      	b.n	8005cf0 <_free_r+0x98>
 8005df0:	20000438 	.word	0x20000438

08005df4 <__sfvwrite_r>:
 8005df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df8:	6893      	ldr	r3, [r2, #8]
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	4616      	mov	r6, r2
 8005dfe:	4681      	mov	r9, r0
 8005e00:	460c      	mov	r4, r1
 8005e02:	b33b      	cbz	r3, 8005e54 <__sfvwrite_r+0x60>
 8005e04:	898b      	ldrh	r3, [r1, #12]
 8005e06:	0719      	lsls	r1, r3, #28
 8005e08:	d528      	bpl.n	8005e5c <__sfvwrite_r+0x68>
 8005e0a:	6922      	ldr	r2, [r4, #16]
 8005e0c:	b332      	cbz	r2, 8005e5c <__sfvwrite_r+0x68>
 8005e0e:	f003 0202 	and.w	r2, r3, #2
 8005e12:	b292      	uxth	r2, r2
 8005e14:	6835      	ldr	r5, [r6, #0]
 8005e16:	2a00      	cmp	r2, #0
 8005e18:	d02e      	beq.n	8005e78 <__sfvwrite_r+0x84>
 8005e1a:	f04f 0a00 	mov.w	sl, #0
 8005e1e:	f44f 4b7c 	mov.w	fp, #64512	; 0xfc00
 8005e22:	46d0      	mov	r8, sl
 8005e24:	f6c7 7bff 	movt	fp, #32767	; 0x7fff
 8005e28:	45d8      	cmp	r8, fp
 8005e2a:	bf34      	ite	cc
 8005e2c:	4643      	movcc	r3, r8
 8005e2e:	465b      	movcs	r3, fp
 8005e30:	4652      	mov	r2, sl
 8005e32:	4648      	mov	r0, r9
 8005e34:	f1b8 0f00 	cmp.w	r8, #0
 8005e38:	d04f      	beq.n	8005eda <__sfvwrite_r+0xe6>
 8005e3a:	69e1      	ldr	r1, [r4, #28]
 8005e3c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005e3e:	47b8      	blx	r7
 8005e40:	2800      	cmp	r0, #0
 8005e42:	dd56      	ble.n	8005ef2 <__sfvwrite_r+0xfe>
 8005e44:	68b3      	ldr	r3, [r6, #8]
 8005e46:	1a1b      	subs	r3, r3, r0
 8005e48:	4482      	add	sl, r0
 8005e4a:	ebc0 0808 	rsb	r8, r0, r8
 8005e4e:	60b3      	str	r3, [r6, #8]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e9      	bne.n	8005e28 <__sfvwrite_r+0x34>
 8005e54:	2000      	movs	r0, #0
 8005e56:	b003      	add	sp, #12
 8005e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e5c:	4648      	mov	r0, r9
 8005e5e:	4621      	mov	r1, r4
 8005e60:	f7fe fce4 	bl	800482c <__swsetup_r>
 8005e64:	2800      	cmp	r0, #0
 8005e66:	f040 8147 	bne.w	80060f8 <__sfvwrite_r+0x304>
 8005e6a:	89a3      	ldrh	r3, [r4, #12]
 8005e6c:	6835      	ldr	r5, [r6, #0]
 8005e6e:	f003 0202 	and.w	r2, r3, #2
 8005e72:	b292      	uxth	r2, r2
 8005e74:	2a00      	cmp	r2, #0
 8005e76:	d1d0      	bne.n	8005e1a <__sfvwrite_r+0x26>
 8005e78:	f013 0a01 	ands.w	sl, r3, #1
 8005e7c:	d142      	bne.n	8005f04 <__sfvwrite_r+0x110>
 8005e7e:	46d0      	mov	r8, sl
 8005e80:	f1b8 0f00 	cmp.w	r8, #0
 8005e84:	d023      	beq.n	8005ece <__sfvwrite_r+0xda>
 8005e86:	059a      	lsls	r2, r3, #22
 8005e88:	68a7      	ldr	r7, [r4, #8]
 8005e8a:	d576      	bpl.n	8005f7a <__sfvwrite_r+0x186>
 8005e8c:	45b8      	cmp	r8, r7
 8005e8e:	f0c0 80a4 	bcc.w	8005fda <__sfvwrite_r+0x1e6>
 8005e92:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8005e96:	f040 80b2 	bne.w	8005ffe <__sfvwrite_r+0x20a>
 8005e9a:	6820      	ldr	r0, [r4, #0]
 8005e9c:	46bb      	mov	fp, r7
 8005e9e:	4651      	mov	r1, sl
 8005ea0:	465a      	mov	r2, fp
 8005ea2:	f000 fa1b 	bl	80062dc <memmove>
 8005ea6:	68a2      	ldr	r2, [r4, #8]
 8005ea8:	6821      	ldr	r1, [r4, #0]
 8005eaa:	1bd2      	subs	r2, r2, r7
 8005eac:	eb01 030b 	add.w	r3, r1, fp
 8005eb0:	60a2      	str	r2, [r4, #8]
 8005eb2:	6023      	str	r3, [r4, #0]
 8005eb4:	4642      	mov	r2, r8
 8005eb6:	68b3      	ldr	r3, [r6, #8]
 8005eb8:	1a9b      	subs	r3, r3, r2
 8005eba:	4492      	add	sl, r2
 8005ebc:	ebc2 0808 	rsb	r8, r2, r8
 8005ec0:	60b3      	str	r3, [r6, #8]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d0c6      	beq.n	8005e54 <__sfvwrite_r+0x60>
 8005ec6:	89a3      	ldrh	r3, [r4, #12]
 8005ec8:	f1b8 0f00 	cmp.w	r8, #0
 8005ecc:	d1db      	bne.n	8005e86 <__sfvwrite_r+0x92>
 8005ece:	f8d5 a000 	ldr.w	sl, [r5]
 8005ed2:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005ed6:	3508      	adds	r5, #8
 8005ed8:	e7d2      	b.n	8005e80 <__sfvwrite_r+0x8c>
 8005eda:	f8d5 a000 	ldr.w	sl, [r5]
 8005ede:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005ee2:	3508      	adds	r5, #8
 8005ee4:	e7a0      	b.n	8005e28 <__sfvwrite_r+0x34>
 8005ee6:	4648      	mov	r0, r9
 8005ee8:	4621      	mov	r1, r4
 8005eea:	f7ff fe4d 	bl	8005b88 <_fflush_r>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	d059      	beq.n	8005fa6 <__sfvwrite_r+0x1b2>
 8005ef2:	89a3      	ldrh	r3, [r4, #12]
 8005ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ef8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005efc:	81a3      	strh	r3, [r4, #12]
 8005efe:	b003      	add	sp, #12
 8005f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f04:	4692      	mov	sl, r2
 8005f06:	9201      	str	r2, [sp, #4]
 8005f08:	4693      	mov	fp, r2
 8005f0a:	4690      	mov	r8, r2
 8005f0c:	f1b8 0f00 	cmp.w	r8, #0
 8005f10:	d02b      	beq.n	8005f6a <__sfvwrite_r+0x176>
 8005f12:	9f01      	ldr	r7, [sp, #4]
 8005f14:	2f00      	cmp	r7, #0
 8005f16:	d064      	beq.n	8005fe2 <__sfvwrite_r+0x1ee>
 8005f18:	6820      	ldr	r0, [r4, #0]
 8005f1a:	6921      	ldr	r1, [r4, #16]
 8005f1c:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8005f20:	6962      	ldr	r2, [r4, #20]
 8005f22:	45c2      	cmp	sl, r8
 8005f24:	bf34      	ite	cc
 8005f26:	4653      	movcc	r3, sl
 8005f28:	4643      	movcs	r3, r8
 8005f2a:	4288      	cmp	r0, r1
 8005f2c:	461f      	mov	r7, r3
 8005f2e:	d903      	bls.n	8005f38 <__sfvwrite_r+0x144>
 8005f30:	4494      	add	ip, r2
 8005f32:	4563      	cmp	r3, ip
 8005f34:	f300 80ae 	bgt.w	8006094 <__sfvwrite_r+0x2a0>
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	db36      	blt.n	8005faa <__sfvwrite_r+0x1b6>
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005f40:	69e1      	ldr	r1, [r4, #28]
 8005f42:	4648      	mov	r0, r9
 8005f44:	465a      	mov	r2, fp
 8005f46:	47b8      	blx	r7
 8005f48:	1e07      	subs	r7, r0, #0
 8005f4a:	ddd2      	ble.n	8005ef2 <__sfvwrite_r+0xfe>
 8005f4c:	ebba 0a07 	subs.w	sl, sl, r7
 8005f50:	d03a      	beq.n	8005fc8 <__sfvwrite_r+0x1d4>
 8005f52:	68b3      	ldr	r3, [r6, #8]
 8005f54:	1bdb      	subs	r3, r3, r7
 8005f56:	44bb      	add	fp, r7
 8005f58:	ebc7 0808 	rsb	r8, r7, r8
 8005f5c:	60b3      	str	r3, [r6, #8]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f43f af78 	beq.w	8005e54 <__sfvwrite_r+0x60>
 8005f64:	f1b8 0f00 	cmp.w	r8, #0
 8005f68:	d1d3      	bne.n	8005f12 <__sfvwrite_r+0x11e>
 8005f6a:	2700      	movs	r7, #0
 8005f6c:	f8d5 b000 	ldr.w	fp, [r5]
 8005f70:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005f74:	9701      	str	r7, [sp, #4]
 8005f76:	3508      	adds	r5, #8
 8005f78:	e7c8      	b.n	8005f0c <__sfvwrite_r+0x118>
 8005f7a:	6820      	ldr	r0, [r4, #0]
 8005f7c:	6923      	ldr	r3, [r4, #16]
 8005f7e:	4298      	cmp	r0, r3
 8005f80:	d802      	bhi.n	8005f88 <__sfvwrite_r+0x194>
 8005f82:	6963      	ldr	r3, [r4, #20]
 8005f84:	4598      	cmp	r8, r3
 8005f86:	d272      	bcs.n	800606e <__sfvwrite_r+0x27a>
 8005f88:	45b8      	cmp	r8, r7
 8005f8a:	bf38      	it	cc
 8005f8c:	4647      	movcc	r7, r8
 8005f8e:	463a      	mov	r2, r7
 8005f90:	4651      	mov	r1, sl
 8005f92:	f000 f9a3 	bl	80062dc <memmove>
 8005f96:	68a3      	ldr	r3, [r4, #8]
 8005f98:	6822      	ldr	r2, [r4, #0]
 8005f9a:	1bdb      	subs	r3, r3, r7
 8005f9c:	443a      	add	r2, r7
 8005f9e:	60a3      	str	r3, [r4, #8]
 8005fa0:	6022      	str	r2, [r4, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d09f      	beq.n	8005ee6 <__sfvwrite_r+0xf2>
 8005fa6:	463a      	mov	r2, r7
 8005fa8:	e785      	b.n	8005eb6 <__sfvwrite_r+0xc2>
 8005faa:	461a      	mov	r2, r3
 8005fac:	4659      	mov	r1, fp
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	f000 f994 	bl	80062dc <memmove>
 8005fb4:	9b00      	ldr	r3, [sp, #0]
 8005fb6:	68a1      	ldr	r1, [r4, #8]
 8005fb8:	6822      	ldr	r2, [r4, #0]
 8005fba:	1ac9      	subs	r1, r1, r3
 8005fbc:	ebba 0a07 	subs.w	sl, sl, r7
 8005fc0:	4413      	add	r3, r2
 8005fc2:	60a1      	str	r1, [r4, #8]
 8005fc4:	6023      	str	r3, [r4, #0]
 8005fc6:	d1c4      	bne.n	8005f52 <__sfvwrite_r+0x15e>
 8005fc8:	4648      	mov	r0, r9
 8005fca:	4621      	mov	r1, r4
 8005fcc:	f7ff fddc 	bl	8005b88 <_fflush_r>
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	d18e      	bne.n	8005ef2 <__sfvwrite_r+0xfe>
 8005fd4:	f8cd a004 	str.w	sl, [sp, #4]
 8005fd8:	e7bb      	b.n	8005f52 <__sfvwrite_r+0x15e>
 8005fda:	6820      	ldr	r0, [r4, #0]
 8005fdc:	4647      	mov	r7, r8
 8005fde:	46c3      	mov	fp, r8
 8005fe0:	e75d      	b.n	8005e9e <__sfvwrite_r+0xaa>
 8005fe2:	4658      	mov	r0, fp
 8005fe4:	210a      	movs	r1, #10
 8005fe6:	4642      	mov	r2, r8
 8005fe8:	f000 f930 	bl	800624c <memchr>
 8005fec:	2800      	cmp	r0, #0
 8005fee:	d07e      	beq.n	80060ee <__sfvwrite_r+0x2fa>
 8005ff0:	f100 0a01 	add.w	sl, r0, #1
 8005ff4:	2701      	movs	r7, #1
 8005ff6:	ebcb 0a0a 	rsb	sl, fp, sl
 8005ffa:	9701      	str	r7, [sp, #4]
 8005ffc:	e78c      	b.n	8005f18 <__sfvwrite_r+0x124>
 8005ffe:	6822      	ldr	r2, [r4, #0]
 8006000:	6921      	ldr	r1, [r4, #16]
 8006002:	6967      	ldr	r7, [r4, #20]
 8006004:	ebc1 0c02 	rsb	ip, r1, r2
 8006008:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 800600c:	f10c 0201 	add.w	r2, ip, #1
 8006010:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8006014:	4442      	add	r2, r8
 8006016:	107f      	asrs	r7, r7, #1
 8006018:	4297      	cmp	r7, r2
 800601a:	bf34      	ite	cc
 800601c:	4617      	movcc	r7, r2
 800601e:	463a      	movcs	r2, r7
 8006020:	055b      	lsls	r3, r3, #21
 8006022:	d54d      	bpl.n	80060c0 <__sfvwrite_r+0x2cc>
 8006024:	4611      	mov	r1, r2
 8006026:	4648      	mov	r0, r9
 8006028:	f8cd c000 	str.w	ip, [sp]
 800602c:	f7fc fcee 	bl	8002a0c <_malloc_r>
 8006030:	f8dd c000 	ldr.w	ip, [sp]
 8006034:	4683      	mov	fp, r0
 8006036:	2800      	cmp	r0, #0
 8006038:	d061      	beq.n	80060fe <__sfvwrite_r+0x30a>
 800603a:	4662      	mov	r2, ip
 800603c:	6921      	ldr	r1, [r4, #16]
 800603e:	f8cd c000 	str.w	ip, [sp]
 8006042:	f7fa f905 	bl	8000250 <memcpy>
 8006046:	89a2      	ldrh	r2, [r4, #12]
 8006048:	f8dd c000 	ldr.w	ip, [sp]
 800604c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8006050:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006054:	81a2      	strh	r2, [r4, #12]
 8006056:	eb0b 000c 	add.w	r0, fp, ip
 800605a:	ebcc 0207 	rsb	r2, ip, r7
 800605e:	f8c4 b010 	str.w	fp, [r4, #16]
 8006062:	6167      	str	r7, [r4, #20]
 8006064:	6020      	str	r0, [r4, #0]
 8006066:	60a2      	str	r2, [r4, #8]
 8006068:	4647      	mov	r7, r8
 800606a:	46c3      	mov	fp, r8
 800606c:	e717      	b.n	8005e9e <__sfvwrite_r+0xaa>
 800606e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006072:	4590      	cmp	r8, r2
 8006074:	bf38      	it	cc
 8006076:	4642      	movcc	r2, r8
 8006078:	fb92 f2f3 	sdiv	r2, r2, r3
 800607c:	fb02 f303 	mul.w	r3, r2, r3
 8006080:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8006082:	69e1      	ldr	r1, [r4, #28]
 8006084:	4648      	mov	r0, r9
 8006086:	4652      	mov	r2, sl
 8006088:	47b8      	blx	r7
 800608a:	2800      	cmp	r0, #0
 800608c:	f77f af31 	ble.w	8005ef2 <__sfvwrite_r+0xfe>
 8006090:	4602      	mov	r2, r0
 8006092:	e710      	b.n	8005eb6 <__sfvwrite_r+0xc2>
 8006094:	4662      	mov	r2, ip
 8006096:	4659      	mov	r1, fp
 8006098:	f8cd c000 	str.w	ip, [sp]
 800609c:	f000 f91e 	bl	80062dc <memmove>
 80060a0:	f8dd c000 	ldr.w	ip, [sp]
 80060a4:	6823      	ldr	r3, [r4, #0]
 80060a6:	4463      	add	r3, ip
 80060a8:	6023      	str	r3, [r4, #0]
 80060aa:	4648      	mov	r0, r9
 80060ac:	4621      	mov	r1, r4
 80060ae:	f7ff fd6b 	bl	8005b88 <_fflush_r>
 80060b2:	f8dd c000 	ldr.w	ip, [sp]
 80060b6:	2800      	cmp	r0, #0
 80060b8:	f47f af1b 	bne.w	8005ef2 <__sfvwrite_r+0xfe>
 80060bc:	4667      	mov	r7, ip
 80060be:	e745      	b.n	8005f4c <__sfvwrite_r+0x158>
 80060c0:	4648      	mov	r0, r9
 80060c2:	f8cd c000 	str.w	ip, [sp]
 80060c6:	f000 fc91 	bl	80069ec <_realloc_r>
 80060ca:	f8dd c000 	ldr.w	ip, [sp]
 80060ce:	4683      	mov	fp, r0
 80060d0:	2800      	cmp	r0, #0
 80060d2:	d1c0      	bne.n	8006056 <__sfvwrite_r+0x262>
 80060d4:	4648      	mov	r0, r9
 80060d6:	6921      	ldr	r1, [r4, #16]
 80060d8:	f7ff fdbe 	bl	8005c58 <_free_r>
 80060dc:	89a3      	ldrh	r3, [r4, #12]
 80060de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060e2:	041b      	lsls	r3, r3, #16
 80060e4:	220c      	movs	r2, #12
 80060e6:	0c1b      	lsrs	r3, r3, #16
 80060e8:	f8c9 2000 	str.w	r2, [r9]
 80060ec:	e702      	b.n	8005ef4 <__sfvwrite_r+0x100>
 80060ee:	2701      	movs	r7, #1
 80060f0:	f108 0a01 	add.w	sl, r8, #1
 80060f4:	9701      	str	r7, [sp, #4]
 80060f6:	e70f      	b.n	8005f18 <__sfvwrite_r+0x124>
 80060f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060fc:	e6ab      	b.n	8005e56 <__sfvwrite_r+0x62>
 80060fe:	230c      	movs	r3, #12
 8006100:	f8c9 3000 	str.w	r3, [r9]
 8006104:	89a3      	ldrh	r3, [r4, #12]
 8006106:	e6f5      	b.n	8005ef4 <__sfvwrite_r+0x100>

08006108 <__locale_charset>:
 8006108:	f640 0078 	movw	r0, #2168	; 0x878
 800610c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop

08006114 <__locale_mb_cur_max>:
 8006114:	f640 0398 	movw	r3, #2200	; 0x898
 8006118:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800611c:	6818      	ldr	r0, [r3, #0]
 800611e:	4770      	bx	lr

08006120 <_localeconv_r>:
 8006120:	f640 0040 	movw	r0, #2112	; 0x840
 8006124:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop

0800612c <_lseek_r>:
 800612c:	b570      	push	{r4, r5, r6, lr}
 800612e:	f640 14d4 	movw	r4, #2516	; 0x9d4
 8006132:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8006136:	4606      	mov	r6, r0
 8006138:	2500      	movs	r5, #0
 800613a:	4608      	mov	r0, r1
 800613c:	4611      	mov	r1, r2
 800613e:	461a      	mov	r2, r3
 8006140:	6025      	str	r5, [r4, #0]
 8006142:	f7fb fa19 	bl	8001578 <_lseek>
 8006146:	1c43      	adds	r3, r0, #1
 8006148:	d000      	beq.n	800614c <_lseek_r+0x20>
 800614a:	bd70      	pop	{r4, r5, r6, pc}
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d0fb      	beq.n	800614a <_lseek_r+0x1e>
 8006152:	6033      	str	r3, [r6, #0]
 8006154:	bd70      	pop	{r4, r5, r6, pc}
 8006156:	bf00      	nop

08006158 <__smakebuf_r>:
 8006158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800615a:	898b      	ldrh	r3, [r1, #12]
 800615c:	b29a      	uxth	r2, r3
 800615e:	0796      	lsls	r6, r2, #30
 8006160:	b091      	sub	sp, #68	; 0x44
 8006162:	460c      	mov	r4, r1
 8006164:	4605      	mov	r5, r0
 8006166:	d43a      	bmi.n	80061de <__smakebuf_r+0x86>
 8006168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800616c:	2900      	cmp	r1, #0
 800616e:	db17      	blt.n	80061a0 <__smakebuf_r+0x48>
 8006170:	aa01      	add	r2, sp, #4
 8006172:	f000 ff2f 	bl	8006fd4 <_fstat_r>
 8006176:	2800      	cmp	r0, #0
 8006178:	db10      	blt.n	800619c <__smakebuf_r+0x44>
 800617a:	9b02      	ldr	r3, [sp, #8]
 800617c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006180:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
 8006184:	424f      	negs	r7, r1
 8006186:	414f      	adcs	r7, r1
 8006188:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800618c:	d02f      	beq.n	80061ee <__smakebuf_r+0x96>
 800618e:	89a3      	ldrh	r3, [r4, #12]
 8006190:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006194:	81a3      	strh	r3, [r4, #12]
 8006196:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800619a:	e00b      	b.n	80061b4 <__smakebuf_r+0x5c>
 800619c:	89a3      	ldrh	r3, [r4, #12]
 800619e:	b29a      	uxth	r2, r3
 80061a0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80061a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80061a8:	81a3      	strh	r3, [r4, #12]
 80061aa:	bf14      	ite	ne
 80061ac:	2640      	movne	r6, #64	; 0x40
 80061ae:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 80061b2:	2700      	movs	r7, #0
 80061b4:	4628      	mov	r0, r5
 80061b6:	4631      	mov	r1, r6
 80061b8:	f7fc fc28 	bl	8002a0c <_malloc_r>
 80061bc:	2800      	cmp	r0, #0
 80061be:	d030      	beq.n	8006222 <__smakebuf_r+0xca>
 80061c0:	89a2      	ldrh	r2, [r4, #12]
 80061c2:	f642 03b5 	movw	r3, #10421	; 0x28b5
 80061c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80061ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80061ce:	63eb      	str	r3, [r5, #60]	; 0x3c
 80061d0:	6020      	str	r0, [r4, #0]
 80061d2:	6120      	str	r0, [r4, #16]
 80061d4:	6166      	str	r6, [r4, #20]
 80061d6:	81a2      	strh	r2, [r4, #12]
 80061d8:	b9bf      	cbnz	r7, 800620a <__smakebuf_r+0xb2>
 80061da:	b011      	add	sp, #68	; 0x44
 80061dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061de:	f101 0343 	add.w	r3, r1, #67	; 0x43
 80061e2:	2201      	movs	r2, #1
 80061e4:	600b      	str	r3, [r1, #0]
 80061e6:	610b      	str	r3, [r1, #16]
 80061e8:	614a      	str	r2, [r1, #20]
 80061ea:	b011      	add	sp, #68	; 0x44
 80061ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061ee:	f243 13bd 	movw	r3, #12733	; 0x31bd
 80061f2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80061f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d1c8      	bne.n	800618e <__smakebuf_r+0x36>
 80061fc:	89a3      	ldrh	r3, [r4, #12]
 80061fe:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8006202:	4333      	orrs	r3, r6
 8006204:	81a3      	strh	r3, [r4, #12]
 8006206:	64e6      	str	r6, [r4, #76]	; 0x4c
 8006208:	e7d4      	b.n	80061b4 <__smakebuf_r+0x5c>
 800620a:	4628      	mov	r0, r5
 800620c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006210:	f000 fef4 	bl	8006ffc <_isatty_r>
 8006214:	2800      	cmp	r0, #0
 8006216:	d0e0      	beq.n	80061da <__smakebuf_r+0x82>
 8006218:	89a3      	ldrh	r3, [r4, #12]
 800621a:	f043 0301 	orr.w	r3, r3, #1
 800621e:	81a3      	strh	r3, [r4, #12]
 8006220:	e7db      	b.n	80061da <__smakebuf_r+0x82>
 8006222:	89a3      	ldrh	r3, [r4, #12]
 8006224:	059a      	lsls	r2, r3, #22
 8006226:	d4d8      	bmi.n	80061da <__smakebuf_r+0x82>
 8006228:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800622c:	f043 0302 	orr.w	r3, r3, #2
 8006230:	2101      	movs	r1, #1
 8006232:	81a3      	strh	r3, [r4, #12]
 8006234:	6022      	str	r2, [r4, #0]
 8006236:	6122      	str	r2, [r4, #16]
 8006238:	6161      	str	r1, [r4, #20]
 800623a:	e7ce      	b.n	80061da <__smakebuf_r+0x82>

0800623c <malloc>:
 800623c:	f240 4328 	movw	r3, #1064	; 0x428
 8006240:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006244:	4601      	mov	r1, r0
 8006246:	6818      	ldr	r0, [r3, #0]
 8006248:	f7fc bbe0 	b.w	8002a0c <_malloc_r>

0800624c <memchr>:
 800624c:	0783      	lsls	r3, r0, #30
 800624e:	b470      	push	{r4, r5, r6}
 8006250:	b2c9      	uxtb	r1, r1
 8006252:	d03f      	beq.n	80062d4 <memchr+0x88>
 8006254:	1e54      	subs	r4, r2, #1
 8006256:	b32a      	cbz	r2, 80062a4 <memchr+0x58>
 8006258:	7803      	ldrb	r3, [r0, #0]
 800625a:	428b      	cmp	r3, r1
 800625c:	d023      	beq.n	80062a6 <memchr+0x5a>
 800625e:	1c43      	adds	r3, r0, #1
 8006260:	e004      	b.n	800626c <memchr+0x20>
 8006262:	b1fc      	cbz	r4, 80062a4 <memchr+0x58>
 8006264:	7804      	ldrb	r4, [r0, #0]
 8006266:	428c      	cmp	r4, r1
 8006268:	d01d      	beq.n	80062a6 <memchr+0x5a>
 800626a:	4614      	mov	r4, r2
 800626c:	f013 0f03 	tst.w	r3, #3
 8006270:	4618      	mov	r0, r3
 8006272:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
 8006276:	f103 0301 	add.w	r3, r3, #1
 800627a:	d1f2      	bne.n	8006262 <memchr+0x16>
 800627c:	2c03      	cmp	r4, #3
 800627e:	d814      	bhi.n	80062aa <memchr+0x5e>
 8006280:	1e65      	subs	r5, r4, #1
 8006282:	b34c      	cbz	r4, 80062d8 <memchr+0x8c>
 8006284:	7803      	ldrb	r3, [r0, #0]
 8006286:	428b      	cmp	r3, r1
 8006288:	d00d      	beq.n	80062a6 <memchr+0x5a>
 800628a:	1c42      	adds	r2, r0, #1
 800628c:	2300      	movs	r3, #0
 800628e:	e002      	b.n	8006296 <memchr+0x4a>
 8006290:	7804      	ldrb	r4, [r0, #0]
 8006292:	428c      	cmp	r4, r1
 8006294:	d007      	beq.n	80062a6 <memchr+0x5a>
 8006296:	42ab      	cmp	r3, r5
 8006298:	4610      	mov	r0, r2
 800629a:	f103 0301 	add.w	r3, r3, #1
 800629e:	f102 0201 	add.w	r2, r2, #1
 80062a2:	d1f5      	bne.n	8006290 <memchr+0x44>
 80062a4:	2000      	movs	r0, #0
 80062a6:	bc70      	pop	{r4, r5, r6}
 80062a8:	4770      	bx	lr
 80062aa:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 80062ae:	4603      	mov	r3, r0
 80062b0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 80062b4:	4618      	mov	r0, r3
 80062b6:	3304      	adds	r3, #4
 80062b8:	6802      	ldr	r2, [r0, #0]
 80062ba:	4072      	eors	r2, r6
 80062bc:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80062c0:	ea25 0202 	bic.w	r2, r5, r2
 80062c4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80062c8:	d1da      	bne.n	8006280 <memchr+0x34>
 80062ca:	3c04      	subs	r4, #4
 80062cc:	2c03      	cmp	r4, #3
 80062ce:	4618      	mov	r0, r3
 80062d0:	d8f0      	bhi.n	80062b4 <memchr+0x68>
 80062d2:	e7d5      	b.n	8006280 <memchr+0x34>
 80062d4:	4614      	mov	r4, r2
 80062d6:	e7d1      	b.n	800627c <memchr+0x30>
 80062d8:	4620      	mov	r0, r4
 80062da:	e7e4      	b.n	80062a6 <memchr+0x5a>

080062dc <memmove>:
 80062dc:	4288      	cmp	r0, r1
 80062de:	b4f0      	push	{r4, r5, r6, r7}
 80062e0:	d910      	bls.n	8006304 <memmove+0x28>
 80062e2:	188c      	adds	r4, r1, r2
 80062e4:	42a0      	cmp	r0, r4
 80062e6:	d20d      	bcs.n	8006304 <memmove+0x28>
 80062e8:	1885      	adds	r5, r0, r2
 80062ea:	1e53      	subs	r3, r2, #1
 80062ec:	b142      	cbz	r2, 8006300 <memmove+0x24>
 80062ee:	4621      	mov	r1, r4
 80062f0:	462a      	mov	r2, r5
 80062f2:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 80062f6:	3b01      	subs	r3, #1
 80062f8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80062fc:	1c5c      	adds	r4, r3, #1
 80062fe:	d1f8      	bne.n	80062f2 <memmove+0x16>
 8006300:	bcf0      	pop	{r4, r5, r6, r7}
 8006302:	4770      	bx	lr
 8006304:	2a0f      	cmp	r2, #15
 8006306:	d940      	bls.n	800638a <memmove+0xae>
 8006308:	ea40 0301 	orr.w	r3, r0, r1
 800630c:	079b      	lsls	r3, r3, #30
 800630e:	d140      	bne.n	8006392 <memmove+0xb6>
 8006310:	f1a2 0710 	sub.w	r7, r2, #16
 8006314:	093f      	lsrs	r7, r7, #4
 8006316:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800631a:	3610      	adds	r6, #16
 800631c:	460c      	mov	r4, r1
 800631e:	4603      	mov	r3, r0
 8006320:	6825      	ldr	r5, [r4, #0]
 8006322:	601d      	str	r5, [r3, #0]
 8006324:	6865      	ldr	r5, [r4, #4]
 8006326:	605d      	str	r5, [r3, #4]
 8006328:	68a5      	ldr	r5, [r4, #8]
 800632a:	609d      	str	r5, [r3, #8]
 800632c:	68e5      	ldr	r5, [r4, #12]
 800632e:	3310      	adds	r3, #16
 8006330:	f843 5c04 	str.w	r5, [r3, #-4]
 8006334:	42b3      	cmp	r3, r6
 8006336:	f104 0410 	add.w	r4, r4, #16
 800633a:	d1f1      	bne.n	8006320 <memmove+0x44>
 800633c:	1c7b      	adds	r3, r7, #1
 800633e:	f002 0c0f 	and.w	ip, r2, #15
 8006342:	011b      	lsls	r3, r3, #4
 8006344:	f1bc 0f03 	cmp.w	ip, #3
 8006348:	4419      	add	r1, r3
 800634a:	4403      	add	r3, r0
 800634c:	d923      	bls.n	8006396 <memmove+0xba>
 800634e:	460e      	mov	r6, r1
 8006350:	461d      	mov	r5, r3
 8006352:	4664      	mov	r4, ip
 8006354:	f856 7b04 	ldr.w	r7, [r6], #4
 8006358:	3c04      	subs	r4, #4
 800635a:	2c03      	cmp	r4, #3
 800635c:	f845 7b04 	str.w	r7, [r5], #4
 8006360:	d8f8      	bhi.n	8006354 <memmove+0x78>
 8006362:	f1ac 0404 	sub.w	r4, ip, #4
 8006366:	f024 0403 	bic.w	r4, r4, #3
 800636a:	3404      	adds	r4, #4
 800636c:	f002 0203 	and.w	r2, r2, #3
 8006370:	4423      	add	r3, r4
 8006372:	4421      	add	r1, r4
 8006374:	2a00      	cmp	r2, #0
 8006376:	d0c3      	beq.n	8006300 <memmove+0x24>
 8006378:	441a      	add	r2, r3
 800637a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800637e:	f803 4b01 	strb.w	r4, [r3], #1
 8006382:	4293      	cmp	r3, r2
 8006384:	d1f9      	bne.n	800637a <memmove+0x9e>
 8006386:	bcf0      	pop	{r4, r5, r6, r7}
 8006388:	4770      	bx	lr
 800638a:	4603      	mov	r3, r0
 800638c:	2a00      	cmp	r2, #0
 800638e:	d1f3      	bne.n	8006378 <memmove+0x9c>
 8006390:	e7b6      	b.n	8006300 <memmove+0x24>
 8006392:	4603      	mov	r3, r0
 8006394:	e7f0      	b.n	8006378 <memmove+0x9c>
 8006396:	4662      	mov	r2, ip
 8006398:	2a00      	cmp	r2, #0
 800639a:	d1ed      	bne.n	8006378 <memmove+0x9c>
 800639c:	e7b0      	b.n	8006300 <memmove+0x24>
 800639e:	bf00      	nop

080063a0 <_Balloc>:
 80063a0:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80063a2:	b570      	push	{r4, r5, r6, lr}
 80063a4:	4605      	mov	r5, r0
 80063a6:	460c      	mov	r4, r1
 80063a8:	b14a      	cbz	r2, 80063be <_Balloc+0x1e>
 80063aa:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 80063ae:	b180      	cbz	r0, 80063d2 <_Balloc+0x32>
 80063b0:	6801      	ldr	r1, [r0, #0]
 80063b2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80063b6:	2200      	movs	r2, #0
 80063b8:	6102      	str	r2, [r0, #16]
 80063ba:	60c2      	str	r2, [r0, #12]
 80063bc:	bd70      	pop	{r4, r5, r6, pc}
 80063be:	2221      	movs	r2, #33	; 0x21
 80063c0:	2104      	movs	r1, #4
 80063c2:	f000 fd77 	bl	8006eb4 <_calloc_r>
 80063c6:	64e8      	str	r0, [r5, #76]	; 0x4c
 80063c8:	4602      	mov	r2, r0
 80063ca:	2800      	cmp	r0, #0
 80063cc:	d1ed      	bne.n	80063aa <_Balloc+0xa>
 80063ce:	2000      	movs	r0, #0
 80063d0:	bd70      	pop	{r4, r5, r6, pc}
 80063d2:	2101      	movs	r1, #1
 80063d4:	fa01 f604 	lsl.w	r6, r1, r4
 80063d8:	1d72      	adds	r2, r6, #5
 80063da:	4628      	mov	r0, r5
 80063dc:	0092      	lsls	r2, r2, #2
 80063de:	f000 fd69 	bl	8006eb4 <_calloc_r>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d0f3      	beq.n	80063ce <_Balloc+0x2e>
 80063e6:	6044      	str	r4, [r0, #4]
 80063e8:	6086      	str	r6, [r0, #8]
 80063ea:	e7e4      	b.n	80063b6 <_Balloc+0x16>

080063ec <_Bfree>:
 80063ec:	b131      	cbz	r1, 80063fc <_Bfree+0x10>
 80063ee:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80063f0:	684a      	ldr	r2, [r1, #4]
 80063f2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80063f6:	6008      	str	r0, [r1, #0]
 80063f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80063fc:	4770      	bx	lr
 80063fe:	bf00      	nop

08006400 <__multadd>:
 8006400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006404:	f8d1 8010 	ldr.w	r8, [r1, #16]
 8006408:	b082      	sub	sp, #8
 800640a:	4689      	mov	r9, r1
 800640c:	4682      	mov	sl, r0
 800640e:	f101 0514 	add.w	r5, r1, #20
 8006412:	2400      	movs	r4, #0
 8006414:	682f      	ldr	r7, [r5, #0]
 8006416:	b2be      	uxth	r6, r7
 8006418:	0c3f      	lsrs	r7, r7, #16
 800641a:	fb02 3606 	mla	r6, r2, r6, r3
 800641e:	fb02 f307 	mul.w	r3, r2, r7
 8006422:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 8006426:	3401      	adds	r4, #1
 8006428:	b2b6      	uxth	r6, r6
 800642a:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 800642e:	45a0      	cmp	r8, r4
 8006430:	f845 6b04 	str.w	r6, [r5], #4
 8006434:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8006438:	dcec      	bgt.n	8006414 <__multadd+0x14>
 800643a:	b153      	cbz	r3, 8006452 <__multadd+0x52>
 800643c:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8006440:	4590      	cmp	r8, r2
 8006442:	da0a      	bge.n	800645a <__multadd+0x5a>
 8006444:	eb09 0188 	add.w	r1, r9, r8, lsl #2
 8006448:	f108 0201 	add.w	r2, r8, #1
 800644c:	614b      	str	r3, [r1, #20]
 800644e:	f8c9 2010 	str.w	r2, [r9, #16]
 8006452:	4648      	mov	r0, r9
 8006454:	b002      	add	sp, #8
 8006456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800645a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800645e:	9301      	str	r3, [sp, #4]
 8006460:	3101      	adds	r1, #1
 8006462:	4650      	mov	r0, sl
 8006464:	f7ff ff9c 	bl	80063a0 <_Balloc>
 8006468:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800646c:	3202      	adds	r2, #2
 800646e:	f109 010c 	add.w	r1, r9, #12
 8006472:	4604      	mov	r4, r0
 8006474:	0092      	lsls	r2, r2, #2
 8006476:	300c      	adds	r0, #12
 8006478:	f7f9 feea 	bl	8000250 <memcpy>
 800647c:	f8da 204c 	ldr.w	r2, [sl, #76]	; 0x4c
 8006480:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006484:	9b01      	ldr	r3, [sp, #4]
 8006486:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800648a:	f8c9 0000 	str.w	r0, [r9]
 800648e:	f842 9021 	str.w	r9, [r2, r1, lsl #2]
 8006492:	46a1      	mov	r9, r4
 8006494:	e7d6      	b.n	8006444 <__multadd+0x44>
 8006496:	bf00      	nop

08006498 <__hi0bits>:
 8006498:	0c03      	lsrs	r3, r0, #16
 800649a:	bf06      	itte	eq
 800649c:	0400      	lsleq	r0, r0, #16
 800649e:	2310      	moveq	r3, #16
 80064a0:	2300      	movne	r3, #0
 80064a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80064a6:	bf04      	itt	eq
 80064a8:	0200      	lsleq	r0, r0, #8
 80064aa:	3308      	addeq	r3, #8
 80064ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80064b0:	bf04      	itt	eq
 80064b2:	0100      	lsleq	r0, r0, #4
 80064b4:	3304      	addeq	r3, #4
 80064b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80064ba:	bf04      	itt	eq
 80064bc:	0080      	lsleq	r0, r0, #2
 80064be:	3302      	addeq	r3, #2
 80064c0:	2800      	cmp	r0, #0
 80064c2:	db05      	blt.n	80064d0 <__hi0bits+0x38>
 80064c4:	0042      	lsls	r2, r0, #1
 80064c6:	d401      	bmi.n	80064cc <__hi0bits+0x34>
 80064c8:	2020      	movs	r0, #32
 80064ca:	4770      	bx	lr
 80064cc:	1c58      	adds	r0, r3, #1
 80064ce:	4770      	bx	lr
 80064d0:	4618      	mov	r0, r3
 80064d2:	4770      	bx	lr

080064d4 <__lo0bits>:
 80064d4:	6803      	ldr	r3, [r0, #0]
 80064d6:	f013 0207 	ands.w	r2, r3, #7
 80064da:	d00b      	beq.n	80064f4 <__lo0bits+0x20>
 80064dc:	07d9      	lsls	r1, r3, #31
 80064de:	d424      	bmi.n	800652a <__lo0bits+0x56>
 80064e0:	079a      	lsls	r2, r3, #30
 80064e2:	bf4b      	itete	mi
 80064e4:	085b      	lsrmi	r3, r3, #1
 80064e6:	089b      	lsrpl	r3, r3, #2
 80064e8:	6003      	strmi	r3, [r0, #0]
 80064ea:	6003      	strpl	r3, [r0, #0]
 80064ec:	bf4c      	ite	mi
 80064ee:	2001      	movmi	r0, #1
 80064f0:	2002      	movpl	r0, #2
 80064f2:	4770      	bx	lr
 80064f4:	b299      	uxth	r1, r3
 80064f6:	b909      	cbnz	r1, 80064fc <__lo0bits+0x28>
 80064f8:	0c1b      	lsrs	r3, r3, #16
 80064fa:	2210      	movs	r2, #16
 80064fc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006500:	bf04      	itt	eq
 8006502:	0a1b      	lsreq	r3, r3, #8
 8006504:	3208      	addeq	r2, #8
 8006506:	0719      	lsls	r1, r3, #28
 8006508:	bf04      	itt	eq
 800650a:	091b      	lsreq	r3, r3, #4
 800650c:	3204      	addeq	r2, #4
 800650e:	0799      	lsls	r1, r3, #30
 8006510:	bf04      	itt	eq
 8006512:	089b      	lsreq	r3, r3, #2
 8006514:	3202      	addeq	r2, #2
 8006516:	07d9      	lsls	r1, r3, #31
 8006518:	d404      	bmi.n	8006524 <__lo0bits+0x50>
 800651a:	085b      	lsrs	r3, r3, #1
 800651c:	d101      	bne.n	8006522 <__lo0bits+0x4e>
 800651e:	2020      	movs	r0, #32
 8006520:	4770      	bx	lr
 8006522:	3201      	adds	r2, #1
 8006524:	6003      	str	r3, [r0, #0]
 8006526:	4610      	mov	r0, r2
 8006528:	4770      	bx	lr
 800652a:	2000      	movs	r0, #0
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop

08006530 <__i2b>:
 8006530:	b510      	push	{r4, lr}
 8006532:	460c      	mov	r4, r1
 8006534:	2101      	movs	r1, #1
 8006536:	f7ff ff33 	bl	80063a0 <_Balloc>
 800653a:	2201      	movs	r2, #1
 800653c:	6144      	str	r4, [r0, #20]
 800653e:	6102      	str	r2, [r0, #16]
 8006540:	bd10      	pop	{r4, pc}
 8006542:	bf00      	nop

08006544 <__multiply>:
 8006544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006548:	690c      	ldr	r4, [r1, #16]
 800654a:	6917      	ldr	r7, [r2, #16]
 800654c:	42bc      	cmp	r4, r7
 800654e:	b085      	sub	sp, #20
 8006550:	4688      	mov	r8, r1
 8006552:	4691      	mov	r9, r2
 8006554:	da04      	bge.n	8006560 <__multiply+0x1c>
 8006556:	4622      	mov	r2, r4
 8006558:	46c8      	mov	r8, r9
 800655a:	463c      	mov	r4, r7
 800655c:	4689      	mov	r9, r1
 800655e:	4617      	mov	r7, r2
 8006560:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006564:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006568:	19e6      	adds	r6, r4, r7
 800656a:	429e      	cmp	r6, r3
 800656c:	bfc8      	it	gt
 800656e:	3101      	addgt	r1, #1
 8006570:	f7ff ff16 	bl	80063a0 <_Balloc>
 8006574:	f100 0514 	add.w	r5, r0, #20
 8006578:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 800657c:	4565      	cmp	r5, ip
 800657e:	9001      	str	r0, [sp, #4]
 8006580:	bf3c      	itt	cc
 8006582:	462b      	movcc	r3, r5
 8006584:	2000      	movcc	r0, #0
 8006586:	d203      	bcs.n	8006590 <__multiply+0x4c>
 8006588:	f843 0b04 	str.w	r0, [r3], #4
 800658c:	459c      	cmp	ip, r3
 800658e:	d8fb      	bhi.n	8006588 <__multiply+0x44>
 8006590:	f109 0914 	add.w	r9, r9, #20
 8006594:	eb09 0387 	add.w	r3, r9, r7, lsl #2
 8006598:	4599      	cmp	r9, r3
 800659a:	f108 0814 	add.w	r8, r8, #20
 800659e:	bf38      	it	cc
 80065a0:	f8cd c008 	strcc.w	ip, [sp, #8]
 80065a4:	f8cd 8000 	str.w	r8, [sp]
 80065a8:	eb08 0484 	add.w	r4, r8, r4, lsl #2
 80065ac:	bf3e      	ittt	cc
 80065ae:	464f      	movcc	r7, r9
 80065b0:	469c      	movcc	ip, r3
 80065b2:	9603      	strcc	r6, [sp, #12]
 80065b4:	d25c      	bcs.n	8006670 <__multiply+0x12c>
 80065b6:	f857 3b04 	ldr.w	r3, [r7], #4
 80065ba:	fa1f f883 	uxth.w	r8, r3
 80065be:	f1b8 0f00 	cmp.w	r8, #0
 80065c2:	d024      	beq.n	800660e <__multiply+0xca>
 80065c4:	9a00      	ldr	r2, [sp, #0]
 80065c6:	462b      	mov	r3, r5
 80065c8:	f04f 0900 	mov.w	r9, #0
 80065cc:	e000      	b.n	80065d0 <__multiply+0x8c>
 80065ce:	460b      	mov	r3, r1
 80065d0:	f852 6b04 	ldr.w	r6, [r2], #4
 80065d4:	6819      	ldr	r1, [r3, #0]
 80065d6:	fa1f fb86 	uxth.w	fp, r6
 80065da:	fa1f fa81 	uxth.w	sl, r1
 80065de:	0c30      	lsrs	r0, r6, #16
 80065e0:	0c09      	lsrs	r1, r1, #16
 80065e2:	fb08 a60b 	mla	r6, r8, fp, sl
 80065e6:	44b1      	add	r9, r6
 80065e8:	fb08 1000 	mla	r0, r8, r0, r1
 80065ec:	eb00 4019 	add.w	r0, r0, r9, lsr #16
 80065f0:	4619      	mov	r1, r3
 80065f2:	fa1f f989 	uxth.w	r9, r9
 80065f6:	ea49 4600 	orr.w	r6, r9, r0, lsl #16
 80065fa:	4294      	cmp	r4, r2
 80065fc:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8006600:	f841 6b04 	str.w	r6, [r1], #4
 8006604:	d8e3      	bhi.n	80065ce <__multiply+0x8a>
 8006606:	f8c3 9004 	str.w	r9, [r3, #4]
 800660a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800660e:	ea5f 4913 	movs.w	r9, r3, lsr #16
 8006612:	d026      	beq.n	8006662 <__multiply+0x11e>
 8006614:	f8d5 a000 	ldr.w	sl, [r5]
 8006618:	9b00      	ldr	r3, [sp, #0]
 800661a:	f04f 0b00 	mov.w	fp, #0
 800661e:	4629      	mov	r1, r5
 8006620:	465e      	mov	r6, fp
 8006622:	4650      	mov	r0, sl
 8006624:	e000      	b.n	8006628 <__multiply+0xe4>
 8006626:	4611      	mov	r1, r2
 8006628:	f8b3 b000 	ldrh.w	fp, [r3]
 800662c:	0c00      	lsrs	r0, r0, #16
 800662e:	fb09 0b0b 	mla	fp, r9, fp, r0
 8006632:	44b3      	add	fp, r6
 8006634:	fa1f f08a 	uxth.w	r0, sl
 8006638:	460a      	mov	r2, r1
 800663a:	ea40 400b 	orr.w	r0, r0, fp, lsl #16
 800663e:	f842 0b04 	str.w	r0, [r2], #4
 8006642:	f853 ab04 	ldr.w	sl, [r3], #4
 8006646:	6848      	ldr	r0, [r1, #4]
 8006648:	ea4f 4a1a 	mov.w	sl, sl, lsr #16
 800664c:	b286      	uxth	r6, r0
 800664e:	fb09 6a0a 	mla	sl, r9, sl, r6
 8006652:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
 8006656:	429c      	cmp	r4, r3
 8006658:	ea4f 461a 	mov.w	r6, sl, lsr #16
 800665c:	d8e3      	bhi.n	8006626 <__multiply+0xe2>
 800665e:	f8c1 a004 	str.w	sl, [r1, #4]
 8006662:	45bc      	cmp	ip, r7
 8006664:	f105 0504 	add.w	r5, r5, #4
 8006668:	d8a5      	bhi.n	80065b6 <__multiply+0x72>
 800666a:	f8dd c008 	ldr.w	ip, [sp, #8]
 800666e:	9e03      	ldr	r6, [sp, #12]
 8006670:	2e00      	cmp	r6, #0
 8006672:	dd0a      	ble.n	800668a <__multiply+0x146>
 8006674:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8006678:	f1ac 0c04 	sub.w	ip, ip, #4
 800667c:	b11b      	cbz	r3, 8006686 <__multiply+0x142>
 800667e:	e004      	b.n	800668a <__multiply+0x146>
 8006680:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8006684:	b90b      	cbnz	r3, 800668a <__multiply+0x146>
 8006686:	3e01      	subs	r6, #1
 8006688:	d1fa      	bne.n	8006680 <__multiply+0x13c>
 800668a:	9a01      	ldr	r2, [sp, #4]
 800668c:	4610      	mov	r0, r2
 800668e:	6116      	str	r6, [r2, #16]
 8006690:	b005      	add	sp, #20
 8006692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006696:	bf00      	nop

08006698 <__pow5mult>:
 8006698:	f012 0303 	ands.w	r3, r2, #3
 800669c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066a0:	4614      	mov	r4, r2
 80066a2:	4607      	mov	r7, r0
 80066a4:	460e      	mov	r6, r1
 80066a6:	d12c      	bne.n	8006702 <__pow5mult+0x6a>
 80066a8:	10a4      	asrs	r4, r4, #2
 80066aa:	d01c      	beq.n	80066e6 <__pow5mult+0x4e>
 80066ac:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 80066ae:	2d00      	cmp	r5, #0
 80066b0:	d033      	beq.n	800671a <__pow5mult+0x82>
 80066b2:	f04f 0800 	mov.w	r8, #0
 80066b6:	e004      	b.n	80066c2 <__pow5mult+0x2a>
 80066b8:	1064      	asrs	r4, r4, #1
 80066ba:	d014      	beq.n	80066e6 <__pow5mult+0x4e>
 80066bc:	6828      	ldr	r0, [r5, #0]
 80066be:	b1a8      	cbz	r0, 80066ec <__pow5mult+0x54>
 80066c0:	4605      	mov	r5, r0
 80066c2:	07e0      	lsls	r0, r4, #31
 80066c4:	d5f8      	bpl.n	80066b8 <__pow5mult+0x20>
 80066c6:	4638      	mov	r0, r7
 80066c8:	4631      	mov	r1, r6
 80066ca:	462a      	mov	r2, r5
 80066cc:	f7ff ff3a 	bl	8006544 <__multiply>
 80066d0:	b1ae      	cbz	r6, 80066fe <__pow5mult+0x66>
 80066d2:	6872      	ldr	r2, [r6, #4]
 80066d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80066da:	1064      	asrs	r4, r4, #1
 80066dc:	6031      	str	r1, [r6, #0]
 80066de:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 80066e2:	4606      	mov	r6, r0
 80066e4:	d1ea      	bne.n	80066bc <__pow5mult+0x24>
 80066e6:	4630      	mov	r0, r6
 80066e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066ec:	4638      	mov	r0, r7
 80066ee:	4629      	mov	r1, r5
 80066f0:	462a      	mov	r2, r5
 80066f2:	f7ff ff27 	bl	8006544 <__multiply>
 80066f6:	6028      	str	r0, [r5, #0]
 80066f8:	f8c0 8000 	str.w	r8, [r0]
 80066fc:	e7e0      	b.n	80066c0 <__pow5mult+0x28>
 80066fe:	4606      	mov	r6, r0
 8006700:	e7da      	b.n	80066b8 <__pow5mult+0x20>
 8006702:	f247 3270 	movw	r2, #29552	; 0x7370
 8006706:	1e5d      	subs	r5, r3, #1
 8006708:	f6c0 0200 	movt	r2, #2048	; 0x800
 800670c:	2300      	movs	r3, #0
 800670e:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8006712:	f7ff fe75 	bl	8006400 <__multadd>
 8006716:	4606      	mov	r6, r0
 8006718:	e7c6      	b.n	80066a8 <__pow5mult+0x10>
 800671a:	2101      	movs	r1, #1
 800671c:	4638      	mov	r0, r7
 800671e:	f7ff fe3f 	bl	80063a0 <_Balloc>
 8006722:	f240 2171 	movw	r1, #625	; 0x271
 8006726:	2201      	movs	r2, #1
 8006728:	2300      	movs	r3, #0
 800672a:	6141      	str	r1, [r0, #20]
 800672c:	6102      	str	r2, [r0, #16]
 800672e:	4605      	mov	r5, r0
 8006730:	64b8      	str	r0, [r7, #72]	; 0x48
 8006732:	6003      	str	r3, [r0, #0]
 8006734:	e7bd      	b.n	80066b2 <__pow5mult+0x1a>
 8006736:	bf00      	nop

08006738 <__lshift>:
 8006738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800673c:	4693      	mov	fp, r2
 800673e:	690a      	ldr	r2, [r1, #16]
 8006740:	688b      	ldr	r3, [r1, #8]
 8006742:	ea4f 1a6b 	mov.w	sl, fp, asr #5
 8006746:	eb0a 0902 	add.w	r9, sl, r2
 800674a:	f109 0601 	add.w	r6, r9, #1
 800674e:	429e      	cmp	r6, r3
 8006750:	460f      	mov	r7, r1
 8006752:	4680      	mov	r8, r0
 8006754:	6849      	ldr	r1, [r1, #4]
 8006756:	dd04      	ble.n	8006762 <__lshift+0x2a>
 8006758:	005b      	lsls	r3, r3, #1
 800675a:	429e      	cmp	r6, r3
 800675c:	f101 0101 	add.w	r1, r1, #1
 8006760:	dcfa      	bgt.n	8006758 <__lshift+0x20>
 8006762:	4640      	mov	r0, r8
 8006764:	f7ff fe1c 	bl	80063a0 <_Balloc>
 8006768:	f1ba 0f00 	cmp.w	sl, #0
 800676c:	f100 0414 	add.w	r4, r0, #20
 8006770:	dd09      	ble.n	8006786 <__lshift+0x4e>
 8006772:	2300      	movs	r3, #0
 8006774:	461a      	mov	r2, r3
 8006776:	4625      	mov	r5, r4
 8006778:	3301      	adds	r3, #1
 800677a:	4553      	cmp	r3, sl
 800677c:	f845 2b04 	str.w	r2, [r5], #4
 8006780:	d1fa      	bne.n	8006778 <__lshift+0x40>
 8006782:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	f107 0314 	add.w	r3, r7, #20
 800678c:	f01b 0b1f 	ands.w	fp, fp, #31
 8006790:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
 8006794:	d021      	beq.n	80067da <__lshift+0xa2>
 8006796:	f1cb 0a20 	rsb	sl, fp, #32
 800679a:	2200      	movs	r2, #0
 800679c:	e000      	b.n	80067a0 <__lshift+0x68>
 800679e:	462c      	mov	r4, r5
 80067a0:	6819      	ldr	r1, [r3, #0]
 80067a2:	4625      	mov	r5, r4
 80067a4:	fa01 f10b 	lsl.w	r1, r1, fp
 80067a8:	430a      	orrs	r2, r1
 80067aa:	f845 2b04 	str.w	r2, [r5], #4
 80067ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80067b2:	4563      	cmp	r3, ip
 80067b4:	fa22 f20a 	lsr.w	r2, r2, sl
 80067b8:	d3f1      	bcc.n	800679e <__lshift+0x66>
 80067ba:	6062      	str	r2, [r4, #4]
 80067bc:	b10a      	cbz	r2, 80067c2 <__lshift+0x8a>
 80067be:	f109 0602 	add.w	r6, r9, #2
 80067c2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067cc:	3e01      	subs	r6, #1
 80067ce:	6106      	str	r6, [r0, #16]
 80067d0:	6039      	str	r1, [r7, #0]
 80067d2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 80067d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067da:	f853 2b04 	ldr.w	r2, [r3], #4
 80067de:	459c      	cmp	ip, r3
 80067e0:	f844 2b04 	str.w	r2, [r4], #4
 80067e4:	d9ed      	bls.n	80067c2 <__lshift+0x8a>
 80067e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ea:	459c      	cmp	ip, r3
 80067ec:	f844 2b04 	str.w	r2, [r4], #4
 80067f0:	d8f3      	bhi.n	80067da <__lshift+0xa2>
 80067f2:	e7e6      	b.n	80067c2 <__lshift+0x8a>

080067f4 <__mcmp>:
 80067f4:	6902      	ldr	r2, [r0, #16]
 80067f6:	690b      	ldr	r3, [r1, #16]
 80067f8:	1ad2      	subs	r2, r2, r3
 80067fa:	b410      	push	{r4}
 80067fc:	bf18      	it	ne
 80067fe:	4610      	movne	r0, r2
 8006800:	d112      	bne.n	8006828 <__mcmp+0x34>
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	3014      	adds	r0, #20
 8006806:	3114      	adds	r1, #20
 8006808:	4419      	add	r1, r3
 800680a:	4403      	add	r3, r0
 800680c:	e001      	b.n	8006812 <__mcmp+0x1e>
 800680e:	4298      	cmp	r0, r3
 8006810:	d20d      	bcs.n	800682e <__mcmp+0x3a>
 8006812:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006816:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800681a:	42a2      	cmp	r2, r4
 800681c:	d0f7      	beq.n	800680e <__mcmp+0x1a>
 800681e:	4294      	cmp	r4, r2
 8006820:	bf94      	ite	ls
 8006822:	2001      	movls	r0, #1
 8006824:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006828:	f85d 4b04 	ldr.w	r4, [sp], #4
 800682c:	4770      	bx	lr
 800682e:	2000      	movs	r0, #0
 8006830:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop

08006838 <__mdiff>:
 8006838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800683c:	460c      	mov	r4, r1
 800683e:	4606      	mov	r6, r0
 8006840:	4611      	mov	r1, r2
 8006842:	4620      	mov	r0, r4
 8006844:	4615      	mov	r5, r2
 8006846:	f7ff ffd5 	bl	80067f4 <__mcmp>
 800684a:	1e07      	subs	r7, r0, #0
 800684c:	d054      	beq.n	80068f8 <__mdiff+0xc0>
 800684e:	bfbc      	itt	lt
 8006850:	4623      	movlt	r3, r4
 8006852:	462c      	movlt	r4, r5
 8006854:	4630      	mov	r0, r6
 8006856:	bfb8      	it	lt
 8006858:	461d      	movlt	r5, r3
 800685a:	6861      	ldr	r1, [r4, #4]
 800685c:	bfac      	ite	ge
 800685e:	2700      	movge	r7, #0
 8006860:	2701      	movlt	r7, #1
 8006862:	f7ff fd9d 	bl	80063a0 <_Balloc>
 8006866:	692a      	ldr	r2, [r5, #16]
 8006868:	f8d4 c010 	ldr.w	ip, [r4, #16]
 800686c:	60c7      	str	r7, [r0, #12]
 800686e:	3414      	adds	r4, #20
 8006870:	3514      	adds	r5, #20
 8006872:	eb05 0982 	add.w	r9, r5, r2, lsl #2
 8006876:	f100 0314 	add.w	r3, r0, #20
 800687a:	eb04 088c 	add.w	r8, r4, ip, lsl #2
 800687e:	2200      	movs	r2, #0
 8006880:	f854 6b04 	ldr.w	r6, [r4], #4
 8006884:	f855 7b04 	ldr.w	r7, [r5], #4
 8006888:	fa12 f286 	uxtah	r2, r2, r6
 800688c:	b2b9      	uxth	r1, r7
 800688e:	0c3f      	lsrs	r7, r7, #16
 8006890:	1a51      	subs	r1, r2, r1
 8006892:	ebc7 4216 	rsb	r2, r7, r6, lsr #16
 8006896:	eb02 4221 	add.w	r2, r2, r1, asr #16
 800689a:	b289      	uxth	r1, r1
 800689c:	ea41 4602 	orr.w	r6, r1, r2, lsl #16
 80068a0:	45a9      	cmp	r9, r5
 80068a2:	f843 6b04 	str.w	r6, [r3], #4
 80068a6:	ea4f 4222 	mov.w	r2, r2, asr #16
 80068aa:	4621      	mov	r1, r4
 80068ac:	d8e8      	bhi.n	8006880 <__mdiff+0x48>
 80068ae:	45a0      	cmp	r8, r4
 80068b0:	461f      	mov	r7, r3
 80068b2:	d915      	bls.n	80068e0 <__mdiff+0xa8>
 80068b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80068b8:	fa12 f285 	uxtah	r2, r2, r5
 80068bc:	0c2d      	lsrs	r5, r5, #16
 80068be:	eb05 4522 	add.w	r5, r5, r2, asr #16
 80068c2:	b292      	uxth	r2, r2
 80068c4:	ea42 4605 	orr.w	r6, r2, r5, lsl #16
 80068c8:	4588      	cmp	r8, r1
 80068ca:	f843 6b04 	str.w	r6, [r3], #4
 80068ce:	ea4f 4225 	mov.w	r2, r5, asr #16
 80068d2:	d8ef      	bhi.n	80068b4 <__mdiff+0x7c>
 80068d4:	43e3      	mvns	r3, r4
 80068d6:	4443      	add	r3, r8
 80068d8:	f023 0303 	bic.w	r3, r3, #3
 80068dc:	3304      	adds	r3, #4
 80068de:	443b      	add	r3, r7
 80068e0:	3b04      	subs	r3, #4
 80068e2:	b92e      	cbnz	r6, 80068f0 <__mdiff+0xb8>
 80068e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80068e8:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80068ec:	2a00      	cmp	r2, #0
 80068ee:	d0f9      	beq.n	80068e4 <__mdiff+0xac>
 80068f0:	f8c0 c010 	str.w	ip, [r0, #16]
 80068f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068f8:	4630      	mov	r0, r6
 80068fa:	4639      	mov	r1, r7
 80068fc:	f7ff fd50 	bl	80063a0 <_Balloc>
 8006900:	2301      	movs	r3, #1
 8006902:	6147      	str	r7, [r0, #20]
 8006904:	6103      	str	r3, [r0, #16]
 8006906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800690a:	bf00      	nop

0800690c <__d2b>:
 800690c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006910:	4689      	mov	r9, r1
 8006912:	b083      	sub	sp, #12
 8006914:	2101      	movs	r1, #1
 8006916:	ec55 4b10 	vmov	r4, r5, d0
 800691a:	4690      	mov	r8, r2
 800691c:	f7ff fd40 	bl	80063a0 <_Balloc>
 8006920:	f3c5 570a 	ubfx	r7, r5, #20, #11
 8006924:	4606      	mov	r6, r0
 8006926:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800692a:	b10f      	cbz	r7, 8006930 <__d2b+0x24>
 800692c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006930:	9301      	str	r3, [sp, #4]
 8006932:	b314      	cbz	r4, 800697a <__d2b+0x6e>
 8006934:	a802      	add	r0, sp, #8
 8006936:	f840 4d08 	str.w	r4, [r0, #-8]!
 800693a:	4668      	mov	r0, sp
 800693c:	f7ff fdca 	bl	80064d4 <__lo0bits>
 8006940:	2800      	cmp	r0, #0
 8006942:	d131      	bne.n	80069a8 <__d2b+0x9c>
 8006944:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8006948:	6172      	str	r2, [r6, #20]
 800694a:	2b00      	cmp	r3, #0
 800694c:	bf0c      	ite	eq
 800694e:	2401      	moveq	r4, #1
 8006950:	2402      	movne	r4, #2
 8006952:	61b3      	str	r3, [r6, #24]
 8006954:	6134      	str	r4, [r6, #16]
 8006956:	b9d7      	cbnz	r7, 800698e <__d2b+0x82>
 8006958:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800695c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006960:	f8c9 0000 	str.w	r0, [r9]
 8006964:	6918      	ldr	r0, [r3, #16]
 8006966:	f7ff fd97 	bl	8006498 <__hi0bits>
 800696a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800696e:	f8c8 0000 	str.w	r0, [r8]
 8006972:	4630      	mov	r0, r6
 8006974:	b003      	add	sp, #12
 8006976:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800697a:	a801      	add	r0, sp, #4
 800697c:	f7ff fdaa 	bl	80064d4 <__lo0bits>
 8006980:	9b01      	ldr	r3, [sp, #4]
 8006982:	2401      	movs	r4, #1
 8006984:	3020      	adds	r0, #32
 8006986:	6173      	str	r3, [r6, #20]
 8006988:	6134      	str	r4, [r6, #16]
 800698a:	2f00      	cmp	r7, #0
 800698c:	d0e4      	beq.n	8006958 <__d2b+0x4c>
 800698e:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
 8006992:	4407      	add	r7, r0
 8006994:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006998:	f8c9 7000 	str.w	r7, [r9]
 800699c:	f8c8 0000 	str.w	r0, [r8]
 80069a0:	4630      	mov	r0, r6
 80069a2:	b003      	add	sp, #12
 80069a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069a8:	e89d 000c 	ldmia.w	sp, {r2, r3}
 80069ac:	f1c0 0120 	rsb	r1, r0, #32
 80069b0:	fa03 f101 	lsl.w	r1, r3, r1
 80069b4:	430a      	orrs	r2, r1
 80069b6:	40c3      	lsrs	r3, r0
 80069b8:	9301      	str	r3, [sp, #4]
 80069ba:	6172      	str	r2, [r6, #20]
 80069bc:	e7c5      	b.n	800694a <__d2b+0x3e>
 80069be:	bf00      	nop

080069c0 <_read_r>:
 80069c0:	b570      	push	{r4, r5, r6, lr}
 80069c2:	f640 14d4 	movw	r4, #2516	; 0x9d4
 80069c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80069ca:	4606      	mov	r6, r0
 80069cc:	2500      	movs	r5, #0
 80069ce:	4608      	mov	r0, r1
 80069d0:	4611      	mov	r1, r2
 80069d2:	461a      	mov	r2, r3
 80069d4:	6025      	str	r5, [r4, #0]
 80069d6:	f7fa fd67 	bl	80014a8 <_read>
 80069da:	1c43      	adds	r3, r0, #1
 80069dc:	d000      	beq.n	80069e0 <_read_r+0x20>
 80069de:	bd70      	pop	{r4, r5, r6, pc}
 80069e0:	6823      	ldr	r3, [r4, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d0fb      	beq.n	80069de <_read_r+0x1e>
 80069e6:	6033      	str	r3, [r6, #0]
 80069e8:	bd70      	pop	{r4, r5, r6, pc}
 80069ea:	bf00      	nop

080069ec <_realloc_r>:
 80069ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f0:	460c      	mov	r4, r1
 80069f2:	b083      	sub	sp, #12
 80069f4:	4690      	mov	r8, r2
 80069f6:	4681      	mov	r9, r0
 80069f8:	2900      	cmp	r1, #0
 80069fa:	f000 8124 	beq.w	8006c46 <_realloc_r+0x25a>
 80069fe:	f7fc fab7 	bl	8002f70 <__malloc_lock>
 8006a02:	f108 060b 	add.w	r6, r8, #11
 8006a06:	2e16      	cmp	r6, #22
 8006a08:	bf8c      	ite	hi
 8006a0a:	f026 0607 	bichi.w	r6, r6, #7
 8006a0e:	2210      	movls	r2, #16
 8006a10:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8006a14:	bf8d      	iteet	hi
 8006a16:	0ff3      	lsrhi	r3, r6, #31
 8006a18:	4616      	movls	r6, r2
 8006a1a:	2300      	movls	r3, #0
 8006a1c:	4632      	movhi	r2, r6
 8006a1e:	4546      	cmp	r6, r8
 8006a20:	bf38      	it	cc
 8006a22:	f043 0301 	orrcc.w	r3, r3, #1
 8006a26:	f02c 0503 	bic.w	r5, ip, #3
 8006a2a:	f1a4 0708 	sub.w	r7, r4, #8
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f040 810f 	bne.w	8006c52 <_realloc_r+0x266>
 8006a34:	4295      	cmp	r5, r2
 8006a36:	db15      	blt.n	8006a64 <_realloc_r+0x78>
 8006a38:	4660      	mov	r0, ip
 8006a3a:	1bab      	subs	r3, r5, r6
 8006a3c:	2b0f      	cmp	r3, #15
 8006a3e:	f000 0c01 	and.w	ip, r0, #1
 8006a42:	f200 80c6 	bhi.w	8006bd2 <_realloc_r+0x1e6>
 8006a46:	ea4c 0305 	orr.w	r3, ip, r5
 8006a4a:	443d      	add	r5, r7
 8006a4c:	607b      	str	r3, [r7, #4]
 8006a4e:	686b      	ldr	r3, [r5, #4]
 8006a50:	f043 0301 	orr.w	r3, r3, #1
 8006a54:	606b      	str	r3, [r5, #4]
 8006a56:	4648      	mov	r0, r9
 8006a58:	f7fc fa8c 	bl	8002f74 <__malloc_unlock>
 8006a5c:	4620      	mov	r0, r4
 8006a5e:	b003      	add	sp, #12
 8006a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a64:	f240 4a30 	movw	sl, #1072	; 0x430
 8006a68:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8006a6c:	1979      	adds	r1, r7, r5
 8006a6e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8006a72:	4288      	cmp	r0, r1
 8006a74:	f000 80f2 	beq.w	8006c5c <_realloc_r+0x270>
 8006a78:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8006a7c:	f02e 0b01 	bic.w	fp, lr, #1
 8006a80:	448b      	add	fp, r1
 8006a82:	f8db b004 	ldr.w	fp, [fp, #4]
 8006a86:	f01b 0f01 	tst.w	fp, #1
 8006a8a:	bf1c      	itt	ne
 8006a8c:	469e      	movne	lr, r3
 8006a8e:	4671      	movne	r1, lr
 8006a90:	d054      	beq.n	8006b3c <_realloc_r+0x150>
 8006a92:	f01c 0f01 	tst.w	ip, #1
 8006a96:	f040 80ad 	bne.w	8006bf4 <_realloc_r+0x208>
 8006a9a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8006a9e:	ebc3 0b07 	rsb	fp, r3, r7
 8006aa2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006aa6:	f023 0303 	bic.w	r3, r3, #3
 8006aaa:	442b      	add	r3, r5
 8006aac:	2900      	cmp	r1, #0
 8006aae:	d052      	beq.n	8006b56 <_realloc_r+0x16a>
 8006ab0:	4281      	cmp	r1, r0
 8006ab2:	f000 811f 	beq.w	8006cf4 <_realloc_r+0x308>
 8006ab6:	449e      	add	lr, r3
 8006ab8:	4596      	cmp	lr, r2
 8006aba:	db4c      	blt.n	8006b56 <_realloc_r+0x16a>
 8006abc:	68cb      	ldr	r3, [r1, #12]
 8006abe:	688a      	ldr	r2, [r1, #8]
 8006ac0:	465f      	mov	r7, fp
 8006ac2:	60d3      	str	r3, [r2, #12]
 8006ac4:	609a      	str	r2, [r3, #8]
 8006ac6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8006aca:	f8db 300c 	ldr.w	r3, [fp, #12]
 8006ace:	1f2a      	subs	r2, r5, #4
 8006ad0:	2a24      	cmp	r2, #36	; 0x24
 8006ad2:	60cb      	str	r3, [r1, #12]
 8006ad4:	6099      	str	r1, [r3, #8]
 8006ad6:	f200 8165 	bhi.w	8006da4 <_realloc_r+0x3b8>
 8006ada:	2a13      	cmp	r2, #19
 8006adc:	bf98      	it	ls
 8006ade:	463b      	movls	r3, r7
 8006ae0:	d920      	bls.n	8006b24 <_realloc_r+0x138>
 8006ae2:	6823      	ldr	r3, [r4, #0]
 8006ae4:	f8cb 3008 	str.w	r3, [fp, #8]
 8006ae8:	6863      	ldr	r3, [r4, #4]
 8006aea:	2a1b      	cmp	r2, #27
 8006aec:	f8cb 300c 	str.w	r3, [fp, #12]
 8006af0:	bf9c      	itt	ls
 8006af2:	3408      	addls	r4, #8
 8006af4:	f10b 0310 	addls.w	r3, fp, #16
 8006af8:	d914      	bls.n	8006b24 <_realloc_r+0x138>
 8006afa:	68a3      	ldr	r3, [r4, #8]
 8006afc:	f8cb 3010 	str.w	r3, [fp, #16]
 8006b00:	68e3      	ldr	r3, [r4, #12]
 8006b02:	2a24      	cmp	r2, #36	; 0x24
 8006b04:	f8cb 3014 	str.w	r3, [fp, #20]
 8006b08:	bf03      	ittte	eq
 8006b0a:	6923      	ldreq	r3, [r4, #16]
 8006b0c:	f8cb 3018 	streq.w	r3, [fp, #24]
 8006b10:	6962      	ldreq	r2, [r4, #20]
 8006b12:	3410      	addne	r4, #16
 8006b14:	bf11      	iteee	ne
 8006b16:	f10b 0318 	addne.w	r3, fp, #24
 8006b1a:	f10b 0320 	addeq.w	r3, fp, #32
 8006b1e:	f8cb 201c 	streq.w	r2, [fp, #28]
 8006b22:	3418      	addeq	r4, #24
 8006b24:	6822      	ldr	r2, [r4, #0]
 8006b26:	601a      	str	r2, [r3, #0]
 8006b28:	6862      	ldr	r2, [r4, #4]
 8006b2a:	605a      	str	r2, [r3, #4]
 8006b2c:	68a2      	ldr	r2, [r4, #8]
 8006b2e:	609a      	str	r2, [r3, #8]
 8006b30:	463c      	mov	r4, r7
 8006b32:	4675      	mov	r5, lr
 8006b34:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006b38:	465f      	mov	r7, fp
 8006b3a:	e77e      	b.n	8006a3a <_realloc_r+0x4e>
 8006b3c:	f02e 0e03 	bic.w	lr, lr, #3
 8006b40:	eb0e 0305 	add.w	r3, lr, r5
 8006b44:	4293      	cmp	r3, r2
 8006b46:	dba4      	blt.n	8006a92 <_realloc_r+0xa6>
 8006b48:	68ca      	ldr	r2, [r1, #12]
 8006b4a:	6889      	ldr	r1, [r1, #8]
 8006b4c:	4660      	mov	r0, ip
 8006b4e:	60ca      	str	r2, [r1, #12]
 8006b50:	461d      	mov	r5, r3
 8006b52:	6091      	str	r1, [r2, #8]
 8006b54:	e771      	b.n	8006a3a <_realloc_r+0x4e>
 8006b56:	4293      	cmp	r3, r2
 8006b58:	db4c      	blt.n	8006bf4 <_realloc_r+0x208>
 8006b5a:	465f      	mov	r7, fp
 8006b5c:	f8db 100c 	ldr.w	r1, [fp, #12]
 8006b60:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8006b64:	1f2a      	subs	r2, r5, #4
 8006b66:	2a24      	cmp	r2, #36	; 0x24
 8006b68:	60c1      	str	r1, [r0, #12]
 8006b6a:	6088      	str	r0, [r1, #8]
 8006b6c:	f200 80b4 	bhi.w	8006cd8 <_realloc_r+0x2ec>
 8006b70:	2a13      	cmp	r2, #19
 8006b72:	bf98      	it	ls
 8006b74:	463a      	movls	r2, r7
 8006b76:	d920      	bls.n	8006bba <_realloc_r+0x1ce>
 8006b78:	6821      	ldr	r1, [r4, #0]
 8006b7a:	f8cb 1008 	str.w	r1, [fp, #8]
 8006b7e:	6861      	ldr	r1, [r4, #4]
 8006b80:	2a1b      	cmp	r2, #27
 8006b82:	f8cb 100c 	str.w	r1, [fp, #12]
 8006b86:	bf9c      	itt	ls
 8006b88:	3408      	addls	r4, #8
 8006b8a:	f10b 0210 	addls.w	r2, fp, #16
 8006b8e:	d914      	bls.n	8006bba <_realloc_r+0x1ce>
 8006b90:	68a1      	ldr	r1, [r4, #8]
 8006b92:	f8cb 1010 	str.w	r1, [fp, #16]
 8006b96:	68e1      	ldr	r1, [r4, #12]
 8006b98:	2a24      	cmp	r2, #36	; 0x24
 8006b9a:	f8cb 1014 	str.w	r1, [fp, #20]
 8006b9e:	bf03      	ittte	eq
 8006ba0:	6922      	ldreq	r2, [r4, #16]
 8006ba2:	f8cb 2018 	streq.w	r2, [fp, #24]
 8006ba6:	6961      	ldreq	r1, [r4, #20]
 8006ba8:	3410      	addne	r4, #16
 8006baa:	bf11      	iteee	ne
 8006bac:	f10b 0218 	addne.w	r2, fp, #24
 8006bb0:	f10b 0220 	addeq.w	r2, fp, #32
 8006bb4:	f8cb 101c 	streq.w	r1, [fp, #28]
 8006bb8:	3418      	addeq	r4, #24
 8006bba:	6821      	ldr	r1, [r4, #0]
 8006bbc:	6011      	str	r1, [r2, #0]
 8006bbe:	6861      	ldr	r1, [r4, #4]
 8006bc0:	6051      	str	r1, [r2, #4]
 8006bc2:	68a1      	ldr	r1, [r4, #8]
 8006bc4:	6091      	str	r1, [r2, #8]
 8006bc6:	463c      	mov	r4, r7
 8006bc8:	461d      	mov	r5, r3
 8006bca:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006bce:	465f      	mov	r7, fp
 8006bd0:	e733      	b.n	8006a3a <_realloc_r+0x4e>
 8006bd2:	19b9      	adds	r1, r7, r6
 8006bd4:	f043 0201 	orr.w	r2, r3, #1
 8006bd8:	ea4c 0606 	orr.w	r6, ip, r6
 8006bdc:	440b      	add	r3, r1
 8006bde:	607e      	str	r6, [r7, #4]
 8006be0:	604a      	str	r2, [r1, #4]
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	f042 0201 	orr.w	r2, r2, #1
 8006be8:	3108      	adds	r1, #8
 8006bea:	605a      	str	r2, [r3, #4]
 8006bec:	4648      	mov	r0, r9
 8006bee:	f7ff f833 	bl	8005c58 <_free_r>
 8006bf2:	e730      	b.n	8006a56 <_realloc_r+0x6a>
 8006bf4:	4641      	mov	r1, r8
 8006bf6:	4648      	mov	r0, r9
 8006bf8:	f7fb ff08 	bl	8002a0c <_malloc_r>
 8006bfc:	4680      	mov	r8, r0
 8006bfe:	b1d8      	cbz	r0, 8006c38 <_realloc_r+0x24c>
 8006c00:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006c04:	f023 0201 	bic.w	r2, r3, #1
 8006c08:	443a      	add	r2, r7
 8006c0a:	f1a0 0108 	sub.w	r1, r0, #8
 8006c0e:	4291      	cmp	r1, r2
 8006c10:	f000 80c1 	beq.w	8006d96 <_realloc_r+0x3aa>
 8006c14:	1f2a      	subs	r2, r5, #4
 8006c16:	2a24      	cmp	r2, #36	; 0x24
 8006c18:	d868      	bhi.n	8006cec <_realloc_r+0x300>
 8006c1a:	2a13      	cmp	r2, #19
 8006c1c:	bf9c      	itt	ls
 8006c1e:	4603      	movls	r3, r0
 8006c20:	4622      	movls	r2, r4
 8006c22:	d83a      	bhi.n	8006c9a <_realloc_r+0x2ae>
 8006c24:	6811      	ldr	r1, [r2, #0]
 8006c26:	6019      	str	r1, [r3, #0]
 8006c28:	6851      	ldr	r1, [r2, #4]
 8006c2a:	6059      	str	r1, [r3, #4]
 8006c2c:	6892      	ldr	r2, [r2, #8]
 8006c2e:	609a      	str	r2, [r3, #8]
 8006c30:	4621      	mov	r1, r4
 8006c32:	4648      	mov	r0, r9
 8006c34:	f7ff f810 	bl	8005c58 <_free_r>
 8006c38:	4648      	mov	r0, r9
 8006c3a:	f7fc f99b 	bl	8002f74 <__malloc_unlock>
 8006c3e:	4640      	mov	r0, r8
 8006c40:	b003      	add	sp, #12
 8006c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c46:	4611      	mov	r1, r2
 8006c48:	b003      	add	sp, #12
 8006c4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c4e:	f7fb bedd 	b.w	8002a0c <_malloc_r>
 8006c52:	230c      	movs	r3, #12
 8006c54:	f8c9 3000 	str.w	r3, [r9]
 8006c58:	2000      	movs	r0, #0
 8006c5a:	e700      	b.n	8006a5e <_realloc_r+0x72>
 8006c5c:	6843      	ldr	r3, [r0, #4]
 8006c5e:	f023 0e03 	bic.w	lr, r3, #3
 8006c62:	f106 0110 	add.w	r1, r6, #16
 8006c66:	eb0e 0305 	add.w	r3, lr, r5
 8006c6a:	428b      	cmp	r3, r1
 8006c6c:	bfb8      	it	lt
 8006c6e:	4601      	movlt	r1, r0
 8006c70:	f6ff af0f 	blt.w	8006a92 <_realloc_r+0xa6>
 8006c74:	4437      	add	r7, r6
 8006c76:	1b9b      	subs	r3, r3, r6
 8006c78:	f043 0301 	orr.w	r3, r3, #1
 8006c7c:	f8ca 7008 	str.w	r7, [sl, #8]
 8006c80:	607b      	str	r3, [r7, #4]
 8006c82:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	431e      	orrs	r6, r3
 8006c8c:	4648      	mov	r0, r9
 8006c8e:	f844 6c04 	str.w	r6, [r4, #-4]
 8006c92:	f7fc f96f 	bl	8002f74 <__malloc_unlock>
 8006c96:	4620      	mov	r0, r4
 8006c98:	e6e1      	b.n	8006a5e <_realloc_r+0x72>
 8006c9a:	6823      	ldr	r3, [r4, #0]
 8006c9c:	6003      	str	r3, [r0, #0]
 8006c9e:	6863      	ldr	r3, [r4, #4]
 8006ca0:	2a1b      	cmp	r2, #27
 8006ca2:	6043      	str	r3, [r0, #4]
 8006ca4:	bf9c      	itt	ls
 8006ca6:	f104 0208 	addls.w	r2, r4, #8
 8006caa:	f100 0308 	addls.w	r3, r0, #8
 8006cae:	d9b9      	bls.n	8006c24 <_realloc_r+0x238>
 8006cb0:	68a3      	ldr	r3, [r4, #8]
 8006cb2:	6083      	str	r3, [r0, #8]
 8006cb4:	68e3      	ldr	r3, [r4, #12]
 8006cb6:	2a24      	cmp	r2, #36	; 0x24
 8006cb8:	60c3      	str	r3, [r0, #12]
 8006cba:	bf03      	ittte	eq
 8006cbc:	6923      	ldreq	r3, [r4, #16]
 8006cbe:	6103      	streq	r3, [r0, #16]
 8006cc0:	6962      	ldreq	r2, [r4, #20]
 8006cc2:	f100 0310 	addne.w	r3, r0, #16
 8006cc6:	bf09      	itett	eq
 8006cc8:	6142      	streq	r2, [r0, #20]
 8006cca:	f104 0210 	addne.w	r2, r4, #16
 8006cce:	f100 0318 	addeq.w	r3, r0, #24
 8006cd2:	f104 0218 	addeq.w	r2, r4, #24
 8006cd6:	e7a5      	b.n	8006c24 <_realloc_r+0x238>
 8006cd8:	4621      	mov	r1, r4
 8006cda:	4638      	mov	r0, r7
 8006cdc:	461d      	mov	r5, r3
 8006cde:	463c      	mov	r4, r7
 8006ce0:	f7ff fafc 	bl	80062dc <memmove>
 8006ce4:	465f      	mov	r7, fp
 8006ce6:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006cea:	e6a6      	b.n	8006a3a <_realloc_r+0x4e>
 8006cec:	4621      	mov	r1, r4
 8006cee:	f7ff faf5 	bl	80062dc <memmove>
 8006cf2:	e79d      	b.n	8006c30 <_realloc_r+0x244>
 8006cf4:	eb0e 0c03 	add.w	ip, lr, r3
 8006cf8:	f106 0110 	add.w	r1, r6, #16
 8006cfc:	458c      	cmp	ip, r1
 8006cfe:	f6ff af2a 	blt.w	8006b56 <_realloc_r+0x16a>
 8006d02:	465f      	mov	r7, fp
 8006d04:	f8db 300c 	ldr.w	r3, [fp, #12]
 8006d08:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8006d0c:	1f2a      	subs	r2, r5, #4
 8006d0e:	2a24      	cmp	r2, #36	; 0x24
 8006d10:	60cb      	str	r3, [r1, #12]
 8006d12:	6099      	str	r1, [r3, #8]
 8006d14:	d850      	bhi.n	8006db8 <_realloc_r+0x3cc>
 8006d16:	2a13      	cmp	r2, #19
 8006d18:	bf98      	it	ls
 8006d1a:	463b      	movls	r3, r7
 8006d1c:	d920      	bls.n	8006d60 <_realloc_r+0x374>
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	f8cb 3008 	str.w	r3, [fp, #8]
 8006d24:	6863      	ldr	r3, [r4, #4]
 8006d26:	2a1b      	cmp	r2, #27
 8006d28:	f8cb 300c 	str.w	r3, [fp, #12]
 8006d2c:	bf9c      	itt	ls
 8006d2e:	3408      	addls	r4, #8
 8006d30:	f10b 0310 	addls.w	r3, fp, #16
 8006d34:	d914      	bls.n	8006d60 <_realloc_r+0x374>
 8006d36:	68a3      	ldr	r3, [r4, #8]
 8006d38:	f8cb 3010 	str.w	r3, [fp, #16]
 8006d3c:	68e3      	ldr	r3, [r4, #12]
 8006d3e:	2a24      	cmp	r2, #36	; 0x24
 8006d40:	f8cb 3014 	str.w	r3, [fp, #20]
 8006d44:	bf03      	ittte	eq
 8006d46:	6923      	ldreq	r3, [r4, #16]
 8006d48:	f8cb 3018 	streq.w	r3, [fp, #24]
 8006d4c:	6962      	ldreq	r2, [r4, #20]
 8006d4e:	3410      	addne	r4, #16
 8006d50:	bf11      	iteee	ne
 8006d52:	f10b 0318 	addne.w	r3, fp, #24
 8006d56:	f10b 0320 	addeq.w	r3, fp, #32
 8006d5a:	f8cb 201c 	streq.w	r2, [fp, #28]
 8006d5e:	3418      	addeq	r4, #24
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	601a      	str	r2, [r3, #0]
 8006d64:	6862      	ldr	r2, [r4, #4]
 8006d66:	605a      	str	r2, [r3, #4]
 8006d68:	68a2      	ldr	r2, [r4, #8]
 8006d6a:	609a      	str	r2, [r3, #8]
 8006d6c:	eb0b 0306 	add.w	r3, fp, r6
 8006d70:	ebc6 020c 	rsb	r2, r6, ip
 8006d74:	f042 0201 	orr.w	r2, r2, #1
 8006d78:	f8ca 3008 	str.w	r3, [sl, #8]
 8006d7c:	605a      	str	r2, [r3, #4]
 8006d7e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	431e      	orrs	r6, r3
 8006d88:	4648      	mov	r0, r9
 8006d8a:	f8cb 6004 	str.w	r6, [fp, #4]
 8006d8e:	f7fc f8f1 	bl	8002f74 <__malloc_unlock>
 8006d92:	4638      	mov	r0, r7
 8006d94:	e663      	b.n	8006a5e <_realloc_r+0x72>
 8006d96:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006d9a:	f022 0203 	bic.w	r2, r2, #3
 8006d9e:	4415      	add	r5, r2
 8006da0:	4618      	mov	r0, r3
 8006da2:	e64a      	b.n	8006a3a <_realloc_r+0x4e>
 8006da4:	4621      	mov	r1, r4
 8006da6:	4638      	mov	r0, r7
 8006da8:	4675      	mov	r5, lr
 8006daa:	463c      	mov	r4, r7
 8006dac:	f7ff fa96 	bl	80062dc <memmove>
 8006db0:	465f      	mov	r7, fp
 8006db2:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006db6:	e640      	b.n	8006a3a <_realloc_r+0x4e>
 8006db8:	4621      	mov	r1, r4
 8006dba:	4638      	mov	r0, r7
 8006dbc:	f8cd c004 	str.w	ip, [sp, #4]
 8006dc0:	f7ff fa8c 	bl	80062dc <memmove>
 8006dc4:	f8dd c004 	ldr.w	ip, [sp, #4]
 8006dc8:	e7d0      	b.n	8006d6c <_realloc_r+0x380>
 8006dca:	bf00      	nop

08006dcc <__fpclassifyd>:
 8006dcc:	ec53 2b10 	vmov	r2, r3, d0
 8006dd0:	ea52 0103 	orrs.w	r1, r2, r3
 8006dd4:	d101      	bne.n	8006dda <__fpclassifyd+0xe>
 8006dd6:	2002      	movs	r0, #2
 8006dd8:	4770      	bx	lr
 8006dda:	f1d2 0101 	rsbs	r1, r2, #1
 8006dde:	bf38      	it	cc
 8006de0:	2100      	movcc	r1, #0
 8006de2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006de6:	bf08      	it	eq
 8006de8:	2a00      	cmpeq	r2, #0
 8006dea:	d0f4      	beq.n	8006dd6 <__fpclassifyd+0xa>
 8006dec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006df0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006df4:	f5a2 1080 	sub.w	r0, r2, #1048576	; 0x100000
 8006df8:	f6c7 73df 	movt	r3, #32735	; 0x7fdf
 8006dfc:	4298      	cmp	r0, r3
 8006dfe:	d801      	bhi.n	8006e04 <__fpclassifyd+0x38>
 8006e00:	2004      	movs	r0, #4
 8006e02:	4770      	bx	lr
 8006e04:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8006e08:	d201      	bcs.n	8006e0e <__fpclassifyd+0x42>
 8006e0a:	2003      	movs	r0, #3
 8006e0c:	4770      	bx	lr
 8006e0e:	2000      	movs	r0, #0
 8006e10:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8006e14:	4282      	cmp	r2, r0
 8006e16:	bf14      	ite	ne
 8006e18:	2000      	movne	r0, #0
 8006e1a:	f001 0001 	andeq.w	r0, r1, #1
 8006e1e:	4770      	bx	lr

08006e20 <__sprint_r.part.0>:
 8006e20:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8006e22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e26:	049c      	lsls	r4, r3, #18
 8006e28:	460e      	mov	r6, r1
 8006e2a:	4680      	mov	r8, r0
 8006e2c:	4691      	mov	r9, r2
 8006e2e:	d52b      	bpl.n	8006e88 <__sprint_r.part.0+0x68>
 8006e30:	6893      	ldr	r3, [r2, #8]
 8006e32:	6812      	ldr	r2, [r2, #0]
 8006e34:	f102 0a08 	add.w	sl, r2, #8
 8006e38:	b323      	cbz	r3, 8006e84 <__sprint_r.part.0+0x64>
 8006e3a:	e91a 00a0 	ldmdb	sl, {r5, r7}
 8006e3e:	08bf      	lsrs	r7, r7, #2
 8006e40:	bf1c      	itt	ne
 8006e42:	3d04      	subne	r5, #4
 8006e44:	2400      	movne	r4, #0
 8006e46:	d102      	bne.n	8006e4e <__sprint_r.part.0+0x2e>
 8006e48:	e014      	b.n	8006e74 <__sprint_r.part.0+0x54>
 8006e4a:	42a7      	cmp	r7, r4
 8006e4c:	d010      	beq.n	8006e70 <__sprint_r.part.0+0x50>
 8006e4e:	4640      	mov	r0, r8
 8006e50:	f855 1f04 	ldr.w	r1, [r5, #4]!
 8006e54:	4632      	mov	r2, r6
 8006e56:	f000 f85d 	bl	8006f14 <_fputwc_r>
 8006e5a:	1c43      	adds	r3, r0, #1
 8006e5c:	f104 0401 	add.w	r4, r4, #1
 8006e60:	d1f3      	bne.n	8006e4a <__sprint_r.part.0+0x2a>
 8006e62:	2300      	movs	r3, #0
 8006e64:	f8c9 3008 	str.w	r3, [r9, #8]
 8006e68:	f8c9 3004 	str.w	r3, [r9, #4]
 8006e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e70:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006e74:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
 8006e78:	f8c9 3008 	str.w	r3, [r9, #8]
 8006e7c:	f10a 0a08 	add.w	sl, sl, #8
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1da      	bne.n	8006e3a <__sprint_r.part.0+0x1a>
 8006e84:	2000      	movs	r0, #0
 8006e86:	e7ec      	b.n	8006e62 <__sprint_r.part.0+0x42>
 8006e88:	f7fe ffb4 	bl	8005df4 <__sfvwrite_r>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	f8c9 3008 	str.w	r3, [r9, #8]
 8006e92:	f8c9 3004 	str.w	r3, [r9, #4]
 8006e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e9a:	bf00      	nop

08006e9c <__sprint_r>:
 8006e9c:	6893      	ldr	r3, [r2, #8]
 8006e9e:	b410      	push	{r4}
 8006ea0:	b11b      	cbz	r3, 8006eaa <__sprint_r+0xe>
 8006ea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ea6:	f7ff bfbb 	b.w	8006e20 <__sprint_r.part.0>
 8006eaa:	4618      	mov	r0, r3
 8006eac:	6053      	str	r3, [r2, #4]
 8006eae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <_calloc_r>:
 8006eb4:	b510      	push	{r4, lr}
 8006eb6:	fb02 f101 	mul.w	r1, r2, r1
 8006eba:	f7fb fda7 	bl	8002a0c <_malloc_r>
 8006ebe:	4604      	mov	r4, r0
 8006ec0:	b170      	cbz	r0, 8006ee0 <_calloc_r+0x2c>
 8006ec2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006ec6:	f022 0203 	bic.w	r2, r2, #3
 8006eca:	3a04      	subs	r2, #4
 8006ecc:	2a24      	cmp	r2, #36	; 0x24
 8006ece:	d81c      	bhi.n	8006f0a <_calloc_r+0x56>
 8006ed0:	2a13      	cmp	r2, #19
 8006ed2:	bf98      	it	ls
 8006ed4:	4603      	movls	r3, r0
 8006ed6:	d805      	bhi.n	8006ee4 <_calloc_r+0x30>
 8006ed8:	2200      	movs	r2, #0
 8006eda:	601a      	str	r2, [r3, #0]
 8006edc:	605a      	str	r2, [r3, #4]
 8006ede:	609a      	str	r2, [r3, #8]
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	bd10      	pop	{r4, pc}
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	2a1b      	cmp	r2, #27
 8006ee8:	6003      	str	r3, [r0, #0]
 8006eea:	6043      	str	r3, [r0, #4]
 8006eec:	bf98      	it	ls
 8006eee:	f100 0308 	addls.w	r3, r0, #8
 8006ef2:	d9f1      	bls.n	8006ed8 <_calloc_r+0x24>
 8006ef4:	2a24      	cmp	r2, #36	; 0x24
 8006ef6:	6083      	str	r3, [r0, #8]
 8006ef8:	60c3      	str	r3, [r0, #12]
 8006efa:	bf05      	ittet	eq
 8006efc:	6103      	streq	r3, [r0, #16]
 8006efe:	6143      	streq	r3, [r0, #20]
 8006f00:	f100 0310 	addne.w	r3, r0, #16
 8006f04:	f100 0318 	addeq.w	r3, r0, #24
 8006f08:	e7e6      	b.n	8006ed8 <_calloc_r+0x24>
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	f7fa f9de 	bl	80012cc <memset>
 8006f10:	4620      	mov	r0, r4
 8006f12:	bd10      	pop	{r4, pc}

08006f14 <_fputwc_r>:
 8006f14:	8993      	ldrh	r3, [r2, #12]
 8006f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f1a:	460f      	mov	r7, r1
 8006f1c:	0499      	lsls	r1, r3, #18
 8006f1e:	4614      	mov	r4, r2
 8006f20:	bf5f      	itttt	pl
 8006f22:	6e52      	ldrpl	r2, [r2, #100]	; 0x64
 8006f24:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 8006f28:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8006f2c:	81a3      	strhpl	r3, [r4, #12]
 8006f2e:	bf58      	it	pl
 8006f30:	6662      	strpl	r2, [r4, #100]	; 0x64
 8006f32:	b082      	sub	sp, #8
 8006f34:	4680      	mov	r8, r0
 8006f36:	f7ff f8ed 	bl	8006114 <__locale_mb_cur_max>
 8006f3a:	2801      	cmp	r0, #1
 8006f3c:	d03d      	beq.n	8006fba <_fputwc_r+0xa6>
 8006f3e:	463a      	mov	r2, r7
 8006f40:	4640      	mov	r0, r8
 8006f42:	a901      	add	r1, sp, #4
 8006f44:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8006f48:	f000 f8be 	bl	80070c8 <_wcrtomb_r>
 8006f4c:	1c42      	adds	r2, r0, #1
 8006f4e:	4606      	mov	r6, r0
 8006f50:	d02c      	beq.n	8006fac <_fputwc_r+0x98>
 8006f52:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8006f56:	2800      	cmp	r0, #0
 8006f58:	d037      	beq.n	8006fca <_fputwc_r+0xb6>
 8006f5a:	2500      	movs	r5, #0
 8006f5c:	e009      	b.n	8006f72 <_fputwc_r+0x5e>
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	7019      	strb	r1, [r3, #0]
 8006f62:	6823      	ldr	r3, [r4, #0]
 8006f64:	3301      	adds	r3, #1
 8006f66:	6023      	str	r3, [r4, #0]
 8006f68:	3501      	adds	r5, #1
 8006f6a:	42b5      	cmp	r5, r6
 8006f6c:	d22d      	bcs.n	8006fca <_fputwc_r+0xb6>
 8006f6e:	ab01      	add	r3, sp, #4
 8006f70:	5ce9      	ldrb	r1, [r5, r3]
 8006f72:	68a3      	ldr	r3, [r4, #8]
 8006f74:	3b01      	subs	r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	60a3      	str	r3, [r4, #8]
 8006f7a:	daf0      	bge.n	8006f5e <_fputwc_r+0x4a>
 8006f7c:	69a2      	ldr	r2, [r4, #24]
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	db05      	blt.n	8006f8e <_fputwc_r+0x7a>
 8006f82:	6823      	ldr	r3, [r4, #0]
 8006f84:	7019      	strb	r1, [r3, #0]
 8006f86:	6823      	ldr	r3, [r4, #0]
 8006f88:	7819      	ldrb	r1, [r3, #0]
 8006f8a:	290a      	cmp	r1, #10
 8006f8c:	d1ea      	bne.n	8006f64 <_fputwc_r+0x50>
 8006f8e:	4640      	mov	r0, r8
 8006f90:	4622      	mov	r2, r4
 8006f92:	f000 f847 	bl	8007024 <__swbuf_r>
 8006f96:	f1b0 33ff 	subs.w	r3, r0, #4294967295	; 0xffffffff
 8006f9a:	4258      	negs	r0, r3
 8006f9c:	4158      	adcs	r0, r3
 8006f9e:	2800      	cmp	r0, #0
 8006fa0:	d0e2      	beq.n	8006f68 <_fputwc_r+0x54>
 8006fa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fa6:	b002      	add	sp, #8
 8006fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fac:	89a3      	ldrh	r3, [r4, #12]
 8006fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fb2:	81a3      	strh	r3, [r4, #12]
 8006fb4:	b002      	add	sp, #8
 8006fb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fba:	1e7b      	subs	r3, r7, #1
 8006fbc:	2bfe      	cmp	r3, #254	; 0xfe
 8006fbe:	d8be      	bhi.n	8006f3e <_fputwc_r+0x2a>
 8006fc0:	b2f9      	uxtb	r1, r7
 8006fc2:	4606      	mov	r6, r0
 8006fc4:	f88d 1004 	strb.w	r1, [sp, #4]
 8006fc8:	e7c7      	b.n	8006f5a <_fputwc_r+0x46>
 8006fca:	4638      	mov	r0, r7
 8006fcc:	b002      	add	sp, #8
 8006fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fd2:	bf00      	nop

08006fd4 <_fstat_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	f640 14d4 	movw	r4, #2516	; 0x9d4
 8006fda:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8006fde:	2300      	movs	r3, #0
 8006fe0:	4605      	mov	r5, r0
 8006fe2:	4608      	mov	r0, r1
 8006fe4:	4611      	mov	r1, r2
 8006fe6:	6023      	str	r3, [r4, #0]
 8006fe8:	f7fa fb84 	bl	80016f4 <_fstat>
 8006fec:	1c43      	adds	r3, r0, #1
 8006fee:	d000      	beq.n	8006ff2 <_fstat_r+0x1e>
 8006ff0:	bd38      	pop	{r3, r4, r5, pc}
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d0fb      	beq.n	8006ff0 <_fstat_r+0x1c>
 8006ff8:	602b      	str	r3, [r5, #0]
 8006ffa:	bd38      	pop	{r3, r4, r5, pc}

08006ffc <_isatty_r>:
 8006ffc:	b538      	push	{r3, r4, r5, lr}
 8006ffe:	f640 14d4 	movw	r4, #2516	; 0x9d4
 8007002:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007006:	2300      	movs	r3, #0
 8007008:	4605      	mov	r5, r0
 800700a:	4608      	mov	r0, r1
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	f7fa fb7f 	bl	8001710 <_isatty>
 8007012:	1c43      	adds	r3, r0, #1
 8007014:	d000      	beq.n	8007018 <_isatty_r+0x1c>
 8007016:	bd38      	pop	{r3, r4, r5, pc}
 8007018:	6823      	ldr	r3, [r4, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d0fb      	beq.n	8007016 <_isatty_r+0x1a>
 800701e:	602b      	str	r3, [r5, #0]
 8007020:	bd38      	pop	{r3, r4, r5, pc}
 8007022:	bf00      	nop

08007024 <__swbuf_r>:
 8007024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007026:	460d      	mov	r5, r1
 8007028:	4614      	mov	r4, r2
 800702a:	4607      	mov	r7, r0
 800702c:	b110      	cbz	r0, 8007034 <__swbuf_r+0x10>
 800702e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007030:	2b00      	cmp	r3, #0
 8007032:	d046      	beq.n	80070c2 <__swbuf_r+0x9e>
 8007034:	89a2      	ldrh	r2, [r4, #12]
 8007036:	69a0      	ldr	r0, [r4, #24]
 8007038:	b293      	uxth	r3, r2
 800703a:	60a0      	str	r0, [r4, #8]
 800703c:	0718      	lsls	r0, r3, #28
 800703e:	d52d      	bpl.n	800709c <__swbuf_r+0x78>
 8007040:	6926      	ldr	r6, [r4, #16]
 8007042:	2e00      	cmp	r6, #0
 8007044:	d02a      	beq.n	800709c <__swbuf_r+0x78>
 8007046:	0499      	lsls	r1, r3, #18
 8007048:	bf5f      	itttt	pl
 800704a:	6e63      	ldrpl	r3, [r4, #100]	; 0x64
 800704c:	f423 5300 	bicpl.w	r3, r3, #8192	; 0x2000
 8007050:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8007054:	6663      	strpl	r3, [r4, #100]	; 0x64
 8007056:	6823      	ldr	r3, [r4, #0]
 8007058:	bf58      	it	pl
 800705a:	81a2      	strhpl	r2, [r4, #12]
 800705c:	6962      	ldr	r2, [r4, #20]
 800705e:	1b9e      	subs	r6, r3, r6
 8007060:	4296      	cmp	r6, r2
 8007062:	b2ed      	uxtb	r5, r5
 8007064:	bfb8      	it	lt
 8007066:	3601      	addlt	r6, #1
 8007068:	da22      	bge.n	80070b0 <__swbuf_r+0x8c>
 800706a:	68a2      	ldr	r2, [r4, #8]
 800706c:	1c59      	adds	r1, r3, #1
 800706e:	3a01      	subs	r2, #1
 8007070:	60a2      	str	r2, [r4, #8]
 8007072:	6021      	str	r1, [r4, #0]
 8007074:	701d      	strb	r5, [r3, #0]
 8007076:	6963      	ldr	r3, [r4, #20]
 8007078:	42b3      	cmp	r3, r6
 800707a:	d006      	beq.n	800708a <__swbuf_r+0x66>
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	07db      	lsls	r3, r3, #31
 8007080:	d501      	bpl.n	8007086 <__swbuf_r+0x62>
 8007082:	2d0a      	cmp	r5, #10
 8007084:	d001      	beq.n	800708a <__swbuf_r+0x66>
 8007086:	4628      	mov	r0, r5
 8007088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800708a:	4638      	mov	r0, r7
 800708c:	4621      	mov	r1, r4
 800708e:	f7fe fd7b 	bl	8005b88 <_fflush_r>
 8007092:	2800      	cmp	r0, #0
 8007094:	d0f7      	beq.n	8007086 <__swbuf_r+0x62>
 8007096:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800709a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800709c:	4638      	mov	r0, r7
 800709e:	4621      	mov	r1, r4
 80070a0:	f7fd fbc4 	bl	800482c <__swsetup_r>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	d1f6      	bne.n	8007096 <__swbuf_r+0x72>
 80070a8:	89a2      	ldrh	r2, [r4, #12]
 80070aa:	6926      	ldr	r6, [r4, #16]
 80070ac:	b293      	uxth	r3, r2
 80070ae:	e7ca      	b.n	8007046 <__swbuf_r+0x22>
 80070b0:	4638      	mov	r0, r7
 80070b2:	4621      	mov	r1, r4
 80070b4:	f7fe fd68 	bl	8005b88 <_fflush_r>
 80070b8:	2800      	cmp	r0, #0
 80070ba:	d1ec      	bne.n	8007096 <__swbuf_r+0x72>
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	2601      	movs	r6, #1
 80070c0:	e7d3      	b.n	800706a <__swbuf_r+0x46>
 80070c2:	f7fb fbfd 	bl	80028c0 <__sinit>
 80070c6:	e7b5      	b.n	8007034 <__swbuf_r+0x10>

080070c8 <_wcrtomb_r>:
 80070c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070cc:	460d      	mov	r5, r1
 80070ce:	b086      	sub	sp, #24
 80070d0:	4606      	mov	r6, r0
 80070d2:	4690      	mov	r8, r2
 80070d4:	461f      	mov	r7, r3
 80070d6:	b1a9      	cbz	r1, 8007104 <_wcrtomb_r+0x3c>
 80070d8:	f640 049c 	movw	r4, #2204	; 0x89c
 80070dc:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80070e0:	6824      	ldr	r4, [r4, #0]
 80070e2:	f7ff f811 	bl	8006108 <__locale_charset>
 80070e6:	9700      	str	r7, [sp, #0]
 80070e8:	4603      	mov	r3, r0
 80070ea:	4629      	mov	r1, r5
 80070ec:	4642      	mov	r2, r8
 80070ee:	4630      	mov	r0, r6
 80070f0:	47a0      	blx	r4
 80070f2:	1c43      	adds	r3, r0, #1
 80070f4:	bf01      	itttt	eq
 80070f6:	2200      	moveq	r2, #0
 80070f8:	238a      	moveq	r3, #138	; 0x8a
 80070fa:	603a      	streq	r2, [r7, #0]
 80070fc:	6033      	streq	r3, [r6, #0]
 80070fe:	b006      	add	sp, #24
 8007100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007104:	f640 039c 	movw	r3, #2204	; 0x89c
 8007108:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800710c:	681c      	ldr	r4, [r3, #0]
 800710e:	f7fe fffb 	bl	8006108 <__locale_charset>
 8007112:	9700      	str	r7, [sp, #0]
 8007114:	4603      	mov	r3, r0
 8007116:	462a      	mov	r2, r5
 8007118:	4630      	mov	r0, r6
 800711a:	a903      	add	r1, sp, #12
 800711c:	47a0      	blx	r4
 800711e:	e7e8      	b.n	80070f2 <_wcrtomb_r+0x2a>

08007120 <__ascii_wctomb>:
 8007120:	b149      	cbz	r1, 8007136 <__ascii_wctomb+0x16>
 8007122:	2aff      	cmp	r2, #255	; 0xff
 8007124:	bf85      	ittet	hi
 8007126:	238a      	movhi	r3, #138	; 0x8a
 8007128:	6003      	strhi	r3, [r0, #0]
 800712a:	700a      	strbls	r2, [r1, #0]
 800712c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007130:	bf98      	it	ls
 8007132:	2001      	movls	r0, #1
 8007134:	4770      	bx	lr
 8007136:	4608      	mov	r0, r1
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop

0800713c <_init>:
 800713c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713e:	bf00      	nop
 8007140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007142:	bc08      	pop	{r3}
 8007144:	469e      	mov	lr, r3
 8007146:	4770      	bx	lr

08007148 <_fini>:
 8007148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800714a:	bf00      	nop
 800714c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800714e:	bc08      	pop	{r3}
 8007150:	469e      	mov	lr, r3
 8007152:	4770      	bx	lr
