<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  3948, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 83973, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 33065, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 33063, user inline pragmas are applied</column>
            <column name="">(4) simplification, 30723, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 30723, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 30723, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 30723, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 30723, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 30723, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 30723, loop and instruction simplification</column>
            <column name="">(2) parallelization, 30723, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 30723, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 30723, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 31203, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 31205, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="3948" col3="30723" col4="30723" col5="30723" col6="31205">
                    <row id="1" col0="hept_simplified&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept_simplified.h:105" col2="3940" col3="" col4="" col5="" col6="">
                        <row id="3" col0="pairwise_dist_sq_rbf&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept_simplified.h:54" col2="3938" col3="" col4="" col5="" col6="">
                            <row id="2" col0="init_exp_table&lt;config3, 1024&gt;" col1="nnet_hept_simplified.h:46" col2="422" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="3" col0="pairwise_dist_sq_rbf&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept_simplified.h:54" col2="" col3="30718" col4="30241" col5="29821" col6="29821"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

