Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun 28 17:55:54 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file R_2R_switches_v1_0_control_sets_placed.rpt
| Design       : R_2R_switches_v1_0
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             164 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|       Clock Signal      |                     Enable Signal                    |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/axi_arready0         | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/axi_awready0         | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                                      | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              6 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0  | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/p_1_in[0]            | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/p_1_in[31]           | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/p_1_in[15]           | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/p_1_in[23]           | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | R_2R_switches_v1_0_S00_AXI_inst/slv_reg_rden__0      | R_2R_switches_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |               13 |             32 |
+-------------------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+


