From 14527024932dd9d081279d230202a43ce4be42a4 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Horia=20Geant=C4=83?= <horia.geanta@nxp.com>
Date: Thu, 11 Feb 2016 17:39:12 +0200
Subject: [PATCH 1135/1429] crypto: caam/qi - endianness fixes
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

This is a squash of the following LS1043-SDK commits:
7a9bd162fe652ea59c52c6c30d0a3c6b37832d5c "crypto: caam/qi - endianness fixes"
e42041c1589a62ec06bad873b2dd1cca478b9d18 "crypto: caam - fix conversion of SG entry address."
with the following modifications:
-replaced wr_en_val{32,64} with cpu_to_caam{32,64}.
-changed prefix of commit subject line.

Signed-off-by: Alex Porosanu <alexandru.porosanu@nxp.com>
Signed-off-by: Horia GeantÄƒ <horia.geanta@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 drivers/crypto/caam/qi.c       |    9 +++++++--
 drivers/crypto/caam/sg_sw_qm.h |   14 ++++++++++++++
 2 files changed, 21 insertions(+), 2 deletions(-)

diff --git a/drivers/crypto/caam/qi.c b/drivers/crypto/caam/qi.c
index bd40dd8..aa53af3 100644
--- a/drivers/crypto/caam/qi.c
+++ b/drivers/crypto/caam/qi.c
@@ -14,6 +14,7 @@
 #include "desc.h"
 #include "intern.h"
 #include "desc_constr.h"
+#include "sg_sw_qm.h"
 
 #define PRE_HDR_LEN		2	/* Length in u32 words */
 #define PREHDR_RSLS_SHIFT	31
@@ -107,6 +108,8 @@ int caam_qi_enqueue(struct device *qidev, struct caam_drv_req *req)
 	fd.format = qm_fd_compound;
 	fd.cong_weight = req->fd_sgt[1].length;
 
+	cpu_to_hw_sg(&req->fd_sgt[0]);
+	cpu_to_hw_sg(&req->fd_sgt[1]);
 	fd.addr = dma_map_single(qidev, req->fd_sgt, size,
 				 DMA_BIDIRECTIONAL);
 	if (dma_mapping_error(qidev, fd.addr)) {
@@ -365,7 +368,8 @@ int caam_drv_ctx_update(struct caam_drv_ctx *drv_ctx, u32 *sh_desc)
 	 * Now update the shared descriptor for driver context.
 	 * Re-initialise pre-header. Set RSLS and SDLEN
 	 */
-	drv_ctx->prehdr[0] = (1 << PREHDR_RSLS_SHIFT) | num_words;
+	drv_ctx->prehdr[0] = cpu_to_caam32((1 << PREHDR_RSLS_SHIFT) |
+					   num_words);
 
 	/* Copy the new shared descriptor now */
 	memcpy(drv_ctx->sh_desc, sh_desc, desc_bytes(sh_desc));
@@ -430,7 +434,8 @@ struct caam_drv_ctx *caam_drv_ctx_init(struct device *qidev,
 	}
 
 	/* Initialise pre-header. Set RSLS and SDLEN */
-	drv_ctx->prehdr[0] = (1 << PREHDR_RSLS_SHIFT) | num_words;
+	drv_ctx->prehdr[0] = cpu_to_caam32((1 << PREHDR_RSLS_SHIFT) |
+					   num_words);
 
 	/* Copy the shared descriptor now */
 	memcpy(drv_ctx->sh_desc, sh_desc, desc_bytes(sh_desc));
diff --git a/drivers/crypto/caam/sg_sw_qm.h b/drivers/crypto/caam/sg_sw_qm.h
index 2353e84..eb8f005 100644
--- a/drivers/crypto/caam/sg_sw_qm.h
+++ b/drivers/crypto/caam/sg_sw_qm.h
@@ -33,6 +33,15 @@
 #define __SG_SW_QM_H
 
 #include "linux/fsl_qman.h"
+#include "regs.h"
+
+static inline void cpu_to_hw_sg(struct qm_sg_entry *qm_sg_ptr)
+{
+	dma_addr_t addr = qm_sg_ptr->opaque;
+
+	qm_sg_ptr->opaque = cpu_to_caam64(addr);
+	qm_sg_ptr->sgt_efl = cpu_to_caam32(qm_sg_ptr->sgt_efl);
+}
 
 static inline void dma_to_qm_sg_one(struct qm_sg_entry *qm_sg_ptr,
 				      dma_addr_t dma, u32 len, u16 offset)
@@ -45,6 +54,8 @@ static inline void dma_to_qm_sg_one(struct qm_sg_entry *qm_sg_ptr,
 	qm_sg_ptr->bpid = 0;
 	qm_sg_ptr->__reserved3 = 0;
 	qm_sg_ptr->offset = offset & QM_SG_OFFSET_MASK;
+
+	cpu_to_hw_sg(qm_sg_ptr);
 }
 
 /*
@@ -75,7 +86,10 @@ static inline void sg_to_qm_sg_last(struct scatterlist *sg, int sg_count,
 				      u16 offset)
 {
 	qm_sg_ptr = sg_to_qm_sg(sg, sg_count, qm_sg_ptr, offset);
+
+	qm_sg_ptr->sgt_efl = caam32_to_cpu(qm_sg_ptr->sgt_efl);
 	qm_sg_ptr->final = 1;
+	qm_sg_ptr->sgt_efl = cpu_to_caam32(qm_sg_ptr->sgt_efl);
 }
 
 #endif /* __SG_SW_QM_H */
-- 
1.7.5.4

