use ::{ Mnemonic, Mode, ProcessorLevel, BroadcastMode };
use ::instruction_def::{InstructionDefinition, InstructionDefinitionFlags, OperandAddressingMode, OperandType, OperandDescription, RingLevel, FixedOperand, OpSize64Behavior };

pub static INSTR_DEFS: [InstructionDefinition; 1689] = [
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 2, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 3, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 4, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 5, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 6, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::ES) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 7, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::ES) }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 8, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 9, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 10, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 11, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 12, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 13, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 14, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::CS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 15, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i8086), proc_end: Some(ProcessorLevel::i8086), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::CS) }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 16, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 17, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 18, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 19, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 20, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 21, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 22, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::SS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 23, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::SS) }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 24, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 25, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 26, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 27, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 28, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 29, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 30, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 31, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DS) }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 32, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 33, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 34, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 35, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 36, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 37, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::DAA, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 39, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 40, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 41, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 42, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 43, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 44, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 45, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::DAS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 47, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 48, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 49, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 50, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 51, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 52, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 53, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::AAA, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 55, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 56, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 57, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 58, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 59, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 60, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 61, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::AAS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 63, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 64, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::V, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::DEC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 72, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::V, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 80, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::V, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 80, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::VQ, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 88, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::V, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 88, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::VQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSHA, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 96, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PUSHAD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 96, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POPA, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 97, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POPAD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 97, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::BOUND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 98, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::V, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::A, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::ARPL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 99, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::W, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVSXD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 99, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 104, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 105, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 106, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BSS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 107, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::INSB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 108, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 108, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }) },
    InstructionDefinition { mnemonic: Mnemonic::INSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 109, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 109, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::DIIndirectES) }) },
    InstructionDefinition { mnemonic: Mnemonic::INSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 109, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 109, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }) },
    InstructionDefinition { mnemonic: Mnemonic::OUTSB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 110, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::OUTS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 110, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::SIIndirectSizedDS) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }) },
    InstructionDefinition { mnemonic: Mnemonic::OUTSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 111, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::OUTS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 111, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::SIIndirectDS) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }) },
    InstructionDefinition { mnemonic: Mnemonic::OUTSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 111, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::OUTS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 111, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::SIIndirectSizedDS) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }) },
    InstructionDefinition { mnemonic: Mnemonic::JO, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 112, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(0), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNO, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 113, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(1), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNAE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JAE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 116, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(4), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 116, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(4), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 117, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(5), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 117, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(5), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNA, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 118, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(6), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JBE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 118, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(6), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JA, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 119, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(7), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNBE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 119, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(7), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 120, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(8), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 121, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(9), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JPE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 122, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(10), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 122, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(10), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JPO, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 123, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(11), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 123, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(11), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNGE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 124, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(12), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 124, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(12), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JGE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 125, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(13), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 125, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(13), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNG, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(14), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JLE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(14), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JG, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 127, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(15), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNLE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 127, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(15), mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::ADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SBB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AND, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::BS, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::TEST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 132, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::TEST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 133, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::XCHG, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 134, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XCHG, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 135, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 136, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 137, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 138, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 139, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 140, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::S, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 140, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::S, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LEA, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 141, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::UnsizedMemory, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 142, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::S, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 143, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::V, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 143, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XCHG, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 144, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::NOP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 144, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::NOP, fixed_prefix: Some(243), is_two_byte_opcode: false, primary_opcode: 144, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::Pentium3), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PAUSE, fixed_prefix: Some(243), is_two_byte_opcode: false, primary_opcode: 144, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CBW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 152, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CWDE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 152, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CDQE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 152, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CWDE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 152, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CBW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 152, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CWD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 153, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CDQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 153, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CQO, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 153, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CDQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 153, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CWD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 153, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CALLF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 154, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::A, operand_type: OperandType::P, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::WAIT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 155, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FWAIT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 155, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PUSHF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 156, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PUSHFD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 156, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PUSHFQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 156, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PUSHF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 156, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POPF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 157, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POPFD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 157, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POPFQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 157, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POPF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 157, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SAHF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 158, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LAHF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 159, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 160, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::O, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 161, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::O, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 162, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::O, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 163, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::O, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 164, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 164, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::SIIndirectSizedDS) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::SIIndirectDS) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::DIIndirectES) }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::SIIndirectSizedDS) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::SIIndirectSized) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::DIIndirectSized) }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPSB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 166, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 166, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::SIIndirectSizedDS) }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 167, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 167, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::DIIndirectES) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::SIIndirectDS) }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 167, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 167, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::SIIndirectSizedDS) }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPSQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 167, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 167, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 167, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMPS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 167, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::DIIndirectSized) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::SIIndirectSized) }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::TEST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 168, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::TEST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 169, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::ASized) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STOSB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 170, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STOS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 170, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }) },
    InstructionDefinition { mnemonic: Mnemonic::STOSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STOS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::DIIndirectES) }) },
    InstructionDefinition { mnemonic: Mnemonic::STOSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STOS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }) },
    InstructionDefinition { mnemonic: Mnemonic::STOSQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STOSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STOSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STOS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::DIIndirectSized) }) },
    InstructionDefinition { mnemonic: Mnemonic::LODSB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 172, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 172, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::SIIndirectSizedDS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::SIIndirectDS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::SIIndirectSizedDS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODSQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODSD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: true, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LODS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::SIIndirectSized) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCASB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCAS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCASW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCAS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::WO, fixed_operand: Some(FixedOperand::DIIndirectES) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCASD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCAS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::DIIndirectSizedES) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCASQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCASD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCASW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SCAS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::VQP, fixed_operand: Some(FixedOperand::DIIndirectSized) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 176, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 184, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RETN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 194, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::RETN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 195, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LES, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 196, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::P, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::V, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LDS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 197, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::P, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::V, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 198, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 199, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ENTER, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 200, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::W, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::ENTER, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 200, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::W, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LEAVE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 201, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LEAVE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 201, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::RETF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 202, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::RETF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 203, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 204, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(3)) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 205, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INTO, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 206, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IRET, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 207, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IRETD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 207, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IRETQ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 207, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IRETD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 207, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IRET, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 207, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::ROL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::Literal8(1)) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SAR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::AAM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 212, secondary_opcode: Some(10), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::AMX, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 212, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::AAD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 213, secondary_opcode: Some(10), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SETALC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 214, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SALC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 214, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::XLATB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 215, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::XLAT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 215, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::BSizedALIndirectDS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::ES, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: Some(209), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::ES, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: Some(217), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FSUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSUBR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FSUBR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FDIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FDIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FDIVR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FDIVR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::ES, operand_type: OperandType::SR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FXCH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FXCH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(201), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::SR, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FNOP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(208), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(0) }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::SR, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTP1, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTP1, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FLDENV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::E, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCHS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(224), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FABS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(225), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FTST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(228), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FXAM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(229), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLDCW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLD1, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(232), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLDL2T, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(233), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLDL2E, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(234), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLDPI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(235), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLDLG2, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(236), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLDLN2, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(237), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLDZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(238), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNSTENV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::E, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTENV, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::E, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::F2XM1, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(240), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FYL2X, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(241), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FPTAN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(242), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FPATAN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(243), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FXTRACT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(244), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FPREM1, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(245), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FDECSTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(246), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FINCSTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(247), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNSTCW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTCW, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FPREM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(248), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FYL2XP1, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(249), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSQRT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(250), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSINCOS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(251), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FRNDINT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(252), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSCALE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(253), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSIN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(254), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOS, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 217, secondary_opcode: Some(255), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FIADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCMOVB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FIMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCMOVE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FICOM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCMOVBE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FICOMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCMOVU, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FISUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FISUBR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FUCOMPP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: Some(233), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FIDIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FIDIVR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FILD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCMOVNB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FISTTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FCMOVNE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FIST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FCMOVNBE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FISTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(1) }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FCMOVNU, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }) },
    InstructionDefinition { mnemonic: Mnemonic::FNENI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(224), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i8086), proc_end: Some(ProcessorLevel::i8086), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FENI, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(224), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i8086), proc_end: Some(ProcessorLevel::i8086), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNENI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(224), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNDISI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(225), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i8086), proc_end: Some(ProcessorLevel::i8086), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FDISI, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(225), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i8086), proc_end: Some(ProcessorLevel::i8086), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNDISI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(225), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80186), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNCLEX, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(226), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCLEX, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(226), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNINIT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(227), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FINIT, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(227), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNSETPM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(228), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80286), proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSETPM, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(228), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80286), proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNSETPM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: Some(228), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FLD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::ER, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FUCOMI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::ER, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FCOM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOM2, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOM2, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMP3, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMP3, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSUBR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSUBR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FDIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FDIVR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FDIVR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FDIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FLD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FFREE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FISTTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::QI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FXCH4, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FXCH4, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(2) }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DR, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FRSTOR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::ST, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FUCOM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FUCOM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: Some(225), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FUCOMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FUCOMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: Some(233), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNSAVE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::ST, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSAVE, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::ST, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FNSTSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTSW, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FIADD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FADDP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FADDP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: Some(193), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FIMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FMULP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FMULP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: Some(201), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FICOM, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMP5, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMP5, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FICOMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FCOMPP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: Some(217), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FISUB, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSUBRP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSUBRP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: Some(225), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FISUBR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FSUBP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSUBP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: Some(233), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FIDIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FDIVRP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FDIVRP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: Some(241), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FIDIVR, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FDIVP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FDIVP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 222, secondary_opcode: Some(249), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FILD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FFREEP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FISTTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FXCH7, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FXCH7, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FIST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTP8, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTP8, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FISTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: Some(3) }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::WI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTP9, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: Some(ProcessorLevel::i80286), mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTP9, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FBLD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::BCD, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FNSTSW, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: Some(224), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::AX) }) },
    InstructionDefinition { mnemonic: Mnemonic::FSTSW, fixed_prefix: Some(155), is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: Some(224), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::AX) }) },
    InstructionDefinition { mnemonic: Mnemonic::FILD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::QI, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FUCOMIP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FBSTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::BCD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FCOMIP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::FpuRegister, fixed_operand: Some(FixedOperand::ST) }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::EST, operand_type: OperandType::FpuRegister, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FISTP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::QI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LOOPNE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 224, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOPNZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 224, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOPNE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 224, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOPNZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 224, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOPE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 225, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOPZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 225, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOPE, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 225, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOPZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 225, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 226, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOOP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 226, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JECXZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 227, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JCXZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 227, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: true, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JRCXZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 227, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JECXZ, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 227, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 228, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::IN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 229, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::ASized32) }) },
    InstructionDefinition { mnemonic: Mnemonic::OUT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 230, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::OUT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 231, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::ASized32) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CALL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 232, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 233, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JMPF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 234, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: false, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::A, operand_type: OperandType::P, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 235, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::BS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 236, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }) },
    InstructionDefinition { mnemonic: Mnemonic::IN, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 237, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::ASized32) }) },
    InstructionDefinition { mnemonic: Mnemonic::OUT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 238, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::AL) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }) },
    InstructionDefinition { mnemonic: Mnemonic::OUT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 239, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::V, fixed_operand: Some(FixedOperand::ASized32) }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::DX) }) },
    InstructionDefinition { mnemonic: Mnemonic::ICEBP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 241, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INT1, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 241, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::HLT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 244, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 245, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::TEST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::TEST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::NOT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::NEG, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::DIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IDIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::TEST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VQP, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::TEST, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::VQP, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::NOT, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::NEG, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IMUL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::DIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IDIV, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CLC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 248, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 249, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CLI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 250, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STI, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 251, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CLD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 252, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STD, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 253, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 254, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::DEC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 254, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::INC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::DEC, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CALL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::V, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CALL, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CALLF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::PTP, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::V, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JMP, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JMPF, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::PTP, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::V, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: false, primary_opcode: 255, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQ, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SLDT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SLDT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::STR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::STR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LLDT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LTR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VERR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VERW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 0, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SGDT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::S, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::VMCALL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(193), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VMLAUNCH, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(194), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VMRESUME, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(195), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VMXOFF, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(196), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SIDT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::S, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MONITOR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(200), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MWAIT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(201), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LGDT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::S, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::XGETBV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(208), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::XSETBV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(209), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LIDT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::S, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SMSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SMSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LMSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INVLPG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::UnsizedMemory, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SWAPGS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(248), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::RDTSCP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 1, secondary_opcode: Some(249), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: Some(ProcessorLevel::Corei7), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LAR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 2, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::V, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LAR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 2, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LSL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 3, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::V, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LSL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 3, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LOADALL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 5, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80286), proc_end: Some(ProcessorLevel::i80286), mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SYSCALL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 5, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CLTS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 6, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80286), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LOADALL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 7, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: Some(ProcessorLevel::i80386), mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SYSRET, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 7, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INVD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 8, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::WBINVD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 9, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVUPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 16, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 16, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVUPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 16, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 16, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVUPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 17, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 17, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVUPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 17, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 17, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVHLPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 18, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVLPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 18, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVLPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 18, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVDDUP, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 18, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSLDUP, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 18, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::XMM, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::XMM, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVLPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 19, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVLPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 19, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::UNPCKLPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 20, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::UNPCKLPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 20, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::UNPCKHPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 21, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::UNPCKHPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 21, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVLHPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 22, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVHPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 22, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVHPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 22, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSHDUP, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 22, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::XMM, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::XMM, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVHPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 23, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVHPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 23, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PREFETCHNTA, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 24, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PREFETCHT0, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 24, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PREFETCHT1, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 24, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PREFETCHT2, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 24, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::NOP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 31, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::V, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 32, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::C, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 32, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::C, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 33, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::D, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 33, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::D, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 34, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::C, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 34, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::C, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 35, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::D, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 35, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::D, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 36, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: Some(ProcessorLevel::i80486), mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::T, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOV, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 38, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: Some(ProcessorLevel::i80486), mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::H, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::T, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVAPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 40, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVAPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 40, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVAPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 41, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVAPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 41, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTPI2PS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 42, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::PI, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTSI2SS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 42, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::DQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTPI2PD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 42, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::PI, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTSI2SD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 42, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::DQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVNTPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 43, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVNTPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 43, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTTPS2PI, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 44, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PSQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::PI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTTSS2SI, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 44, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTTPD2PI, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 44, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::PI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTTSD2SI, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 44, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTPS2PI, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 45, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PSQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::PI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTSS2SI, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 45, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTPD2PI, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 45, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::PI, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTSD2SI, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 45, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::UCOMISS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 46, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::UCOMISD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 46, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::COMISS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 47, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::COMISD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 47, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::WRMSR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 48, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium1), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::RDTSC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 49, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium1), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::RDMSR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 50, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium1), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::RDPMC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 51, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SYSENTER, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 52, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium2), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SYSENTER, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 52, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SYSEXIT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 53, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium2), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::GETSEC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 55, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PSHUFB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(0), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSHUFB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(0), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHADDW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(1), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHADDW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(1), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHADDD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(2), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHADDD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(2), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHADDSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(3), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHADDSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(3), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMADDUBSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(4), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMADDUBSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(4), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHSUBW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(5), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHSUBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(5), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHSUBD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(6), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHSUBD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(6), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHSUBSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(7), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHSUBSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(7), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSIGNB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(8), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSIGNB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(8), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSIGNW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(9), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSIGNW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(9), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSIGND, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(10), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSIGND, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(10), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULHRSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(11), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULHRSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(11), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PBLENDVB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(16), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BLENDVPS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(20), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BLENDVPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(21), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PTEST, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(23), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PABSB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(28), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PABSB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(28), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PABSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(29), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PABSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(29), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PABSD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(30), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PABSD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(30), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(32), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(32), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXBD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(33), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXBD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(33), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXBQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(34), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXBQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(34), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXWD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(35), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXWD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(35), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXWQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(36), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXWQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(36), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(37), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVSXDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(37), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(40), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPEQQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(41), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVNTDQA, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(42), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PACKUSDW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(43), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(48), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(48), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXBD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(49), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXBD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(49), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXBQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(50), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXBQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(50), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXWD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(51), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXWD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(51), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXWQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(52), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXWQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(52), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(53), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVZXDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(53), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPGTQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(55), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMINSB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(56), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMINSD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(57), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMINUW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(58), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMINUD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(59), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMAXSB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(60), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMAXSD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(61), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMAXUW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(62), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMAXUD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(63), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULLD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(64), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PHMINPOSUW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(65), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::INVEPT, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(128), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::D, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQ, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INVEPT, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(128), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::Q, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQ, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INVVPID, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(129), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::D, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQ, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::INVVPID, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(129), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::Q, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQ, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MOVBE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(240), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CRC32, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(240), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVBE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(241), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CRC32, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 56, secondary_opcode: Some(241), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROUNDPS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(8), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROUNDPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(9), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROUNDSS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(10), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ROUNDSD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(11), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BLENDPS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(12), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BLENDPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(13), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PBLENDW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(14), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PALIGNR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(15), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PALIGNR, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(15), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PEXTRB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(20), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PEXTRB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(20), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PEXTRW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(21), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PEXTRW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(21), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PEXTRQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(22), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::QP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PEXTRD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(22), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::EXTRACTPS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(23), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PINSRB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(32), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::DQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PINSRB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(32), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::B, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::INSERTPS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(33), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::INSERTPS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(33), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::PS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PINSRQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(34), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::QP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PINSRD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(34), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::DPPS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(64), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MPSADBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(66), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPESTRM, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(96), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PCMPESTRI, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(97), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PCMPISTRM, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(98), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PCMPISTRI, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 58, secondary_opcode: Some(99), flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CMOVO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 64, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(0), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 65, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(1), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 66, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNAE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 66, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 66, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 67, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVAE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 67, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 67, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 68, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(4), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVZ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 68, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(4), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 69, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(5), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNZ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 69, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(5), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNA, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 70, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(6), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVBE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 70, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(6), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVA, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 71, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(7), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNBE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 71, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(7), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 72, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(8), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 73, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(9), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVPE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 74, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(10), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 74, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(10), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVPO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 75, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(11), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 75, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(11), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNGE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 76, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(12), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 76, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(12), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVGE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 77, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(13), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 77, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(13), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 78, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(14), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVLE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 78, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(14), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 79, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(15), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMOVNLE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 79, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(15), mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::PentiumPro), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVMSKPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 80, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVMSKPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 80, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SQRTPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 81, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SQRTSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 81, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SQRTPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 81, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SQRTSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 81, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RSQRTPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 82, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RSQRTSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 82, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCPPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 83, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::RCPSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 83, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ANDPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 84, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ANDPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 84, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ANDNPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 85, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ANDNPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 85, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ORPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 86, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ORPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 86, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XORPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 87, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XORPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 87, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADDPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 88, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADDSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 88, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADDPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 88, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADDSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 88, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MULPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 89, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MULSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 89, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MULPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 89, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MULSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 89, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTPS2PD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 90, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTPD2PS, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 90, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTSS2SD, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 90, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTSD2SS, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 90, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTDQ2PS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 91, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTPS2DQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 91, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTTPS2DQ, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 91, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUBPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 92, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUBSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 92, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUBPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 92, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SUBSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 92, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MINPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 93, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MINSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 93, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MINPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 93, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MINSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 93, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::DIVPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 94, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::DIVSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 94, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::DIVPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 94, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::DIVSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 94, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MAXPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 95, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MAXSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 95, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MAXPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 95, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MAXSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 95, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKLBW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 96, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKLBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 96, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKLWD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 97, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKLWD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 97, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKLDQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 98, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKLDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 98, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PACKSSWB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 99, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PACKSSWB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 99, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPGTB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 100, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPGTB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 100, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPGTW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 101, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPGTW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 101, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPGTD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 102, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPGTD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 102, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PACKUSWB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 103, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PACKUSWB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 103, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKHBW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 104, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKHBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 104, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKHWD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 105, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKHWD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 105, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKHDQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 106, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKHDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 106, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PACKSSDW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 107, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PACKSSDW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 107, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKLQDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 108, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUNPCKHQDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 109, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 110, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 110, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::QP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 110, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 110, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 110, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::QP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 110, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 111, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVDQA, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 111, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVDQU, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 111, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSHUFW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 112, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSHUFLW, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 112, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSHUFHW, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 112, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSHUFD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 112, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 113, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 113, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRAW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 113, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRAW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 113, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 113, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 113, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRAD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRAD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 114, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 115, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPEQB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 116, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPEQB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 116, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPEQW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 117, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPEQW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 117, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPEQD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 118, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PCMPEQD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 118, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::EMMS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 119, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VMREAD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 120, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::VMREAD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 120, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::VMWRITE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 121, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::D, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VMWRITE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 121, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::Q, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::Q, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::HADDPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 124, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::HADDPS, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 124, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::HSUBPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 125, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::HSUBPS, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 125, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::QP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::QP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 126, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 127, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVDQA, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 127, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVDQU, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 127, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::JO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 128, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(0), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 129, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(1), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNAE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 130, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JAE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 131, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 132, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(4), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JZ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 132, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(4), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 133, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(5), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNZ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 133, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(5), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNA, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 134, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(6), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JBE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 134, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(6), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JA, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 135, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(7), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNBE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 135, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(7), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 136, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(8), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 137, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(9), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JPE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 138, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(10), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 138, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(10), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JPO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 139, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(11), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 139, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(11), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNGE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 140, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(12), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 140, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(12), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JGE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 141, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(13), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 141, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(13), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 142, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(14), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JLE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 142, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(14), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 143, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(15), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::JNLE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 143, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(15), mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::J, operand_type: OperandType::VDS, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SETO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 144, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(0), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 145, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(1), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 146, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNAE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 146, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 146, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(2), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 147, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETAE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 147, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 147, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(3), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 148, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(4), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETZ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 148, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(4), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 149, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(5), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNZ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 149, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(5), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNA, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 150, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(6), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETBE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 150, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(6), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETA, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 151, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(7), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNBE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 151, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(7), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 152, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(8), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 153, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(9), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETPE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 154, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(10), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 154, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(10), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETPO, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 155, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(11), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 155, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(11), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNGE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 156, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(12), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 156, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(12), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETGE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 157, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(13), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 157, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(13), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 158, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(14), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETLE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 158, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(14), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 159, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(15), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SETNLE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 159, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: Some(15), mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 160, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::FS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 161, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::FS) }) },
    InstructionDefinition { mnemonic: Mnemonic::CPUID, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 162, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::BT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 163, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SHLD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 164, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHLD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 165, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PUSH, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 168, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::GS) }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::POP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 169, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::W, fixed_operand: Some(FixedOperand::GS) }) },
    InstructionDefinition { mnemonic: Mnemonic::RSM, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 170, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::BTS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 171, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHRD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 172, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHRD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 173, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::Fixed, operand_type: OperandType::B, fixed_operand: Some(FixedOperand::CL) }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FXSAVE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::STX, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FXSAVE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(0), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::STX, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::FXRSTOR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::STX, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::FXRSTOR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::STX, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::LDMXCSR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(2), has_r: false, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::STMXCSR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(3), has_r: false, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XSAVE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::UnsizedMemory, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XSAVE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::UnsizedMemory, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LFENCE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: Some(232) , flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::XRSTOR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::UnsizedMemory, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::XRSTOR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::UnsizedMemory, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::MFENCE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: Some(240) , flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::SFENCE, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::CLFLUSH, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 174, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::IMUL, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 175, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPXCHG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 176, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPXCHG, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 177, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LSS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 178, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::PTP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BTR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 179, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LFS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 180, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::PTP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LGS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 181, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::PTP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVZX, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 182, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVZX, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 183, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::POPCNT, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 184, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Core2), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BT, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 186, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(4), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::BTS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 186, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(5), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BTR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 186, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BTC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 186, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: None, proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BTC, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 187, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BSF, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 188, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BSR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 189, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::VQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSX, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 190, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVSX, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 191, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80386), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XADD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 192, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::B, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::XADD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 193, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 194, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPSS, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 194, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 194, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPSD, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 194, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::SD, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::SD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVNTI, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 195, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PINSRW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 196, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PINSRW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 196, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::DQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PINSRW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 196, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PINSRW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 196, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::R, operand_type: OperandType::DQP, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PEXTRW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 197, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PEXTRW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 197, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHUFPS, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 198, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::SHUFPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 198, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPXCHG8B, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 199, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium1), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPXCHG16B, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 199, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CMPXCHG8B, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 199, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(1), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Long, ring_level: RingLevel::Ring3, can_lock: true, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::VMPTRLD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 199, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VMCLEAR, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 199, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::VMXON, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 199, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(6), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::VMPTRST, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 199, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: Some(7), has_r: false, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Protected, ring_level: RingLevel::Ring0, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::BSWAP, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 200, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: false, proc_start: Some(ProcessorLevel::i80486), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: None, source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::Z, operand_type: OperandType::VQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADDSUBPD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::ADDSUBPS, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 208, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PS, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PS, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 209, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 210, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRLQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 211, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 212, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 212, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULLW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 213, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULLW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 213, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 214, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVQ2DQ, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 214, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVDQ2Q, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 214, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVMSKB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 215, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMOVMSKB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 215, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::DQP, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBUSB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBUSB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 216, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBUSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBUSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 217, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMINUB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMINUB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 218, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PAND, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PAND, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 219, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDUSB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDUSB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 220, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDUSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDUSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 221, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMAXUB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMAXUB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 222, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PANDN, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PANDN, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 223, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PAVGB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 224, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PAVGB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 224, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRAW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 225, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRAW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 225, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRAD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 226, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSRAD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 226, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PAVGW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 227, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PAVGW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 227, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULHUW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 228, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULHUW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 228, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULHW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 229, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULHW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 229, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTPD2DQ, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 230, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTTPD2DQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 230, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::PD, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::CVTDQ2PD, fixed_prefix: Some(243), is_two_byte_opcode: true, primary_opcode: 230, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::XMMorMem64, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::PD, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVNTQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 231, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MOVNTDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 231, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBSB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 232, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBSB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 232, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 233, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 233, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMINSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 234, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMINSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 234, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::POR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 235, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::POR, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 235, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDSB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 236, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDSB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 236, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 237, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 237, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMAXSW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 238, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMAXSW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 238, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PXOR, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 239, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PXOR, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 239, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::LDDQU, fixed_prefix: Some(242), is_two_byte_opcode: true, primary_opcode: 240, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 241, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 241, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 242, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 242, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 243, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSLLQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 243, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULUDQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 244, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMULUDQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 244, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMADDWD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 245, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::D, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PMADDWD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 245, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSADBW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSADBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 246, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MASKMOVQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium3), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::N, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::MASKMOVDQU, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 247, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::U, operand_type: OperandType::DQ, fixed_operand: None }), source3: None, destination: None },
    InstructionDefinition { mnemonic: Mnemonic::PSUBB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 248, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 248, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 249, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 249, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 250, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 250, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBQ, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 251, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PSUBQ, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 251, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDB, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 252, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDB, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 252, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDW, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 253, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDW, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 253, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDD, fixed_prefix: None, is_two_byte_opcode: true, primary_opcode: 254, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium1Mmx), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::Q, operand_type: OperandType::Q, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::P, operand_type: OperandType::Q, fixed_operand: None }) },
    InstructionDefinition { mnemonic: Mnemonic::PADDD, fixed_prefix: Some(102), is_two_byte_opcode: true, primary_opcode: 254, secondary_opcode: None, flags: InstructionDefinitionFlags { tttn: None, mem_format: None }, opcode_ext: None, has_r: true, proc_start: Some(ProcessorLevel::Pentium4), proc_end: None, mode: Mode::Real, ring_level: RingLevel::Ring3, can_lock: false, valid_in_long_mode: true, force_op_size_prefix: false, force_addr_size_prefix: false, op_size_64_behavior: OpSize64Behavior::Normal, force_vex: false, force_evex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, source: Some(OperandDescription { addressing_mode: OperandAddressingMode::W, operand_type: OperandType::DQ, fixed_operand: None }), source2: None, source3: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::V, operand_type: OperandType::DQ, fixed_operand: None }) },
// VADDPD
InstructionDefinition { 
    mnemonic: Mnemonic::VADDPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x58,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VADDPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x58,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VADDPS
InstructionDefinition { 
    mnemonic: Mnemonic::VADDPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x58,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VADDPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x58,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VADDSD
InstructionDefinition { 
    mnemonic: Mnemonic::VADDSD,
    is_two_byte_opcode: true,
    primary_opcode: 0x58,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::SD,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::SD,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VADDSD,
    is_two_byte_opcode: true,
    primary_opcode: 0x58,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::SD,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::SD,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VADDSS
InstructionDefinition { 
    mnemonic: Mnemonic::VADDSS,
    is_two_byte_opcode: true,
    primary_opcode: 0x58,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::SS,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::SS,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VADDSS,
    is_two_byte_opcode: true,
    primary_opcode: 0x58,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::SS,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::SS,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VADDSUBPD
InstructionDefinition { 
    mnemonic: Mnemonic::VADDSUBPD,
    is_two_byte_opcode: true,
    primary_opcode: 0xD0,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VADDSUBPS
InstructionDefinition { 
    mnemonic: Mnemonic::VADDSUBPS,
    is_two_byte_opcode: true,
    primary_opcode: 0xD0,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VANDPD
InstructionDefinition { 
    mnemonic: Mnemonic::VANDPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x54,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VANDPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x54,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VANDPS
InstructionDefinition { 
    mnemonic: Mnemonic::VANDPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x54,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VANDPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x54,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VANDNPD
InstructionDefinition { 
    mnemonic: Mnemonic::VANDNPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x55,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VANDNPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x55,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VANDNPS
InstructionDefinition { 
    mnemonic: Mnemonic::VANDNPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x55,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VANDNPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x55,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VBLENDPD
InstructionDefinition { 
    mnemonic: Mnemonic::VBLENDPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x0D),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VBLENDPS
InstructionDefinition { 
    mnemonic: Mnemonic::VBLENDPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x0C),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VBLENDVPD
InstructionDefinition { 
    mnemonic: Mnemonic::VBLENDVPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x4B),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXImm8,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VBLENDVPS
InstructionDefinition { 
    mnemonic: Mnemonic::VBLENDVPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x4A),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXImm8,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCMPPD
InstructionDefinition { 
    mnemonic: Mnemonic::VCMPPD,
    is_two_byte_opcode: true,
    primary_opcode: 0xC2,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCMPPD,
    is_two_byte_opcode: true,
    primary_opcode: 0xC2,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskedMaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VCMPPS
InstructionDefinition { 
    mnemonic: Mnemonic::VCMPPS,
    is_two_byte_opcode: true,
    primary_opcode: 0xC2,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCMPPS,
    is_two_byte_opcode: true,
    primary_opcode: 0xC2,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskedMaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCMPSD
InstructionDefinition { 
    mnemonic: Mnemonic::VCMPSD,
    is_two_byte_opcode: true,
    primary_opcode: 0xC2,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::SD,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::SD,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::SD,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCMPSD,
    is_two_byte_opcode: true,
    primary_opcode: 0xC2,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskedMaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::SD,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::SD,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VCMPSS
InstructionDefinition { 
    mnemonic: Mnemonic::VCMPSS,
    is_two_byte_opcode: true,
    primary_opcode: 0xC2,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::SS,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::SS,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::SS,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCMPSS,
    is_two_byte_opcode: true,
    primary_opcode: 0xC2,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskedMaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::SS,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::SS,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
     can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCOMISD
InstructionDefinition { 
    mnemonic: Mnemonic::VCOMISD,
    is_two_byte_opcode: true,
    primary_opcode: 0x2F,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::V,
        operand_type: OperandType::SD,
        fixed_operand: None,
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::W,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCOMISD,
    is_two_byte_opcode: true,
    primary_opcode: 0x2F,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::V,
        operand_type: OperandType::SD,
        fixed_operand: None,
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::W,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VCOMISS
InstructionDefinition { 
    mnemonic: Mnemonic::VCOMISS,
    is_two_byte_opcode: true,
    primary_opcode: 0x2F,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::V,
        operand_type: OperandType::SD,
        fixed_operand: None,
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::W,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCOMISS,
    is_two_byte_opcode: true,
    primary_opcode: 0x2F,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::V,
        operand_type: OperandType::SD,
        fixed_operand: None,
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::W,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTDQ2PD
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTDQ2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTDQ2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTDQ2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To2),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::XMMorMemOrMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTDQ2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To4),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::XMMorMemOrMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTDQ2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To8),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::ZMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::YMMorMemOrMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTDQ2PS
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTDQ2PS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5B,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTDQ2PS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5B,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTPD2DQ
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::YMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To2),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::XMMorMemOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To4),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::YMMorMemOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To8),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::ZMMorMemOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VCVTPD2PS
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPD2PS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPD2PS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::XMMorYMMorMemOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPD2PS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::ZMMorMemOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VCVTPS2DQ
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPS2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x5B,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPS2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x5B,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTPS2PD
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPS2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPS2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPS2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To2),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPS2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To4),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::XMMorMemOrMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTPS2PD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: Some(BroadcastMode::Broadcast1To8),
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::ZMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::YMMorMemOrMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTSD2SI
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSD2SI,
    is_two_byte_opcode: true,
    primary_opcode: 0x2D,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSD2SI,
    is_two_byte_opcode: true,
    primary_opcode: 0x2D,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTSD2SS
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSD2SS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSD2SS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VCVTSI2SD
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSI2SD,
    is_two_byte_opcode: true,
    primary_opcode: 0x2A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSI2SD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VCVTSI2SS
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSI2SS,
    is_two_byte_opcode: true,
    primary_opcode: 0x2A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSI2SS,
    is_two_byte_opcode: true,
    primary_opcode: 0x2A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTSS2SD
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSS2SD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSS2SD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5A,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTSS2SI
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSS2SI,
    is_two_byte_opcode: true,
    primary_opcode: 0x2D,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTSS2SI,
    is_two_byte_opcode: true,
    primary_opcode: 0x2D,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VCVTTPD2DQ
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::XMMorMemOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::YMMorMemOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTPD2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0xE6,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::ZMMorMemOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// CVTTPS2DQ
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTPS2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x5B,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTPS2DQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x5B,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// CVTTSD2SI
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTSD2SI,
    is_two_byte_opcode: true,
    primary_opcode: 0x2C,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTSD2SI,
    is_two_byte_opcode: true,
    primary_opcode: 0x2C,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// CVTTSS2SI
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTSS2SI,
    is_two_byte_opcode: true,
    primary_opcode: 0x2C,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VCVTTSS2SI,
    is_two_byte_opcode: true,
    primary_opcode: 0x2C,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: true,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VDIVPD
InstructionDefinition { 
    mnemonic: Mnemonic::VDIVPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5E,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VDIVPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5E,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst64Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VDIVPS
InstructionDefinition { 
    mnemonic: Mnemonic::VDIVPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5E,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VDIVPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5E,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::AVX,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemBcst32Rm,
        operand_type: OperandType::AVX,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VDIVSD
InstructionDefinition { 
    mnemonic: Mnemonic::VDIVSD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5E,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VDIVSD,
    is_two_byte_opcode: true,
    primary_opcode: 0x5E,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// VDIVSS
InstructionDefinition { 
    mnemonic: Mnemonic::VDIVSS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5E,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VDIVSS,
    is_two_byte_opcode: true,
    primary_opcode: 0x5E,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem32,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// DPPD
InstructionDefinition { 
    mnemonic: Mnemonic::DPPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x41),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VDPPD
InstructionDefinition { 
    mnemonic: Mnemonic::VDPPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x41),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// DPPS
InstructionDefinition { 
    mnemonic: Mnemonic::DPPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x40),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VDPPS
InstructionDefinition { 
    mnemonic: Mnemonic::VDPPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x40),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VDPPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x40),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::YMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::YMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VHADDPD
InstructionDefinition { 
    mnemonic: Mnemonic::VHADDPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x7C,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VHADDPS
InstructionDefinition { 
    mnemonic: Mnemonic::VHADDPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x7C,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VHSUBPD
InstructionDefinition { 
    mnemonic: Mnemonic::VHSUBPD,
    is_two_byte_opcode: true,
    primary_opcode: 0x7D,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VHSUBPS
InstructionDefinition { 
    mnemonic: Mnemonic::VHSUBPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x7D,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// VINSERTPS
InstructionDefinition { 
    mnemonic: Mnemonic::VINSERTPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x21),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMMorMem32,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// AAD
InstructionDefinition { 
    mnemonic: Mnemonic::AAD,
    is_two_byte_opcode: false,
    primary_opcode: 0xD5,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// AAM
InstructionDefinition { 
    mnemonic: Mnemonic::AAM,
    is_two_byte_opcode: false,
    primary_opcode: 0xD4,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// ADCX
InstructionDefinition { 
    mnemonic: Mnemonic::ADCX,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF6),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// ADOX
InstructionDefinition { 
    mnemonic: Mnemonic::ADOX,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF6),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// AESDEC
InstructionDefinition { 
    mnemonic: Mnemonic::AESDEC,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDE),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VAESDEC
InstructionDefinition { 
    mnemonic: Mnemonic::VAESDEC,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDE),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// AESDECLAST
InstructionDefinition { 
    mnemonic: Mnemonic::AESDECLAST,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDF),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VAESDECLAST
InstructionDefinition { 
    mnemonic: Mnemonic::VAESDECLAST,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDF),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// AESENC
InstructionDefinition { 
    mnemonic: Mnemonic::AESENC,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDC),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VAESENC
InstructionDefinition { 
    mnemonic: Mnemonic::VAESENC,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDC),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// AESENCLAST
InstructionDefinition { 
    mnemonic: Mnemonic::AESENCLAST,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDD),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VAESENCLAST
InstructionDefinition { 
    mnemonic: Mnemonic::VAESENCLAST,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDD),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// AESIMC
InstructionDefinition { 
    mnemonic: Mnemonic::AESIMC,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDB),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VAESIMC
InstructionDefinition { 
    mnemonic: Mnemonic::VAESIMC,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xDB),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// AESKEYGENASSIST
InstructionDefinition { 
    mnemonic: Mnemonic::AESKEYGENASSIST,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0xDF),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VAESKEYGENASSIST
InstructionDefinition { 
    mnemonic: Mnemonic::VAESKEYGENASSIST,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0xDF),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// ANDN
InstructionDefinition { 
    mnemonic: Mnemonic::ANDN,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF2),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BEXTR
InstructionDefinition { 
    mnemonic: Mnemonic::BEXTR,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF7),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BLSI
InstructionDefinition { 
    mnemonic: Mnemonic::BLSI,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF3),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: Some(3), proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BLSMSK
InstructionDefinition { 
    mnemonic: Mnemonic::BLSMSK,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF3),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: Some(2), proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BLSR
InstructionDefinition { 
    mnemonic: Mnemonic::BLSR,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF3),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: Some(1), proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BNDCL
InstructionDefinition { 
    mnemonic: Mnemonic::BNDCL,
    is_two_byte_opcode: true,
    primary_opcode: 0x1A,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::Bound,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BNDCU
InstructionDefinition { 
    mnemonic: Mnemonic::BNDCU,
    is_two_byte_opcode: true,
    primary_opcode: 0x1A,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::Bound,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BNDCN
InstructionDefinition { 
    mnemonic: Mnemonic::BNDCN,
    is_two_byte_opcode: true,
    primary_opcode: 0x1B,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::Bound,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BNDLDX
InstructionDefinition { 
    mnemonic: Mnemonic::BNDLDX,
    is_two_byte_opcode: true,
    primary_opcode: 0x1A,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::Bound,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::UnsizedMemory,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BNDMK
InstructionDefinition { 
    mnemonic: Mnemonic::BNDMK,
    is_two_byte_opcode: true,
    primary_opcode: 0x1B,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::Bound,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::H,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BNDMOV
InstructionDefinition { 
    mnemonic: Mnemonic::BNDMOV,
    is_two_byte_opcode: true,
    primary_opcode: 0x1A,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::Bound,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundMemRm,
        operand_type: OperandType::BoundOrMem,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::BNDMOV,
    is_two_byte_opcode: true,
    primary_opcode: 0x1B,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::BoundOrMem,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::Bound,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BNDSTX
InstructionDefinition { 
    mnemonic: Mnemonic::BNDSTX,
    is_two_byte_opcode: true,
    primary_opcode: 0x1B,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::UnsizedMemory,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::BoundReg,
        operand_type: OperandType::Bound,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// BZHI
InstructionDefinition { 
    mnemonic: Mnemonic::BZHI,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF5),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// CLAC
InstructionDefinition { 
    mnemonic: Mnemonic::CLAC,
    is_two_byte_opcode: true,
    primary_opcode: 0x01,
    secondary_opcode: Some(0xCA),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: None,
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// CLFLUSHOPT
InstructionDefinition { 
    mnemonic: Mnemonic::CLFLUSHOPT,
    is_two_byte_opcode: true,
    primary_opcode: 0xAE,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: Some(7), proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// CLWB
InstructionDefinition { 
    mnemonic: Mnemonic::CLWB,
    is_two_byte_opcode: true,
    primary_opcode: 0xAE,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: Some(6), proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// INVPCID
InstructionDefinition { 
    mnemonic: Mnemonic::INVPCID,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0x82),
    proc_start: None, 
    mode: Mode::Real,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// KADD
InstructionDefinition { 
    mnemonic: Mnemonic::KADDB,
    is_two_byte_opcode: true,
    primary_opcode: 0x4A,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KADDW,
    is_two_byte_opcode: true,
    primary_opcode: 0x4A,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KADDD,
    is_two_byte_opcode: true,
    primary_opcode: 0x4A,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KADDQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x4A,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KAND
InstructionDefinition { 
    mnemonic: Mnemonic::KANDB,
    is_two_byte_opcode: true,
    primary_opcode: 0x41,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KANDW,
    is_two_byte_opcode: true,
    primary_opcode: 0x41,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KANDD,
    is_two_byte_opcode: true,
    primary_opcode: 0x41,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KANDQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x41,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KANDN
InstructionDefinition { 
    mnemonic: Mnemonic::KANDNB,
    is_two_byte_opcode: true,
    primary_opcode: 0x42,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KANDNW,
    is_two_byte_opcode: true,
    primary_opcode: 0x42,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KANDND,
    is_two_byte_opcode: true,
    primary_opcode: 0x42,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KANDNQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x42,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KNOTN
InstructionDefinition { 
    mnemonic: Mnemonic::KNOTB,
    is_two_byte_opcode: true,
    primary_opcode: 0x44,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KNOTW,
    is_two_byte_opcode: true,
    primary_opcode: 0x44,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KNOTD,
    is_two_byte_opcode: true,
    primary_opcode: 0x44,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KNOTQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x44,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KOR
InstructionDefinition { 
    mnemonic: Mnemonic::KORB,
    is_two_byte_opcode: true,
    primary_opcode: 0x45,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KORW,
    is_two_byte_opcode: true,
    primary_opcode: 0x45,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KORD,
    is_two_byte_opcode: true,
    primary_opcode: 0x45,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KORQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x45,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KORTEST
InstructionDefinition { 
    mnemonic: Mnemonic::KORTESTB,
    is_two_byte_opcode: true,
    primary_opcode: 0x98,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KORTESTW,
    is_two_byte_opcode: true,
    primary_opcode: 0x98,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KORTESTD,
    is_two_byte_opcode: true,
    primary_opcode: 0x98,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KORTESTQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x98,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KSHIFTL
InstructionDefinition { 
    mnemonic: Mnemonic::KSHIFTLB,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x32),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KSHIFTLW,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x32),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KSHIFTLD,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x33),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KSHIFTLQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x33),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KSHIFTR
InstructionDefinition { 
    mnemonic: Mnemonic::KSHIFTRB,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x30),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KSHIFTRW,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x30),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KSHIFTRD,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x31),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KSHIFTRQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x31),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KTEST
InstructionDefinition { 
    mnemonic: Mnemonic::KTESTB,
    is_two_byte_opcode: true,
    primary_opcode: 0x99,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KTESTW,
    is_two_byte_opcode: true,
    primary_opcode: 0x99,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KTESTD,
    is_two_byte_opcode: true,
    primary_opcode: 0x99,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KTESTQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x99,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KXNOR
InstructionDefinition { 
    mnemonic: Mnemonic::KXNORB,
    is_two_byte_opcode: true,
    primary_opcode: 0x46,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KXNORW,
    is_two_byte_opcode: true,
    primary_opcode: 0x46,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KXNORD,
    is_two_byte_opcode: true,
    primary_opcode: 0x46,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KXNORQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x46,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KXOR
InstructionDefinition { 
    mnemonic: Mnemonic::KXORB,
    is_two_byte_opcode: true,
    primary_opcode: 0x47,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KXORW,
    is_two_byte_opcode: true,
    primary_opcode: 0x47,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KXORD,
    is_two_byte_opcode: true,
    primary_opcode: 0x47,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KXORQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x47,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KMOV
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVB,
    is_two_byte_opcode: true,
    primary_opcode: 0x90,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskMemRm,
        operand_type: OperandType::MaskOrMem8,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVW,
    is_two_byte_opcode: true,
    primary_opcode: 0x90,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskMemRm,
        operand_type: OperandType::MaskOrMem16,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVD,
    is_two_byte_opcode: true,
    primary_opcode: 0x90,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskMemRm,
        operand_type: OperandType::MaskOrMem32,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x90,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskMemRm,
        operand_type: OperandType::MaskOrMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVB,
    is_two_byte_opcode: true,
    primary_opcode: 0x91,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVW,
    is_two_byte_opcode: true,
    primary_opcode: 0x91,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::W,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVD,
    is_two_byte_opcode: true,
    primary_opcode: 0x91,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x91,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::Q,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVB,
    is_two_byte_opcode: true,
    primary_opcode: 0x92,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralRm,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVW,
    is_two_byte_opcode: true,
    primary_opcode: 0x92,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralRm,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVD,
    is_two_byte_opcode: true,
    primary_opcode: 0x92,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralRm,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x92,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Long,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralRm,
        operand_type: OperandType::Q,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVB,
    is_two_byte_opcode: true,
    primary_opcode: 0x93,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVW,
    is_two_byte_opcode: true,
    primary_opcode: 0x93,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVD,
    is_two_byte_opcode: true,
    primary_opcode: 0x93,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KMOVQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x93,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Long,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(false),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::Q,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// KUNPCK
InstructionDefinition { 
    mnemonic: Mnemonic::KUNPCKBW,
    is_two_byte_opcode: true,
    primary_opcode: 0x4B,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KUNPCKWD,
    is_two_byte_opcode: true,
    primary_opcode: 0x4B,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::KUNPCKDQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x4B,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: Some(true),
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskReg,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskVex,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::MaskRm,
        operand_type: OperandType::MaskReg,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// VLDDQU
InstructionDefinition { 
    mnemonic: Mnemonic::VLDDQU,
    is_two_byte_opcode: true,
    primary_opcode: 0xF0,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VLDMXCSR
InstructionDefinition { 
    mnemonic: Mnemonic::VLDMXCSR,
    is_two_byte_opcode: true,
    primary_opcode: 0xAE,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: None,
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::M,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: Some(2), proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// LZCNT
InstructionDefinition { 
    mnemonic: Mnemonic::LZCNT,
    is_two_byte_opcode: true,
    primary_opcode: 0xBD,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::VQP,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::VQP,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VEXTRACTPS
InstructionDefinition { 
    mnemonic: Mnemonic::VEXTRACTPS,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x17),
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VMOVD
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVD,
    is_two_byte_opcode: true,
    primary_opcode: 0x6E,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVD,
    is_two_byte_opcode: true,
    primary_opcode: 0x7E,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
// VMOVQ
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x6E,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x7E,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::D,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Force64
},
// VMOVDDUP
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVDDUP,
    is_two_byte_opcode: true,
    primary_opcode: 0x12,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVDDUP,
    is_two_byte_opcode: true,
    primary_opcode: 0x12,
    secondary_opcode: None,
    proc_start: None, 
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::YMM,
        fixed_operand: None
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::YMM,
        fixed_operand: None
    }),
    source2: None,
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: false, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: false, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVDDUP,
    is_two_byte_opcode: true,
    primary_opcode: 0x12,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorMem64,
        fixed_operand: None
    }),
    source2: None,
     can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVDDUP,
    is_two_byte_opcode: true,
    primary_opcode: 0x12,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::YMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::YMM,
        fixed_operand: None
    }),
    source2: None,
     can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
InstructionDefinition { 
    mnemonic: Mnemonic::VMOVDDUP,
    is_two_byte_opcode: true,
    primary_opcode: 0x12,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: true,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMaskedReg,
        operand_type: OperandType::ZMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::ZMM,
        fixed_operand: None
    }),
    source2: None,
     can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64
},
// MULX
InstructionDefinition { 
    mnemonic: Mnemonic::MULX,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF6),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// PALIGNR
InstructionDefinition { 
    mnemonic: Mnemonic::PALIGNR,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x0F),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::P,
        operand_type: OperandType::Q,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::Q,
        operand_type: OperandType::Q,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
InstructionDefinition { 
    mnemonic: Mnemonic::PALIGNR,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x0F),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: true,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// PAND
InstructionDefinition { 
    mnemonic: Mnemonic::PAND,
    is_two_byte_opcode: true,
    primary_opcode: 0xDB,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::P,
        operand_type: OperandType::Q,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::Q,
        operand_type: OperandType::Q,
        fixed_operand: None
    }),
    source2: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
// PANDN
InstructionDefinition { 
    mnemonic: Mnemonic::PANDN,
    is_two_byte_opcode: true,
    primary_opcode: 0xDF,
    secondary_opcode: None,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::P,
        operand_type: OperandType::Q,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::Q,
        operand_type: OperandType::Q,
        fixed_operand: None
    }),
    source2: None,
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
// PCLMULQDQ
InstructionDefinition { 
    mnemonic: Mnemonic::PCLMULQDQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x44),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
// VPCLMULQDQ
InstructionDefinition { 
    mnemonic: Mnemonic::VPCLMULQDQ,
    is_two_byte_opcode: true,
    primary_opcode: 0x3A,
    secondary_opcode: Some(0x44),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: true,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMM,
        fixed_operand: None,
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
// PDEP
InstructionDefinition { 
    mnemonic: Mnemonic::PDEP,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF5),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None,
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
// PEXT
InstructionDefinition { 
    mnemonic: Mnemonic::PEXT,
    is_two_byte_opcode: true,
    primary_opcode: 0x38,
    secondary_opcode: Some(0xF5),
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: false,
    force_evex: false,
    force_vex: true,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::G,
        operand_type: OperandType::DQP,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::GeneralVex,
        operand_type: OperandType::DQP,
        fixed_operand: None,
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::E,
        operand_type: OperandType::DQP,
        fixed_operand: None
    }),
    source3: None,
    can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMAXPD, is_two_byte_opcode: true, primary_opcode: 0x5F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMAXPD, is_two_byte_opcode: true, primary_opcode: 0x5F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VMAXPS, is_two_byte_opcode: true, primary_opcode: 0x5F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMAXPS, is_two_byte_opcode: true, primary_opcode: 0x5F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMAXSD, is_two_byte_opcode: true, primary_opcode: 0x5F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMAXSD, is_two_byte_opcode: true, primary_opcode: 0x5F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VMAXSS, is_two_byte_opcode: true, primary_opcode: 0x5F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem32, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMAXSS, is_two_byte_opcode: true, primary_opcode: 0x5F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem32, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMINPD, is_two_byte_opcode: true, primary_opcode: 0x5D, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMINPD, is_two_byte_opcode: true, primary_opcode: 0x5D, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VMINPS, is_two_byte_opcode: true, primary_opcode: 0x5D, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMINPS, is_two_byte_opcode: true, primary_opcode: 0x5D, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMINSD, is_two_byte_opcode: true, primary_opcode: 0x5D, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMINSD, is_two_byte_opcode: true, primary_opcode: 0x5D, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VMINSS, is_two_byte_opcode: true, primary_opcode: 0x5D, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem32, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMINSS, is_two_byte_opcode: true, primary_opcode: 0x5D, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem32, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVAPD, is_two_byte_opcode: true, primary_opcode: 0x28, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVAPD, is_two_byte_opcode: true, primary_opcode: 0x29, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVAPD, is_two_byte_opcode: true, primary_opcode: 0x28, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVAPD, is_two_byte_opcode: true, primary_opcode: 0x29, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXDestMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VMOVAPS, is_two_byte_opcode: true, primary_opcode: 0x28, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVAPS, is_two_byte_opcode: true, primary_opcode: 0x29, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVAPS, is_two_byte_opcode: true, primary_opcode: 0x28, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVAPS, is_two_byte_opcode: true, primary_opcode: 0x29, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXDestMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVDQU, is_two_byte_opcode: true, primary_opcode: 0x6F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVDQU, is_two_byte_opcode: true, primary_opcode: 0x7F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVDQU8, is_two_byte_opcode: true, primary_opcode: 0x6F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVDQU8, is_two_byte_opcode: true, primary_opcode: 0x7F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVDQU16, is_two_byte_opcode: true, primary_opcode: 0x6F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 }, InstructionDefinition { mnemonic: Mnemonic::VMOVDQU16, is_two_byte_opcode: true, primary_opcode: 0x7F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VMOVDQU32, is_two_byte_opcode: true, primary_opcode: 0x6F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVDQU32, is_two_byte_opcode: true, primary_opcode: 0x7F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVDQU64, is_two_byte_opcode: true, primary_opcode: 0x6F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 }, InstructionDefinition { mnemonic: Mnemonic::VMOVDQU64, is_two_byte_opcode: true, primary_opcode: 0x7F, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VMOVHLPS, is_two_byte_opcode: true, primary_opcode: 0x12, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRm, operand_type: OperandType::XMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVHPD, is_two_byte_opcode: true, primary_opcode: 0x16, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVHPD, is_two_byte_opcode: true, primary_opcode: 0x17, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVHPS, is_two_byte_opcode: true, primary_opcode: 0x16, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVHPS, is_two_byte_opcode: true, primary_opcode: 0x17, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVLHPS, is_two_byte_opcode: true, primary_opcode: 0x16, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRm, operand_type: OperandType::XMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVLPD, is_two_byte_opcode: true, primary_opcode: 0x12, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVLPD, is_two_byte_opcode: true, primary_opcode: 0x13, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVLPS, is_two_byte_opcode: true, primary_opcode: 0x12, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVLPS, is_two_byte_opcode: true, primary_opcode: 0x13, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVMSKPD, is_two_byte_opcode: true, primary_opcode: 0x50, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::D, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVMSKPS, is_two_byte_opcode: true, primary_opcode: 0x50, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::D, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVNTDQA, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x2A), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVNTDQA, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x2A), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVNTDQ, is_two_byte_opcode: true, primary_opcode: 0xE7, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVNTDQ, is_two_byte_opcode: true, primary_opcode: 0xE7, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVNTPD, is_two_byte_opcode: true, primary_opcode: 0x2B, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVNTPD, is_two_byte_opcode: true, primary_opcode: 0x2B, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VMOVNTPS, is_two_byte_opcode: true, primary_opcode: 0x2B, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVNTPS, is_two_byte_opcode: true, primary_opcode: 0x2B, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVQ, is_two_byte_opcode: true, primary_opcode: 0x7E, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVQ, is_two_byte_opcode: true, primary_opcode: 0x7E, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 }, InstructionDefinition { mnemonic: Mnemonic::VMOVQ, is_two_byte_opcode: true, primary_opcode: 0xD6, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags {mem_format: None, tttn: None}, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVQ, is_two_byte_opcode: true, primary_opcode: 0xD6, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags {mem_format: None, tttn: None}, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VMOVSD, is_two_byte_opcode: true, primary_opcode: 0x10, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None, }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRm, operand_type: OperandType::XMM, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVSD, is_two_byte_opcode: true, primary_opcode: 0x10, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVSD, is_two_byte_opcode: true, primary_opcode: 0x11, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRegMaskedRm, operand_type: OperandType::XMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None, }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVSD, is_two_byte_opcode: true, primary_opcode: 0x11, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXDestMemRm, operand_type: OperandType::Q, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VMOVSHDUP, is_two_byte_opcode: true, primary_opcode: 0x16, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVSHDUP, is_two_byte_opcode: true, primary_opcode: 0x16, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVSLDUP, is_two_byte_opcode: true, primary_opcode: 0x12, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVSLDUP, is_two_byte_opcode: true, primary_opcode: 0x12, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVSS, is_two_byte_opcode: true, primary_opcode: 0x10, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None, }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRm, operand_type: OperandType::XMM, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVSS, is_two_byte_opcode: true, primary_opcode: 0x10, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVSS, is_two_byte_opcode: true, primary_opcode: 0x11, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRegMaskedRm, operand_type: OperandType::XMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None, }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVSS, is_two_byte_opcode: true, primary_opcode: 0x11, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXDestMemRm, operand_type: OperandType::D, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMOVUPD, is_two_byte_opcode: true, primary_opcode: 0x10, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVUPD, is_two_byte_opcode: true, primary_opcode: 0x11, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVUPD, is_two_byte_opcode: true, primary_opcode: 0x10, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly }, InstructionDefinition { mnemonic: Mnemonic::VMOVUPD, is_two_byte_opcode: true, primary_opcode: 0x11, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXDestMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VMOVUPS, is_two_byte_opcode: true, primary_opcode: 0x10, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVUPS, is_two_byte_opcode: true, primary_opcode: 0x11, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVUPS, is_two_byte_opcode: true, primary_opcode: 0x10, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMOVUPS, is_two_byte_opcode: true, primary_opcode: 0x11, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXDestMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMPSADBW, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x42), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMULPD, is_two_byte_opcode: true, primary_opcode: 0x59, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMULPD, is_two_byte_opcode: true, primary_opcode: 0x59, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VMULPS, is_two_byte_opcode: true, primary_opcode: 0x59, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMULPS, is_two_byte_opcode: true, primary_opcode: 0x59, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VMULSD, is_two_byte_opcode: true, primary_opcode: 0x59, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMULSD, is_two_byte_opcode: true, primary_opcode: 0x59, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem64, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF2), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VMULSS, is_two_byte_opcode: true, primary_opcode: 0x59, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem32, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VMULSS, is_two_byte_opcode: true, primary_opcode: 0x59, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorMem32, fixed_operand: None }), can_lock: false, fixed_prefix: Some(0xF3), flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VORPD, is_two_byte_opcode: true, primary_opcode: 0x56, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VORPD, is_two_byte_opcode: true, primary_opcode: 0x56, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VORPS, is_two_byte_opcode: true, primary_opcode: 0x56, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VORPS, is_two_byte_opcode: true, primary_opcode: 0x56, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: false, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPACKSSWB, is_two_byte_opcode: true, primary_opcode: 0x63, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPACKSSWB, is_two_byte_opcode: true, primary_opcode: 0x63, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPACKSSDW, is_two_byte_opcode: true, primary_opcode: 0x6B, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPACKSSDW, is_two_byte_opcode: true, primary_opcode: 0x6B, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPACKUSDW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x2B), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPACKUSDW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x2B), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPACKUSWB, is_two_byte_opcode: true, primary_opcode: 0x67, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPACKUSWB, is_two_byte_opcode: true, primary_opcode: 0x67, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPADDB, is_two_byte_opcode: true, primary_opcode: 0xFC, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPADDB, is_two_byte_opcode: true, primary_opcode: 0xFC, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPADDW, is_two_byte_opcode: true, primary_opcode: 0xFD, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPADDW, is_two_byte_opcode: true, primary_opcode: 0xFD, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPADDD, is_two_byte_opcode: true, primary_opcode: 0xFE, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPADDD, is_two_byte_opcode: true, primary_opcode: 0xFE, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPADDQ, is_two_byte_opcode: true, primary_opcode: 0xD4, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPADDQ, is_two_byte_opcode: true, primary_opcode: 0xD4, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VPADDSB, is_two_byte_opcode: true, primary_opcode: 0xEC, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPADDSB, is_two_byte_opcode: true, primary_opcode: 0xEC, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPADDSW, is_two_byte_opcode: true, primary_opcode: 0xED, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPADDSW, is_two_byte_opcode: true, primary_opcode: 0xED, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPADDUSB, is_two_byte_opcode: true, primary_opcode: 0xDC, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPADDUSB, is_two_byte_opcode: true, primary_opcode: 0xDC, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPADDUSW, is_two_byte_opcode: true, primary_opcode: 0xDD, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPADDUSW, is_two_byte_opcode: true, primary_opcode: 0xDD, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPALIGNR, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x0F), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPALIGNR, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x0F), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPAND, is_two_byte_opcode: true, primary_opcode: 0xDB, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPANDD, is_two_byte_opcode: true, primary_opcode: 0xDB, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPANDD, is_two_byte_opcode: true, primary_opcode: 0xDB, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPANDQ, is_two_byte_opcode: true, primary_opcode: 0xDB, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPANDQ, is_two_byte_opcode: true, primary_opcode: 0xDB, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VPANDN, is_two_byte_opcode: true, primary_opcode: 0xDF, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPANDND, is_two_byte_opcode: true, primary_opcode: 0xDF, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPANDND, is_two_byte_opcode: true, primary_opcode: 0xDF, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPANDNQ, is_two_byte_opcode: true, primary_opcode: 0xDF, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPANDNQ, is_two_byte_opcode: true, primary_opcode: 0xDF, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VPAVGB, is_two_byte_opcode: true, primary_opcode: 0xE0, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPAVGB, is_two_byte_opcode: true, primary_opcode: 0xE0, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPAVGW, is_two_byte_opcode: true, primary_opcode: 0xE3, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPAVGW, is_two_byte_opcode: true, primary_opcode: 0xE3, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPBLENDVB, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXImm8, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x4C), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPEQB, is_two_byte_opcode: true, primary_opcode: 0x74, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPCMPEQB, is_two_byte_opcode: true, primary_opcode: 0x74, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::MaskedMaskReg, operand_type: OperandType::MaskReg, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPEQW, is_two_byte_opcode: true, primary_opcode: 0x75, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPCMPEQW, is_two_byte_opcode: true, primary_opcode: 0x75, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::MaskedMaskReg, operand_type: OperandType::MaskReg, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPEQD, is_two_byte_opcode: true, primary_opcode: 0x76, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPCMPEQD, is_two_byte_opcode: true, primary_opcode: 0x76, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::MaskedMaskReg, operand_type: OperandType::MaskReg, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPEQQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x29), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPCMPEQQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::MaskedMaskReg, operand_type: OperandType::MaskReg, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x29), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::PCMPESTRI, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x61), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPESTRI, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x61), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::PCMPESTRM, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x60), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPESTRM, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x60), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPGTB, is_two_byte_opcode: true, primary_opcode: 0x64, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPCMPGTB, is_two_byte_opcode: true, primary_opcode: 0x64, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::MaskedMaskReg, operand_type: OperandType::MaskReg, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPGTW, is_two_byte_opcode: true, primary_opcode: 0x65, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPCMPGTW, is_two_byte_opcode: true, primary_opcode: 0x65, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::MaskedMaskReg, operand_type: OperandType::MaskReg, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPGTD, is_two_byte_opcode: true, primary_opcode: 0x66, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPCMPGTD, is_two_byte_opcode: true, primary_opcode: 0x66, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::MaskedMaskReg, operand_type: OperandType::MaskReg, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPCMPGTQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x37), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPCMPGTQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::MaskedMaskReg, operand_type: OperandType::MaskReg, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x37), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VPCMPISTRI, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), source3: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x63), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::PEXTRB, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x14), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::PEXTRW, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x15), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::PEXTRD, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x16), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::PEXTRQ, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::Q, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x16), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPEXTRB, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::B, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x14), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPEXTRW, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::W, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x15), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPEXTRD, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::D, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x16), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPEXTRQ, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::E, operand_type: OperandType::Q, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x16), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPHADDW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x01), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPHADDD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x02), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPHADDSW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x03), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPHMINPOSUW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x41), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPHSUBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x05), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPHSUBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x06), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPHSUBSW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x07), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPINSRB, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::GeneralRm, operand_type: OperandType::D, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x20), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPINSRB, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::B, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x20), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPINSRW, is_two_byte_opcode: true, primary_opcode: 0xC4, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::GeneralRm, operand_type: OperandType::D, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPINSRW, is_two_byte_opcode: true, primary_opcode: 0xC4, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPINSRD, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::GeneralRm, operand_type: OperandType::D, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPINSRD, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPINSRQ, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::GeneralRm, operand_type: OperandType::Q, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 }, InstructionDefinition { mnemonic: Mnemonic::VPINSRQ, is_two_byte_opcode: true, primary_opcode: 0x3A, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None }), source3: Some(OperandDescription { addressing_mode: OperandAddressingMode::I, operand_type: OperandType::B, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VPMADDUBSW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x04), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMADDUBSW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x04), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMADDWD, is_two_byte_opcode: true, primary_opcode: 0xF5, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMADDWD, is_two_byte_opcode: true, primary_opcode: 0xF5, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMAXSB, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3C), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMAXSB, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3C), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMAXSW, is_two_byte_opcode: true, primary_opcode: 0xEE, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMAXSW, is_two_byte_opcode: true, primary_opcode: 0xEE, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMAXSD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3D), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMAXSD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3D), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMAXSQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3D), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMAXSQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3D), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VPMAXUB, is_two_byte_opcode: true, primary_opcode: 0xDE, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMAXUB, is_two_byte_opcode: true, primary_opcode: 0xDE, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMAXUW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3E), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMAXUW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3E), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMAXUD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3F), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMAXUD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3F), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMAXUQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3F), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMAXUQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3F), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VPMINSB, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x38), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMINSB, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x38), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMINSW, is_two_byte_opcode: true, primary_opcode: 0xEA, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMINSW, is_two_byte_opcode: true, primary_opcode: 0xEA, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMINSD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x39), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMINSD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x39), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMINSQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x39), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMINSQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x39), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VPMINUB, is_two_byte_opcode: true, primary_opcode: 0xDA, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMINUB, is_two_byte_opcode: true, primary_opcode: 0xDA, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMINUW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3A), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMINUW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3A), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMINUD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3B), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMINUD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3B), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMINUQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3B), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMINUQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x3B), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VPMOVMSKB, is_two_byte_opcode: true, primary_opcode: 0xD7, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::G, operand_type: OperandType::D, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x20), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x20), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x21), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x21), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x23), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x23), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x24), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x24), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x25), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x25), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x20), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x20), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x21), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x21), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x23), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x23), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x24), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x24), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x25), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x25), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::YMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x20), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::YMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x20), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x21), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x21), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x22), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x23), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x23), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x24), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x24), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVSXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::YMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x25), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVSXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::YMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x25), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x30), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x30), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x31), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x31), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x32), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::W, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x32), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x33), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x33), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x34), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x34), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x35), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::XMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x35), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x30), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x30), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x31), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x31), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x32), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::D, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x32), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x33), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x33), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x34), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x34), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x35), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::YMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x35), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::YMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x30), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::YMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x30), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x31), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x31), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x32), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXBQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::Q, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x32), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x33), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x33), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x34), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXWQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::XMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x34), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMOVZXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::YMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x35), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMOVZXDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: true, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::ZMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::M, operand_type: OperandType::YMM, fixed_operand: None, }), source2: None, can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x35), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMULDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x28), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMULDQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x28), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
InstructionDefinition { mnemonic: Mnemonic::VPMULHRSW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x0B), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMULHRSW, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x0B), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMULHUW, is_two_byte_opcode: true, primary_opcode: 0xE4, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMULHUW, is_two_byte_opcode: true, primary_opcode: 0xE4, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMULHW, is_two_byte_opcode: true, primary_opcode: 0xE5, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMULHW, is_two_byte_opcode: true, primary_opcode: 0xE5, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMULLD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x40), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMULLD, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst32Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x40), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMULLQ, is_two_byte_opcode: true, primary_opcode: 0x38, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: Some(0x40), source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64 },
InstructionDefinition { mnemonic: Mnemonic::VPMULLW, is_two_byte_opcode: true, primary_opcode: 0xD5, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMULLW, is_two_byte_opcode: true, primary_opcode: 0xD5, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal },
InstructionDefinition { mnemonic: Mnemonic::VPMULUDQ, is_two_byte_opcode: true, primary_opcode: 0xF4, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: false, force_vex: false, vector_size: None, allow_rounding_mode: false, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXReg, operand_type: OperandType::XMMorYMM, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::XMMorYMM, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemRm, operand_type: OperandType::XMMorYMM, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal }, InstructionDefinition { mnemonic: Mnemonic::VPMULUDQ, is_two_byte_opcode: true, primary_opcode: 0xF4, proc_start: Some(ProcessorLevel::Corei7), mode: Mode::Protected, force_op_size_prefix: true, force_evex: true, force_vex: false, vector_size: None, allow_rounding_mode: true, allow_sae: false, allowed_broadcast: None, destination: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMaskedReg, operand_type: OperandType::AVX, fixed_operand: None, }), source: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXVex, operand_type: OperandType::AVX, fixed_operand: None }), source2: Some(OperandDescription { addressing_mode: OperandAddressingMode::AVXMemBcst64Rm, operand_type: OperandType::AVX, fixed_operand: None }), can_lock: false, fixed_prefix: None, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: None, source3: None, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Force64EvexOnly },
];
