(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h5e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire79;
  wire [(3'h7):(1'h0)] wire78;
  wire signed [(3'h7):(1'h0)] wire77;
  wire signed [(4'h9):(1'h0)] wire76;
  wire [(4'h8):(1'h0)] wire75;
  wire [(2'h2):(1'h0)] wire74;
  wire [(3'h4):(1'h0)] wire73;
  wire signed [(3'h6):(1'h0)] wire71;
  wire [(2'h2):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire6;
  wire [(3'h6):(1'h0)] wire5;
  wire signed [(3'h5):(1'h0)] wire4;
  reg signed [(4'ha):(1'h0)] reg82 = (1'h0);
  reg [(3'h6):(1'h0)] reg81 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg80 = (1'h0);
  assign y = {wire79,
                 wire78,
                 wire77,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire71,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg82,
                 reg81,
                 reg80,
                 (1'h0)};
  assign wire4 = $unsigned({$unsigned(wire1[(1'h1):(1'h0)])});
  assign wire5 = $signed(((~|wire0) != (~(wire1 ? wire3 : wire2))));
  assign wire6 = ((~^$unsigned($unsigned(wire5))) || (^$signed($unsigned(wire3))));
  assign wire7 = {$unsigned($signed((wire3 ? wire3 : wire6)))};
  module8 #() modinst72 (wire71, clk, wire6, wire5, wire2, wire0);
  assign wire73 = {(^(~|$unsigned((8'ha4))))};
  assign wire74 = wire6;
  assign wire75 = $signed(wire4[(3'h4):(2'h2)]);
  assign wire76 = ((!((wire6 ? wire2 : wire74) > wire3[(1'h1):(1'h1)])) ?
                      wire1 : wire1[(1'h0):(1'h0)]);
  assign wire77 = (8'ha7);
  assign wire78 = $unsigned({$signed((~&wire73))});
  assign wire79 = $signed(wire1[(4'ha):(4'h8)]);
  always
    @(posedge clk) begin
      reg80 <= (wire79 ~^ {{$unsigned(wire78)}});
      if ({(~(^{wire3}))})
        begin
          reg81 <= ((&wire4) ?
              ((~(wire79 >= wire73)) ?
                  (8'ha0) : $unsigned($unsigned((8'ha2)))) : (wire78[(1'h1):(1'h0)] || ((^~wire2) ?
                  (wire77 + wire4) : ((8'hac) ? (8'had) : (8'hae)))));
          reg82 <= {(($unsigned(wire74) ?
                  (wire79 ~^ wire77) : $signed(wire71)) && (wire77[(3'h4):(1'h0)] + (~&(8'ha0))))};
        end
      else
        begin
          reg81 <= $signed(($unsigned(((8'ha4) ^~ (8'hab))) ?
              (+reg82) : (~|(reg81 ? wire74 : wire76))));
        end
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module8
#(parameter param70 = (~(^{(~&(8'h9e))})))
(y, clk, wire12, wire11, wire10, wire9);
  output wire [(32'h51):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire12;
  input wire signed [(3'h6):(1'h0)] wire11;
  input wire [(3'h7):(1'h0)] wire10;
  input wire [(3'h5):(1'h0)] wire9;
  wire [(4'hb):(1'h0)] wire68;
  wire signed [(4'ha):(1'h0)] wire67;
  wire signed [(4'h9):(1'h0)] wire66;
  wire signed [(3'h7):(1'h0)] wire65;
  wire [(3'h4):(1'h0)] wire64;
  wire [(3'h5):(1'h0)] wire62;
  wire signed [(4'h8):(1'h0)] wire51;
  wire [(2'h3):(1'h0)] wire50;
  wire [(3'h6):(1'h0)] wire48;
  wire [(3'h4):(1'h0)] wire14;
  wire signed [(4'hb):(1'h0)] wire13;
  reg signed [(2'h2):(1'h0)] reg69 = (1'h0);
  assign y = {wire68,
                 wire67,
                 wire66,
                 wire65,
                 wire64,
                 wire62,
                 wire51,
                 wire50,
                 wire48,
                 wire14,
                 wire13,
                 reg69,
                 (1'h0)};
  assign wire13 = (+({((8'ha7) ? wire10 : wire11)} ?
                      (|(wire10 ? (8'hac) : wire11)) : $unsigned((|wire12))));
  assign wire14 = (+wire9[(1'h1):(1'h1)]);
  module15 #() modinst49 (wire48, clk, wire13, wire11, wire14, wire9);
  assign wire50 = (8'ha1);
  assign wire51 = wire10[(3'h6):(3'h4)];
  module52 #() modinst63 (.wire54(wire11), .wire53(wire13), .clk(clk), .wire55(wire51), .wire56(wire9), .y(wire62));
  assign wire64 = wire10;
  assign wire65 = (((-(&wire13)) ?
                      (~|$unsigned(wire14)) : $signed(wire64[(2'h3):(1'h0)])) >> wire13[(3'h6):(2'h2)]);
  assign wire66 = (^~{$signed((wire62 * wire13))});
  assign wire67 = (+{$signed($signed((8'haf)))});
  assign wire68 = wire62[(3'h5):(3'h5)];
  always
    @(posedge clk) begin
      reg69 <= $signed((wire14 ?
          (wire50[(2'h3):(2'h3)] <<< (^~wire64)) : $signed((wire68 || wire10))));
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module52  (y, clk, wire56, wire55, wire54, wire53);
  output wire [(32'h26):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire56;
  input wire signed [(3'h4):(1'h0)] wire55;
  input wire [(2'h3):(1'h0)] wire54;
  input wire signed [(4'hb):(1'h0)] wire53;
  wire signed [(2'h2):(1'h0)] wire61;
  wire [(4'hb):(1'h0)] wire60;
  wire signed [(4'h8):(1'h0)] wire59;
  wire signed [(4'h9):(1'h0)] wire58;
  wire signed [(3'h7):(1'h0)] wire57;
  assign y = {wire61, wire60, wire59, wire58, wire57, (1'h0)};
  assign wire57 = ((8'hac) | wire54);
  assign wire58 = wire57;
  assign wire59 = {$signed(wire57)};
  assign wire60 = (wire59[(1'h1):(1'h1)] <<< ((^wire56[(2'h3):(2'h2)]) ?
                      ((!wire59) ?
                          (wire53 | wire54) : $signed(wire55)) : ($signed(wire59) ?
                          (^~wire55) : $signed(wire56))));
  assign wire61 = (+wire59[(1'h0):(1'h0)]);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module15
#(parameter param47 = ((((8'ha6) ^ (!(8'haa))) ~^ ((|(8'ha6)) > ((8'hac) ? (8'h9c) : (8'ha1)))) ^~ (~{((8'ha6) | (8'hb0))})))
(y, clk, wire19, wire18, wire17, wire16);
  output wire [(32'hc8):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire19;
  input wire signed [(3'h4):(1'h0)] wire18;
  input wire signed [(3'h4):(1'h0)] wire17;
  input wire [(2'h2):(1'h0)] wire16;
  wire [(4'ha):(1'h0)] wire46;
  wire signed [(4'ha):(1'h0)] wire45;
  wire [(3'h4):(1'h0)] wire44;
  wire signed [(3'h4):(1'h0)] wire34;
  wire [(3'h6):(1'h0)] wire21;
  wire [(4'ha):(1'h0)] wire20;
  reg [(2'h2):(1'h0)] reg43 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg42 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg40 = (1'h0);
  reg [(4'h8):(1'h0)] reg39 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg38 = (1'h0);
  reg [(3'h4):(1'h0)] reg37 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg36 = (1'h0);
  reg [(3'h6):(1'h0)] reg35 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg33 = (1'h0);
  reg [(2'h3):(1'h0)] reg32 = (1'h0);
  reg [(2'h3):(1'h0)] reg31 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg30 = (1'h0);
  reg [(4'hb):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg28 = (1'h0);
  reg [(4'ha):(1'h0)] reg27 = (1'h0);
  reg [(4'hb):(1'h0)] reg26 = (1'h0);
  reg [(4'h8):(1'h0)] reg25 = (1'h0);
  reg [(4'hb):(1'h0)] reg24 = (1'h0);
  reg [(4'ha):(1'h0)] reg23 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg22 = (1'h0);
  assign y = {wire46,
                 wire45,
                 wire44,
                 wire34,
                 wire21,
                 wire20,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 (1'h0)};
  assign wire20 = $signed(wire19);
  assign wire21 = ($unsigned(wire19) <= $signed(wire16));
  always
    @(posedge clk) begin
      reg22 <= wire19;
      reg23 <= $signed($unsigned($unsigned((-wire19))));
      reg24 <= (wire17[(3'h4):(2'h2)] | wire21);
    end
  always
    @(posedge clk) begin
      reg25 <= ((reg24[(4'h8):(2'h2)] < wire21[(3'h4):(2'h3)]) << ($signed({reg22}) ?
          (8'had) : {(|reg23)}));
      reg26 <= $unsigned((+wire16));
      if ((reg22[(3'h5):(2'h3)] ? wire16 : reg24[(2'h3):(1'h0)]))
        begin
          reg27 <= reg26;
        end
      else
        begin
          reg27 <= wire21;
          if ((8'ha2))
            begin
              reg28 <= (($signed(reg25[(4'h8):(3'h7)]) <<< $unsigned((reg26 >> reg24))) + $unsigned(reg23));
            end
          else
            begin
              reg28 <= ({$unsigned({(8'ha4)})} ?
                  $signed(((8'had) ?
                      $unsigned(wire18) : {wire18})) : ($signed($unsigned(wire21)) >> (wire16[(1'h0):(1'h0)] ?
                      $unsigned(reg22) : (wire17 ? reg27 : reg27))));
              reg29 <= (~|(~|(+$signed((8'ha6)))));
              reg30 <= (!$unsigned(reg29[(2'h2):(1'h0)]));
            end
        end
    end
  always
    @(posedge clk) begin
      if ($unsigned((wire21[(3'h6):(3'h6)] * reg30[(3'h5):(3'h5)])))
        begin
          reg31 <= (reg26 ?
              wire20[(3'h5):(1'h1)] : (wire21 == $unsigned(reg26)));
          reg32 <= $unsigned($unsigned(reg25[(4'h8):(3'h4)]));
          reg33 <= $signed((8'h9e));
        end
      else
        begin
          reg31 <= ($signed(((reg24 ^~ wire20) <= ((8'ha3) ? reg23 : reg30))) ?
              $signed(($unsigned(reg25) > {reg27})) : $signed(reg33[(1'h1):(1'h0)]));
          reg32 <= (reg24[(3'h7):(3'h4)] ?
              (~^$signed($signed(reg23))) : $signed(reg23));
        end
    end
  assign wire34 = $signed($unsigned((~&$unsigned(reg22))));
  always
    @(posedge clk) begin
      reg35 <= reg24;
    end
  always
    @(posedge clk) begin
      reg36 <= ($unsigned((^$signed(reg24))) - (~&wire20));
      reg37 <= (~&{{((8'haf) ? reg28 : reg29)}});
      reg38 <= reg31[(1'h1):(1'h1)];
    end
  always
    @(posedge clk) begin
      reg39 <= reg28;
      if ((~|reg36[(3'h7):(3'h5)]))
        begin
          reg40 <= $unsigned(reg23[(4'ha):(3'h6)]);
          reg41 <= (8'hac);
          reg42 <= reg23[(3'h4):(3'h4)];
        end
      else
        begin
          reg40 <= reg40[(3'h7):(3'h6)];
        end
      reg43 <= (~|reg36);
    end
  assign wire44 = wire18;
  assign wire45 = (!((|$signed((8'ha8))) <<< reg35));
  assign wire46 = (^($signed(reg32) ?
                      (-((8'h9d) ? wire44 : reg23)) : $signed(wire17)));
endmodule