0.7
2020.2
Feb 21 2023
20:06:57
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_75_8.v,1687169714,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_79_9.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_75_8,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_79_9.v,1687169714,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_79_9,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog/crc24a_hls_deadlock_kernel_monitor_top.vh,1687169714,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog/crc24a_mux_164_1_1_1.v,1687169714,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog/crc24a_mux_245_1_1_1.v,,crc24a_mux_164_1_1_1,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.ip_user_files/bd/design_1/ip/design_1_crc24a_0_0/sim/design_1_crc24a_0_0.v,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_hls_deadlock_kernel_monitor_top.vh,crc24a,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_15_1.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_34_2.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_15_1,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_34_2.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_41_3.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_34_2,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_41_3.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_53_5.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_41_3,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_53_5.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_63_6.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_53_5,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_63_6.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_70_7.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_63_6,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_70_7.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_70_7,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_hls_deadlock_idx0_monitor.v,,crc24a_flow_control_loop_pipe_sequential_init,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_hls_deadlock_idx0_monitor.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_mux_83_1_1_1.v,,crc24a_hls_deadlock_idx0_monitor,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_hls_deadlock_kernel_monitor_top.vh,1687170844,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_mux_245_1_1_1.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_mux_325_1_1_1.v,,crc24a_mux_245_1_1_1,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_mux_325_1_1_1.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_regslice_both.v,,crc24a_mux_325_1_1_1,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_mux_83_1_1_1.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_mux_245_1_1_1.v,,crc24a_mux_83_1_1_1,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a_regslice_both.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog/crc24a.v,,crc24a_regslice_both;crc24a_regslice_both_w1,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.ip_user_files/bd/design_1/ip/design_1_crc24a_0_0/sim/design_1_crc24a_0_0.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.ip_user_files/bd/design_1/sim/design_1.v,,design_1_crc24a_0_0,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.ip_user_files/bd/design_1/sim/design_1.v,1687170844,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.srcs/sources_1/imports/hdl/design_1_wrapper.v,,design_1,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/4279/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.srcs/sim_1/new/testbench.v,1687169731,verilog,,,,testbench,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.srcs/sources_1/imports/hdl/design_1_wrapper.v,1687169569,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/RTL/project_crc24a/project_crc24a.srcs/sim_1/new/testbench.v,,design_1_wrapper,,,../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/0764/hdl/verilog,,,,,
