# Build-time build recipe configuration for the FireSim Simulation Manager
# See https://docs.fires.im/en/stable/Advanced-Usage/Manager/Manager-Configuration-Files.html for documentation of all of these params.

# this file contains sections that describe hardware designs that /can/ be built.
# edit config_build.yaml to actually "turn on" a config to be built when you run
# buildbitstream

###########
# Schema:
###########
# <NAME>:
#    PLATFORM: <string>
#    TARGET_PROJECT: <string>
#    TARGET_PROJECT_MAKEFRAG: <string | null>
#    DESIGN: <string>
#    TARGET_CONFIG: <string>
#    PLATFORM_CONFIG: <string>
#    deploy_quintuplet: <string | null>
#    platform_config_args:
#       fpga_frequency: <int>
#       build_strategy: <string>
#    post_build_hook: <string | null>
#    metasim_customruntimeconfig: <string | null>
#    bit_builder_recipe: <string>
#    # OPTIONAL: overrides for bit builder recipe
#    # Arg structure should be identical to the args given
#    # in the base_recipe.
#    #bit_builder_arg_overrides:
#    #  <ARG>: <OVERRIDE>

# MIDAS Examples -- BUILD SUPPORT ONLY; Can't launch driver correctly on run farm
midasexamples_gcd:
    PLATFORM: f1
    TARGET_PROJECT: midasexamples
    TARGET_PROJECT_MAKEFRAG: null
    DESIGN: GCD
    TARGET_CONFIG: NoConfig
    PLATFORM_CONFIG: DefaultF1Config
    deploy_quintuplet: null
    platform_config_args:
        fpga_frequency: 75
        build_strategy: TIMING
    post_build_hook: null
    metasim_customruntimeconfig: null
    bit_builder_recipe: bit-builder-recipes/f1.yaml

################################################################################################
# FireAxe Examples
################################################################################################

# DOC include start: F1 Rocket Partition Build Recipe
################################################################################################
# Fast-mode : pull out a RocketTile out from your SoC
################################################################################################
# f1_rocket_split_soc_fast:
#     ...
#     PLATFORM: f1
#     TARGET_CONFIG: FireSimRocketConfig
#     PLATFORM_CONFIG: RocketTileF1PCIMBase
#     bit_builder_recipe: bit-builder-recipes/f1.yaml
#     ...
#
# f1_rocket_split_tile_fast:
#     ...
#     PLATFORM: f1
#     TARGET_CONFIG: FireSimRocketConfig
#     PLATFORM_CONFIG: RocketTileF1PCIMPartition0
#     bit_builder_recipe: bit-builder-recipes/f1.yaml
#     ...
# DOC include end: F1 Rocket Partition Build Recipe

# DOC include start: F1 Exact Rocket Partition Build Recipe
################################################################################################
# Exact-mode : pull out a RocketTile out from your SoC
################################################################################################
# f1_firesim_rocket_soc_exact:
#     ...
#     PLATFORM: f1
#     TARGET_CONFIG: FireSimRocketConfig
#     PLATFORM_CONFIG: ExactMode_RocketTileF1PCIMBase
#     bit_builder_recipe: bit-builder-recipes/f1.yaml
#     ...
#
# f1_firesim_rocket_tile_exact:
#     ...
#     PLATFORM: f1
#     TARGET_CONFIG: FireSimRocketConfig
#     PLATFORM_CONFIG: ExactMode_RocketTileF1PCIMPartition0
#     bit_builder_recipe: bit-builder-recipes/f1.yaml
#     ...
# DOC include end: F1 Exact Rocket Partition Build Recipe

##############################################################################
# Splitting the design onto 3 FPGAs
##############################################################################
# xilinx_u250_firesim_dual_rocket_split_base:
#     ...
#     PLATFORM: xilinx_alveo_u250
#     TARGET_CONFIG: WithDefaultFireSimBridges_WithFireSimConfigTweaks_chipyard.DualRocketConfig
#     PLATFORM_CONFIG: DualRocketTileQSFPBase
#     bit_builder_recipe: bit-builder-recipes/xilinx_alveo_u250.yaml
#     ...
#
# xilinx_u250_firesim_dual_rocket_split_0:
#     ...
#     PLATFORM: xilinx_alveo_u250
#     TARGET_CONFIG: WithDefaultFireSimBridges_WithFireSimConfigTweaks_chipyard.DualRocketConfig
#     PLATFORM_CONFIG: DualRocketTileQSFP0
#     bit_builder_recipe: bit-builder-recipes/xilinx_alveo_u250.yaml
#     ...
#
# xilinx_u250_firesim_dual_rocket_split_1:
#     ...
#     PLATFORM: xilinx_alveo_u250
#     TARGET_CONFIG: WithDefaultFireSimBridges_WithFireSimConfigTweaks_chipyard.DualRocketConfig
#     PLATFORM_CONFIG: DualRocketTileQSFP1
#     bit_builder_recipe: bit-builder-recipes/xilinx_alveo_u250.yaml
#     ...

# DOC include start: Xilinx U250 NoC Partition Build Recipe
##############################################################################
# Using the NoC-partition-mode to partition the design across 3 FPGAs
# connected as a ring.
##############################################################################
# xilinx_u250_quad_rocket_ring_base:
#     ...
#     PLATFORM: xilinx_alveo_u250
#     TARGET_CONFIG: FireSimQuadRocketSbusRingNoCConfig
#     PLATFORM_CONFIG: QuadTileRingNoCBase
#     bit_builder_recipe: bit-builder-recipes/xilinx_alveo_u250.yaml
#     ...
#
# xilinx_u250_quad_rocket_ring_0:
#     ...
#     PLATFORM: xilinx_alveo_u250
#     TARGET_CONFIG: FireSimQuadRocketSbusRingNoCConfig
#     PLATFORM_CONFIG: QuadTileRingNoC0
#     bit_builder_recipe: bit-builder-recipes/xilinx_alveo_u250.yaml
#     ...
#
# xilinx_u250_quad_rocket_ring_1:
#     ...
#     PLATFORM: xilinx_alveo_u250
#     TARGET_CONFIG: FireSimQuadRocketSbusRingNoCConfig
#     PLATFORM_CONFIG: QuadTileRingNoC1
#     bit_builder_recipe: bit-builder-recipes/xilinx_alveo_u250.yaml
#     ...
# DOC include end: Xilinx U250 NoC Partition Build Recipe
