// Seed: 191878861
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    input wire id_10,
    input wor id_11,
    output supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply1 id_15
);
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1
);
  wire id_3;
  module_0(
      id_1, id_0, id_0, id_1, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_1, id_0, id_0, id_0
  );
endmodule
