\hypertarget{group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e}{}\section{I2C Dual Addressing Mode}
\label{group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e}\index{I2C Dual Addressing Mode@{I2C Dual Addressing Mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e_gacb8f4a1fd543e5ef2c9e7711fc9b5a67}\label{group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e_gacb8f4a1fd543e5ef2c9e7711fc9b5a67}} 
\#define {\bfseries I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\mbox{\Hypertarget{group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e_gae33ff5305d9f38d857cff1774f481fab}\label{group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e_gae33ff5305d9f38d857cff1774f481fab}} 
\#define {\bfseries I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+O\+A2\+EN}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
