/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  reg [31:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? in_data[17] : celloutsig_0_2z;
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_2z[4]);
  assign celloutsig_0_9z = !(celloutsig_0_1z ? celloutsig_0_3z : in_data[60]);
  assign celloutsig_1_14z = !(celloutsig_1_4z ? celloutsig_1_11z : celloutsig_1_9z[2]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z | celloutsig_0_3z);
  assign celloutsig_0_0z = ~((in_data[39] | in_data[28]) & (in_data[70] | in_data[22]));
  assign celloutsig_0_12z = celloutsig_0_11z[12] ^ celloutsig_0_7z;
  assign celloutsig_1_6z = celloutsig_1_3z ^ in_data[133];
  assign celloutsig_1_8z = celloutsig_1_4z ^ celloutsig_1_1z;
  assign celloutsig_1_18z = { in_data[143:138], celloutsig_1_16z, celloutsig_1_14z } + { in_data[104:98], celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_10z[13:0] >= { celloutsig_0_11z[20:8], celloutsig_0_7z };
  assign celloutsig_1_4z = celloutsig_1_2z[6:2] >= { celloutsig_1_2z[1:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[151:144] >= { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[149:139], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z } >= { in_data[144:141], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_9z[2:0], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_10z } >= { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_1_16z = celloutsig_1_2z > { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z } > { in_data[25:21], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[157:144] > { in_data[185:175], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z } > { celloutsig_1_7z[3:0], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[81:72], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } <= { in_data[88:72], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = in_data[51:45] && in_data[80:74];
  assign celloutsig_0_1z = { in_data[57:54], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && { in_data[22:18], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[130:128] < in_data[146:144];
  assign celloutsig_0_10z = { in_data[91:78], celloutsig_0_2z } * { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_2z = { in_data[110], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } * { in_data[130:125], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z[3:2], celloutsig_1_5z, celloutsig_1_5z } * in_data[164:161];
  assign celloutsig_1_7z = celloutsig_1_3z ? { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, 1'h1, celloutsig_1_0z, celloutsig_1_6z, 1'h1 } : celloutsig_1_2z;
  assign celloutsig_1_19z = in_data[156:152] !== { celloutsig_1_18z[7:5], celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_2z = ~^ in_data[19:13];
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z } >> celloutsig_1_2z[6:2];
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } - { in_data[41:35], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_10z[8], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z } ^ { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_11z = 32'd0;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_10z[11:1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z };
  assign { out_data[135:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
