Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 543a6d5ee09e4654b827dc3ba9d069c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.command_counter
Compiling module xil_defaultlib.a_reg
Compiling module xil_defaultlib.b_reg
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.command_reg
Compiling module xil_defaultlib.ila_1
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.display_smg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
