Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jun 24 22:26:00 2025
| Host         : latitude running 64-bit Arch Linux
| Command      : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
| Design       : fpga_top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 13
+-----------+----------+--------------------------------------------------------+--------+
| Rule      | Severity | Description                                            | Checks |
+-----------+----------+--------------------------------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay                          | 12     |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1      |
+-----------+----------+--------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on pmod_cs relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on pmod_dc relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on pmod_mosi relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on pmod_res relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on pmod_sclk relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on pmod_vbat relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on pmod_vdd relative to the rising and/or falling clock edge(s) of clk_pad.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk_pad -waveform {0.000 5.000} -add [get_ports clk_pad] (Source: /home/grey/Documents/2025/software projects/digilent-xdc-master/Arty-A7-35-Master.xdc (Line: 11))
Previous: create_clock -period 10.000 [get_ports clk_pad] (Source: /home/grey/Documents/2025/software projects/DigilentArty_PMOD-OLED-bitmap/DigilentArty_PMOD-OLED-bitmap.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 53))
Related violations: <none>


