<stg><name>double_buffer</name>


<trans_list>

<trans id="175" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %buffer_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_in_len_ch176, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control_ch173, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_vector_in, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:4 %specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln113"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="21" op_0_bw="64">
<![CDATA[
entry:6 %buffer_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="21" op_8_bw="21">
<![CDATA[
entry:7 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @buffer_0_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i21 %buffer_0, i21 %buffer_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %buffer_0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="64">
<![CDATA[
entry:9 %buffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="21" op_8_bw="21">
<![CDATA[
entry:10 %empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @buffer_1_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i21 %buffer_1, i21 %buffer_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %buffer_1, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:12 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i8P0A, i8 %control_ch173, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:13 %br_ln121 = br i1 %tmp, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
if.else:0 %control_V_1_load = load i8 %control_V_1

]]></Node>
<StgValue><ssdm name="control_V_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12">
<![CDATA[
if.else:1 %vector_in_length_V_1_load = load i12 %vector_in_length_V_1

]]></Node>
<StgValue><ssdm name="vector_in_length_V_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.else:2 %switch_ln123 = switch i8 %control_V_1_load, void %if.end146, i8 1, void %if.then10, i8 4, void %init.end21

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
init.end21:0 %tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %stream_vector_in, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1">
<![CDATA[
init.end21:1 %buffer_write_en_load = load i1 %buffer_write_en

]]></Node>
<StgValue><ssdm name="buffer_write_en_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
init.end21:2 %and_ln143 = and i1 %buffer_write_en_load, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1">
<![CDATA[
init.end21:3 %buffer_data_read_valid_load = load i1 %buffer_data_read_valid

]]></Node>
<StgValue><ssdm name="buffer_data_read_valid_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
init.end21:4 %br_ln146 = br i1 %buffer_data_read_valid_load, void %if.end28, void %if.then27

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1">
<![CDATA[
if.then27:0 %buffer_data_read_first_data_load = load i1 %buffer_data_read_first_data

]]></Node>
<StgValue><ssdm name="buffer_data_read_first_data_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1">
<![CDATA[
if.then27:1 %buffer_data_read_last_data_load = load i1 %buffer_data_read_last_data

]]></Node>
<StgValue><ssdm name="buffer_data_read_last_data_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end28:0 %br_ln150 = br i1 %and_ln143, void %if.end62, void %if.then30

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then30:0 %stream_vector_in_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %stream_vector_in

]]></Node>
<StgValue><ssdm name="stream_vector_in_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
if.then30:1 %stream_data_v_data_V = trunc i32 %stream_vector_in_read

]]></Node>
<StgValue><ssdm name="stream_data_v_data_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1">
<![CDATA[
if.then30:2 %buffer_write_select_load = load i1 %buffer_write_select

]]></Node>
<StgValue><ssdm name="buffer_write_select_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then30:3 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %stream_vector_in_read, i32 16

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then30:5 %br_ln152 = br i1 %buffer_write_select_load, void %if.then32, void %if.else42

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
<literal name="buffer_write_select_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.then32:1 %br_ln160 = br void %if.end62

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
<literal name="buffer_write_select_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
if.else42:1 %br_ln0 = br void %if.end62

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end62:0 %i_op_assign_2 = phi i1 1, void %if.else42, i1 0, void %if.then32, i1 0, void %if.end28

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end62:1 %i_op_assign = phi i1 0, void %if.else42, i1 1, void %if.then32, i1 0, void %if.end28

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1">
<![CDATA[
if.end62:2 %buffer0_read_en_load = load i1 %buffer0_read_en

]]></Node>
<StgValue><ssdm name="buffer0_read_en_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
if.end62:3 %double_buffer_stream_stream_stream_stream_buffer_status_4_load = load i16 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_4

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_4_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
if.end62:4 %double_buffer_stream_stream_stream_stream_buffer_status_5_load = load i16 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_5

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_5_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end62:5 %br_ln181 = br i1 %buffer0_read_en_load, void %if.else70, void %if.then63

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1">
<![CDATA[
if.else70:0 %buffer1_read_en_load = load i1 %buffer1_read_en

]]></Node>
<StgValue><ssdm name="buffer1_read_en_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else70:1 %br_ln188 = br i1 %buffer1_read_en_load, void %if.else78, void %if.then71

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.else78:0 %store_ln198 = store i1 0, i1 %buffer_data_read_valid

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.else78:1 %br_ln0 = br void %VITIS_LOOP_201_1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then71:7 %store_ln190 = store i1 1, i1 %buffer_data_read_valid

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="12">
<![CDATA[
if.then71:8 %zext_ln1019_1 = zext i12 %vector_in_length_V_1_load

]]></Node>
<StgValue><ssdm name="zext_ln1019_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then71:9 %icmp_ln1019_2 = icmp_eq  i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i16 %zext_ln1019_1

]]></Node>
<StgValue><ssdm name="icmp_ln1019_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then71:10 %store_ln191 = store i1 %icmp_ln1019_2, i1 %buffer_data_read_first_data

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then71:11 %icmp_ln1019_3 = icmp_eq  i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i16 1

]]></Node>
<StgValue><ssdm name="icmp_ln1019_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then71:12 %store_ln192 = store i1 %icmp_ln1019_3, i1 %buffer_data_read_last_data

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
if.then71:13 %br_ln195 = br void %VITIS_LOOP_201_1

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then63:7 %store_ln183 = store i1 1, i1 %buffer_data_read_valid

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="12">
<![CDATA[
if.then63:8 %zext_ln1019 = zext i12 %vector_in_length_V_1_load

]]></Node>
<StgValue><ssdm name="zext_ln1019"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then63:9 %icmp_ln1019 = icmp_eq  i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i16 %zext_ln1019

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then63:10 %store_ln184 = store i1 %icmp_ln1019, i1 %buffer_data_read_first_data

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then63:11 %icmp_ln1019_1 = icmp_eq  i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i16 1

]]></Node>
<StgValue><ssdm name="icmp_ln1019_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then63:12 %store_ln185 = store i1 %icmp_ln1019_1, i1 %buffer_data_read_last_data

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
if.then63:13 %br_ln188 = br void %VITIS_LOOP_201_1

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
VITIS_LOOP_201_1:0 %i_op_assign_3 = phi i1 0, void %if.then63, i1 0, void %if.else78, i1 1, void %if.then71

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
VITIS_LOOP_201_1:1 %i_op_assign_1 = phi i1 1, void %if.then63, i1 0, void %if.else78, i1 0, void %if.then71

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_201_1:2 %vector_in_length_minus_1_V_load = load i12 %vector_in_length_minus_1_V

]]></Node>
<StgValue><ssdm name="vector_in_length_minus_1_V_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_201_1:3 %zext_ln1031 = zext i12 %vector_in_length_minus_1_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1031"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_201_1:4 %icmp_ln1031 = icmp_slt  i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i16 %zext_ln1031

]]></Node>
<StgValue><ssdm name="icmp_ln1031"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_201_1:5 %double_buffer_stream_stream_stream_stream_buffer_status_2_load = load i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_2

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_2_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_201_1:6 %double_buffer_stream_stream_stream_stream_buffer_status_load = load i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_201_1:7 %br_ln202 = br i1 %icmp_ln1031, void %if.then88, void %if.else95

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then88:0 %store_ln203 = store i1 0, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then88:1 %store_ln204 = store i1 1, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.then88:2 %br_ln205 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else95:0 %tmp_209 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.else95:1 %icmp_ln1039 = icmp_slt  i15 %tmp_209, i15 1

]]></Node>
<StgValue><ssdm name="icmp_ln1039"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else95:2 %br_ln205 = br i1 %icmp_ln1039, void %for.inc, void %if.then100

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="1"/>
<literal name="icmp_ln1039" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then100:0 %store_ln206 = store i1 1, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_2

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="1"/>
<literal name="icmp_ln1039" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then100:1 %store_ln207 = store i1 0, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031" val="1"/>
<literal name="icmp_ln1039" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
if.then100:2 %br_ln208 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
for.inc:0 %double_buffer_stream_stream_stream_stream_buffer_status_3_loc = phi i1 0, void %if.then88, i1 1, void %if.then100, i1 %double_buffer_stream_stream_stream_stream_buffer_status_2_load, void %if.else95

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_3_loc"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
for.inc:1 %double_buffer_stream_stream_stream_stream_buffer_status_5_loc = phi i1 1, void %if.then88, i1 0, void %if.then100, i1 %double_buffer_stream_stream_stream_stream_buffer_status_load, void %if.else95

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_5_loc"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:2 %icmp_ln1031_1 = icmp_slt  i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i16 %zext_ln1031

]]></Node>
<StgValue><ssdm name="icmp_ln1031_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1">
<![CDATA[
for.inc:3 %double_buffer_stream_stream_stream_stream_buffer_status_3_load = load i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_3

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_3_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1">
<![CDATA[
for.inc:4 %double_buffer_stream_stream_stream_stream_buffer_status_1_load = load i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_1

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_1_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln202 = br i1 %icmp_ln1031_1, void %if.then88.1, void %if.else95.1

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then88.1:0 %store_ln203 = store i1 0, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_3

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then88.1:1 %store_ln204 = store i1 1, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_1

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
if.then88.1:2 %br_ln205 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else95.1:0 %tmp_210 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.else95.1:1 %icmp_ln1039_1 = icmp_slt  i15 %tmp_210, i15 1

]]></Node>
<StgValue><ssdm name="icmp_ln1039_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else95.1:2 %br_ln205 = br i1 %icmp_ln1039_1, void %for.end, void %if.then100.1

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="1"/>
<literal name="icmp_ln1039_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then100.1:0 %store_ln206 = store i1 1, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_3

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="1"/>
<literal name="icmp_ln1039_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then100.1:1 %store_ln207 = store i1 0, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_1

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="icmp_ln1031_1" val="1"/>
<literal name="icmp_ln1039_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
if.then100.1:2 %br_ln208 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
for.end:0 %double_buffer_stream_stream_stream_stream_buffer_status_2_loc_0 = phi i1 0, void %if.then88.1, i1 1, void %if.then100.1, i1 %double_buffer_stream_stream_stream_stream_buffer_status_3_load, void %if.else95.1

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_2_loc_0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
for.end:1 %double_buffer_stream_stream_stream_stream_buffer_status_4_loc_0 = phi i1 1, void %if.then88.1, i1 0, void %if.then100.1, i1 %double_buffer_stream_stream_stream_stream_buffer_status_1_load, void %if.else95.1

]]></Node>
<StgValue><ssdm name="double_buffer_stream_stream_stream_stream_buffer_status_4_loc_0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:2 %or_ln214 = or i1 %double_buffer_stream_stream_stream_stream_buffer_status_3_loc, i1 %double_buffer_stream_stream_stream_stream_buffer_status_2_loc_0

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end:3 %store_ln214 = store i1 %or_ln214, i1 %buffer_write_en

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:4 %xor_ln215 = xor i1 %double_buffer_stream_stream_stream_stream_buffer_status_3_loc, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:5 %and_ln215 = and i1 %double_buffer_stream_stream_stream_stream_buffer_status_2_loc_0, i1 %xor_ln215

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end:6 %store_ln215 = store i1 %and_ln215, i1 %buffer_write_select

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end:7 %store_ln220 = store i1 %double_buffer_stream_stream_stream_stream_buffer_status_5_loc, i1 %buffer0_read_en

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end:8 %store_ln221 = store i1 %double_buffer_stream_stream_stream_stream_buffer_status_4_loc_0, i1 %buffer1_read_en

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="1">
<![CDATA[
for.end:9 %zext_ln1627 = zext i1 %i_op_assign

]]></Node>
<StgValue><ssdm name="zext_ln1627"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.end:10 %select_ln1496 = select i1 %i_op_assign_1, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln1496"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:11 %add_ln1496 = add i2 %select_ln1496, i2 %zext_ln1627

]]></Node>
<StgValue><ssdm name="add_ln1496"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="2">
<![CDATA[
for.end:12 %sext_ln223 = sext i2 %add_ln1496

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:13 %add_ln223 = add i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i16 %sext_ln223

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.end:14 %store_ln223 = store i16 %add_ln223, i16 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_4

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="1">
<![CDATA[
for.end:15 %zext_ln1627_1 = zext i1 %i_op_assign_2

]]></Node>
<StgValue><ssdm name="zext_ln1627_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.end:16 %select_ln1496_1 = select i1 %i_op_assign_3, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln1496_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:17 %add_ln1496_1 = add i2 %select_ln1496_1, i2 %zext_ln1627_1

]]></Node>
<StgValue><ssdm name="add_ln1496_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="2">
<![CDATA[
for.end:18 %sext_ln225 = sext i2 %add_ln1496_1

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:19 %add_ln225 = add i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i16 %sext_ln225

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.end:20 %store_ln225 = store i16 %add_ln225, i16 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
for.end:21 %br_ln227 = br void %if.end146

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
if.then10:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i12P0A, i12 %vector_in_len_ch176, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then10:1 %br_ln124 = br i1 %tmp_s, void %if.end, void %if.then12

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then12:0 %vector_in_len_ch176_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %vector_in_len_ch176

]]></Node>
<StgValue><ssdm name="vector_in_len_ch176_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then12:1 %store_ln125 = store i12 %vector_in_len_ch176_read, i12 %vector_in_length_V_1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then12:2 %add_ln186 = add i12 %vector_in_len_ch176_read, i12 4095

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then12:3 %store_ln126 = store i12 %add_ln186, i12 %vector_in_length_minus_1_V

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
if.then12:4 %br_ln127 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln128 = br void %if.end147

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
if.end146:0 %br_ln0 = br void %if.end147

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
if.end147:0 %br_ln0 = br void %if.end148

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:0 %control_ch173_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %control_ch173

]]></Node>
<StgValue><ssdm name="control_ch173_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:1 %store_ln122 = store i8 %control_ch173_read, i8 %control_V_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln123 = br void %if.end148

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
if.then30:4 %p_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i1.i1.i3, i16 %stream_data_v_data_V, i1 0, i1 %tmp_204, i3 0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
<literal name="buffer_write_select_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.then32:0 %write_ln156 = write void @_ssdm_op_Write.ap_fifo.volatile.i21P0A, i21 %buffer_0, i21 %p_s

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="and_ln143" val="1"/>
<literal name="buffer_write_select_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.else42:0 %write_ln164 = write void @_ssdm_op_Write.ap_fifo.volatile.i21P0A, i21 %buffer_1, i21 %p_s

]]></Node>
<StgValue><ssdm name="write_ln164"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1">
<![CDATA[
if.then27:2 %buffer_data_read_axis_last_load = load i1 %buffer_data_read_axis_last

]]></Node>
<StgValue><ssdm name="buffer_data_read_axis_last_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1">
<![CDATA[
if.then27:3 %buffer_data_read_pad_zero_load = load i1 %buffer_data_read_pad_zero

]]></Node>
<StgValue><ssdm name="buffer_data_read_pad_zero_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16">
<![CDATA[
if.then27:4 %buffer_data_read_data_V_load = load i16 %buffer_data_read_data_V

]]></Node>
<StgValue><ssdm name="buffer_data_read_data_V_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="15" op_3_bw="1" op_4_bw="7" op_5_bw="1" op_6_bw="7" op_7_bw="1" op_8_bw="7" op_9_bw="1" op_10_bw="8">
<![CDATA[
if.then27:5 %or_ln147_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i15.i1.i7.i1.i7.i1.i7.i1.i8, i16 %buffer_data_read_data_V_load, i15 0, i1 %buffer_data_read_pad_zero_load, i7 0, i1 %buffer_data_read_axis_last_load, i7 0, i1 %buffer_data_read_last_data_load, i7 0, i1 %buffer_data_read_first_data_load, i8 0

]]></Node>
<StgValue><ssdm name="or_ln147_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then27:6 %or_ln147 = or i64 %or_ln147_3, i64 1

]]></Node>
<StgValue><ssdm name="or_ln147"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then27:7 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %or_ln147, i64 8

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then27:8 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %or_ln147, i64 16

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then27:9 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %or_ln147, i64 24

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then27:10 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %or_ln147, i64 32

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then27:11 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %or_ln147, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
if.then27:12 %or_ln147_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i1.i1.i1.i1.i1, i16 %tmp_4, i1 %tmp_203, i1 %tmp_202, i1 %tmp_201, i1 %tmp_200, i1 0

]]></Node>
<StgValue><ssdm name="or_ln147_8"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then27:13 %or_ln147_1 = or i21 %or_ln147_8, i21 1

]]></Node>
<StgValue><ssdm name="or_ln147_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.then27:14 %write_ln147 = write void @_ssdm_op_Write.ap_fifo.volatile.i21P0A, i21 %buffer_out, i21 %or_ln147_1

]]></Node>
<StgValue><ssdm name="write_ln147"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer_data_read_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
if.then27:15 %br_ln148 = br void %if.end28

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
if.then71:0 %buffer_1_read = read i21 @_ssdm_op_Read.ap_fifo.volatile.i21P0A, i21 %buffer_1

]]></Node>
<StgValue><ssdm name="buffer_1_read"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
if.then71:1 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %buffer_1_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then71:2 %trunc_ln189_3 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %buffer_1_read, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln189_3"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
if.then71:3 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %buffer_1_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then71:4 %store_ln189 = store i1 %tmp_208, i1 %buffer_data_read_axis_last

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then71:5 %store_ln189 = store i1 %tmp_207, i1 %buffer_data_read_pad_zero

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="0"/>
<literal name="buffer1_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then71:6 %store_ln189 = store i16 %trunc_ln189_3, i16 %buffer_data_read_data_V

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
if.then63:0 %buffer_0_read = read i21 @_ssdm_op_Read.ap_fifo.volatile.i21P0A, i21 %buffer_0

]]></Node>
<StgValue><ssdm name="buffer_0_read"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
if.then63:1 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %buffer_0_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then63:2 %trunc_ln182_3 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %buffer_0_read, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln182_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
if.then63:3 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %buffer_0_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then63:4 %store_ln182 = store i1 %tmp_206, i1 %buffer_data_read_axis_last

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then63:5 %store_ln182 = store i1 %tmp_205, i1 %buffer_data_read_pad_zero

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_1_load" val="4"/>
<literal name="buffer0_read_en_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then63:6 %store_ln182 = store i16 %trunc_ln182_3, i16 %buffer_data_read_data_V

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0">
<![CDATA[
if.end148:0 %ret_ln228 = ret

]]></Node>
<StgValue><ssdm name="ret_ln228"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
