<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Vhdl (fsml.Fsml.Vhdl)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 1.5.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body><div class="content"><header><nav><a href="../index.html">Up</a> â€“ <a href="../../index.html">fsml</a> &#x00BB; <a href="../index.html">Fsml</a> &#x00BB; Vhdl</nav><h1>Module <code>Fsml.Vhdl</code></h1><nav class="toc"><ul><li><a href="#vhdl-backend">VHDL backend</a></li></ul></nav></header><section><header><h2 id="vhdl-backend"><a href="#vhdl-backend" class="anchor"></a>VHDL backend</h2></header><dl><dt class="spec type" id="type-config"><a href="#type-config" class="anchor"></a><code><span class="keyword">type</span> config</code><code> = </code><code>{</code><table class="record"><tr id="type-config.state_var" class="anchored"><td class="def field"><a href="#type-config.state_var" class="anchor"></a><code><span class="keyword">mutable</span> state_var : string;</code></td><td class="doc"><p>Name of signal storing the current state (default: <code>state</code>)</p></td></tr><tr id="type-config.reset_sig" class="anchored"><td class="def field"><a href="#type-config.reset_sig" class="anchor"></a><code><span class="keyword">mutable</span> reset_sig : string;</code></td><td class="doc"><p>Name of the asynchronous reset input (default: <code>rst</code>)</p></td></tr><tr id="type-config.clk_sig" class="anchored"><td class="def field"><a href="#type-config.clk_sig" class="anchor"></a><code><span class="keyword">mutable</span> clk_sig : string;</code></td><td class="doc"><p>Name of the clock input (default: <code>clk</code>)</p></td></tr><tr id="type-config.use_numeric_std" class="anchored"><td class="def field"><a href="#type-config.use_numeric_std" class="anchor"></a><code><span class="keyword">mutable</span> use_numeric_std : bool;</code></td><td class="doc"><p>Encode integers as VHDL <code>Signed</code> or <code>Unsigned</code> (default: false)</p></td></tr><tr id="type-config.act_sem" class="anchored"><td class="def field"><a href="#type-config.act_sem" class="anchor"></a><code><span class="keyword">mutable</span> act_sem : <a href="index.html#type-act_semantics">act_semantics</a>;</code></td><td class="doc"><p>Use sequential or synchronous semantics for actions (default: sequential)</p></td></tr></table><code>}</code></dt><dt class="spec type" id="type-act_semantics"><a href="#type-act_semantics" class="anchor"></a><code><span class="keyword">and</span> act_semantics</code><code> = </code><table class="variant"><tr id="type-act_semantics.Sequential" class="anchored"><td class="def constructor"><a href="#type-act_semantics.Sequential" class="anchor"></a><code>| </code><code><span class="constructor">Sequential</span></code></td></tr><tr id="type-act_semantics.Synchronous" class="anchored"><td class="def constructor"><a href="#type-act_semantics.Synchronous" class="anchor"></a><code>| </code><code><span class="constructor">Synchronous</span></code></td><td class="doc"><p>Interpretation of actions associated to transitions. With a a <code>Sequential</code> interpretation, the sequence <code>x:=x+1,y:=x</code>, with <code>x=1</code>, will lead to <code>x=2,y=2</code>. With a a <code>Synchronous</code> interpretation, the same sequence will lead to <code>x=2,y=1</code>. The default behavior is set to <code>Sequential</code> in order to make OCaml, C and VHDL behaviors observationaly equivalent. Synchronous behavior is implemented (and can be selected) but potentially breaks this equivalence because it is not (yet) implemented at the OCaml and C level.</p></td></tr></table></dt></dl><dl><dt class="spec value" id="val-cfg"><a href="#val-cfg" class="anchor"></a><code><span class="keyword">val</span> cfg : <a href="index.html#type-config">config</a></code></dt></dl><dl><dt class="spec exception" id="exception-Error"><a href="#exception-Error" class="anchor"></a><code><span class="keyword">exception</span> </code><code><span class="exception">Error</span> <span class="keyword">of</span> string * string</code></dt></dl><dl><dt class="spec value" id="val-write"><a href="#val-write" class="anchor"></a><code><span class="keyword">val</span> write : <span>fname:string</span> <span>&#45;&gt;</span> <a href="../Fsm/index.html#type-t">Fsm.t</a> <span>&#45;&gt;</span> unit</code></dt><dd><p><code>write fname m</code> writes in file <code>fname.vhd</code> a representation of FSM <code>m</code> as a VHDL entity and architecture. The architecture is a synchronous FSM, with a <code>clk</code> signal and a asynchronous, active high, <code>rst</code> signal. Transitions are performed on the rising edge of the <code>clk</code> signal.</p></dd></dl></section></div></body></html>