// Seed: 1676182366
module module_0;
  wire id_1;
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  wire id_3;
  tri  id_4 = 1;
  module_0();
endmodule
module module_2 (
    output logic id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    input tri id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10
);
  module_0();
  initial begin
    id_0 <= "";
  end
  assign id_5 = id_10;
endmodule
