INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/VIVADO/DSP_in_VLSI_HW1_v1/DSP_in_VLSI_HW1_v1.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Comparator_6
INFO: [VRFC 10-311] analyzing module Comparator_7
INFO: [VRFC 10-311] analyzing module Comparator_8
INFO: [VRFC 10-311] analyzing module Comparator_9
INFO: [VRFC 10-311] analyzing module SelectTopK
INFO: [VRFC 10-311] analyzing module Sort4
INFO: [VRFC 10-311] analyzing module comparator_tree
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-311] analyzing module find_max_0
INFO: [VRFC 10-311] analyzing module find_max_1
INFO: [VRFC 10-311] analyzing module find_max_2
INFO: [VRFC 10-311] analyzing module find_max_3
INFO: [VRFC 10-311] analyzing module find_max_4
INFO: [VRFC 10-311] analyzing module find_max_5
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
