

================================================================
== Vivado HLS Report for 'pow_32_20_s'
================================================================
* Date:           Thu Nov 28 23:10:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       87| 10.000 ns | 0.870 us |    1|   87|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_log_75_21_s_fu_232          |log_75_21_s          |       29|       29| 0.290 us | 0.290 us |    1|    1| function |
        |grp_exp_core_32_20_54_s_fu_249  |exp_core_32_20_54_s  |       12|       12| 0.120 us | 0.120 us |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       31|       31|         1|          -|          -|    31|    no    |
        |- Loop 2  |        6|        6|         1|          -|          -|     6|    no    |
        |- Loop 3  |       31|       31|         1|          -|          -|    31|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 51 52 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 37 38 50 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 51 
52 --> 52 51 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.44>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%y_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:63]   --->   Operation 53 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:63]   --->   Operation 54 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i32 %y_V_read to i12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:63]   --->   Operation 55 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.99ns)   --->   "%icmp_ln63 = icmp eq i12 %trunc_ln612, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:63]   --->   Operation 56 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1498 = trunc i32 %x_V_read to i22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:65]   --->   Operation 57 'trunc' 'trunc_ln1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.44ns)   --->   "%icmp_ln1498 = icmp eq i22 %trunc_ln1498, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:65]   --->   Operation 58 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1498, label %_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit200, label %_ZltILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:65]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 21)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:79]   --->   Operation 60 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln1498)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.76ns)   --->   "br i1 %p_Result_2, label %2, label %_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:79]   --->   Operation 61 'br' <Predicate = (!icmp_ln1498)> <Delay = 1.76>
ST_1 : Operation 62 [1/1] (1.97ns)   --->   "br i1 %icmp_ln63, label %_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:81]   --->   Operation 62 'br' <Predicate = (!icmp_ln1498 & p_Result_2)> <Delay = 1.97>
ST_1 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln84 = icmp ne i32 %y_V_read, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 63 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln1498 & p_Result_2 & icmp_ln63)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_V_read, i32 12)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 64 'bitselect' 'tmp_6' <Predicate = (!icmp_ln1498 & p_Result_2 & icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln84 = and i1 %tmp_6, %icmp_ln84" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 65 'and' 'and_ln84' <Predicate = (!icmp_ln1498 & p_Result_2 & icmp_ln63)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 66 'br' <Predicate = (!icmp_ln1498 & p_Result_2 & icmp_ln63)> <Delay = 1.76>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_e_1_V = sext i32 %x_V_read to i33" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:91]   --->   Operation 67 'sext' 'x_e_1_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.25ns)   --->   "%xs_V_1 = sub i22 0, %trunc_ln1498" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_round_copysign_apfixed.h:176->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:94]   --->   Operation 68 'sub' 'xs_V_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_2)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i22 %xs_V_1 to i33" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_round_copysign_apfixed.h:176->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:94]   --->   Operation 69 'sext' 'sext_ln703' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_9 = call i33 @_ssdm_op_BitSet.i33.i33.i32.i1(i33 %sext_ln703, i32 32, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_round_copysign_apfixed.h:177->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:94]   --->   Operation 70 'bitset' 'p_Result_9' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_2)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.80ns)   --->   "%select_ln178 = select i1 %p_Result_2, i33 %p_Result_9, i33 %x_e_1_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_round_copysign_apfixed.h:178->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:94]   --->   Operation 71 'select' 'select_ln178' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln1498_1 = icmp eq i32 %y_V_read, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:67]   --->   Operation 72 'icmp' 'icmp_ln1498_1' <Predicate = (icmp_ln1498)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.97ns)   --->   "br i1 %icmp_ln1498_1, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189, label %_ZgtILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:67]   --->   Operation 73 'br' <Predicate = (icmp_ln1498)> <Delay = 1.97>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %y_V_read, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:70]   --->   Operation 74 'icmp' 'icmp_ln1494' <Predicate = (icmp_ln1498 & !icmp_ln1498_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.97ns)   --->   "br i1 %icmp_ln1494, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189, label %.preheader.preheader" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:70]   --->   Operation 75 'br' <Predicate = (icmp_ln1498 & !icmp_ln1498_1)> <Delay = 1.97>
ST_1 : Operation 76 [1/1] (1.76ns)   --->   "br label %.preheader" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:75]   --->   Operation 76 'br' <Predicate = (icmp_ln1498 & !icmp_ln1498_1 & !icmp_ln1494)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.13>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%x_l_V = call i75 @_ssdm_op_BitConcatenate.i75.i33.i42(i33 %select_ln178, i42 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:103]   --->   Operation 77 'bitconcatenate' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [30/30] (5.13ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 78 'call' 'ln_x_V' <Predicate = true> <Delay = 5.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 79 [29/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 79 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 80 [28/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 80 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.62>
ST_5 : Operation 81 [27/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 81 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.62>
ST_6 : Operation 82 [26/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 82 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 83 [25/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 83 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.62>
ST_8 : Operation 84 [24/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 84 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.62>
ST_9 : Operation 85 [23/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 85 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 86 [22/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 86 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 87 [21/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 87 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 88 [20/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 88 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 89 [19/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 89 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 90 [18/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 90 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 91 [17/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 91 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 92 [16/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 92 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 93 [15/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 93 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 94 [14/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 94 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 95 [13/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 95 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 96 [12/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 96 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 97 [11/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 97 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 98 [10/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 98 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 99 [9/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 99 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 100 [8/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 100 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 101 [7/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 101 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 102 [6/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 102 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 103 [5/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 103 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 104 [4/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 104 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 105 [3/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 105 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 106 [2/30] (8.62ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 106 'call' 'ln_x_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 5.57>
ST_31 : Operation 107 [1/30] (5.57ns)   --->   "%ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 107 'call' 'ln_x_V' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 108 [1/1] (0.00ns)   --->   "%ln_x_s_V = trunc i75 %ln_x_V to i60" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:109]   --->   Operation 108 'trunc' 'ln_x_s_V' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.73>
ST_32 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_1 = sext i60 %ln_x_s_V to i92" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 109 'sext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %y_V_read to i92" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 110 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 111 [5/5] (6.73ns)   --->   "%r_V = mul nsw i92 %r_V_1, %sext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 111 'mul' 'r_V' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.73>
ST_33 : Operation 112 [4/5] (6.73ns)   --->   "%r_V = mul nsw i92 %r_V_1, %sext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 112 'mul' 'r_V' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.73>
ST_34 : Operation 113 [3/5] (6.73ns)   --->   "%r_V = mul nsw i92 %r_V_1, %sext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 113 'mul' 'r_V' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.73>
ST_35 : Operation 114 [2/5] (6.73ns)   --->   "%r_V = mul nsw i92 %r_V_1, %sext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 114 'mul' 'r_V' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.73>
ST_36 : Operation 115 [1/1] (0.00ns)   --->   "%r_is_neg_1 = phi i1 [ false, %_ZltILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ %and_ln84, %_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130 ]" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 115 'phi' 'r_is_neg_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 116 [1/5] (6.73ns)   --->   "%r_V = mul nsw i92 %r_V_1, %sext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 116 'mul' 'r_V' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i92.i32(i92 %r_V, i32 91)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:134]   --->   Operation 117 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 118 [1/1] (1.76ns)   --->   "br label %3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:134]   --->   Operation 118 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 36> <Delay = 1.87>
ST_37 : Operation 119 [1/1] (0.00ns)   --->   "%phi_ln155 = phi i1 [ false, %_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %or_ln135, %4 ]" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:155]   --->   Operation 119 'phi' 'phi_ln155' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 120 [1/1] (0.00ns)   --->   "%index_assign_1 = phi i7 [ -43, %_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %j_1, %4 ]"   --->   Operation 120 'phi' 'index_assign_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i7 %index_assign_1 to i32" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:134]   --->   Operation 121 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 122 [1/1] (1.48ns)   --->   "%icmp_ln134 = icmp eq i7 %index_assign_1, -37" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:134]   --->   Operation 122 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 123 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 123 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %5, label %4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:134]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln135)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i92.i32(i92 %r_V, i32 %zext_ln134)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 125 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_37 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln135)   --->   "%xor_ln135 = xor i1 %tmp, %p_Result_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 126 'xor' 'xor_ln135' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln135 = or i1 %xor_ln135, %phi_ln155" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 127 'or' 'or_ln135' <Predicate = (!icmp_ln134)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 128 [1/1] (1.87ns)   --->   "%j_1 = add i7 %index_assign_1, 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:134]   --->   Operation 128 'add' 'j_1' <Predicate = (!icmp_ln134)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 129 [1/1] (0.00ns)   --->   "br label %3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:134]   --->   Operation 129 'br' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_37 : Operation 130 [1/1] (1.76ns)   --->   "br i1 %phi_ln155, label %._crit_edge798, label %_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:138]   --->   Operation 130 'br' <Predicate = (icmp_ln134)> <Delay = 1.76>

State 38 <SV = 37> <Delay = 5.58>
ST_38 : Operation 131 [1/1] (0.00ns)   --->   "%mul_y_ln_s_V = call i54 @_ssdm_op_PartSelect.i54.i92.i32.i32(i92 %r_V, i32 32, i32 85)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:140]   --->   Operation 131 'partselect' 'mul_y_ln_s_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 132 [13/13] (5.58ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 132 'call' 'exp_r_V' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 133 [12/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 133 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.62>
ST_40 : Operation 134 [11/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 134 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 8.62>
ST_41 : Operation 135 [10/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 135 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 8.62>
ST_42 : Operation 136 [9/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 136 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 8.62>
ST_43 : Operation 137 [8/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 137 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 8.62>
ST_44 : Operation 138 [7/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 138 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.62>
ST_45 : Operation 139 [6/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 139 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.62>
ST_46 : Operation 140 [5/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 140 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 8.62>
ST_47 : Operation 141 [4/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 141 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 8.62>
ST_48 : Operation 142 [3/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 142 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.62>
ST_49 : Operation 143 [2/13] (8.62ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 143 'call' 'exp_r_V' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 5.76>
ST_50 : Operation 144 [1/13] (3.99ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 144 'call' 'exp_r_V' <Predicate = (!phi_ln155)> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 145 [1/1] (1.76ns)   --->   "br label %._crit_edge798" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:153]   --->   Operation 145 'br' <Predicate = (!phi_ln155)> <Delay = 1.76>
ST_50 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_7 = phi i32 [ %exp_r_V, %_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %5 ]"   --->   Operation 146 'phi' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln155)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i92.i32(i92 %r_V, i32 91)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:155]   --->   Operation 147 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln155)   --->   "%xor_ln155 = xor i1 %tmp_10, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:155]   --->   Operation 148 'xor' 'xor_ln155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln155 = and i1 %phi_ln155, %xor_ln155" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:155]   --->   Operation 149 'and' 'and_ln155' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %r_is_neg_1, label %6, label %7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:159]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 151 [1/1] (1.97ns)   --->   "br i1 %and_ln155, label %.preheader799.preheader, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:174]   --->   Operation 151 'br' <Predicate = (!r_is_neg_1)> <Delay = 1.97>
ST_50 : Operation 152 [1/1] (1.76ns)   --->   "br label %.preheader799" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:177]   --->   Operation 152 'br' <Predicate = (!r_is_neg_1 & and_ln155)> <Delay = 1.76>
ST_50 : Operation 153 [1/1] (1.97ns)   --->   "br i1 %and_ln155, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189, label %_ZneILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:161]   --->   Operation 153 'br' <Predicate = (r_is_neg_1)> <Delay = 1.97>

State 51 <SV = 50> <Delay = 4.52>
ST_51 : Operation 154 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i32 [ %p_Result_11, %8 ], [ 0, %.preheader799.preheader ]"   --->   Operation 154 'phi' 'p_Val2_6' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155)> <Delay = 0.00>
ST_51 : Operation 155 [1/1] (0.00ns)   --->   "%index_assign_2 = phi i6 [ %j_2, %8 ], [ 30, %.preheader799.preheader ]"   --->   Operation 155 'phi' 'index_assign_2' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155)> <Delay = 0.00>
ST_51 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i6 %index_assign_2 to i32" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:177]   --->   Operation 156 'sext' 'sext_ln177' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155)> <Delay = 0.00>
ST_51 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %index_assign_2, i32 5)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:177]   --->   Operation 157 'bitselect' 'tmp_12' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155)> <Delay = 0.00>
ST_51 : Operation 158 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 158 'speclooptripcount' 'empty_80' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155)> <Delay = 0.00>
ST_51 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189.loopexit, label %8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:177]   --->   Operation 159 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155)> <Delay = 0.00>
ST_51 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_6, i32 %sext_ln177, i1 true)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:178]   --->   Operation 160 'bitset' 'p_Result_11' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155 & !tmp_12) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155 & !tmp_12)> <Delay = 0.00>
ST_51 : Operation 161 [1/1] (1.82ns)   --->   "%j_2 = add i6 %index_assign_2, -1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:177]   --->   Operation 161 'add' 'j_2' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155 & !tmp_12) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155 & !tmp_12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader799" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:177]   --->   Operation 162 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155 & !tmp_12) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155 & !tmp_12)> <Delay = 0.00>
ST_51 : Operation 163 [1/1] (1.97ns)   --->   "br label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189"   --->   Operation 163 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1 & and_ln155 & tmp_12) | (!icmp_ln1498 & !p_Result_2 & !r_is_neg_1 & and_ln155 & tmp_12)> <Delay = 1.97>
ST_51 : Operation 164 [1/1] (2.47ns)   --->   "%icmp_ln1499 = icmp eq i32 %r_V_7, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:166]   --->   Operation 164 'icmp' 'icmp_ln1499' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155) | (!icmp_ln1498 & !p_Result_2 & r_is_neg_1 & !and_ln155)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 165 [1/1] (1.97ns)   --->   "br i1 %icmp_ln1499, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189, label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:166]   --->   Operation 165 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155) | (!icmp_ln1498 & !p_Result_2 & r_is_neg_1 & !and_ln155)> <Delay = 1.97>
ST_51 : Operation 166 [1/1] (2.55ns)   --->   "%r_V_8 = sub i32 0, %r_V_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:167]   --->   Operation 166 'sub' 'r_V_8' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155 & !icmp_ln1499) | (!icmp_ln1498 & !p_Result_2 & r_is_neg_1 & !and_ln155 & !icmp_ln1499)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %r_V_8, i32 31, i1 true)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:168]   --->   Operation 167 'bitset' 'p_Result_10' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155 & !icmp_ln1499) | (!icmp_ln1498 & !p_Result_2 & r_is_neg_1 & !and_ln155 & !icmp_ln1499)> <Delay = 0.00>
ST_51 : Operation 168 [1/1] (1.97ns)   --->   "br label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:169]   --->   Operation 168 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155 & !icmp_ln1499) | (!icmp_ln1498 & !p_Result_2 & r_is_neg_1 & !and_ln155 & !icmp_ln1499)> <Delay = 1.97>
ST_51 : Operation 169 [1/1] (0.00ns)   --->   "%agg_result_V_0 = phi i32 [ %p_Result_8, %1 ], [ 4096, %_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit200 ], [ 0, %_ZgtILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ 0, %2 ], [ %p_Result_10, %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ 0, %_ZneILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ %r_V_7, %7 ], [ -2147483648, %6 ], [ %p_Val2_6, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189.loopexit ]"   --->   Operation 169 'phi' 'agg_result_V_0' <Predicate = (tmp_12) | (!and_ln155) | (r_is_neg_1) | (p_Result_2 & !icmp_ln63) | (icmp_ln1498)> <Delay = 0.00>
ST_51 : Operation 170 [1/1] (0.00ns)   --->   "ret i32 %agg_result_V_0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:186]   --->   Operation 170 'ret' <Predicate = (tmp_12) | (!and_ln155) | (r_is_neg_1) | (p_Result_2 & !icmp_ln63) | (icmp_ln1498)> <Delay = 0.00>

State 52 <SV = 1> <Delay = 1.97>
ST_52 : Operation 171 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %p_Result_7, %0 ], [ 0, %.preheader.preheader ]"   --->   Operation 171 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 172 [1/1] (0.00ns)   --->   "%index_assign = phi i5 [ %j, %0 ], [ 0, %.preheader.preheader ]"   --->   Operation 172 'phi' 'index_assign' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %index_assign to i32" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:75]   --->   Operation 173 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 174 [1/1] (1.36ns)   --->   "%icmp_ln75 = icmp eq i5 %index_assign, -1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:75]   --->   Operation 174 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 175 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 175 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 176 [1/1] (1.78ns)   --->   "%j = add i5 %index_assign, 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:75]   --->   Operation 176 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %1, label %0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:75]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_s, i32 %zext_ln75, i1 true)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:75]   --->   Operation 178 'bitset' 'p_Result_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_52 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:75]   --->   Operation 179 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_52 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_s, i32 31, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:76]   --->   Operation 180 'bitset' 'p_Result_8' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_52 : Operation 181 [1/1] (1.97ns)   --->   "br label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:77]   --->   Operation 181 'br' <Predicate = (icmp_ln75)> <Delay = 1.97>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_apfixed_reduce_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V_read       (read             ) [ 00111111111111111111111111111111100000000000000000000]
x_V_read       (read             ) [ 00000000000000000000000000000000000000000000000000000]
trunc_ln612    (trunc            ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln63      (icmp             ) [ 01111111111111111111111111111111111111111111111111111]
trunc_ln1498   (trunc            ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln1498    (icmp             ) [ 01111111111111111111111111111111111111111111111111111]
br_ln65        (br               ) [ 00000000000000000000000000000000000000000000000000000]
p_Result_2     (bitselect        ) [ 01111111111111111111111111111111111111111111111111111]
br_ln79        (br               ) [ 01111111111111111111111111111111111110000000000000000]
br_ln81        (br               ) [ 01111111111111111111111111111111111111111111111111111]
icmp_ln84      (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_6          (bitselect        ) [ 00000000000000000000000000000000000000000000000000000]
and_ln84       (and              ) [ 01111111111111111111111111111111111110000000000000000]
br_ln84        (br               ) [ 01111111111111111111111111111111111110000000000000000]
x_e_1_V        (sext             ) [ 00000000000000000000000000000000000000000000000000000]
xs_V_1         (sub              ) [ 00000000000000000000000000000000000000000000000000000]
sext_ln703     (sext             ) [ 00000000000000000000000000000000000000000000000000000]
p_Result_9     (bitset           ) [ 00000000000000000000000000000000000000000000000000000]
select_ln178   (select           ) [ 00100000000000000000000000000000000000000000000000000]
icmp_ln1498_1  (icmp             ) [ 01000000000000000000000000000000000000000000000000000]
br_ln67        (br               ) [ 01111111111111111111111111111111111111111111111111111]
icmp_ln1494    (icmp             ) [ 01000000000000000000000000000000000000000000000000000]
br_ln70        (br               ) [ 01111111111111111111111111111111111111111111111111111]
br_ln75        (br               ) [ 01000000000000000000000000000000000000000000000000001]
x_l_V          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
ln_x_V         (call             ) [ 00000000000000000000000000000000000000000000000000000]
ln_x_s_V       (trunc            ) [ 00000000000000000000000000000000100000000000000000000]
r_V_1          (sext             ) [ 00000000000000000000000000000000011110000000000000000]
sext_ln1118    (sext             ) [ 00000000000000000000000000000000011110000000000000000]
r_is_neg_1     (phi              ) [ 00111111111111111111111111111111111111111111111111111]
r_V            (mul              ) [ 00000000000000000000000000000000000001111111111111100]
tmp            (bitselect        ) [ 00000000000000000000000000000000000001000000000000000]
br_ln134       (br               ) [ 00000000000000000000000000000000000011000000000000000]
phi_ln155      (phi              ) [ 00000000000000000000000000000000000001111111111111100]
index_assign_1 (phi              ) [ 00000000000000000000000000000000000001000000000000000]
zext_ln134     (zext             ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln134     (icmp             ) [ 00000000000000000000000000000000000001000000000000000]
empty_79       (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
br_ln134       (br               ) [ 00000000000000000000000000000000000000000000000000000]
p_Result_s     (bitselect        ) [ 00000000000000000000000000000000000000000000000000000]
xor_ln135      (xor              ) [ 00000000000000000000000000000000000000000000000000000]
or_ln135       (or               ) [ 00000000000000000000000000000000000011000000000000000]
j_1            (add              ) [ 00000000000000000000000000000000000011000000000000000]
br_ln134       (br               ) [ 00000000000000000000000000000000000011000000000000000]
br_ln138       (br               ) [ 00000000000000000000000000000000000001111111111111100]
mul_y_ln_s_V   (partselect       ) [ 00000000000000000000000000000000000000000000000000000]
exp_r_V        (call             ) [ 00000000000000000000000000000000000000000000000000000]
br_ln153       (br               ) [ 00000000000000000000000000000000000000000000000000000]
r_V_7          (phi              ) [ 01000000000000000000000000000000000000111111111111111]
tmp_10         (bitselect        ) [ 00000000000000000000000000000000000000000000000000000]
xor_ln155      (xor              ) [ 00000000000000000000000000000000000000000000000000000]
and_ln155      (and              ) [ 00000000000000000000000000000000000000000000000000110]
br_ln159       (br               ) [ 00000000000000000000000000000000000000000000000000000]
br_ln174       (br               ) [ 01000000000000000000000000000000000000000000000000111]
br_ln177       (br               ) [ 00000000000000000000000000000000000000000000000000110]
br_ln161       (br               ) [ 01000000000000000000000000000000000000000000000000111]
p_Val2_6       (phi              ) [ 00000000000000000000000000000000000000000000000000010]
index_assign_2 (phi              ) [ 00000000000000000000000000000000000000000000000000010]
sext_ln177     (sext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_12         (bitselect        ) [ 00000000000000000000000000000000000000000000000000010]
empty_80       (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
br_ln177       (br               ) [ 00000000000000000000000000000000000000000000000000000]
p_Result_11    (bitset           ) [ 00000000000000000000000000000000000000000000000000110]
j_2            (add              ) [ 00000000000000000000000000000000000000000000000000110]
br_ln177       (br               ) [ 00000000000000000000000000000000000000000000000000110]
br_ln0         (br               ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln1499    (icmp             ) [ 00000000000000000000000000000000000000000000000000010]
br_ln166       (br               ) [ 00000000000000000000000000000000000000000000000000000]
r_V_8          (sub              ) [ 00000000000000000000000000000000000000000000000000000]
p_Result_10    (bitset           ) [ 00000000000000000000000000000000000000000000000000000]
br_ln169       (br               ) [ 00000000000000000000000000000000000000000000000000000]
agg_result_V_0 (phi              ) [ 00000000000000000000000000000000000000000000000000010]
ret_ln186      (ret              ) [ 00000000000000000000000000000000000000000000000000000]
p_Val2_s       (phi              ) [ 00000000000000000000000000000000000000000000000000001]
index_assign   (phi              ) [ 00000000000000000000000000000000000000000000000000001]
zext_ln75      (zext             ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln75      (icmp             ) [ 00000000000000000000000000000000000000000000000000001]
empty          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
j              (add              ) [ 01000000000000000000000000000000000000000000000000001]
br_ln75        (br               ) [ 00000000000000000000000000000000000000000000000000000]
p_Result_7     (bitset           ) [ 01000000000000000000000000000000000000000000000000001]
br_ln75        (br               ) [ 01000000000000000000000000000000000000000000000000001]
p_Result_8     (bitset           ) [ 01000000000000000000000000000000000000000000000000111]
br_ln77        (br               ) [ 01000000000000000000000000000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_apfixed_reduce_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_apfixed_reduce_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="log_apfixed_reduce_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="log_apfixed_reduce_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="log_apfixed_reduce_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="log_apfixed_reduce_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_x_msb_4_table_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i33.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i33.i42"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log<75, 21>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i92.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i92.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_core<32, 20, 54>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="50"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="y_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1005" name="r_is_neg_1_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="14"/>
<pin id="110" dir="1" index="1" bw="1" slack="35"/>
</pin_list>
<bind>
<opset="r_is_neg_1 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_is_neg_1_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="35"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="35"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_is_neg_1/36 "/>
</bind>
</comp>

<comp id="120" class="1005" name="phi_ln155_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln155 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="phi_ln155_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln155/37 "/>
</bind>
</comp>

<comp id="132" class="1005" name="index_assign_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="1"/>
<pin id="134" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="index_assign_1_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_assign_1/37 "/>
</bind>
</comp>

<comp id="143" class="1005" name="r_V_7_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="r_V_7_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="13"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_7/50 "/>
</bind>
</comp>

<comp id="155" class="1005" name="p_Val2_6_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_Val2_6_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/51 "/>
</bind>
</comp>

<comp id="166" class="1005" name="index_assign_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="1"/>
<pin id="168" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="index_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="index_assign_2_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="6" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_assign_2/51 "/>
</bind>
</comp>

<comp id="177" class="1005" name="agg_result_V_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="agg_result_V_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="49"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="14" slack="50"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="4" bw="1" slack="50"/>
<pin id="189" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="1" slack="50"/>
<pin id="191" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="8" bw="32" slack="0"/>
<pin id="193" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="10" bw="1" slack="0"/>
<pin id="195" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="12" bw="32" slack="1"/>
<pin id="197" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="14" bw="32" slack="1"/>
<pin id="199" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="16" bw="32" slack="0"/>
<pin id="201" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="18" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_0/51 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_Val2_s_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Val2_s_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/52 "/>
</bind>
</comp>

<comp id="221" class="1005" name="index_assign_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="index_assign (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="index_assign_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_assign/52 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_log_75_21_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="75" slack="0"/>
<pin id="234" dir="0" index="1" bw="75" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="67" slack="0"/>
<pin id="237" dir="0" index="4" bw="63" slack="0"/>
<pin id="238" dir="0" index="5" bw="60" slack="0"/>
<pin id="239" dir="0" index="6" bw="55" slack="0"/>
<pin id="240" dir="0" index="7" bw="50" slack="0"/>
<pin id="241" dir="1" index="8" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ln_x_V/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_exp_core_32_20_54_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="54" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="0" index="3" bw="32" slack="0"/>
<pin id="254" dir="0" index="4" bw="46" slack="0"/>
<pin id="255" dir="0" index="5" bw="50" slack="0"/>
<pin id="256" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_r_V/38 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln612_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln63_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="50"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln1498_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1498/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln1498_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="22" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="50"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Result_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln84_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln84_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="x_e_1_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_e_1_V/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xs_V_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="22" slack="0"/>
<pin id="318" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xs_V_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln703_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="22" slack="0"/>
<pin id="323" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_9_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="33" slack="0"/>
<pin id="327" dir="0" index="1" bw="22" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="0" index="3" bw="1" slack="0"/>
<pin id="330" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln178_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="33" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln1498_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln1494_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="x_l_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="75" slack="0"/>
<pin id="357" dir="0" index="1" bw="33" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_V/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ln_x_s_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="75" slack="0"/>
<pin id="365" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ln_x_s_V/31 "/>
</bind>
</comp>

<comp id="367" class="1004" name="r_V_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="60" slack="1"/>
<pin id="369" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1/32 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln1118_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="31"/>
<pin id="372" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/32 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="60" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/32 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="92" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/36 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln134_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/37 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln134_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="0" index="1" bw="7" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/37 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="92" slack="1"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/37 "/>
</bind>
</comp>

<comp id="404" class="1004" name="xor_ln135_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/37 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln135_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln135/37 "/>
</bind>
</comp>

<comp id="415" class="1004" name="j_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/37 "/>
</bind>
</comp>

<comp id="421" class="1004" name="mul_y_ln_s_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="54" slack="0"/>
<pin id="423" dir="0" index="1" bw="92" slack="2"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="0" index="3" bw="8" slack="0"/>
<pin id="426" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul_y_ln_s_V/38 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_10_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="92" slack="14"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/50 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln155_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/50 "/>
</bind>
</comp>

<comp id="444" class="1004" name="and_ln155_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="13"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155/50 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln177_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln177/51 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_12_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="6" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/51 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_11_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="0" index="3" bw="1" slack="0"/>
<pin id="467" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_11/51 "/>
</bind>
</comp>

<comp id="472" class="1004" name="j_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/51 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln1499_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1499/51 "/>
</bind>
</comp>

<comp id="484" class="1004" name="r_V_8_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/51 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_10_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="0" index="3" bw="1" slack="0"/>
<pin id="495" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_10/51 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln75_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/52 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln75_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/52 "/>
</bind>
</comp>

<comp id="511" class="1004" name="j_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/52 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_Result_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="5" slack="0"/>
<pin id="521" dir="0" index="3" bw="1" slack="0"/>
<pin id="522" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_7/52 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_Result_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="0" index="3" bw="1" slack="0"/>
<pin id="532" dir="1" index="4" bw="32" slack="49"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_8/52 "/>
</bind>
</comp>

<comp id="537" class="1005" name="y_V_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="31"/>
<pin id="539" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="y_V_read "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln63_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="50"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln1498_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="50"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1498 "/>
</bind>
</comp>

<comp id="550" class="1005" name="p_Result_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="50"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="554" class="1005" name="and_ln84_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="35"/>
<pin id="556" dir="1" index="1" bw="1" slack="35"/>
</pin_list>
<bind>
<opset="and_ln84 "/>
</bind>
</comp>

<comp id="559" class="1005" name="select_ln178_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="33" slack="1"/>
<pin id="561" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="select_ln178 "/>
</bind>
</comp>

<comp id="570" class="1005" name="ln_x_s_V_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="60" slack="1"/>
<pin id="572" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="ln_x_s_V "/>
</bind>
</comp>

<comp id="575" class="1005" name="r_V_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="92" slack="1"/>
<pin id="577" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="sext_ln1118_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="92" slack="1"/>
<pin id="582" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="585" class="1005" name="r_V_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="92" slack="1"/>
<pin id="587" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="600" class="1005" name="or_ln135_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln135 "/>
</bind>
</comp>

<comp id="605" class="1005" name="j_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="and_ln155_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln155 "/>
</bind>
</comp>

<comp id="617" class="1005" name="p_Result_11_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="622" class="1005" name="j_2_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="0"/>
<pin id="624" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="j_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="638" class="1005" name="p_Result_7_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="643" class="1005" name="p_Result_8_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="49"/>
<pin id="645" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="72" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="86" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="88" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="203"><net_src comp="177" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="204"><net_src comp="177" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="205"><net_src comp="177" pin="1"/><net_sink comp="183" pin=6"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="183" pin=10"/></net>

<net id="207"><net_src comp="143" pin="1"/><net_sink comp="183" pin=12"/></net>

<net id="208"><net_src comp="177" pin="1"/><net_sink comp="183" pin=14"/></net>

<net id="209"><net_src comp="159" pin="4"/><net_sink comp="183" pin=16"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="90" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="232" pin=6"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="232" pin=7"/></net>

<net id="257"><net_src comp="249" pin="6"/><net_sink comp="147" pin=0"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="249" pin=4"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="249" pin=5"/></net>

<net id="266"><net_src comp="96" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="102" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="102" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="96" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="96" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="291" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="102" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="273" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="283" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="325" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="311" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="96" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="96" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="362"><net_src comp="355" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="366"><net_src comp="232" pin="8"/><net_sink comp="363" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="136" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="136" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="124" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="136" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="62" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="430"><net_src comp="421" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="70" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="120" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="170" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="170" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="468"><net_src comp="80" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="159" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="450" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="476"><net_src comp="170" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="82" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="143" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="34" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="34" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="143" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="80" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="84" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="70" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="500"><net_src comp="490" pin="4"/><net_sink comp="183" pin=8"/></net>

<net id="504"><net_src comp="225" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="225" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="92" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="225" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="94" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="523"><net_src comp="80" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="214" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="501" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="70" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="533"><net_src comp="80" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="214" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="84" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="96" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="545"><net_src comp="267" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="277" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="283" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="305" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="562"><net_src comp="335" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="573"><net_src comp="363" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="578"><net_src comp="367" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="583"><net_src comp="370" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="588"><net_src comp="373" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="595"><net_src comp="379" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="603"><net_src comp="409" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="608"><net_src comp="415" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="613"><net_src comp="444" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="462" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="625"><net_src comp="472" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="636"><net_src comp="511" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="641"><net_src comp="517" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="646"><net_src comp="527" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="183" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow<32, 20> : x_V | {1 }
	Port: pow<32, 20> : y_V | {1 }
	Port: pow<32, 20> : log_apfixed_reduce_6 | {3 4 }
	Port: pow<32, 20> : log_apfixed_reduce_5 | {16 17 }
	Port: pow<32, 20> : log_apfixed_reduce_9 | {28 29 }
	Port: pow<32, 20> : log_apfixed_reduce_s | {16 17 }
	Port: pow<32, 20> : log_apfixed_reduce_7 | {28 29 }
	Port: pow<32, 20> : log_apfixed_reduce_8 | {28 29 }
	Port: pow<32, 20> : f_x_msb_4_table_V | {38 39 }
	Port: pow<32, 20> : f_x_msb_3_table_V | {38 39 }
	Port: pow<32, 20> : f_x_msb_2_table_V | {42 43 }
	Port: pow<32, 20> : exp_x_msb_1_table_V | {45 46 }
  - Chain level:
	State 1
		icmp_ln63 : 1
		icmp_ln1498 : 1
		br_ln65 : 2
		br_ln79 : 1
		br_ln81 : 2
		and_ln84 : 1
		xs_V_1 : 1
		sext_ln703 : 2
		p_Result_9 : 3
		select_ln178 : 4
		br_ln67 : 1
		br_ln70 : 1
	State 2
		ln_x_V : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		ln_x_s_V : 1
	State 32
		r_V : 1
	State 33
	State 34
	State 35
	State 36
		tmp : 1
	State 37
		zext_ln134 : 1
		icmp_ln134 : 1
		br_ln134 : 2
		p_Result_s : 2
		xor_ln135 : 3
		or_ln135 : 3
		j_1 : 1
		br_ln138 : 1
	State 38
		exp_r_V : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		r_V_7 : 1
		xor_ln155 : 1
		and_ln155 : 1
		br_ln174 : 1
		br_ln161 : 1
	State 51
		sext_ln177 : 1
		tmp_12 : 1
		br_ln177 : 2
		p_Result_11 : 2
		j_2 : 1
		br_ln166 : 1
		p_Result_10 : 1
		agg_result_V_0 : 2
		ret_ln186 : 3
	State 52
		zext_ln75 : 1
		icmp_ln75 : 1
		j : 1
		br_ln75 : 2
		p_Result_7 : 2
		p_Result_8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   |     grp_log_75_21_s_fu_232     |    20   | 33.2449 |  11165  |   3735  |
|          | grp_exp_core_32_20_54_s_fu_249 |    24   |  17.69  |   1889  |   1253  |
|----------|--------------------------------|---------|---------|---------|---------|
|    mul   |           grp_fu_373           |    8    |    0    |   471   |   320   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln63_fu_267        |    0    |    0    |    0    |    13   |
|          |       icmp_ln1498_fu_277       |    0    |    0    |    0    |    18   |
|          |        icmp_ln84_fu_291        |    0    |    0    |    0    |    18   |
|   icmp   |      icmp_ln1498_1_fu_343      |    0    |    0    |    0    |    18   |
|          |       icmp_ln1494_fu_349       |    0    |    0    |    0    |    18   |
|          |        icmp_ln134_fu_391       |    0    |    0    |    0    |    11   |
|          |       icmp_ln1499_fu_478       |    0    |    0    |    0    |    18   |
|          |        icmp_ln75_fu_505        |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|    sub   |          xs_V_1_fu_315         |    0    |    0    |    0    |    29   |
|          |          r_V_8_fu_484          |    0    |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           j_1_fu_415           |    0    |    0    |    0    |    15   |
|    add   |           j_2_fu_472           |    0    |    0    |    0    |    15   |
|          |            j_fu_511            |    0    |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |       select_ln178_fu_335      |    0    |    0    |    0    |    33   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         and_ln84_fu_305        |    0    |    0    |    0    |    2    |
|          |        and_ln155_fu_444        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|    xor   |        xor_ln135_fu_404        |    0    |    0    |    0    |    2    |
|          |        xor_ln155_fu_438        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|    or    |         or_ln135_fu_409        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |       y_V_read_read_fu_96      |    0    |    0    |    0    |    0    |
|          |      x_V_read_read_fu_102      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       trunc_ln612_fu_263       |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln1498_fu_273      |    0    |    0    |    0    |    0    |
|          |         ln_x_s_V_fu_363        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        p_Result_2_fu_283       |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_297          |    0    |    0    |    0    |    0    |
| bitselect|           tmp_fu_379           |    0    |    0    |    0    |    0    |
|          |        p_Result_s_fu_397       |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_431         |    0    |    0    |    0    |    0    |
|          |          tmp_12_fu_454         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         x_e_1_V_fu_311         |    0    |    0    |    0    |    0    |
|          |        sext_ln703_fu_321       |    0    |    0    |    0    |    0    |
|   sext   |          r_V_1_fu_367          |    0    |    0    |    0    |    0    |
|          |       sext_ln1118_fu_370       |    0    |    0    |    0    |    0    |
|          |        sext_ln177_fu_450       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        p_Result_9_fu_325       |    0    |    0    |    0    |    0    |
|          |       p_Result_11_fu_462       |    0    |    0    |    0    |    0    |
|  bitset  |       p_Result_10_fu_490       |    0    |    0    |    0    |    0    |
|          |        p_Result_7_fu_517       |    0    |    0    |    0    |    0    |
|          |        p_Result_8_fu_527       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|          x_l_V_fu_355          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln134_fu_387       |    0    |    0    |    0    |    0    |
|          |        zext_ln75_fu_501        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|       mul_y_ln_s_V_fu_421      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    52   | 50.9349 |  13525  |   5589  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|agg_result_V_0_reg_177|   32   |
|   and_ln155_reg_610  |    1   |
|   and_ln84_reg_554   |    1   |
|  icmp_ln1498_reg_546 |    1   |
|   icmp_ln63_reg_542  |    1   |
|index_assign_1_reg_132|    7   |
|index_assign_2_reg_166|    6   |
| index_assign_reg_221 |    5   |
|      j_1_reg_605     |    7   |
|      j_2_reg_622     |    6   |
|       j_reg_633      |    5   |
|   ln_x_s_V_reg_570   |   60   |
|   or_ln135_reg_600   |    1   |
|  p_Result_11_reg_617 |   32   |
|  p_Result_2_reg_550  |    1   |
|  p_Result_7_reg_638  |   32   |
|  p_Result_8_reg_643  |   32   |
|   p_Val2_6_reg_155   |   32   |
|   p_Val2_s_reg_210   |   32   |
|   phi_ln155_reg_120  |    1   |
|     r_V_1_reg_575    |   92   |
|     r_V_7_reg_143    |   32   |
|      r_V_reg_585     |   92   |
|  r_is_neg_1_reg_108  |    1   |
| select_ln178_reg_559 |   33   |
|  sext_ln1118_reg_580 |   92   |
|      tmp_reg_592     |    1   |
|   y_V_read_reg_537   |   32   |
+----------------------+--------+
|         Total        |   670  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|   r_is_neg_1_reg_108   |  p0  |   2  |   1  |    2   ||    9    |
|    phi_ln155_reg_120   |  p0  |   2  |   1  |    2   ||    9    |
|      r_V_7_reg_143     |  p0  |   2  |  32  |   64   ||    9    |
| agg_result_V_0_reg_177 |  p0  |   3  |  32  |   96   |
|       grp_fu_373       |  p0  |   2  |  60  |   120  ||    9    |
|       grp_fu_373       |  p1  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   348  || 10.6597 ||    45   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   52   |   50   |  13525 |  5589  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   45   |
|  Register |    -   |    -   |   670  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   52   |   61   |  14195 |  5634  |
+-----------+--------+--------+--------+--------+
