AR synth_reg_w_init structural "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl14 1312410570
EN single_reg_w_init NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl11 1312410567
EN xlfir_mch_distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f2b91 NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl17 1312410573
AR wrapped_xlfir_mch_distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f2b91 behavior "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl16 1312410572
PH clock_pkg NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl04 1312410560
AR synth_reg structural "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl08 1312410564
EN synth_reg_w_init NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl13 1312410569
AR distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f_a "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f.vhd" sub00/vhpl01 1312410557
EN distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f.vhd" sub00/vhpl00 1312410556
PH conv_pkg NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl02 1312410558
AR synth_reg_reg behav "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl10 1312410566
EN srl17e NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl05 1312410561
EN synth_reg_reg NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl09 1312410565
EN wrapped_xlfir_mch_distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f2b91 NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl15 1312410571
AR single_reg_w_init structural "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl12 1312410568
EN synth_reg NULL "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl07 1312410563
PB conv_pkg conv_pkg "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl03 1312410559
AR xlfir_mch_distributed_arithmetic_fir_filter_spartan3e_9_0_a0f16f33fe1e1e5f2b91 behavior "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl18 1312410574
AR srl17e structural "C:/Documents and Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/sysgen/ngc_verilog_bPIg/ngc_hjAJ/template_results.vhd" sub00/vhpl06 1312410562
