vendor_name = ModelSim
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/UnitatControl.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/sumador.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1_5bits.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/MemInst.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/memData.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/extSig.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ControlALU.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ComptadorPrograma.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/BancRegistres.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ALU32.vhd
source_file = 1, /home/comnu/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/comnu/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/comnu/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/comnu/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd
design_name = hard_block
design_name = microprocessador2
instance = comp, \Reset~input\, Reset~input, microprocessador2, 1
instance = comp, \CLK~input\, CLK~input, microprocessador2, 1
