# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 18
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-22.10"
module \always03
  attribute \src "dut.sv:1.17-1.22"
  wire input 1 \clock
  attribute \src "dut.sv:1.24-1.27"
  wire input 2 \in1
  attribute \src "dut.sv:1.29-1.32"
  wire input 3 \in2
  attribute \src "dut.sv:1.34-1.37"
  wire input 4 \in3
  attribute \src "dut.sv:1.39-1.42"
  wire input 5 \in4
  attribute \src "dut.sv:1.44-1.47"
  wire input 6 \in5
  attribute \src "dut.sv:1.49-1.52"
  wire input 7 \in6
  attribute \src "dut.sv:1.54-1.57"
  wire input 8 \in7
  attribute \src "dut.sv:1.59-1.63"
  wire output 9 \out1
  attribute \src "dut.sv:1.65-1.69"
  wire output 10 \out2
  attribute \src "dut.sv:1.71-1.75"
  wire output 11 \out3
  attribute \src "dut.sv:10.10-10.15"
  wire $logic_not$dut.sv:10.10-10.15$1_Y
  attribute \src "dut.sv:10.3-10.15"
  wire $auto$process.cpp:4641:import_assignment_sync$2
  attribute \src "dut.sv:13.3-13.15"
  wire $auto$process.cpp:4641:import_assignment_sync$4
  wire $auto$rtlil.cc:3386:And$7
  attribute \src "dut.sv:16.4-16.15"
  wire $auto$process.cpp:4641:import_assignment_sync$8
  attribute \src "dut.sv:15.3-18.16"
  wire $auto$process_helper.cpp:88:create_not_cell$10
  attribute \src "dut.sv:15.3-18.16"
  wire $auto$process_helper.cpp:68:create_and_cell$12
  attribute \src "dut.sv:18.4-18.15"
  wire $auto$process.cpp:4641:import_assignment_sync$14
  wire $auto$rtlil.cc:3388:Xor$17
  attribute \src "dut.sv:10.10-10.15"
  cell $logic_not $logic_not$dut.sv:10.10-10.15$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out1
    connect \Y $logic_not$dut.sv:10.10-10.15$1_Y
  end
  attribute \src "dut.sv:10.3-10.15"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$3
    parameter \WIDTH 1
    connect \A \in1
    connect \B $logic_not$dut.sv:10.10-10.15$1_Y
    connect \S \in2
    connect \Y $auto$process.cpp:4641:import_assignment_sync$2
  end
  attribute \src "dut.sv:13.3-13.15"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$5
    parameter \WIDTH 1
    connect \A \out1
    connect \B \out2
    connect \S \in3
    connect \Y $auto$process.cpp:4641:import_assignment_sync$4
  end
  cell $and $auto$process.cpp:2542:import_statement_sync$6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in4
    connect \B \in5
    connect \Y $auto$rtlil.cc:3386:And$7
  end
  attribute \src "dut.sv:16.4-16.15"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$9
    parameter \WIDTH 1
    connect \A \out3
    connect \B \in6
    connect \S $auto$rtlil.cc:3386:And$7
    connect \Y $auto$process.cpp:4641:import_assignment_sync$8
  end
  attribute \src "dut.sv:15.3-18.16"
  cell $not $auto$process_helper.cpp:91:create_not_cell$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in5
    connect \Y $auto$process_helper.cpp:88:create_not_cell$10
  end
  attribute \src "dut.sv:15.3-18.16"
  cell $and $auto$process_helper.cpp:71:create_and_cell$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in4
    connect \B $auto$process_helper.cpp:88:create_not_cell$10
    connect \Y $auto$process_helper.cpp:68:create_and_cell$12
  end
  attribute \src "dut.sv:18.4-18.15"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$15
    parameter \WIDTH 1
    connect \A $auto$process.cpp:4641:import_assignment_sync$8
    connect \B \in7
    connect \S $auto$process_helper.cpp:68:create_and_cell$12
    connect \Y $auto$process.cpp:4641:import_assignment_sync$14
  end
  cell $xor $xor$dut.sv:19$16
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out1
    connect \B \out2
    connect \Y $auto$rtlil.cc:3388:Xor$17
  end
  attribute \src "dut.sv:7.1-20.4"
  attribute \always_ff 1
  process $proc$dut.sv:7$1
    sync posedge \clock
      update \out1 $auto$rtlil.cc:3388:Xor$17
      update \out2 $auto$process.cpp:4641:import_assignment_sync$4
      update \out3 $auto$process.cpp:4641:import_assignment_sync$14
  end
end
