/**
 * \file IfxPms_bf.h
 * \brief
 * \copyright Copyright (c) 2015 Infineon Technologies AG. All rights reserved.
 *
 *
 * Date: 2015-12-17 16:05:57 GMT
 * Version: TBD
 * Specification: TBD
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Infineon Technologies AG (Infineon) is supplying this file for use
 * exclusively with Infineon's microcontroller products. This file can be freely
 * distributed within development tools that are supporting such microcontroller
 * products.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * \defgroup IfxLld_Pms_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxLld_Pms_Registers
 * 
 */
#ifndef IFXPMS_BF_H
#define IFXPMS_BF_H 1
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Pms_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_PMS_ID_Bits.MODREV */
#define IFX_PMS_ID_MODREV_LEN (8u)

/** \brief Mask for Ifx_PMS_ID_Bits.MODREV */
#define IFX_PMS_ID_MODREV_MSK (0xffu)

/** \brief Offset for Ifx_PMS_ID_Bits.MODREV */
#define IFX_PMS_ID_MODREV_OFF (0u)

/** \brief Length for Ifx_PMS_ID_Bits.MODTYPE */
#define IFX_PMS_ID_MODTYPE_LEN (8u)

/** \brief Mask for Ifx_PMS_ID_Bits.MODTYPE */
#define IFX_PMS_ID_MODTYPE_MSK (0xffu)

/** \brief Offset for Ifx_PMS_ID_Bits.MODTYPE */
#define IFX_PMS_ID_MODTYPE_OFF (8u)

/** \brief Length for Ifx_PMS_ID_Bits.MODNUMBER */
#define IFX_PMS_ID_MODNUMBER_LEN (16u)

/** \brief Mask for Ifx_PMS_ID_Bits.MODNUMBER */
#define IFX_PMS_ID_MODNUMBER_MSK (0xffffu)

/** \brief Offset for Ifx_PMS_ID_Bits.MODNUMBER */
#define IFX_PMS_ID_MODNUMBER_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.EVRC */
#define IFX_PMS_EVR_STAT_EVRC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVRC */
#define IFX_PMS_EVR_STAT_EVRC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVRC */
#define IFX_PMS_EVR_STAT_EVRC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.EVRC */
#define IFX_PMS_EVR_STAT_EVRC_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.OVC */
#define IFX_PMS_EVR_STAT_OVC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVC */
#define IFX_PMS_EVR_STAT_OVC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVC */
#define IFX_PMS_EVR_STAT_OVC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.OVC */
#define IFX_PMS_EVR_STAT_OVC_OFF (1u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.EVR33 */
#define IFX_PMS_EVR_STAT_EVR33_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVR33 */
#define IFX_PMS_EVR_STAT_EVR33_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVR33 */
#define IFX_PMS_EVR_STAT_EVR33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.EVR33 */
#define IFX_PMS_EVR_STAT_EVR33_OFF (2u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.OV33 */
#define IFX_PMS_EVR_STAT_OV33_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OV33 */
#define IFX_PMS_EVR_STAT_OV33_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OV33 */
#define IFX_PMS_EVR_STAT_OV33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.OV33 */
#define IFX_PMS_EVR_STAT_OV33_OFF (3u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.OVSWD */
#define IFX_PMS_EVR_STAT_OVSWD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVSWD */
#define IFX_PMS_EVR_STAT_OVSWD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVSWD */
#define IFX_PMS_EVR_STAT_OVSWD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.OVSWD */
#define IFX_PMS_EVR_STAT_OVSWD_OFF (4u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.UVC */
#define IFX_PMS_EVR_STAT_UVC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVC */
#define IFX_PMS_EVR_STAT_UVC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVC */
#define IFX_PMS_EVR_STAT_UVC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.UVC */
#define IFX_PMS_EVR_STAT_UVC_OFF (5u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.UV33 */
#define IFX_PMS_EVR_STAT_UV33_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UV33 */
#define IFX_PMS_EVR_STAT_UV33_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UV33 */
#define IFX_PMS_EVR_STAT_UV33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.UV33 */
#define IFX_PMS_EVR_STAT_UV33_OFF (6u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.UVSWD */
#define IFX_PMS_EVR_STAT_UVSWD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVSWD */
#define IFX_PMS_EVR_STAT_UVSWD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVSWD */
#define IFX_PMS_EVR_STAT_UVSWD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.UVSWD */
#define IFX_PMS_EVR_STAT_UVSWD_OFF (7u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.SYNCLCK */
#define IFX_PMS_EVR_STAT_SYNCLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.SYNCLCK */
#define IFX_PMS_EVR_STAT_SYNCLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.SYNCLCK */
#define IFX_PMS_EVR_STAT_SYNCLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.SYNCLCK */
#define IFX_PMS_EVR_STAT_SYNCLCK_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.EVR33VOK */
#define IFX_PMS_EVR_STAT_EVR33VOK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVR33VOK */
#define IFX_PMS_EVR_STAT_EVR33VOK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVR33VOK */
#define IFX_PMS_EVR_STAT_EVR33VOK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.EVR33VOK */
#define IFX_PMS_EVR_STAT_EVR33VOK_OFF (9u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.RSTC */
#define IFX_PMS_EVR_STAT_RSTC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.RSTC */
#define IFX_PMS_EVR_STAT_RSTC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.RSTC */
#define IFX_PMS_EVR_STAT_RSTC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.RSTC */
#define IFX_PMS_EVR_STAT_RSTC_OFF (13u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.RST33 */
#define IFX_PMS_EVR_STAT_RST33_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.RST33 */
#define IFX_PMS_EVR_STAT_RST33_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.RST33 */
#define IFX_PMS_EVR_STAT_RST33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.RST33 */
#define IFX_PMS_EVR_STAT_RST33_OFF (14u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.RSTSWD */
#define IFX_PMS_EVR_STAT_RSTSWD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.RSTSWD */
#define IFX_PMS_EVR_STAT_RSTSWD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.RSTSWD */
#define IFX_PMS_EVR_STAT_RSTSWD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.RSTSWD */
#define IFX_PMS_EVR_STAT_RSTSWD_OFF (15u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.EVRCSHLV */
#define IFX_PMS_EVR_STAT_EVRCSHLV_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVRCSHLV */
#define IFX_PMS_EVR_STAT_EVRCSHLV_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVRCSHLV */
#define IFX_PMS_EVR_STAT_EVRCSHLV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.EVRCSHLV */
#define IFX_PMS_EVR_STAT_EVRCSHLV_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.EVRCSHHV */
#define IFX_PMS_EVR_STAT_EVRCSHHV_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVRCSHHV */
#define IFX_PMS_EVR_STAT_EVRCSHHV_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVRCSHHV */
#define IFX_PMS_EVR_STAT_EVRCSHHV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.EVRCSHHV */
#define IFX_PMS_EVR_STAT_EVRCSHHV_OFF (17u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.EVR33SHLV */
#define IFX_PMS_EVR_STAT_EVR33SHLV_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVR33SHLV */
#define IFX_PMS_EVR_STAT_EVR33SHLV_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVR33SHLV */
#define IFX_PMS_EVR_STAT_EVR33SHLV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.EVR33SHLV */
#define IFX_PMS_EVR_STAT_EVR33SHLV_OFF (18u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.EVR33SHHV */
#define IFX_PMS_EVR_STAT_EVR33SHHV_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVR33SHHV */
#define IFX_PMS_EVR_STAT_EVR33SHHV_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVR33SHHV */
#define IFX_PMS_EVR_STAT_EVR33SHHV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.EVR33SHHV */
#define IFX_PMS_EVR_STAT_EVR33SHHV_OFF (19u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.SWDLVL */
#define IFX_PMS_EVR_STAT_SWDLVL_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.SWDLVL */
#define IFX_PMS_EVR_STAT_SWDLVL_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.SWDLVL */
#define IFX_PMS_EVR_STAT_SWDLVL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.SWDLVL */
#define IFX_PMS_EVR_STAT_SWDLVL_OFF (20u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.SDVOK */
#define IFX_PMS_EVR_STAT_SDVOK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.SDVOK */
#define IFX_PMS_EVR_STAT_SDVOK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.SDVOK */
#define IFX_PMS_EVR_STAT_SDVOK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.SDVOK */
#define IFX_PMS_EVR_STAT_SDVOK_OFF (21u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.EVRCMOD */
#define IFX_PMS_EVR_STAT_EVRCMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVRCMOD */
#define IFX_PMS_EVR_STAT_EVRCMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.EVRCMOD */
#define IFX_PMS_EVR_STAT_EVRCMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.EVRCMOD */
#define IFX_PMS_EVR_STAT_EVRCMOD_OFF (22u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.OVPRE */
#define IFX_PMS_EVR_STAT_OVPRE_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVPRE */
#define IFX_PMS_EVR_STAT_OVPRE_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVPRE */
#define IFX_PMS_EVR_STAT_OVPRE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.OVPRE */
#define IFX_PMS_EVR_STAT_OVPRE_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.OVSB */
#define IFX_PMS_EVR_STAT_OVSB_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVSB */
#define IFX_PMS_EVR_STAT_OVSB_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVSB */
#define IFX_PMS_EVR_STAT_OVSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.OVSB */
#define IFX_PMS_EVR_STAT_OVSB_OFF (25u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.OVDDM */
#define IFX_PMS_EVR_STAT_OVDDM_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVDDM */
#define IFX_PMS_EVR_STAT_OVDDM_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.OVDDM */
#define IFX_PMS_EVR_STAT_OVDDM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.OVDDM */
#define IFX_PMS_EVR_STAT_OVDDM_OFF (26u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.UVPRE */
#define IFX_PMS_EVR_STAT_UVPRE_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVPRE */
#define IFX_PMS_EVR_STAT_UVPRE_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVPRE */
#define IFX_PMS_EVR_STAT_UVPRE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.UVPRE */
#define IFX_PMS_EVR_STAT_UVPRE_OFF (27u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.UVSB */
#define IFX_PMS_EVR_STAT_UVSB_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVSB */
#define IFX_PMS_EVR_STAT_UVSB_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVSB */
#define IFX_PMS_EVR_STAT_UVSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.UVSB */
#define IFX_PMS_EVR_STAT_UVSB_OFF (28u)

/** \brief Length for Ifx_PMS_EVR_STAT_Bits.UVDDM */
#define IFX_PMS_EVR_STAT_UVDDM_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVDDM */
#define IFX_PMS_EVR_STAT_UVDDM_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_STAT_Bits.UVDDM */
#define IFX_PMS_EVR_STAT_UVDDM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_STAT_Bits.UVDDM */
#define IFX_PMS_EVR_STAT_UVDDM_OFF (29u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.ADCCV */
#define IFX_PMS_EVR_ADCSTAT_ADCCV_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.ADCCV */
#define IFX_PMS_EVR_ADCSTAT_ADCCV_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.ADCCV */
#define IFX_PMS_EVR_ADCSTAT_ADCCV_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.ADCCV */
#define IFX_PMS_EVR_ADCSTAT_ADCCV_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.ADC33V */
#define IFX_PMS_EVR_ADCSTAT_ADC33V_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.ADC33V */
#define IFX_PMS_EVR_ADCSTAT_ADC33V_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.ADC33V */
#define IFX_PMS_EVR_ADCSTAT_ADC33V_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.ADC33V */
#define IFX_PMS_EVR_ADCSTAT_ADC33V_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.ADCSWDV */
#define IFX_PMS_EVR_ADCSTAT_ADCSWDV_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.ADCSWDV */
#define IFX_PMS_EVR_ADCSTAT_ADCSWDV_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.ADCSWDV */
#define IFX_PMS_EVR_ADCSTAT_ADCSWDV_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.ADCSWDV */
#define IFX_PMS_EVR_ADCSTAT_ADCSWDV_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.OVC */
#define IFX_PMS_EVR_ADCSTAT_OVC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.OVC */
#define IFX_PMS_EVR_ADCSTAT_OVC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.OVC */
#define IFX_PMS_EVR_ADCSTAT_OVC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.OVC */
#define IFX_PMS_EVR_ADCSTAT_OVC_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.OV33 */
#define IFX_PMS_EVR_ADCSTAT_OV33_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.OV33 */
#define IFX_PMS_EVR_ADCSTAT_OV33_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.OV33 */
#define IFX_PMS_EVR_ADCSTAT_OV33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.OV33 */
#define IFX_PMS_EVR_ADCSTAT_OV33_OFF (25u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.OVSWD */
#define IFX_PMS_EVR_ADCSTAT_OVSWD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.OVSWD */
#define IFX_PMS_EVR_ADCSTAT_OVSWD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.OVSWD */
#define IFX_PMS_EVR_ADCSTAT_OVSWD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.OVSWD */
#define IFX_PMS_EVR_ADCSTAT_OVSWD_OFF (26u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.UVC */
#define IFX_PMS_EVR_ADCSTAT_UVC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.UVC */
#define IFX_PMS_EVR_ADCSTAT_UVC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.UVC */
#define IFX_PMS_EVR_ADCSTAT_UVC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.UVC */
#define IFX_PMS_EVR_ADCSTAT_UVC_OFF (27u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.UV33 */
#define IFX_PMS_EVR_ADCSTAT_UV33_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.UV33 */
#define IFX_PMS_EVR_ADCSTAT_UV33_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.UV33 */
#define IFX_PMS_EVR_ADCSTAT_UV33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.UV33 */
#define IFX_PMS_EVR_ADCSTAT_UV33_OFF (28u)

/** \brief Length for Ifx_PMS_EVR_ADCSTAT_Bits.UVSWD */
#define IFX_PMS_EVR_ADCSTAT_UVSWD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.UVSWD */
#define IFX_PMS_EVR_ADCSTAT_UVSWD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_ADCSTAT_Bits.UVSWD */
#define IFX_PMS_EVR_ADCSTAT_UVSWD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_ADCSTAT_Bits.UVSWD */
#define IFX_PMS_EVR_ADCSTAT_UVSWD_OFF (29u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.RSTCTRIM */
#define IFX_PMS_EVR_RSTCON_RSTCTRIM_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RSTCTRIM */
#define IFX_PMS_EVR_RSTCON_RSTCTRIM_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RSTCTRIM */
#define IFX_PMS_EVR_RSTCON_RSTCTRIM_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.RSTCTRIM */
#define IFX_PMS_EVR_RSTCON_RSTCTRIM_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.RST33TRIM */
#define IFX_PMS_EVR_RSTCON_RST33TRIM_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RST33TRIM */
#define IFX_PMS_EVR_RSTCON_RST33TRIM_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RST33TRIM */
#define IFX_PMS_EVR_RSTCON_RST33TRIM_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.RST33TRIM */
#define IFX_PMS_EVR_RSTCON_RST33TRIM_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.RSTSWDTRIM */
#define IFX_PMS_EVR_RSTCON_RSTSWDTRIM_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RSTSWDTRIM */
#define IFX_PMS_EVR_RSTCON_RSTSWDTRIM_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RSTSWDTRIM */
#define IFX_PMS_EVR_RSTCON_RSTSWDTRIM_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.RSTSWDTRIM */
#define IFX_PMS_EVR_RSTCON_RSTSWDTRIM_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.RSTCOFF */
#define IFX_PMS_EVR_RSTCON_RSTCOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RSTCOFF */
#define IFX_PMS_EVR_RSTCON_RSTCOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RSTCOFF */
#define IFX_PMS_EVR_RSTCON_RSTCOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.RSTCOFF */
#define IFX_PMS_EVR_RSTCON_RSTCOFF_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.BPRSTCOFF */
#define IFX_PMS_EVR_RSTCON_BPRSTCOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.BPRSTCOFF */
#define IFX_PMS_EVR_RSTCON_BPRSTCOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.BPRSTCOFF */
#define IFX_PMS_EVR_RSTCON_BPRSTCOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.BPRSTCOFF */
#define IFX_PMS_EVR_RSTCON_BPRSTCOFF_OFF (25u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.RST33OFF */
#define IFX_PMS_EVR_RSTCON_RST33OFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RST33OFF */
#define IFX_PMS_EVR_RSTCON_RST33OFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RST33OFF */
#define IFX_PMS_EVR_RSTCON_RST33OFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.RST33OFF */
#define IFX_PMS_EVR_RSTCON_RST33OFF_OFF (26u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.BPRST33OFF */
#define IFX_PMS_EVR_RSTCON_BPRST33OFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.BPRST33OFF */
#define IFX_PMS_EVR_RSTCON_BPRST33OFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.BPRST33OFF */
#define IFX_PMS_EVR_RSTCON_BPRST33OFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.BPRST33OFF */
#define IFX_PMS_EVR_RSTCON_BPRST33OFF_OFF (27u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.RSTSWDOFF */
#define IFX_PMS_EVR_RSTCON_RSTSWDOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RSTSWDOFF */
#define IFX_PMS_EVR_RSTCON_RSTSWDOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.RSTSWDOFF */
#define IFX_PMS_EVR_RSTCON_RSTSWDOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.RSTSWDOFF */
#define IFX_PMS_EVR_RSTCON_RSTSWDOFF_OFF (28u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.BPRSTSWDOFF */
#define IFX_PMS_EVR_RSTCON_BPRSTSWDOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.BPRSTSWDOFF */
#define IFX_PMS_EVR_RSTCON_BPRSTSWDOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.BPRSTSWDOFF */
#define IFX_PMS_EVR_RSTCON_BPRSTSWDOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.BPRSTSWDOFF */
#define IFX_PMS_EVR_RSTCON_BPRSTSWDOFF_OFF (29u)

/** \brief Length for Ifx_PMS_EVR_RSTCON_Bits.SLCK */
#define IFX_PMS_EVR_RSTCON_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.SLCK */
#define IFX_PMS_EVR_RSTCON_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTCON_Bits.SLCK */
#define IFX_PMS_EVR_RSTCON_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTCON_Bits.SLCK */
#define IFX_PMS_EVR_RSTCON_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RSTC */
#define IFX_PMS_EVR_RSTSTAT_RSTC_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTC */
#define IFX_PMS_EVR_RSTSTAT_RSTC_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTC */
#define IFX_PMS_EVR_RSTSTAT_RSTC_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RSTC */
#define IFX_PMS_EVR_RSTSTAT_RSTC_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RST33 */
#define IFX_PMS_EVR_RSTSTAT_RST33_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RST33 */
#define IFX_PMS_EVR_RSTSTAT_RST33_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RST33 */
#define IFX_PMS_EVR_RSTSTAT_RST33_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RST33 */
#define IFX_PMS_EVR_RSTSTAT_RST33_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWD */
#define IFX_PMS_EVR_RSTSTAT_RSTSWD_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWD */
#define IFX_PMS_EVR_RSTSTAT_RSTSWD_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWD */
#define IFX_PMS_EVR_RSTSTAT_RSTSWD_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWD */
#define IFX_PMS_EVR_RSTSTAT_RSTSWD_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RSTCOFF */
#define IFX_PMS_EVR_RSTSTAT_RSTCOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTCOFF */
#define IFX_PMS_EVR_RSTSTAT_RSTCOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTCOFF */
#define IFX_PMS_EVR_RSTSTAT_RSTCOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RSTCOFF */
#define IFX_PMS_EVR_RSTSTAT_RSTCOFF_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RSTCHYSEN */
#define IFX_PMS_EVR_RSTSTAT_RSTCHYSEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTCHYSEN */
#define IFX_PMS_EVR_RSTSTAT_RSTCHYSEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTCHYSEN */
#define IFX_PMS_EVR_RSTSTAT_RSTCHYSEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RSTCHYSEN */
#define IFX_PMS_EVR_RSTSTAT_RSTCHYSEN_OFF (25u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RST33OFF */
#define IFX_PMS_EVR_RSTSTAT_RST33OFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RST33OFF */
#define IFX_PMS_EVR_RSTSTAT_RST33OFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RST33OFF */
#define IFX_PMS_EVR_RSTSTAT_RST33OFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RST33OFF */
#define IFX_PMS_EVR_RSTSTAT_RST33OFF_OFF (26u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RST33HYSEN */
#define IFX_PMS_EVR_RSTSTAT_RST33HYSEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RST33HYSEN */
#define IFX_PMS_EVR_RSTSTAT_RST33HYSEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RST33HYSEN */
#define IFX_PMS_EVR_RSTSTAT_RST33HYSEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RST33HYSEN */
#define IFX_PMS_EVR_RSTSTAT_RST33HYSEN_OFF (27u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWDOFF */
#define IFX_PMS_EVR_RSTSTAT_RSTSWDOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWDOFF */
#define IFX_PMS_EVR_RSTSTAT_RSTSWDOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWDOFF */
#define IFX_PMS_EVR_RSTSTAT_RSTSWDOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWDOFF */
#define IFX_PMS_EVR_RSTSTAT_RSTSWDOFF_OFF (28u)

/** \brief Length for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWDHYSEN */
#define IFX_PMS_EVR_RSTSTAT_RSTSWDHYSEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWDHYSEN */
#define IFX_PMS_EVR_RSTSTAT_RSTSWDHYSEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWDHYSEN */
#define IFX_PMS_EVR_RSTSTAT_RSTSWDHYSEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_RSTSTAT_Bits.RSTSWDHYSEN */
#define IFX_PMS_EVR_RSTSTAT_RSTSWDHYSEN_OFF (29u)

/** \brief Length for Ifx_PMS_EVR_TRIM_Bits.EVR33VOUTSEL */
#define IFX_PMS_EVR_TRIM_EVR33VOUTSEL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.EVR33VOUTSEL */
#define IFX_PMS_EVR_TRIM_EVR33VOUTSEL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.EVR33VOUTSEL */
#define IFX_PMS_EVR_TRIM_EVR33VOUTSEL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_TRIM_Bits.EVR33VOUTSEL */
#define IFX_PMS_EVR_TRIM_EVR33VOUTSEL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_TRIM_Bits.SDVOUTSEL */
#define IFX_PMS_EVR_TRIM_SDVOUTSEL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.SDVOUTSEL */
#define IFX_PMS_EVR_TRIM_SDVOUTSEL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.SDVOUTSEL */
#define IFX_PMS_EVR_TRIM_SDVOUTSEL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_TRIM_Bits.SDVOUTSEL */
#define IFX_PMS_EVR_TRIM_SDVOUTSEL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_TRIM_Bits.EVR33VOUTTRIM */
#define IFX_PMS_EVR_TRIM_EVR33VOUTTRIM_LEN (6u)

/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.EVR33VOUTTRIM */
#define IFX_PMS_EVR_TRIM_EVR33VOUTTRIM_MSK (0x3fu)
/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.EVR33VOUTTRIM */
#define IFX_PMS_EVR_TRIM_EVR33VOUTTRIM_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVR_TRIM_Bits.EVR33VOUTTRIM */
#define IFX_PMS_EVR_TRIM_EVR33VOUTTRIM_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_TRIM_Bits.SDVOUTTRIM */
#define IFX_PMS_EVR_TRIM_SDVOUTTRIM_LEN (5u)

/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.SDVOUTTRIM */
#define IFX_PMS_EVR_TRIM_SDVOUTTRIM_MSK (0x1fu)
/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.SDVOUTTRIM */
#define IFX_PMS_EVR_TRIM_SDVOUTTRIM_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_EVR_TRIM_Bits.SDVOUTTRIM */
#define IFX_PMS_EVR_TRIM_SDVOUTTRIM_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_TRIM_Bits.SLCK */
#define IFX_PMS_EVR_TRIM_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.SLCK */
#define IFX_PMS_EVR_TRIM_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_TRIM_Bits.SLCK */
#define IFX_PMS_EVR_TRIM_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_TRIM_Bits.SLCK */
#define IFX_PMS_EVR_TRIM_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_TRIMSTAT_Bits.EVR33VOUTSEL */
#define IFX_PMS_EVR_TRIMSTAT_EVR33VOUTSEL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_TRIMSTAT_Bits.EVR33VOUTSEL */
#define IFX_PMS_EVR_TRIMSTAT_EVR33VOUTSEL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_TRIMSTAT_Bits.EVR33VOUTSEL */
#define IFX_PMS_EVR_TRIMSTAT_EVR33VOUTSEL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_TRIMSTAT_Bits.EVR33VOUTSEL */
#define IFX_PMS_EVR_TRIMSTAT_EVR33VOUTSEL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_TRIMSTAT_Bits.SDVOUTSEL */
#define IFX_PMS_EVR_TRIMSTAT_SDVOUTSEL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_TRIMSTAT_Bits.SDVOUTSEL */
#define IFX_PMS_EVR_TRIMSTAT_SDVOUTSEL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_TRIMSTAT_Bits.SDVOUTSEL */
#define IFX_PMS_EVR_TRIMSTAT_SDVOUTSEL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_TRIMSTAT_Bits.SDVOUTSEL */
#define IFX_PMS_EVR_TRIMSTAT_SDVOUTSEL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_TRIMSTAT_Bits.EVR33VOUTTRIM */
#define IFX_PMS_EVR_TRIMSTAT_EVR33VOUTTRIM_LEN (6u)

/** \brief Mask for Ifx_PMS_EVR_TRIMSTAT_Bits.EVR33VOUTTRIM */
#define IFX_PMS_EVR_TRIMSTAT_EVR33VOUTTRIM_MSK (0x3fu)
/** \brief Mask for Ifx_PMS_EVR_TRIMSTAT_Bits.EVR33VOUTTRIM */
#define IFX_PMS_EVR_TRIMSTAT_EVR33VOUTTRIM_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVR_TRIMSTAT_Bits.EVR33VOUTTRIM */
#define IFX_PMS_EVR_TRIMSTAT_EVR33VOUTTRIM_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_TRIMSTAT_Bits.SDVOUTTRIM */
#define IFX_PMS_EVR_TRIMSTAT_SDVOUTTRIM_LEN (5u)

/** \brief Mask for Ifx_PMS_EVR_TRIMSTAT_Bits.SDVOUTTRIM */
#define IFX_PMS_EVR_TRIMSTAT_SDVOUTTRIM_MSK (0x1fu)
/** \brief Mask for Ifx_PMS_EVR_TRIMSTAT_Bits.SDVOUTTRIM */
#define IFX_PMS_EVR_TRIMSTAT_SDVOUTTRIM_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_EVR_TRIMSTAT_Bits.SDVOUTTRIM */
#define IFX_PMS_EVR_TRIMSTAT_SDVOUTTRIM_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_MONSTAT1_Bits.ADCCV */
#define IFX_PMS_EVR_MONSTAT1_ADCCV_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_MONSTAT1_Bits.ADCCV */
#define IFX_PMS_EVR_MONSTAT1_ADCCV_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_MONSTAT1_Bits.ADCCV */
#define IFX_PMS_EVR_MONSTAT1_ADCCV_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_MONSTAT1_Bits.ADCCV */
#define IFX_PMS_EVR_MONSTAT1_ADCCV_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_MONSTAT1_Bits.ADC33V */
#define IFX_PMS_EVR_MONSTAT1_ADC33V_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_MONSTAT1_Bits.ADC33V */
#define IFX_PMS_EVR_MONSTAT1_ADC33V_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_MONSTAT1_Bits.ADC33V */
#define IFX_PMS_EVR_MONSTAT1_ADC33V_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_MONSTAT1_Bits.ADC33V */
#define IFX_PMS_EVR_MONSTAT1_ADC33V_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_MONSTAT1_Bits.ADCSWDV */
#define IFX_PMS_EVR_MONSTAT1_ADCSWDV_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_MONSTAT1_Bits.ADCSWDV */
#define IFX_PMS_EVR_MONSTAT1_ADCSWDV_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_MONSTAT1_Bits.ADCSWDV */
#define IFX_PMS_EVR_MONSTAT1_ADCSWDV_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_MONSTAT1_Bits.ADCSWDV */
#define IFX_PMS_EVR_MONSTAT1_ADCSWDV_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_MONSTAT1_Bits.ACTVCNT */
#define IFX_PMS_EVR_MONSTAT1_ACTVCNT_LEN (6u)

/** \brief Mask for Ifx_PMS_EVR_MONSTAT1_Bits.ACTVCNT */
#define IFX_PMS_EVR_MONSTAT1_ACTVCNT_MSK (0x3fu)
/** \brief Mask for Ifx_PMS_EVR_MONSTAT1_Bits.ACTVCNT */
#define IFX_PMS_EVR_MONSTAT1_ACTVCNT_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVR_MONSTAT1_Bits.ACTVCNT */
#define IFX_PMS_EVR_MONSTAT1_ACTVCNT_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_MONSTAT2_Bits.ADCPRE */
#define IFX_PMS_EVR_MONSTAT2_ADCPRE_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_MONSTAT2_Bits.ADCPRE */
#define IFX_PMS_EVR_MONSTAT2_ADCPRE_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_MONSTAT2_Bits.ADCPRE */
#define IFX_PMS_EVR_MONSTAT2_ADCPRE_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_MONSTAT2_Bits.ADCPRE */
#define IFX_PMS_EVR_MONSTAT2_ADCPRE_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_MONSTAT2_Bits.ADCSB */
#define IFX_PMS_EVR_MONSTAT2_ADCSB_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_MONSTAT2_Bits.ADCSB */
#define IFX_PMS_EVR_MONSTAT2_ADCSB_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_MONSTAT2_Bits.ADCSB */
#define IFX_PMS_EVR_MONSTAT2_ADCSB_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_MONSTAT2_Bits.ADCSB */
#define IFX_PMS_EVR_MONSTAT2_ADCSB_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_MONSTAT2_Bits.ADCVDDM */
#define IFX_PMS_EVR_MONSTAT2_ADCVDDM_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_MONSTAT2_Bits.ADCVDDM */
#define IFX_PMS_EVR_MONSTAT2_ADCVDDM_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_MONSTAT2_Bits.ADCVDDM */
#define IFX_PMS_EVR_MONSTAT2_ADCVDDM_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_MONSTAT2_Bits.ADCVDDM */
#define IFX_PMS_EVR_MONSTAT2_ADCVDDM_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.EVRCOVMOD */
#define IFX_PMS_EVR_MONCTRL_EVRCOVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.EVRCOVMOD */
#define IFX_PMS_EVR_MONCTRL_EVRCOVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.EVRCOVMOD */
#define IFX_PMS_EVR_MONCTRL_EVRCOVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.EVRCOVMOD */
#define IFX_PMS_EVR_MONCTRL_EVRCOVMOD_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.PREOVMOD */
#define IFX_PMS_EVR_MONCTRL_PREOVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.PREOVMOD */
#define IFX_PMS_EVR_MONCTRL_PREOVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.PREOVMOD */
#define IFX_PMS_EVR_MONCTRL_PREOVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.PREOVMOD */
#define IFX_PMS_EVR_MONCTRL_PREOVMOD_OFF (2u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.EVRCUVMOD */
#define IFX_PMS_EVR_MONCTRL_EVRCUVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.EVRCUVMOD */
#define IFX_PMS_EVR_MONCTRL_EVRCUVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.EVRCUVMOD */
#define IFX_PMS_EVR_MONCTRL_EVRCUVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.EVRCUVMOD */
#define IFX_PMS_EVR_MONCTRL_EVRCUVMOD_OFF (4u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.PREUVMOD */
#define IFX_PMS_EVR_MONCTRL_PREUVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.PREUVMOD */
#define IFX_PMS_EVR_MONCTRL_PREUVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.PREUVMOD */
#define IFX_PMS_EVR_MONCTRL_PREUVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.PREUVMOD */
#define IFX_PMS_EVR_MONCTRL_PREUVMOD_OFF (6u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.EVR33OVMOD */
#define IFX_PMS_EVR_MONCTRL_EVR33OVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.EVR33OVMOD */
#define IFX_PMS_EVR_MONCTRL_EVR33OVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.EVR33OVMOD */
#define IFX_PMS_EVR_MONCTRL_EVR33OVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.EVR33OVMOD */
#define IFX_PMS_EVR_MONCTRL_EVR33OVMOD_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.VDDMOVMOD */
#define IFX_PMS_EVR_MONCTRL_VDDMOVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.VDDMOVMOD */
#define IFX_PMS_EVR_MONCTRL_VDDMOVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.VDDMOVMOD */
#define IFX_PMS_EVR_MONCTRL_VDDMOVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.VDDMOVMOD */
#define IFX_PMS_EVR_MONCTRL_VDDMOVMOD_OFF (10u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.EVR33UVMOD */
#define IFX_PMS_EVR_MONCTRL_EVR33UVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.EVR33UVMOD */
#define IFX_PMS_EVR_MONCTRL_EVR33UVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.EVR33UVMOD */
#define IFX_PMS_EVR_MONCTRL_EVR33UVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.EVR33UVMOD */
#define IFX_PMS_EVR_MONCTRL_EVR33UVMOD_OFF (12u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.VDDMUVMOD */
#define IFX_PMS_EVR_MONCTRL_VDDMUVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.VDDMUVMOD */
#define IFX_PMS_EVR_MONCTRL_VDDMUVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.VDDMUVMOD */
#define IFX_PMS_EVR_MONCTRL_VDDMUVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.VDDMUVMOD */
#define IFX_PMS_EVR_MONCTRL_VDDMUVMOD_OFF (14u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.SWDOVMOD */
#define IFX_PMS_EVR_MONCTRL_SWDOVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SWDOVMOD */
#define IFX_PMS_EVR_MONCTRL_SWDOVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SWDOVMOD */
#define IFX_PMS_EVR_MONCTRL_SWDOVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.SWDOVMOD */
#define IFX_PMS_EVR_MONCTRL_SWDOVMOD_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.SBOVMOD */
#define IFX_PMS_EVR_MONCTRL_SBOVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SBOVMOD */
#define IFX_PMS_EVR_MONCTRL_SBOVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SBOVMOD */
#define IFX_PMS_EVR_MONCTRL_SBOVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.SBOVMOD */
#define IFX_PMS_EVR_MONCTRL_SBOVMOD_OFF (18u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.SWDUVMOD */
#define IFX_PMS_EVR_MONCTRL_SWDUVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SWDUVMOD */
#define IFX_PMS_EVR_MONCTRL_SWDUVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SWDUVMOD */
#define IFX_PMS_EVR_MONCTRL_SWDUVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.SWDUVMOD */
#define IFX_PMS_EVR_MONCTRL_SWDUVMOD_OFF (20u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.SBUVMOD */
#define IFX_PMS_EVR_MONCTRL_SBUVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SBUVMOD */
#define IFX_PMS_EVR_MONCTRL_SBUVMOD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SBUVMOD */
#define IFX_PMS_EVR_MONCTRL_SBUVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.SBUVMOD */
#define IFX_PMS_EVR_MONCTRL_SBUVMOD_OFF (22u)

/** \brief Length for Ifx_PMS_EVR_MONCTRL_Bits.SLCK */
#define IFX_PMS_EVR_MONCTRL_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SLCK */
#define IFX_PMS_EVR_MONCTRL_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_MONCTRL_Bits.SLCK */
#define IFX_PMS_EVR_MONCTRL_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_MONCTRL_Bits.SLCK */
#define IFX_PMS_EVR_MONCTRL_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_MONFILT_Bits.EVRCFIL */
#define IFX_PMS_EVR_MONFILT_EVRCFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.EVRCFIL */
#define IFX_PMS_EVR_MONFILT_EVRCFIL_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.EVRCFIL */
#define IFX_PMS_EVR_MONFILT_EVRCFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVR_MONFILT_Bits.EVRCFIL */
#define IFX_PMS_EVR_MONFILT_EVRCFIL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_MONFILT_Bits.PREFIL */
#define IFX_PMS_EVR_MONFILT_PREFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.PREFIL */
#define IFX_PMS_EVR_MONFILT_PREFIL_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.PREFIL */
#define IFX_PMS_EVR_MONFILT_PREFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVR_MONFILT_Bits.PREFIL */
#define IFX_PMS_EVR_MONFILT_PREFIL_OFF (4u)

/** \brief Length for Ifx_PMS_EVR_MONFILT_Bits.EVR33FIL */
#define IFX_PMS_EVR_MONFILT_EVR33FIL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.EVR33FIL */
#define IFX_PMS_EVR_MONFILT_EVR33FIL_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.EVR33FIL */
#define IFX_PMS_EVR_MONFILT_EVR33FIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVR_MONFILT_Bits.EVR33FIL */
#define IFX_PMS_EVR_MONFILT_EVR33FIL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_MONFILT_Bits.VDDMFIL */
#define IFX_PMS_EVR_MONFILT_VDDMFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.VDDMFIL */
#define IFX_PMS_EVR_MONFILT_VDDMFIL_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.VDDMFIL */
#define IFX_PMS_EVR_MONFILT_VDDMFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVR_MONFILT_Bits.VDDMFIL */
#define IFX_PMS_EVR_MONFILT_VDDMFIL_OFF (12u)

/** \brief Length for Ifx_PMS_EVR_MONFILT_Bits.SWDFIL */
#define IFX_PMS_EVR_MONFILT_SWDFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.SWDFIL */
#define IFX_PMS_EVR_MONFILT_SWDFIL_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.SWDFIL */
#define IFX_PMS_EVR_MONFILT_SWDFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVR_MONFILT_Bits.SWDFIL */
#define IFX_PMS_EVR_MONFILT_SWDFIL_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_MONFILT_Bits.SBFIL */
#define IFX_PMS_EVR_MONFILT_SBFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.SBFIL */
#define IFX_PMS_EVR_MONFILT_SBFIL_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.SBFIL */
#define IFX_PMS_EVR_MONFILT_SBFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVR_MONFILT_Bits.SBFIL */
#define IFX_PMS_EVR_MONFILT_SBFIL_OFF (20u)

/** \brief Length for Ifx_PMS_EVR_MONFILT_Bits.CLRFIL */
#define IFX_PMS_EVR_MONFILT_CLRFIL_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.CLRFIL */
#define IFX_PMS_EVR_MONFILT_CLRFIL_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.CLRFIL */
#define IFX_PMS_EVR_MONFILT_CLRFIL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_MONFILT_Bits.CLRFIL */
#define IFX_PMS_EVR_MONFILT_CLRFIL_OFF (29u)

/** \brief Length for Ifx_PMS_EVR_MONFILT_Bits.SLCK */
#define IFX_PMS_EVR_MONFILT_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.SLCK */
#define IFX_PMS_EVR_MONFILT_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_MONFILT_Bits.SLCK */
#define IFX_PMS_EVR_MONFILT_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_MONFILT_Bits.SLCK */
#define IFX_PMS_EVR_MONFILT_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.OVSWD */
#define IFX_PMS_EVR_PMSIEN_OVSWD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVSWD */
#define IFX_PMS_EVR_PMSIEN_OVSWD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVSWD */
#define IFX_PMS_EVR_PMSIEN_OVSWD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.OVSWD */
#define IFX_PMS_EVR_PMSIEN_OVSWD_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.UVSWD */
#define IFX_PMS_EVR_PMSIEN_UVSWD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVSWD */
#define IFX_PMS_EVR_PMSIEN_UVSWD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVSWD */
#define IFX_PMS_EVR_PMSIEN_UVSWD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.UVSWD */
#define IFX_PMS_EVR_PMSIEN_UVSWD_OFF (1u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.OV33 */
#define IFX_PMS_EVR_PMSIEN_OV33_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OV33 */
#define IFX_PMS_EVR_PMSIEN_OV33_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OV33 */
#define IFX_PMS_EVR_PMSIEN_OV33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.OV33 */
#define IFX_PMS_EVR_PMSIEN_OV33_OFF (2u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.UV33 */
#define IFX_PMS_EVR_PMSIEN_UV33_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UV33 */
#define IFX_PMS_EVR_PMSIEN_UV33_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UV33 */
#define IFX_PMS_EVR_PMSIEN_UV33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.UV33 */
#define IFX_PMS_EVR_PMSIEN_UV33_OFF (3u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.OVC */
#define IFX_PMS_EVR_PMSIEN_OVC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVC */
#define IFX_PMS_EVR_PMSIEN_OVC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVC */
#define IFX_PMS_EVR_PMSIEN_OVC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.OVC */
#define IFX_PMS_EVR_PMSIEN_OVC_OFF (4u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.UVC */
#define IFX_PMS_EVR_PMSIEN_UVC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVC */
#define IFX_PMS_EVR_PMSIEN_UVC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVC */
#define IFX_PMS_EVR_PMSIEN_UVC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.UVC */
#define IFX_PMS_EVR_PMSIEN_UVC_OFF (5u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.OVPRE */
#define IFX_PMS_EVR_PMSIEN_OVPRE_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVPRE */
#define IFX_PMS_EVR_PMSIEN_OVPRE_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVPRE */
#define IFX_PMS_EVR_PMSIEN_OVPRE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.OVPRE */
#define IFX_PMS_EVR_PMSIEN_OVPRE_OFF (6u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.UVPRE */
#define IFX_PMS_EVR_PMSIEN_UVPRE_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVPRE */
#define IFX_PMS_EVR_PMSIEN_UVPRE_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVPRE */
#define IFX_PMS_EVR_PMSIEN_UVPRE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.UVPRE */
#define IFX_PMS_EVR_PMSIEN_UVPRE_OFF (7u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.OVDDM */
#define IFX_PMS_EVR_PMSIEN_OVDDM_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVDDM */
#define IFX_PMS_EVR_PMSIEN_OVDDM_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVDDM */
#define IFX_PMS_EVR_PMSIEN_OVDDM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.OVDDM */
#define IFX_PMS_EVR_PMSIEN_OVDDM_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.UVDDM */
#define IFX_PMS_EVR_PMSIEN_UVDDM_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVDDM */
#define IFX_PMS_EVR_PMSIEN_UVDDM_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVDDM */
#define IFX_PMS_EVR_PMSIEN_UVDDM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.UVDDM */
#define IFX_PMS_EVR_PMSIEN_UVDDM_OFF (9u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.OVSB */
#define IFX_PMS_EVR_PMSIEN_OVSB_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVSB */
#define IFX_PMS_EVR_PMSIEN_OVSB_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.OVSB */
#define IFX_PMS_EVR_PMSIEN_OVSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.OVSB */
#define IFX_PMS_EVR_PMSIEN_OVSB_OFF (10u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.UVSB */
#define IFX_PMS_EVR_PMSIEN_UVSB_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVSB */
#define IFX_PMS_EVR_PMSIEN_UVSB_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.UVSB */
#define IFX_PMS_EVR_PMSIEN_UVSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.UVSB */
#define IFX_PMS_EVR_PMSIEN_UVSB_OFF (11u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.EVRCMOD */
#define IFX_PMS_EVR_PMSIEN_EVRCMOD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.EVRCMOD */
#define IFX_PMS_EVR_PMSIEN_EVRCMOD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.EVRCMOD */
#define IFX_PMS_EVR_PMSIEN_EVRCMOD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.EVRCMOD */
#define IFX_PMS_EVR_PMSIEN_EVRCMOD_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.SDVOK */
#define IFX_PMS_EVR_PMSIEN_SDVOK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SDVOK */
#define IFX_PMS_EVR_PMSIEN_SDVOK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SDVOK */
#define IFX_PMS_EVR_PMSIEN_SDVOK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.SDVOK */
#define IFX_PMS_EVR_PMSIEN_SDVOK_OFF (17u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.SYNCLCK */
#define IFX_PMS_EVR_PMSIEN_SYNCLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SYNCLCK */
#define IFX_PMS_EVR_PMSIEN_SYNCLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SYNCLCK */
#define IFX_PMS_EVR_PMSIEN_SYNCLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.SYNCLCK */
#define IFX_PMS_EVR_PMSIEN_SYNCLCK_OFF (18u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.SWDLVL */
#define IFX_PMS_EVR_PMSIEN_SWDLVL_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SWDLVL */
#define IFX_PMS_EVR_PMSIEN_SWDLVL_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SWDLVL */
#define IFX_PMS_EVR_PMSIEN_SWDLVL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.SWDLVL */
#define IFX_PMS_EVR_PMSIEN_SWDLVL_OFF (19u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.WUTWKP */
#define IFX_PMS_EVR_PMSIEN_WUTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.WUTWKP */
#define IFX_PMS_EVR_PMSIEN_WUTWKP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.WUTWKP */
#define IFX_PMS_EVR_PMSIEN_WUTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.WUTWKP */
#define IFX_PMS_EVR_PMSIEN_WUTWKP_OFF (21u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.ESR0WKP */
#define IFX_PMS_EVR_PMSIEN_ESR0WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.ESR0WKP */
#define IFX_PMS_EVR_PMSIEN_ESR0WKP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.ESR0WKP */
#define IFX_PMS_EVR_PMSIEN_ESR0WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.ESR0WKP */
#define IFX_PMS_EVR_PMSIEN_ESR0WKP_OFF (22u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.ESR1WKP */
#define IFX_PMS_EVR_PMSIEN_ESR1WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.ESR1WKP */
#define IFX_PMS_EVR_PMSIEN_ESR1WKP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.ESR1WKP */
#define IFX_PMS_EVR_PMSIEN_ESR1WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.ESR1WKP */
#define IFX_PMS_EVR_PMSIEN_ESR1WKP_OFF (23u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.PINAWKP */
#define IFX_PMS_EVR_PMSIEN_PINAWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.PINAWKP */
#define IFX_PMS_EVR_PMSIEN_PINAWKP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.PINAWKP */
#define IFX_PMS_EVR_PMSIEN_PINAWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.PINAWKP */
#define IFX_PMS_EVR_PMSIEN_PINAWKP_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.PINBWKP */
#define IFX_PMS_EVR_PMSIEN_PINBWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.PINBWKP */
#define IFX_PMS_EVR_PMSIEN_PINBWKP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.PINBWKP */
#define IFX_PMS_EVR_PMSIEN_PINBWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.PINBWKP */
#define IFX_PMS_EVR_PMSIEN_PINBWKP_OFF (25u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.SCRINT */
#define IFX_PMS_EVR_PMSIEN_SCRINT_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SCRINT */
#define IFX_PMS_EVR_PMSIEN_SCRINT_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SCRINT */
#define IFX_PMS_EVR_PMSIEN_SCRINT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.SCRINT */
#define IFX_PMS_EVR_PMSIEN_SCRINT_OFF (26u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.SCRRST */
#define IFX_PMS_EVR_PMSIEN_SCRRST_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SCRRST */
#define IFX_PMS_EVR_PMSIEN_SCRRST_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SCRRST */
#define IFX_PMS_EVR_PMSIEN_SCRRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.SCRRST */
#define IFX_PMS_EVR_PMSIEN_SCRRST_OFF (27u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.SCRECC */
#define IFX_PMS_EVR_PMSIEN_SCRECC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SCRECC */
#define IFX_PMS_EVR_PMSIEN_SCRECC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SCRECC */
#define IFX_PMS_EVR_PMSIEN_SCRECC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.SCRECC */
#define IFX_PMS_EVR_PMSIEN_SCRECC_OFF (28u)

/** \brief Length for Ifx_PMS_EVR_PMSIEN_Bits.SCRWDT */
#define IFX_PMS_EVR_PMSIEN_SCRWDT_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SCRWDT */
#define IFX_PMS_EVR_PMSIEN_SCRWDT_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_PMSIEN_Bits.SCRWDT */
#define IFX_PMS_EVR_PMSIEN_SCRWDT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_PMSIEN_Bits.SCRWDT */
#define IFX_PMS_EVR_PMSIEN_SCRWDT_OFF (29u)

/** \brief Length for Ifx_PMS_EVR_UVMON_Bits.EVRCUVVAL */
#define IFX_PMS_EVR_UVMON_EVRCUVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_UVMON_Bits.EVRCUVVAL */
#define IFX_PMS_EVR_UVMON_EVRCUVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_UVMON_Bits.EVRCUVVAL */
#define IFX_PMS_EVR_UVMON_EVRCUVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_UVMON_Bits.EVRCUVVAL */
#define IFX_PMS_EVR_UVMON_EVRCUVVAL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_UVMON_Bits.EVR33UVVAL */
#define IFX_PMS_EVR_UVMON_EVR33UVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_UVMON_Bits.EVR33UVVAL */
#define IFX_PMS_EVR_UVMON_EVR33UVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_UVMON_Bits.EVR33UVVAL */
#define IFX_PMS_EVR_UVMON_EVR33UVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_UVMON_Bits.EVR33UVVAL */
#define IFX_PMS_EVR_UVMON_EVR33UVVAL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_UVMON_Bits.SWDUVVAL */
#define IFX_PMS_EVR_UVMON_SWDUVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_UVMON_Bits.SWDUVVAL */
#define IFX_PMS_EVR_UVMON_SWDUVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_UVMON_Bits.SWDUVVAL */
#define IFX_PMS_EVR_UVMON_SWDUVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_UVMON_Bits.SWDUVVAL */
#define IFX_PMS_EVR_UVMON_SWDUVVAL_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_UVMON_Bits.SLCK */
#define IFX_PMS_EVR_UVMON_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_UVMON_Bits.SLCK */
#define IFX_PMS_EVR_UVMON_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_UVMON_Bits.SLCK */
#define IFX_PMS_EVR_UVMON_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_UVMON_Bits.SLCK */
#define IFX_PMS_EVR_UVMON_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_OVMON_Bits.EVRCOVVAL */
#define IFX_PMS_EVR_OVMON_EVRCOVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_OVMON_Bits.EVRCOVVAL */
#define IFX_PMS_EVR_OVMON_EVRCOVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_OVMON_Bits.EVRCOVVAL */
#define IFX_PMS_EVR_OVMON_EVRCOVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_OVMON_Bits.EVRCOVVAL */
#define IFX_PMS_EVR_OVMON_EVRCOVVAL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_OVMON_Bits.EVR33OVVAL */
#define IFX_PMS_EVR_OVMON_EVR33OVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_OVMON_Bits.EVR33OVVAL */
#define IFX_PMS_EVR_OVMON_EVR33OVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_OVMON_Bits.EVR33OVVAL */
#define IFX_PMS_EVR_OVMON_EVR33OVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_OVMON_Bits.EVR33OVVAL */
#define IFX_PMS_EVR_OVMON_EVR33OVVAL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_OVMON_Bits.SWDOVVAL */
#define IFX_PMS_EVR_OVMON_SWDOVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_OVMON_Bits.SWDOVVAL */
#define IFX_PMS_EVR_OVMON_SWDOVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_OVMON_Bits.SWDOVVAL */
#define IFX_PMS_EVR_OVMON_SWDOVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_OVMON_Bits.SWDOVVAL */
#define IFX_PMS_EVR_OVMON_SWDOVVAL_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_OVMON_Bits.SLCK */
#define IFX_PMS_EVR_OVMON_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_OVMON_Bits.SLCK */
#define IFX_PMS_EVR_OVMON_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_OVMON_Bits.SLCK */
#define IFX_PMS_EVR_OVMON_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_OVMON_Bits.SLCK */
#define IFX_PMS_EVR_OVMON_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_UVMON2_Bits.PREUVVAL */
#define IFX_PMS_EVR_UVMON2_PREUVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.PREUVVAL */
#define IFX_PMS_EVR_UVMON2_PREUVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.PREUVVAL */
#define IFX_PMS_EVR_UVMON2_PREUVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_UVMON2_Bits.PREUVVAL */
#define IFX_PMS_EVR_UVMON2_PREUVVAL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_UVMON2_Bits.VDDMUVVAL */
#define IFX_PMS_EVR_UVMON2_VDDMUVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.VDDMUVVAL */
#define IFX_PMS_EVR_UVMON2_VDDMUVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.VDDMUVVAL */
#define IFX_PMS_EVR_UVMON2_VDDMUVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_UVMON2_Bits.VDDMUVVAL */
#define IFX_PMS_EVR_UVMON2_VDDMUVVAL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_UVMON2_Bits.SBUVVAL */
#define IFX_PMS_EVR_UVMON2_SBUVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.SBUVVAL */
#define IFX_PMS_EVR_UVMON2_SBUVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.SBUVVAL */
#define IFX_PMS_EVR_UVMON2_SBUVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_UVMON2_Bits.SBUVVAL */
#define IFX_PMS_EVR_UVMON2_SBUVVAL_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_UVMON2_Bits.VDDMLVLSEL */
#define IFX_PMS_EVR_UVMON2_VDDMLVLSEL_LEN (6u)

/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.VDDMLVLSEL */
#define IFX_PMS_EVR_UVMON2_VDDMLVLSEL_MSK (0x3fu)
/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.VDDMLVLSEL */
#define IFX_PMS_EVR_UVMON2_VDDMLVLSEL_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVR_UVMON2_Bits.VDDMLVLSEL */
#define IFX_PMS_EVR_UVMON2_VDDMLVLSEL_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_UVMON2_Bits.SLCK */
#define IFX_PMS_EVR_UVMON2_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.SLCK */
#define IFX_PMS_EVR_UVMON2_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_UVMON2_Bits.SLCK */
#define IFX_PMS_EVR_UVMON2_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_UVMON2_Bits.SLCK */
#define IFX_PMS_EVR_UVMON2_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_OVMON2_Bits.PREOVVAL */
#define IFX_PMS_EVR_OVMON2_PREOVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_OVMON2_Bits.PREOVVAL */
#define IFX_PMS_EVR_OVMON2_PREOVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_OVMON2_Bits.PREOVVAL */
#define IFX_PMS_EVR_OVMON2_PREOVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_OVMON2_Bits.PREOVVAL */
#define IFX_PMS_EVR_OVMON2_PREOVVAL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_OVMON2_Bits.VDDMOVVAL */
#define IFX_PMS_EVR_OVMON2_VDDMOVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_OVMON2_Bits.VDDMOVVAL */
#define IFX_PMS_EVR_OVMON2_VDDMOVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_OVMON2_Bits.VDDMOVVAL */
#define IFX_PMS_EVR_OVMON2_VDDMOVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_OVMON2_Bits.VDDMOVVAL */
#define IFX_PMS_EVR_OVMON2_VDDMOVVAL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_OVMON2_Bits.SBOVVAL */
#define IFX_PMS_EVR_OVMON2_SBOVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_OVMON2_Bits.SBOVVAL */
#define IFX_PMS_EVR_OVMON2_SBOVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_OVMON2_Bits.SBOVVAL */
#define IFX_PMS_EVR_OVMON2_SBOVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_OVMON2_Bits.SBOVVAL */
#define IFX_PMS_EVR_OVMON2_SBOVVAL_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_OVMON2_Bits.SLCK */
#define IFX_PMS_EVR_OVMON2_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_OVMON2_Bits.SLCK */
#define IFX_PMS_EVR_OVMON2_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_OVMON2_Bits.SLCK */
#define IFX_PMS_EVR_OVMON2_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_OVMON2_Bits.SLCK */
#define IFX_PMS_EVR_OVMON2_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_HSMUVMON_Bits.EVRCUVVAL */
#define IFX_PMS_EVR_HSMUVMON_EVRCUVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.EVRCUVVAL */
#define IFX_PMS_EVR_HSMUVMON_EVRCUVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.EVRCUVVAL */
#define IFX_PMS_EVR_HSMUVMON_EVRCUVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_HSMUVMON_Bits.EVRCUVVAL */
#define IFX_PMS_EVR_HSMUVMON_EVRCUVVAL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_HSMUVMON_Bits.EVR33UVVAL */
#define IFX_PMS_EVR_HSMUVMON_EVR33UVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.EVR33UVVAL */
#define IFX_PMS_EVR_HSMUVMON_EVR33UVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.EVR33UVVAL */
#define IFX_PMS_EVR_HSMUVMON_EVR33UVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_HSMUVMON_Bits.EVR33UVVAL */
#define IFX_PMS_EVR_HSMUVMON_EVR33UVVAL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_HSMUVMON_Bits.SWDUVVAL */
#define IFX_PMS_EVR_HSMUVMON_SWDUVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.SWDUVVAL */
#define IFX_PMS_EVR_HSMUVMON_SWDUVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.SWDUVVAL */
#define IFX_PMS_EVR_HSMUVMON_SWDUVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_HSMUVMON_Bits.SWDUVVAL */
#define IFX_PMS_EVR_HSMUVMON_SWDUVVAL_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_HSMUVMON_Bits.EVRCOFF */
#define IFX_PMS_EVR_HSMUVMON_EVRCOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.EVRCOFF */
#define IFX_PMS_EVR_HSMUVMON_EVRCOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.EVRCOFF */
#define IFX_PMS_EVR_HSMUVMON_EVRCOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_HSMUVMON_Bits.EVRCOFF */
#define IFX_PMS_EVR_HSMUVMON_EVRCOFF_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_HSMUVMON_Bits.EVR33OFF */
#define IFX_PMS_EVR_HSMUVMON_EVR33OFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.EVR33OFF */
#define IFX_PMS_EVR_HSMUVMON_EVR33OFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.EVR33OFF */
#define IFX_PMS_EVR_HSMUVMON_EVR33OFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_HSMUVMON_Bits.EVR33OFF */
#define IFX_PMS_EVR_HSMUVMON_EVR33OFF_OFF (25u)

/** \brief Length for Ifx_PMS_EVR_HSMUVMON_Bits.SWDOFF */
#define IFX_PMS_EVR_HSMUVMON_SWDOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.SWDOFF */
#define IFX_PMS_EVR_HSMUVMON_SWDOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.SWDOFF */
#define IFX_PMS_EVR_HSMUVMON_SWDOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_HSMUVMON_Bits.SWDOFF */
#define IFX_PMS_EVR_HSMUVMON_SWDOFF_OFF (26u)

/** \brief Length for Ifx_PMS_EVR_HSMUVMON_Bits.HSMFIL */
#define IFX_PMS_EVR_HSMUVMON_HSMFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.HSMFIL */
#define IFX_PMS_EVR_HSMUVMON_HSMFIL_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.HSMFIL */
#define IFX_PMS_EVR_HSMUVMON_HSMFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVR_HSMUVMON_Bits.HSMFIL */
#define IFX_PMS_EVR_HSMUVMON_HSMFIL_OFF (27u)

/** \brief Length for Ifx_PMS_EVR_HSMUVMON_Bits.SLCK */
#define IFX_PMS_EVR_HSMUVMON_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.SLCK */
#define IFX_PMS_EVR_HSMUVMON_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_HSMUVMON_Bits.SLCK */
#define IFX_PMS_EVR_HSMUVMON_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_HSMUVMON_Bits.SLCK */
#define IFX_PMS_EVR_HSMUVMON_SLCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVR_HSMOVMON_Bits.EVRCOVVAL */
#define IFX_PMS_EVR_HSMOVMON_EVRCOVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.EVRCOVVAL */
#define IFX_PMS_EVR_HSMOVMON_EVRCOVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.EVRCOVVAL */
#define IFX_PMS_EVR_HSMOVMON_EVRCOVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_HSMOVMON_Bits.EVRCOVVAL */
#define IFX_PMS_EVR_HSMOVMON_EVRCOVVAL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_HSMOVMON_Bits.EVR33OVVAL */
#define IFX_PMS_EVR_HSMOVMON_EVR33OVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.EVR33OVVAL */
#define IFX_PMS_EVR_HSMOVMON_EVR33OVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.EVR33OVVAL */
#define IFX_PMS_EVR_HSMOVMON_EVR33OVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_HSMOVMON_Bits.EVR33OVVAL */
#define IFX_PMS_EVR_HSMOVMON_EVR33OVVAL_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_HSMOVMON_Bits.SWDOVVAL */
#define IFX_PMS_EVR_HSMOVMON_SWDOVVAL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.SWDOVVAL */
#define IFX_PMS_EVR_HSMOVMON_SWDOVVAL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.SWDOVVAL */
#define IFX_PMS_EVR_HSMOVMON_SWDOVVAL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_HSMOVMON_Bits.SWDOVVAL */
#define IFX_PMS_EVR_HSMOVMON_SWDOVVAL_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_HSMOVMON_Bits.EVRCOFF */
#define IFX_PMS_EVR_HSMOVMON_EVRCOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.EVRCOFF */
#define IFX_PMS_EVR_HSMOVMON_EVRCOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.EVRCOFF */
#define IFX_PMS_EVR_HSMOVMON_EVRCOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_HSMOVMON_Bits.EVRCOFF */
#define IFX_PMS_EVR_HSMOVMON_EVRCOFF_OFF (24u)

/** \brief Length for Ifx_PMS_EVR_HSMOVMON_Bits.EVR33OFF */
#define IFX_PMS_EVR_HSMOVMON_EVR33OFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.EVR33OFF */
#define IFX_PMS_EVR_HSMOVMON_EVR33OFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.EVR33OFF */
#define IFX_PMS_EVR_HSMOVMON_EVR33OFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_HSMOVMON_Bits.EVR33OFF */
#define IFX_PMS_EVR_HSMOVMON_EVR33OFF_OFF (25u)

/** \brief Length for Ifx_PMS_EVR_HSMOVMON_Bits.SWDOFF */
#define IFX_PMS_EVR_HSMOVMON_SWDOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.SWDOFF */
#define IFX_PMS_EVR_HSMOVMON_SWDOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.SWDOFF */
#define IFX_PMS_EVR_HSMOVMON_SWDOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_HSMOVMON_Bits.SWDOFF */
#define IFX_PMS_EVR_HSMOVMON_SWDOFF_OFF (26u)

/** \brief Length for Ifx_PMS_EVR_HSMOVMON_Bits.SLCK */
#define IFX_PMS_EVR_HSMOVMON_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.SLCK */
#define IFX_PMS_EVR_HSMOVMON_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVR_HSMOVMON_Bits.SLCK */
#define IFX_PMS_EVR_HSMOVMON_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_HSMOVMON_Bits.SLCK */
#define IFX_PMS_EVR_HSMOVMON_SLCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVR_ANACTRL_Bits.CONTROL */
#define IFX_PMS_EVR_ANACTRL_CONTROL_LEN (32u)

/** \brief Mask for Ifx_PMS_EVR_ANACTRL_Bits.CONTROL */
#define IFX_PMS_EVR_ANACTRL_CONTROL_MSK (0xffffffffu)

/** \brief Offset for Ifx_PMS_EVR_ANACTRL_Bits.CONTROL */
#define IFX_PMS_EVR_ANACTRL_CONTROL_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_BGOCTRL_Bits.VBGTRIM */
#define IFX_PMS_EVR_BGOCTRL_VBGTRIM_LEN (7u)

/** \brief Mask for Ifx_PMS_EVR_BGOCTRL_Bits.VBGTRIM */
#define IFX_PMS_EVR_BGOCTRL_VBGTRIM_MSK (0x7fu)

/** \brief Offset for Ifx_PMS_EVR_BGOCTRL_Bits.VBGTRIM */
#define IFX_PMS_EVR_BGOCTRL_VBGTRIM_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_BGOCTRL_Bits.OSCCTRIM */
#define IFX_PMS_EVR_BGOCTRL_OSCCTRIM_LEN (8u)

/** \brief Mask for Ifx_PMS_EVR_BGOCTRL_Bits.OSCCTRIM */
#define IFX_PMS_EVR_BGOCTRL_OSCCTRIM_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVR_BGOCTRL_Bits.OSCCTRIM */
#define IFX_PMS_EVR_BGOCTRL_OSCCTRIM_OFF (8u)

/** \brief Length for Ifx_PMS_EVR_BGOCTRL_Bits.IREFTRIM */
#define IFX_PMS_EVR_BGOCTRL_IREFTRIM_LEN (5u)

/** \brief Mask for Ifx_PMS_EVR_BGOCTRL_Bits.IREFTRIM */
#define IFX_PMS_EVR_BGOCTRL_IREFTRIM_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_EVR_BGOCTRL_Bits.IREFTRIM */
#define IFX_PMS_EVR_BGOCTRL_IREFTRIM_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_BGOCTRL_Bits.VBGPTRIM */
#define IFX_PMS_EVR_BGOCTRL_VBGPTRIM_LEN (5u)

/** \brief Mask for Ifx_PMS_EVR_BGOCTRL_Bits.VBGPTRIM */
#define IFX_PMS_EVR_BGOCTRL_VBGPTRIM_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_EVR_BGOCTRL_Bits.VBGPTRIM */
#define IFX_PMS_EVR_BGOCTRL_VBGPTRIM_OFF (21u)

/** \brief Length for Ifx_PMS_EVR_BGOCTRL_Bits.OSCTEMPTRIM */
#define IFX_PMS_EVR_BGOCTRL_OSCTEMPTRIM_LEN (3u)

/** \brief Mask for Ifx_PMS_EVR_BGOCTRL_Bits.OSCTEMPTRIM */
#define IFX_PMS_EVR_BGOCTRL_OSCTEMPTRIM_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVR_BGOCTRL_Bits.OSCTEMPTRIM */
#define IFX_PMS_EVR_BGOCTRL_OSCTEMPTRIM_OFF (26u)

/** \brief Length for Ifx_PMS_EVR_BGOCTRL_Bits.OSCTEMPSIGN */
#define IFX_PMS_EVR_BGOCTRL_OSCTEMPSIGN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_BGOCTRL_Bits.OSCTEMPSIGN */
#define IFX_PMS_EVR_BGOCTRL_OSCTEMPSIGN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_BGOCTRL_Bits.OSCTEMPSIGN */
#define IFX_PMS_EVR_BGOCTRL_OSCTEMPSIGN_OFF (29u)

/** \brief Length for Ifx_PMS_EVR_BGOCTRL_Bits.SLCK */
#define IFX_PMS_EVR_BGOCTRL_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_BGOCTRL_Bits.SLCK */
#define IFX_PMS_EVR_BGOCTRL_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_BGOCTRL_Bits.SLCK */
#define IFX_PMS_EVR_BGOCTRL_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVR_BGOCTRL_Bits.ENVICHOP */
#define IFX_PMS_EVR_BGOCTRL_ENVICHOP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_BGOCTRL_Bits.ENVICHOP */
#define IFX_PMS_EVR_BGOCTRL_ENVICHOP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_BGOCTRL_Bits.ENVICHOP */
#define IFX_PMS_EVR_BGOCTRL_ENVICHOP_OFF (31u)

/** \brief Length for Ifx_PMS_EVR_OSCCTRL_Bits.OSCFTRIM */
#define IFX_PMS_EVR_OSCCTRL_OSCFTRIM_LEN (6u)

/** \brief Mask for Ifx_PMS_EVR_OSCCTRL_Bits.OSCFTRIM */
#define IFX_PMS_EVR_OSCCTRL_OSCFTRIM_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVR_OSCCTRL_Bits.OSCFTRIM */
#define IFX_PMS_EVR_OSCCTRL_OSCFTRIM_OFF (0u)

/** \brief Length for Ifx_PMS_EVR_OSCCTRL_Bits.OSCFPTRIM */
#define IFX_PMS_EVR_OSCCTRL_OSCFPTRIM_LEN (6u)

/** \brief Mask for Ifx_PMS_EVR_OSCCTRL_Bits.OSCFPTRIM */
#define IFX_PMS_EVR_OSCCTRL_OSCFPTRIM_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVR_OSCCTRL_Bits.OSCFPTRIM */
#define IFX_PMS_EVR_OSCCTRL_OSCFPTRIM_OFF (16u)

/** \brief Length for Ifx_PMS_EVR_OSCCTRL_Bits.OSCTRIMEN */
#define IFX_PMS_EVR_OSCCTRL_OSCTRIMEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVR_OSCCTRL_Bits.OSCTRIMEN */
#define IFX_PMS_EVR_OSCCTRL_OSCTRIMEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVR_OSCCTRL_Bits.OSCTRIMEN */
#define IFX_PMS_EVR_OSCCTRL_OSCTRIMEN_OFF (31u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR0 */
#define IFX_PMS_EVROSCCTRL2_OSCTR0_LEN (3u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR0 */
#define IFX_PMS_EVROSCCTRL2_OSCTR0_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR0 */
#define IFX_PMS_EVROSCCTRL2_OSCTR0_OFF (0u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR1 */
#define IFX_PMS_EVROSCCTRL2_OSCTR1_LEN (3u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR1 */
#define IFX_PMS_EVROSCCTRL2_OSCTR1_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR1 */
#define IFX_PMS_EVROSCCTRL2_OSCTR1_OFF (3u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR2 */
#define IFX_PMS_EVROSCCTRL2_OSCTR2_LEN (3u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR2 */
#define IFX_PMS_EVROSCCTRL2_OSCTR2_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR2 */
#define IFX_PMS_EVROSCCTRL2_OSCTR2_OFF (6u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR3 */
#define IFX_PMS_EVROSCCTRL2_OSCTR3_LEN (3u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR3 */
#define IFX_PMS_EVROSCCTRL2_OSCTR3_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR3 */
#define IFX_PMS_EVROSCCTRL2_OSCTR3_OFF (9u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR4 */
#define IFX_PMS_EVROSCCTRL2_OSCTR4_LEN (3u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR4 */
#define IFX_PMS_EVROSCCTRL2_OSCTR4_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR4 */
#define IFX_PMS_EVROSCCTRL2_OSCTR4_OFF (12u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR5 */
#define IFX_PMS_EVROSCCTRL2_OSCTR5_LEN (3u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR5 */
#define IFX_PMS_EVROSCCTRL2_OSCTR5_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR5 */
#define IFX_PMS_EVROSCCTRL2_OSCTR5_OFF (15u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR6 */
#define IFX_PMS_EVROSCCTRL2_OSCTR6_LEN (3u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR6 */
#define IFX_PMS_EVROSCCTRL2_OSCTR6_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR6 */
#define IFX_PMS_EVROSCCTRL2_OSCTR6_OFF (18u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR7 */
#define IFX_PMS_EVROSCCTRL2_OSCTR7_LEN (3u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR7 */
#define IFX_PMS_EVROSCCTRL2_OSCTR7_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.OSCTR7 */
#define IFX_PMS_EVROSCCTRL2_OSCTR7_OFF (21u)

/** \brief Length for Ifx_PMS_EVROSCCTRL2_Bits.SLCK */
#define IFX_PMS_EVROSCCTRL2_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVROSCCTRL2_Bits.SLCK */
#define IFX_PMS_EVROSCCTRL2_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVROSCCTRL2_Bits.SLCK */
#define IFX_PMS_EVROSCCTRL2_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR0 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR0_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR0 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR0_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR0 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR0_OFF (0u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR1 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR1_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR1 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR1_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR1 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR1_OFF (3u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR2 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR2_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR2 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR2_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR2 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR2_OFF (6u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR3 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR3_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR3 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR3_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR3 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR3_OFF (9u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR4 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR4_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR4 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR4_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR4 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR4_OFF (12u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR5 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR5_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR5 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR5_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR5 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR5_OFF (15u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR6 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR6_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR6 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR6_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR6 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR6_OFF (18u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR7 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR7_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR7 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR7_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTR7 */
#define IFX_PMS_EVRBGOCTRL2_IREFTR7_OFF (21u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.SLCK */
#define IFX_PMS_EVRBGOCTRL2_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.SLCK */
#define IFX_PMS_EVRBGOCTRL2_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.SLCK */
#define IFX_PMS_EVRBGOCTRL2_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTRIMEN */
#define IFX_PMS_EVRBGOCTRL2_IREFTRIMEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTRIMEN */
#define IFX_PMS_EVRBGOCTRL2_IREFTRIMEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRBGOCTRL2_Bits.IREFTRIMEN */
#define IFX_PMS_EVRBGOCTRL2_IREFTRIMEN_OFF (31u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.ESR0DFEN */
#define IFX_PMS_PMSW_CR0_ESR0DFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.ESR0DFEN */
#define IFX_PMS_PMSW_CR0_ESR0DFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.ESR0DFEN */
#define IFX_PMS_PMSW_CR0_ESR0DFEN_OFF (4u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.ESR0EDCON */
#define IFX_PMS_PMSW_CR0_ESR0EDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.ESR0EDCON */
#define IFX_PMS_PMSW_CR0_ESR0EDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.ESR0EDCON */
#define IFX_PMS_PMSW_CR0_ESR0EDCON_OFF (5u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.ESR1DFEN */
#define IFX_PMS_PMSW_CR0_ESR1DFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.ESR1DFEN */
#define IFX_PMS_PMSW_CR0_ESR1DFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.ESR1DFEN */
#define IFX_PMS_PMSW_CR0_ESR1DFEN_OFF (7u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.ESR1EDCON */
#define IFX_PMS_PMSW_CR0_ESR1EDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.ESR1EDCON */
#define IFX_PMS_PMSW_CR0_ESR1EDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.ESR1EDCON */
#define IFX_PMS_PMSW_CR0_ESR1EDCON_OFF (8u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.PINADFEN */
#define IFX_PMS_PMSW_CR0_PINADFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.PINADFEN */
#define IFX_PMS_PMSW_CR0_PINADFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.PINADFEN */
#define IFX_PMS_PMSW_CR0_PINADFEN_OFF (10u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.PINAEDCON */
#define IFX_PMS_PMSW_CR0_PINAEDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.PINAEDCON */
#define IFX_PMS_PMSW_CR0_PINAEDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.PINAEDCON */
#define IFX_PMS_PMSW_CR0_PINAEDCON_OFF (11u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.PINBDFEN */
#define IFX_PMS_PMSW_CR0_PINBDFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.PINBDFEN */
#define IFX_PMS_PMSW_CR0_PINBDFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.PINBDFEN */
#define IFX_PMS_PMSW_CR0_PINBDFEN_OFF (13u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.PINBEDCON */
#define IFX_PMS_PMSW_CR0_PINBEDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.PINBEDCON */
#define IFX_PMS_PMSW_CR0_PINBEDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.PINBEDCON */
#define IFX_PMS_PMSW_CR0_PINBEDCON_OFF (14u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.STBYRAMSEL */
#define IFX_PMS_PMSW_CR0_STBYRAMSEL_LEN (3u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.STBYRAMSEL */
#define IFX_PMS_PMSW_CR0_STBYRAMSEL_MSK (0x7u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.STBYRAMSEL */
#define IFX_PMS_PMSW_CR0_STBYRAMSEL_OFF (16u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.BLNKFIL */
#define IFX_PMS_PMSW_CR0_BLNKFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.BLNKFIL */
#define IFX_PMS_PMSW_CR0_BLNKFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.BLNKFIL */
#define IFX_PMS_PMSW_CR0_BLNKFIL_OFF (20u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.ESR0WKEN */
#define IFX_PMS_PMSW_CR0_ESR0WKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.ESR0WKEN */
#define IFX_PMS_PMSW_CR0_ESR0WKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.ESR0WKEN */
#define IFX_PMS_PMSW_CR0_ESR0WKEN_OFF (24u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.ESR1WKEN */
#define IFX_PMS_PMSW_CR0_ESR1WKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.ESR1WKEN */
#define IFX_PMS_PMSW_CR0_ESR1WKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.ESR1WKEN */
#define IFX_PMS_PMSW_CR0_ESR1WKEN_OFF (25u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.PINAWKEN */
#define IFX_PMS_PMSW_CR0_PINAWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.PINAWKEN */
#define IFX_PMS_PMSW_CR0_PINAWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.PINAWKEN */
#define IFX_PMS_PMSW_CR0_PINAWKEN_OFF (26u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.PINBWKEN */
#define IFX_PMS_PMSW_CR0_PINBWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.PINBWKEN */
#define IFX_PMS_PMSW_CR0_PINBWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.PINBWKEN */
#define IFX_PMS_PMSW_CR0_PINBWKEN_OFF (27u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.PWRWKEN */
#define IFX_PMS_PMSW_CR0_PWRWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.PWRWKEN */
#define IFX_PMS_PMSW_CR0_PWRWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.PWRWKEN */
#define IFX_PMS_PMSW_CR0_PWRWKEN_OFF (28u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.SCRWKEN */
#define IFX_PMS_PMSW_CR0_SCRWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.SCRWKEN */
#define IFX_PMS_PMSW_CR0_SCRWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.SCRWKEN */
#define IFX_PMS_PMSW_CR0_SCRWKEN_OFF (29u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.PORSTWKEN */
#define IFX_PMS_PMSW_CR0_PORSTWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.PORSTWKEN */
#define IFX_PMS_PMSW_CR0_PORSTWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.PORSTWKEN */
#define IFX_PMS_PMSW_CR0_PORSTWKEN_OFF (30u)

/** \brief Length for Ifx_PMS_PMSW_CR0_Bits.WUTWKEN */
#define IFX_PMS_PMSW_CR0_WUTWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR0_Bits.WUTWKEN */
#define IFX_PMS_PMSW_CR0_WUTWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR0_Bits.WUTWKEN */
#define IFX_PMS_PMSW_CR0_WUTWKEN_OFF (31u)

/** \brief Length for Ifx_PMS_PMSW_CR2_Bits.SCRINT */
#define IFX_PMS_PMSW_CR2_SCRINT_LEN (8u)

/** \brief Mask for Ifx_PMS_PMSW_CR2_Bits.SCRINT */
#define IFX_PMS_PMSW_CR2_SCRINT_MSK (0xffu)

/** \brief Offset for Ifx_PMS_PMSW_CR2_Bits.SCRINT */
#define IFX_PMS_PMSW_CR2_SCRINT_OFF (0u)

/** \brief Length for Ifx_PMS_PMSW_CR2_Bits.SCRECC */
#define IFX_PMS_PMSW_CR2_SCRECC_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR2_Bits.SCRECC */
#define IFX_PMS_PMSW_CR2_SCRECC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR2_Bits.SCRECC */
#define IFX_PMS_PMSW_CR2_SCRECC_OFF (9u)

/** \brief Length for Ifx_PMS_PMSW_CR2_Bits.SCRWDT */
#define IFX_PMS_PMSW_CR2_SCRWDT_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR2_Bits.SCRWDT */
#define IFX_PMS_PMSW_CR2_SCRWDT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR2_Bits.SCRWDT */
#define IFX_PMS_PMSW_CR2_SCRWDT_OFF (10u)

/** \brief Length for Ifx_PMS_PMSW_CR2_Bits.SCRRST */
#define IFX_PMS_PMSW_CR2_SCRRST_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR2_Bits.SCRRST */
#define IFX_PMS_PMSW_CR2_SCRRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR2_Bits.SCRRST */
#define IFX_PMS_PMSW_CR2_SCRRST_OFF (11u)

/** \brief Length for Ifx_PMS_PMSW_CR2_Bits.TCINT */
#define IFX_PMS_PMSW_CR2_TCINT_LEN (8u)

/** \brief Mask for Ifx_PMS_PMSW_CR2_Bits.TCINT */
#define IFX_PMS_PMSW_CR2_TCINT_MSK (0xffu)

/** \brief Offset for Ifx_PMS_PMSW_CR2_Bits.TCINT */
#define IFX_PMS_PMSW_CR2_TCINT_OFF (16u)

/** \brief Length for Ifx_PMS_PMSW_CR2_Bits.TCINTREQ */
#define IFX_PMS_PMSW_CR2_TCINTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR2_Bits.TCINTREQ */
#define IFX_PMS_PMSW_CR2_TCINTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR2_Bits.TCINTREQ */
#define IFX_PMS_PMSW_CR2_TCINTREQ_OFF (24u)

/** \brief Length for Ifx_PMS_PMSW_CR2_Bits.SMURST */
#define IFX_PMS_PMSW_CR2_SMURST_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR2_Bits.SMURST */
#define IFX_PMS_PMSW_CR2_SMURST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR2_Bits.SMURST */
#define IFX_PMS_PMSW_CR2_SMURST_OFF (25u)

/** \brief Length for Ifx_PMS_PMSW_CR2_Bits.RST */
#define IFX_PMS_PMSW_CR2_RST_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR2_Bits.RST */
#define IFX_PMS_PMSW_CR2_RST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR2_Bits.RST */
#define IFX_PMS_PMSW_CR2_RST_OFF (26u)

/** \brief Length for Ifx_PMS_PMSW_CR3_Bits.WUTREL */
#define IFX_PMS_PMSW_CR3_WUTREL_LEN (24u)

/** \brief Mask for Ifx_PMS_PMSW_CR3_Bits.WUTREL */
#define IFX_PMS_PMSW_CR3_WUTREL_MSK (0xffffffu)

/** \brief Offset for Ifx_PMS_PMSW_CR3_Bits.WUTREL */
#define IFX_PMS_PMSW_CR3_WUTREL_OFF (0u)

/** \brief Length for Ifx_PMS_PMSW_CR3_Bits.WUTEN */
#define IFX_PMS_PMSW_CR3_WUTEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR3_Bits.WUTEN */
#define IFX_PMS_PMSW_CR3_WUTEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR3_Bits.WUTEN */
#define IFX_PMS_PMSW_CR3_WUTEN_OFF (27u)

/** \brief Length for Ifx_PMS_PMSW_CR3_Bits.WUTDIV */
#define IFX_PMS_PMSW_CR3_WUTDIV_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR3_Bits.WUTDIV */
#define IFX_PMS_PMSW_CR3_WUTDIV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR3_Bits.WUTDIV */
#define IFX_PMS_PMSW_CR3_WUTDIV_OFF (29u)

/** \brief Length for Ifx_PMS_PMSW_CR3_Bits.WUTMODE */
#define IFX_PMS_PMSW_CR3_WUTMODE_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR3_Bits.WUTMODE */
#define IFX_PMS_PMSW_CR3_WUTMODE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR3_Bits.WUTMODE */
#define IFX_PMS_PMSW_CR3_WUTMODE_OFF (30u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.BPSCRSTREQ */
#define IFX_PMS_PMSW_CR4_BPSCRSTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.BPSCRSTREQ */
#define IFX_PMS_PMSW_CR4_BPSCRSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.BPSCRSTREQ */
#define IFX_PMS_PMSW_CR4_BPSCRSTREQ_OFF (0u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.SCRSTREQ */
#define IFX_PMS_PMSW_CR4_SCRSTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.SCRSTREQ */
#define IFX_PMS_PMSW_CR4_SCRSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.SCRSTREQ */
#define IFX_PMS_PMSW_CR4_SCRSTREQ_OFF (1u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.SCRFPISPI */
#define IFX_PMS_PMSW_CR4_SCRFPISPI_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.SCRFPISPI */
#define IFX_PMS_PMSW_CR4_SCRFPISPI_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.SCRFPISPI */
#define IFX_PMS_PMSW_CR4_SCRFPISPI_OFF (2u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.BPPORSTREQ */
#define IFX_PMS_PMSW_CR4_BPPORSTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.BPPORSTREQ */
#define IFX_PMS_PMSW_CR4_BPPORSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.BPPORSTREQ */
#define IFX_PMS_PMSW_CR4_BPPORSTREQ_OFF (4u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.PORSTREQ */
#define IFX_PMS_PMSW_CR4_PORSTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.PORSTREQ */
#define IFX_PMS_PMSW_CR4_PORSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.PORSTREQ */
#define IFX_PMS_PMSW_CR4_PORSTREQ_OFF (5u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.SCRCLKSEL */
#define IFX_PMS_PMSW_CR4_SCRCLKSEL_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.SCRCLKSEL */
#define IFX_PMS_PMSW_CR4_SCRCLKSEL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.SCRCLKSEL */
#define IFX_PMS_PMSW_CR4_SCRCLKSEL_OFF (6u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.SCRCFG */
#define IFX_PMS_PMSW_CR4_SCRCFG_LEN (8u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.SCRCFG */
#define IFX_PMS_PMSW_CR4_SCRCFG_MSK (0xffu)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.SCRCFG */
#define IFX_PMS_PMSW_CR4_SCRCFG_OFF (16u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.BPSCREN */
#define IFX_PMS_PMSW_CR4_BPSCREN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.BPSCREN */
#define IFX_PMS_PMSW_CR4_BPSCREN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.BPSCREN */
#define IFX_PMS_PMSW_CR4_BPSCREN_OFF (24u)

/** \brief Length for Ifx_PMS_PMSW_CR4_Bits.SCREN */
#define IFX_PMS_PMSW_CR4_SCREN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR4_Bits.SCREN */
#define IFX_PMS_PMSW_CR4_SCREN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR4_Bits.SCREN */
#define IFX_PMS_PMSW_CR4_SCREN_OFF (25u)

/** \brief Length for Ifx_PMS_PMSW_CR5_Bits.BPTRISTREQ */
#define IFX_PMS_PMSW_CR5_BPTRISTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR5_Bits.BPTRISTREQ */
#define IFX_PMS_PMSW_CR5_BPTRISTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR5_Bits.BPTRISTREQ */
#define IFX_PMS_PMSW_CR5_BPTRISTREQ_OFF (0u)

/** \brief Length for Ifx_PMS_PMSW_CR5_Bits.TRISTREQ */
#define IFX_PMS_PMSW_CR5_TRISTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR5_Bits.TRISTREQ */
#define IFX_PMS_PMSW_CR5_TRISTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR5_Bits.TRISTREQ */
#define IFX_PMS_PMSW_CR5_TRISTREQ_OFF (1u)

/** \brief Length for Ifx_PMS_PMSW_CR5_Bits.ESR0TRIST */
#define IFX_PMS_PMSW_CR5_ESR0TRIST_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR5_Bits.ESR0TRIST */
#define IFX_PMS_PMSW_CR5_ESR0TRIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR5_Bits.ESR0TRIST */
#define IFX_PMS_PMSW_CR5_ESR0TRIST_OFF (2u)

/** \brief Length for Ifx_PMS_PMSW_CR5_Bits.PORSTDF */
#define IFX_PMS_PMSW_CR5_PORSTDF_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR5_Bits.PORSTDF */
#define IFX_PMS_PMSW_CR5_PORSTDF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR5_Bits.PORSTDF */
#define IFX_PMS_PMSW_CR5_PORSTDF_OFF (4u)

/** \brief Length for Ifx_PMS_PMSW_CR5_Bits.DCDCSYNCO */
#define IFX_PMS_PMSW_CR5_DCDCSYNCO_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_CR5_Bits.DCDCSYNCO */
#define IFX_PMS_PMSW_CR5_DCDCSYNCO_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_CR5_Bits.DCDCSYNCO */
#define IFX_PMS_PMSW_CR5_DCDCSYNCO_OFF (6u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.HWCFGEVR */
#define IFX_PMS_PMSW_STAT_HWCFGEVR_LEN (2u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.HWCFGEVR */
#define IFX_PMS_PMSW_STAT_HWCFGEVR_MSK (0x3u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.HWCFGEVR */
#define IFX_PMS_PMSW_STAT_HWCFGEVR_OFF (1u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.HWCFG4 */
#define IFX_PMS_PMSW_STAT_HWCFG4_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.HWCFG4 */
#define IFX_PMS_PMSW_STAT_HWCFG4_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.HWCFG4 */
#define IFX_PMS_PMSW_STAT_HWCFG4_OFF (4u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.HWCFG5 */
#define IFX_PMS_PMSW_STAT_HWCFG5_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.HWCFG5 */
#define IFX_PMS_PMSW_STAT_HWCFG5_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.HWCFG5 */
#define IFX_PMS_PMSW_STAT_HWCFG5_OFF (5u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.TRIST */
#define IFX_PMS_PMSW_STAT_TRIST_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.TRIST */
#define IFX_PMS_PMSW_STAT_TRIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.TRIST */
#define IFX_PMS_PMSW_STAT_TRIST_OFF (6u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.TESTMODE */
#define IFX_PMS_PMSW_STAT_TESTMODE_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.TESTMODE */
#define IFX_PMS_PMSW_STAT_TESTMODE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.TESTMODE */
#define IFX_PMS_PMSW_STAT_TESTMODE_OFF (7u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.ESR0TRIST */
#define IFX_PMS_PMSW_STAT_ESR0TRIST_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.ESR0TRIST */
#define IFX_PMS_PMSW_STAT_ESR0TRIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.ESR0TRIST */
#define IFX_PMS_PMSW_STAT_ESR0TRIST_OFF (8u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.PORSTDF */
#define IFX_PMS_PMSW_STAT_PORSTDF_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.PORSTDF */
#define IFX_PMS_PMSW_STAT_PORSTDF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.PORSTDF */
#define IFX_PMS_PMSW_STAT_PORSTDF_OFF (11u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.SCR */
#define IFX_PMS_PMSW_STAT_SCR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.SCR */
#define IFX_PMS_PMSW_STAT_SCR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.SCR */
#define IFX_PMS_PMSW_STAT_SCR_OFF (16u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.SCRST */
#define IFX_PMS_PMSW_STAT_SCRST_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.SCRST */
#define IFX_PMS_PMSW_STAT_SCRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.SCRST */
#define IFX_PMS_PMSW_STAT_SCRST_OFF (17u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.SCRCLK */
#define IFX_PMS_PMSW_STAT_SCRCLK_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.SCRCLK */
#define IFX_PMS_PMSW_STAT_SCRCLK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.SCRCLK */
#define IFX_PMS_PMSW_STAT_SCRCLK_OFF (18u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.PORSTREQ */
#define IFX_PMS_PMSW_STAT_PORSTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.PORSTREQ */
#define IFX_PMS_PMSW_STAT_PORSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.PORSTREQ */
#define IFX_PMS_PMSW_STAT_PORSTREQ_OFF (19u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.WUTEN */
#define IFX_PMS_PMSW_STAT_WUTEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.WUTEN */
#define IFX_PMS_PMSW_STAT_WUTEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.WUTEN */
#define IFX_PMS_PMSW_STAT_WUTEN_OFF (24u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.WUTRUN */
#define IFX_PMS_PMSW_STAT_WUTRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.WUTRUN */
#define IFX_PMS_PMSW_STAT_WUTRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.WUTRUN */
#define IFX_PMS_PMSW_STAT_WUTRUN_OFF (25u)

/** \brief Length for Ifx_PMS_PMSW_STAT_Bits.WUTMODE */
#define IFX_PMS_PMSW_STAT_WUTMODE_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT_Bits.WUTMODE */
#define IFX_PMS_PMSW_STAT_WUTMODE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT_Bits.WUTMODE */
#define IFX_PMS_PMSW_STAT_WUTMODE_OFF (26u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.ESR0WKP */
#define IFX_PMS_PMSW_STAT2_ESR0WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.ESR0WKP */
#define IFX_PMS_PMSW_STAT2_ESR0WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.ESR0WKP */
#define IFX_PMS_PMSW_STAT2_ESR0WKP_OFF (0u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.ESR1WKP */
#define IFX_PMS_PMSW_STAT2_ESR1WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.ESR1WKP */
#define IFX_PMS_PMSW_STAT2_ESR1WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.ESR1WKP */
#define IFX_PMS_PMSW_STAT2_ESR1WKP_OFF (1u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PINAWKP */
#define IFX_PMS_PMSW_STAT2_PINAWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PINAWKP */
#define IFX_PMS_PMSW_STAT2_PINAWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PINAWKP */
#define IFX_PMS_PMSW_STAT2_PINAWKP_OFF (2u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PINBWKP */
#define IFX_PMS_PMSW_STAT2_PINBWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PINBWKP */
#define IFX_PMS_PMSW_STAT2_PINBWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PINBWKP */
#define IFX_PMS_PMSW_STAT2_PINBWKP_OFF (3u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PWRWKP */
#define IFX_PMS_PMSW_STAT2_PWRWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PWRWKP */
#define IFX_PMS_PMSW_STAT2_PWRWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PWRWKP */
#define IFX_PMS_PMSW_STAT2_PWRWKP_OFF (4u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.SCRWKP */
#define IFX_PMS_PMSW_STAT2_SCRWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.SCRWKP */
#define IFX_PMS_PMSW_STAT2_SCRWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.SCRWKP */
#define IFX_PMS_PMSW_STAT2_SCRWKP_OFF (5u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PORSTWKP */
#define IFX_PMS_PMSW_STAT2_PORSTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PORSTWKP */
#define IFX_PMS_PMSW_STAT2_PORSTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PORSTWKP */
#define IFX_PMS_PMSW_STAT2_PORSTWKP_OFF (6u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.WUTWKP */
#define IFX_PMS_PMSW_STAT2_WUTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.WUTWKP */
#define IFX_PMS_PMSW_STAT2_WUTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.WUTWKP */
#define IFX_PMS_PMSW_STAT2_WUTWKP_OFF (7u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.ESR0OVRUN */
#define IFX_PMS_PMSW_STAT2_ESR0OVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.ESR0OVRUN */
#define IFX_PMS_PMSW_STAT2_ESR0OVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.ESR0OVRUN */
#define IFX_PMS_PMSW_STAT2_ESR0OVRUN_OFF (8u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.ESR1OVRUN */
#define IFX_PMS_PMSW_STAT2_ESR1OVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.ESR1OVRUN */
#define IFX_PMS_PMSW_STAT2_ESR1OVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.ESR1OVRUN */
#define IFX_PMS_PMSW_STAT2_ESR1OVRUN_OFF (9u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PINAOVRUN */
#define IFX_PMS_PMSW_STAT2_PINAOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PINAOVRUN */
#define IFX_PMS_PMSW_STAT2_PINAOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PINAOVRUN */
#define IFX_PMS_PMSW_STAT2_PINAOVRUN_OFF (10u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PINBOVRUN */
#define IFX_PMS_PMSW_STAT2_PINBOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PINBOVRUN */
#define IFX_PMS_PMSW_STAT2_PINBOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PINBOVRUN */
#define IFX_PMS_PMSW_STAT2_PINBOVRUN_OFF (11u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.SCROVRUN */
#define IFX_PMS_PMSW_STAT2_SCROVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.SCROVRUN */
#define IFX_PMS_PMSW_STAT2_SCROVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.SCROVRUN */
#define IFX_PMS_PMSW_STAT2_SCROVRUN_OFF (13u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PORSTOVRUN */
#define IFX_PMS_PMSW_STAT2_PORSTOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PORSTOVRUN */
#define IFX_PMS_PMSW_STAT2_PORSTOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PORSTOVRUN */
#define IFX_PMS_PMSW_STAT2_PORSTOVRUN_OFF (14u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.WUTOVRUN */
#define IFX_PMS_PMSW_STAT2_WUTOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.WUTOVRUN */
#define IFX_PMS_PMSW_STAT2_WUTOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.WUTOVRUN */
#define IFX_PMS_PMSW_STAT2_WUTOVRUN_OFF (15u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.STBYRAM */
#define IFX_PMS_PMSW_STAT2_STBYRAM_LEN (3u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.STBYRAM */
#define IFX_PMS_PMSW_STAT2_STBYRAM_MSK (0x7u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.STBYRAM */
#define IFX_PMS_PMSW_STAT2_STBYRAM_OFF (16u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.BLNKFIL */
#define IFX_PMS_PMSW_STAT2_BLNKFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.BLNKFIL */
#define IFX_PMS_PMSW_STAT2_BLNKFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.BLNKFIL */
#define IFX_PMS_PMSW_STAT2_BLNKFIL_OFF (20u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.ESR0WKEN */
#define IFX_PMS_PMSW_STAT2_ESR0WKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.ESR0WKEN */
#define IFX_PMS_PMSW_STAT2_ESR0WKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.ESR0WKEN */
#define IFX_PMS_PMSW_STAT2_ESR0WKEN_OFF (24u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.ESR1WKEN */
#define IFX_PMS_PMSW_STAT2_ESR1WKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.ESR1WKEN */
#define IFX_PMS_PMSW_STAT2_ESR1WKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.ESR1WKEN */
#define IFX_PMS_PMSW_STAT2_ESR1WKEN_OFF (25u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PINAWKEN */
#define IFX_PMS_PMSW_STAT2_PINAWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PINAWKEN */
#define IFX_PMS_PMSW_STAT2_PINAWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PINAWKEN */
#define IFX_PMS_PMSW_STAT2_PINAWKEN_OFF (26u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PINBWKEN */
#define IFX_PMS_PMSW_STAT2_PINBWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PINBWKEN */
#define IFX_PMS_PMSW_STAT2_PINBWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PINBWKEN */
#define IFX_PMS_PMSW_STAT2_PINBWKEN_OFF (27u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PWRWKEN */
#define IFX_PMS_PMSW_STAT2_PWRWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PWRWKEN */
#define IFX_PMS_PMSW_STAT2_PWRWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PWRWKEN */
#define IFX_PMS_PMSW_STAT2_PWRWKEN_OFF (28u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.SCRWKEN */
#define IFX_PMS_PMSW_STAT2_SCRWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.SCRWKEN */
#define IFX_PMS_PMSW_STAT2_SCRWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.SCRWKEN */
#define IFX_PMS_PMSW_STAT2_SCRWKEN_OFF (29u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.PORSTWKEN */
#define IFX_PMS_PMSW_STAT2_PORSTWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.PORSTWKEN */
#define IFX_PMS_PMSW_STAT2_PORSTWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.PORSTWKEN */
#define IFX_PMS_PMSW_STAT2_PORSTWKEN_OFF (30u)

/** \brief Length for Ifx_PMS_PMSW_STAT2_Bits.WUTWKEN */
#define IFX_PMS_PMSW_STAT2_WUTWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STAT2_Bits.WUTWKEN */
#define IFX_PMS_PMSW_STAT2_WUTWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STAT2_Bits.WUTWKEN */
#define IFX_PMS_PMSW_STAT2_WUTWKEN_OFF (31u)

/** \brief Length for Ifx_PMS_PMSW_UTCNT_Bits.WUTCNT */
#define IFX_PMS_PMSW_UTCNT_WUTCNT_LEN (24u)

/** \brief Mask for Ifx_PMS_PMSW_UTCNT_Bits.WUTCNT */
#define IFX_PMS_PMSW_UTCNT_WUTCNT_MSK (0xffffffu)

/** \brief Offset for Ifx_PMS_PMSW_UTCNT_Bits.WUTCNT */
#define IFX_PMS_PMSW_UTCNT_WUTCNT_OFF (0u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.ESR0WKPCLR */
#define IFX_PMS_PMSW_STATCLR_ESR0WKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.ESR0WKPCLR */
#define IFX_PMS_PMSW_STATCLR_ESR0WKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.ESR0WKPCLR */
#define IFX_PMS_PMSW_STATCLR_ESR0WKPCLR_OFF (0u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.ESR1WKPCLR */
#define IFX_PMS_PMSW_STATCLR_ESR1WKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.ESR1WKPCLR */
#define IFX_PMS_PMSW_STATCLR_ESR1WKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.ESR1WKPCLR */
#define IFX_PMS_PMSW_STATCLR_ESR1WKPCLR_OFF (1u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.PINAWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PINAWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.PINAWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PINAWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.PINAWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PINAWKPCLR_OFF (2u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.PINBWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PINBWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.PINBWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PINBWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.PINBWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PINBWKPCLR_OFF (3u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.PWRWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PWRWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.PWRWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PWRWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.PWRWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PWRWKPCLR_OFF (4u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.SCRWKPCLR */
#define IFX_PMS_PMSW_STATCLR_SCRWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.SCRWKPCLR */
#define IFX_PMS_PMSW_STATCLR_SCRWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.SCRWKPCLR */
#define IFX_PMS_PMSW_STATCLR_SCRWKPCLR_OFF (5u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.PORSTWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PORSTWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.PORSTWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PORSTWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.PORSTWKPCLR */
#define IFX_PMS_PMSW_STATCLR_PORSTWKPCLR_OFF (6u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.WUTWKPCLR */
#define IFX_PMS_PMSW_STATCLR_WUTWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.WUTWKPCLR */
#define IFX_PMS_PMSW_STATCLR_WUTWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.WUTWKPCLR */
#define IFX_PMS_PMSW_STATCLR_WUTWKPCLR_OFF (7u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.ESR0OVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_ESR0OVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.ESR0OVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_ESR0OVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.ESR0OVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_ESR0OVRUNCLR_OFF (8u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.ESR1OVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_ESR1OVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.ESR1OVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_ESR1OVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.ESR1OVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_ESR1OVRUNCLR_OFF (9u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.PINAOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PINAOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.PINAOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PINAOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.PINAOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PINAOVRUNCLR_OFF (10u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.PINBOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PINBOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.PINBOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PINBOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.PINBOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PINBOVRUNCLR_OFF (11u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.SCROVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_SCROVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.SCROVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_SCROVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.SCROVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_SCROVRUNCLR_OFF (13u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.PORSTOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PORSTOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.PORSTOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PORSTOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.PORSTOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_PORSTOVRUNCLR_OFF (14u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.WUTOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_WUTOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.WUTOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_WUTOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.WUTOVRUNCLR */
#define IFX_PMS_PMSW_STATCLR_WUTOVRUNCLR_OFF (15u)

/** \brief Length for Ifx_PMS_PMSW_STATCLR_Bits.SCRSTCLR */
#define IFX_PMS_PMSW_STATCLR_SCRSTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_PMSW_STATCLR_Bits.SCRSTCLR */
#define IFX_PMS_PMSW_STATCLR_SCRSTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PMSW_STATCLR_Bits.SCRSTCLR */
#define IFX_PMS_PMSW_STATCLR_SCRSTCLR_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDSTAT0_Bits.ADCFBCV */
#define IFX_PMS_EVRSDSTAT0_ADCFBCV_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDSTAT0_Bits.ADCFBCV */
#define IFX_PMS_EVRSDSTAT0_ADCFBCV_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDSTAT0_Bits.ADCFBCV */
#define IFX_PMS_EVRSDSTAT0_ADCFBCV_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDSTAT0_Bits.ADCFBCV */
#define IFX_PMS_EVRSDSTAT0_ADCFBCV_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDSTAT0_Bits.DPWMOUT */
#define IFX_PMS_EVRSDSTAT0_DPWMOUT_LEN (12u)

/** \brief Mask for Ifx_PMS_EVRSDSTAT0_Bits.DPWMOUT */
#define IFX_PMS_EVRSDSTAT0_DPWMOUT_MSK (0xfffu)
/** \brief Mask for Ifx_PMS_EVRSDSTAT0_Bits.DPWMOUT */
#define IFX_PMS_EVRSDSTAT0_DPWMOUT_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_EVRSDSTAT0_Bits.DPWMOUT */
#define IFX_PMS_EVRSDSTAT0_DPWMOUT_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.SDFREQSPRD */
#define IFX_PMS_EVRSDCTRL_CTRL0_SDFREQSPRD_LEN (16u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.SDFREQSPRD */
#define IFX_PMS_EVRSDCTRL_CTRL0_SDFREQSPRD_MSK (0xffffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.SDFREQSPRD */
#define IFX_PMS_EVRSDCTRL_CTRL0_SDFREQSPRD_MSK (0xffffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.SDFREQSPRD */
#define IFX_PMS_EVRSDCTRL_CTRL0_SDFREQSPRD_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.SDFREQ */
#define IFX_PMS_EVRSDCTRL_CTRL0_SDFREQ_LEN (12u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.SDFREQ */
#define IFX_PMS_EVRSDCTRL_CTRL0_SDFREQ_MSK (0xfffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.SDFREQ */
#define IFX_PMS_EVRSDCTRL_CTRL0_SDFREQ_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.SDFREQ */
#define IFX_PMS_EVRSDCTRL_CTRL0_SDFREQ_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.NGOFF */
#define IFX_PMS_EVRSDCTRL_CTRL0_NGOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.NGOFF */
#define IFX_PMS_EVRSDCTRL_CTRL0_NGOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.NGOFF */
#define IFX_PMS_EVRSDCTRL_CTRL0_NGOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.NGOFF */
#define IFX_PMS_EVRSDCTRL_CTRL0_NGOFF_OFF (28u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.PGOFF */
#define IFX_PMS_EVRSDCTRL_CTRL0_PGOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.PGOFF */
#define IFX_PMS_EVRSDCTRL_CTRL0_PGOFF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.PGOFF */
#define IFX_PMS_EVRSDCTRL_CTRL0_PGOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.PGOFF */
#define IFX_PMS_EVRSDCTRL_CTRL0_PGOFF_OFF (29u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.UP */
#define IFX_PMS_EVRSDCTRL_CTRL0_UP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.UP */
#define IFX_PMS_EVRSDCTRL_CTRL0_UP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.UP */
#define IFX_PMS_EVRSDCTRL_CTRL0_UP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.UP */
#define IFX_PMS_EVRSDCTRL_CTRL0_UP_OFF (30u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL0_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL0_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL0_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL0_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL0_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0TOFF_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0TOFF_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0TOFF_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0TOFF_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0TON */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0TON_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0TON */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0TON_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0TON */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0TON_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0TON */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0TON_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0S0COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0S0COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0S0COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0S0COEFF_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0DEADBD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0DEADBD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0DEADBD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0DEADBD_OFF (20u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0ADCZB_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0ADCZB_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0ADCZB_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0ADCZB_OFF (22u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0SKIP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0SKIP_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0SKIP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.M0SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL1_M0SKIP_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.SYNCEN */
#define IFX_PMS_EVRSDCTRL_CTRL1_SYNCEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.SYNCEN */
#define IFX_PMS_EVRSDCTRL_CTRL1_SYNCEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.SYNCEN */
#define IFX_PMS_EVRSDCTRL_CTRL1_SYNCEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.SYNCEN */
#define IFX_PMS_EVRSDCTRL_CTRL1_SYNCEN_OFF (30u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL1_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL1_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL1_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL1_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL1_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPBNDOFFSET */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPBNDOFFSET_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPBNDOFFSET */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPBNDOFFSET_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPBNDOFFSET */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPBNDOFFSET_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPBNDOFFSET */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPBNDOFFSET_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPBNDWIDTH */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPBNDWIDTH_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPBNDWIDTH */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPBNDWIDTH_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPBNDWIDTH */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPBNDWIDTH_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPBNDWIDTH */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPBNDWIDTH_OFF (4u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPLPFCOEFF */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPLPFCOEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPLPFCOEFF */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPLPFCOEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPLPFCOEFF */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPLPFCOEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LPLPFCOEFF */
#define IFX_PMS_EVRSDCTRL_CTRL2_LPLPFCOEFF_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.SDFREQLP */
#define IFX_PMS_EVRSDCTRL_CTRL2_SDFREQLP_LEN (12u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.SDFREQLP */
#define IFX_PMS_EVRSDCTRL_CTRL2_SDFREQLP_MSK (0xfffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.SDFREQLP */
#define IFX_PMS_EVRSDCTRL_CTRL2_SDFREQLP_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.SDFREQLP */
#define IFX_PMS_EVRSDCTRL_CTRL2_SDFREQLP_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.EVRCMOD */
#define IFX_PMS_EVRSDCTRL_CTRL2_EVRCMOD_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.EVRCMOD */
#define IFX_PMS_EVRSDCTRL_CTRL2_EVRCMOD_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.EVRCMOD */
#define IFX_PMS_EVRSDCTRL_CTRL2_EVRCMOD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.EVRCMOD */
#define IFX_PMS_EVRSDCTRL_CTRL2_EVRCMOD_OFF (30u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL2_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL2_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL2_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL2_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL2_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1TOFF_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1TOFF_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1TOFF_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1TOFF_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1TON */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1TON_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1TON */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1TON_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1TON */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1TON_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1TON */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1TON_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1S0COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1S0COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1S0COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1S0COEFF_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1DEADBD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1DEADBD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1DEADBD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1DEADBD_OFF (20u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1ADCZB_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1ADCZB_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1ADCZB_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1ADCZB_OFF (22u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1SKIP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1SKIP_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1SKIP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.M1SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL3_M1SKIP_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL3_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL3_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL3_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL3_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL3_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.VOKCFG */
#define IFX_PMS_EVRSDCTRL_CTRL4_VOKCFG_LEN (6u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.VOKCFG */
#define IFX_PMS_EVRSDCTRL_CTRL4_VOKCFG_MSK (0x3fu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.VOKCFG */
#define IFX_PMS_EVRSDCTRL_CTRL4_VOKCFG_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.VOKCFG */
#define IFX_PMS_EVRSDCTRL_CTRL4_VOKCFG_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.SDFREQST */
#define IFX_PMS_EVRSDCTRL_CTRL4_SDFREQST_LEN (12u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.SDFREQST */
#define IFX_PMS_EVRSDCTRL_CTRL4_SDFREQST_MSK (0xfffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.SDFREQST */
#define IFX_PMS_EVRSDCTRL_CTRL4_SDFREQST_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.SDFREQST */
#define IFX_PMS_EVRSDCTRL_CTRL4_SDFREQST_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL4_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL4_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL4_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL4_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL4_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2TOFF_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2TOFF_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2TOFF_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2TOFF */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2TOFF_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2TON */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2TON_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2TON */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2TON_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2TON */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2TON_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2TON */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2TON_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2S0COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2S0COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2S0COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2S0COEFF */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2S0COEFF_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2DEADBD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2DEADBD_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2DEADBD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2DEADBD */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2DEADBD_OFF (20u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2ADCZB_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2ADCZB_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2ADCZB_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2ADCZB */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2ADCZB_OFF (22u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2SKIP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2SKIP_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2SKIP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.M2SKIP */
#define IFX_PMS_EVRSDCTRL_CTRL5_M2SKIP_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL5_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL5_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL5_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL5_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL5_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SVINTH */
#define IFX_PMS_EVRSDCTRL_CTRL6_SVINTH_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SVINTH */
#define IFX_PMS_EVRSDCTRL_CTRL6_SVINTH_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SVINTH */
#define IFX_PMS_EVRSDCTRL_CTRL6_SVINTH_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SVINTH */
#define IFX_PMS_EVRSDCTRL_CTRL6_SVINTH_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SVOTH */
#define IFX_PMS_EVRSDCTRL_CTRL6_SVOTH_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SVOTH */
#define IFX_PMS_EVRSDCTRL_CTRL6_SVOTH_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SVOTH */
#define IFX_PMS_EVRSDCTRL_CTRL6_SVOTH_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SVOTH */
#define IFX_PMS_EVRSDCTRL_CTRL6_SVOTH_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SINCLO */
#define IFX_PMS_EVRSDCTRL_CTRL6_SINCLO_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SINCLO */
#define IFX_PMS_EVRSDCTRL_CTRL6_SINCLO_MSK (0x7u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SINCLO */
#define IFX_PMS_EVRSDCTRL_CTRL6_SINCLO_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SINCLO */
#define IFX_PMS_EVRSDCTRL_CTRL6_SINCLO_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SINCHI */
#define IFX_PMS_EVRSDCTRL_CTRL6_SINCHI_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SINCHI */
#define IFX_PMS_EVRSDCTRL_CTRL6_SINCHI_MSK (0x7u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SINCHI */
#define IFX_PMS_EVRSDCTRL_CTRL6_SINCHI_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.SINCHI */
#define IFX_PMS_EVRSDCTRL_CTRL6_SINCHI_OFF (20u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL6_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL6_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL6_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL6_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL6_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVPV */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVPV_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVPV */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVPV_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVPV */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVPV_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVPV */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVPV_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVPCBF */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVPCBF_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVPCBF */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVPCBF_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVPCBF */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVPCBF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVPCBF */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVPCBF_OFF (2u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVP */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVP */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVP_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVP */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVP */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVP_OFF (4u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVSLOMODE */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVSLOMODE_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVSLOMODE */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVSLOMODE_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVSLOMODE */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVSLOMODE_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVSLOMODE */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVSLOMODE_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVSPR */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVSPR_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVSPR */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVSPR_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVSPR */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVSPR_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.DRVSPR */
#define IFX_PMS_EVRSDCTRL_CTRL7_DRVSPR_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.SYNCDIVFAC */
#define IFX_PMS_EVRSDCTRL_CTRL7_SYNCDIVFAC_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.SYNCDIVFAC */
#define IFX_PMS_EVRSDCTRL_CTRL7_SYNCDIVFAC_MSK (0x7u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.SYNCDIVFAC */
#define IFX_PMS_EVRSDCTRL_CTRL7_SYNCDIVFAC_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.SYNCDIVFAC */
#define IFX_PMS_EVRSDCTRL_CTRL7_SYNCDIVFAC_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL7_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL7_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL7_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL7_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL7_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCOFFS */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCOFFS_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCOFFS */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCOFFS_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCOFFS */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCOFFS_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCOFFS */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCOFFS_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCSMP */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCSMP_LEN (6u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCSMP */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCSMP_MSK (0x3fu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCSMP */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCSMP_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCSMP */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCSMP_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCBLNK */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCBLNK_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCBLNK */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCBLNK_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCBLNK */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCBLNK_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCBLNK */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCBLNK_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCLPF */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCLPF_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCLPF */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCLPF_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCLPF */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCLPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCLPF */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCLPF_OFF (20u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCERR */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCERR_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCERR */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCERR_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCERR */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCERR_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCERR */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCERR_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCLSB */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCLSB_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCLSB */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCLSB_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCLSB */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCLSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.FBADCLSB */
#define IFX_PMS_EVRSDCTRL_CTRL8_FBADCLSB_OFF (28u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL8_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL8_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL8_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL8_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL8_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.FFADCOFFS */
#define IFX_PMS_EVRSDCTRL_CTRL9_FFADCOFFS_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.FFADCOFFS */
#define IFX_PMS_EVRSDCTRL_CTRL9_FFADCOFFS_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.FFADCOFFS */
#define IFX_PMS_EVRSDCTRL_CTRL9_FFADCOFFS_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.FFADCOFFS */
#define IFX_PMS_EVRSDCTRL_CTRL9_FFADCOFFS_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.FFADCLPF */
#define IFX_PMS_EVRSDCTRL_CTRL9_FFADCLPF_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.FFADCLPF */
#define IFX_PMS_EVRSDCTRL_CTRL9_FFADCLPF_MSK (0x7u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.FFADCLPF */
#define IFX_PMS_EVRSDCTRL_CTRL9_FFADCLPF_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.FFADCLPF */
#define IFX_PMS_EVRSDCTRL_CTRL9_FFADCLPF_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL9_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL9_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL9_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL9_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL9_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHVH */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHVH_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHVH */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHVH_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHVH */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHVH_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHVH */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHVH_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHVL */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHVL_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHVL */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHVL_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHVL */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHVL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHVL */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHVL_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHCH */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHCH_LEN (6u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHCH */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHCH_MSK (0x3fu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHCH */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHCH_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHCH */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHCH_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHCL */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHCL_LEN (6u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHCL */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHCL_MSK (0x3fu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHCL */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHCL_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHCL */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHCL_OFF (22u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHHVEN */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHHVEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHHVEN */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHHVEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHHVEN */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHHVEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHHVEN */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHHVEN_OFF (28u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHLVEN */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHLVEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHLVEN */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHLVEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHLVEN */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHLVEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.SHLVEN */
#define IFX_PMS_EVRSDCTRL_CTRL10_SHLVEN_OFF (29u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL10_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL10_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL10_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL10_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL10_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.DROOPVH */
#define IFX_PMS_EVRSDCTRL_CTRL11_DROOPVH_LEN (5u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.DROOPVH */
#define IFX_PMS_EVRSDCTRL_CTRL11_DROOPVH_MSK (0x1fu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.DROOPVH */
#define IFX_PMS_EVRSDCTRL_CTRL11_DROOPVH_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.DROOPVH */
#define IFX_PMS_EVRSDCTRL_CTRL11_DROOPVH_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.DROOPVL */
#define IFX_PMS_EVRSDCTRL_CTRL11_DROOPVL_LEN (5u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.DROOPVL */
#define IFX_PMS_EVRSDCTRL_CTRL11_DROOPVL_MSK (0x1fu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.DROOPVL */
#define IFX_PMS_EVRSDCTRL_CTRL11_DROOPVL_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.DROOPVL */
#define IFX_PMS_EVRSDCTRL_CTRL11_DROOPVL_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCMAXDEV */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCMAXDEV_LEN (5u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCMAXDEV */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCMAXDEV_MSK (0x1fu)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCMAXDEV */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCMAXDEV_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCMAXDEV */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCMAXDEV_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCHYST */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCHYST_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCHYST */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCHYST_MSK (0x7u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCHYST */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCHYST_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCHYST */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCHYST_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCMUXSEL */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCMUXSEL_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCMUXSEL */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCMUXSEL_MSK (0x3u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCMUXSEL */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCMUXSEL_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.SYNCMUXSEL */
#define IFX_PMS_EVRSDCTRL_CTRL11_SYNCMUXSEL_OFF (28u)

/** \brief Length for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL11_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL11_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL11_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCTRL_CTRL11_Bits.LCK */
#define IFX_PMS_EVRSDCTRL_CTRL11_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S0EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S0EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S0EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S0EN_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2EN_OFF (1u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3EN_OFF (2u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3CLIP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3CLIP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3CLIP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3CLIP_OFF (3u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S4EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S4EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S4EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S4EN_OFF (4u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0RAMPEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0RAMPEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0RAMPEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0RAMPEN_OFF (5u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SFRGET_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SFRGET_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SFRGET_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SFRGET_OFF (6u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SKIPEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SKIPEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SKIPEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SKIPEN_OFF (7u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S3COEFF_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S4COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S4COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S4COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S4COEFF_OFF (12u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SRMPCOEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SRMPCOEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SRMPCOEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0SRMPCOEFF_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0FGETCOEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0FGETCOEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0FGETCOEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0FGETCOEFF_OFF (20u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2COEFF_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2VINSRC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2VINSRC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2VINSRC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2VINSRC_OFF (28u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2VOSRC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2VOSRC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2VOSRC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.M0S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF0_M0S2VOSRC_OFF (29u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF0_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF0_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF0_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF0_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF0_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOCFLPF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOCFLPF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOCFLPF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOCFLPF_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOCFINC_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOCFINC_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOCFINC_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOCFINC_OFF (4u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOUT_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOUT_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOUT_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VOUT_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VIN_LEN (11u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VIN_MSK (0x7ffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VIN_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.M0VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF1_M0VIN_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF1_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF1_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF1_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF1_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF1_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S0EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S0EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S0EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S0EN_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2EN_OFF (1u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3EN_OFF (2u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3CLIP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3CLIP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3CLIP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3CLIP_OFF (3u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S4EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S4EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S4EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S4EN_OFF (4u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1RAMPEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1RAMPEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1RAMPEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1RAMPEN_OFF (5u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SFRGET_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SFRGET_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SFRGET_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SFRGET_OFF (6u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SKIPEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SKIPEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SKIPEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SKIPEN_OFF (7u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S3COEFF_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S4COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S4COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S4COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S4COEFF_OFF (12u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SRMPCOEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SRMPCOEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SRMPCOEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1SRMPCOEFF_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1FGETCOEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1FGETCOEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1FGETCOEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1FGETCOEFF_OFF (20u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2COEFF_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2VINSRC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2VINSRC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2VINSRC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2VINSRC_OFF (28u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2VOSRC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2VOSRC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2VOSRC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.M1S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF2_M1S2VOSRC_OFF (29u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF2_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF2_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF2_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF2_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF2_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOCFLPF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOCFLPF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOCFLPF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOCFLPF_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOCFINC_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOCFINC_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOCFINC_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOCFINC_OFF (4u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOUT_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOUT_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOUT_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VOUT_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VIN_LEN (11u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VIN_MSK (0x7ffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VIN_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.M1VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF3_M1VIN_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF3_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF3_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF3_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF3_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF3_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S0EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S0EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S0EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S0EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S0EN_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2EN_OFF (1u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3EN_OFF (2u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3CLIP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3CLIP_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3CLIP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3CLIP */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3CLIP_OFF (3u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S4EN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S4EN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S4EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S4EN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S4EN_OFF (4u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2RAMPEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2RAMPEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2RAMPEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2RAMPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2RAMPEN_OFF (5u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SFRGET_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SFRGET_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SFRGET_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SFRGET */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SFRGET_OFF (6u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SKIPEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SKIPEN_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SKIPEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SKIPEN */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SKIPEN_OFF (7u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S3COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S3COEFF_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S4COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S4COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S4COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S4COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S4COEFF_OFF (12u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SRMPCOEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SRMPCOEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SRMPCOEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2SRMPCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2SRMPCOEFF_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2FGETCOEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2FGETCOEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2FGETCOEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2FGETCOEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2FGETCOEFF_OFF (20u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2COEFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2COEFF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2COEFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2COEFF */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2COEFF_OFF (24u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2VINSRC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2VINSRC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2VINSRC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2VINSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2VINSRC_OFF (28u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2VOSRC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2VOSRC_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2VOSRC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.M2S2VOSRC */
#define IFX_PMS_EVRSDCOEFF_COEFF4_M2S2VOSRC_OFF (29u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF4_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF4_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF4_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF4_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF4_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOCFLPF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOCFLPF_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOCFLPF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOCFLPF */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOCFLPF_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOCFINC_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOCFINC_MSK (0xfu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOCFINC_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOCFINC */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOCFINC_OFF (4u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOUT_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOUT_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOUT_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VOUT */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VOUT_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VIN_LEN (11u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VIN_MSK (0x7ffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VIN_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.M2VIN */
#define IFX_PMS_EVRSDCOEFF_COEFF5_M2VIN_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF5_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF5_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF5_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF5_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF5_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG0 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG0_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG0 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG0_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG0 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG0_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG0 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG0_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG1 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG1_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG1 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG1_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG1 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG1_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG1 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG1_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG2 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG2_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG2 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG2_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG2 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG2_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.CT5REG2 */
#define IFX_PMS_EVRSDCOEFF_COEFF6_CT5REG2_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF6_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF6_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF6_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF6_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF6_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.CT5REG3 */
#define IFX_PMS_EVRSDCOEFF_COEFF7_CT5REG3_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.CT5REG3 */
#define IFX_PMS_EVRSDCOEFF_COEFF7_CT5REG3_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.CT5REG3 */
#define IFX_PMS_EVRSDCOEFF_COEFF7_CT5REG3_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.CT5REG3 */
#define IFX_PMS_EVRSDCOEFF_COEFF7_CT5REG3_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.CT5REG4 */
#define IFX_PMS_EVRSDCOEFF_COEFF7_CT5REG4_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.CT5REG4 */
#define IFX_PMS_EVRSDCOEFF_COEFF7_CT5REG4_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.CT5REG4 */
#define IFX_PMS_EVRSDCOEFF_COEFF7_CT5REG4_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.CT5REG4 */
#define IFX_PMS_EVRSDCOEFF_COEFF7_CT5REG4_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF7_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF7_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF7_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF7_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF7_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG0 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG0_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG0 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG0_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG0 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG0_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG0 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG0_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG1 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG1_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG1 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG1_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG1 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG1_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG1 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG1_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG2 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG2_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG2 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG2_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG2 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG2_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.CT33REG2 */
#define IFX_PMS_EVRSDCOEFF_COEFF8_CT33REG2_OFF (16u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF8_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF8_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF8_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF8_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF8_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.CT33REG3 */
#define IFX_PMS_EVRSDCOEFF_COEFF9_CT33REG3_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.CT33REG3 */
#define IFX_PMS_EVRSDCOEFF_COEFF9_CT33REG3_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.CT33REG3 */
#define IFX_PMS_EVRSDCOEFF_COEFF9_CT33REG3_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.CT33REG3 */
#define IFX_PMS_EVRSDCOEFF_COEFF9_CT33REG3_OFF (0u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.CT33REG4 */
#define IFX_PMS_EVRSDCOEFF_COEFF9_CT33REG4_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.CT33REG4 */
#define IFX_PMS_EVRSDCOEFF_COEFF9_CT33REG4_MSK (0xffu)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.CT33REG4 */
#define IFX_PMS_EVRSDCOEFF_COEFF9_CT33REG4_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.CT33REG4 */
#define IFX_PMS_EVRSDCOEFF_COEFF9_CT33REG4_OFF (8u)

/** \brief Length for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF9_LCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF9_LCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF9_LCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRSDCOEFF_COEFF9_Bits.LCK */
#define IFX_PMS_EVRSDCOEFF_COEFF9_LCK_OFF (31u)

/** \brief Length for Ifx_PMS_DTS_STAT_Bits.RESULT */
#define IFX_PMS_DTS_STAT_RESULT_LEN (12u)

/** \brief Mask for Ifx_PMS_DTS_STAT_Bits.RESULT */
#define IFX_PMS_DTS_STAT_RESULT_MSK (0xfffu)
/** \brief Mask for Ifx_PMS_DTS_STAT_Bits.RESULT */
#define IFX_PMS_DTS_STAT_RESULT_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_DTS_STAT_Bits.RESULT */
#define IFX_PMS_DTS_STAT_RESULT_OFF (0u)

/** \brief Length for Ifx_PMS_DTS_LIM_Bits.LOWER */
#define IFX_PMS_DTS_LIM_LOWER_LEN (12u)

/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.LOWER */
#define IFX_PMS_DTS_LIM_LOWER_MSK (0xfffu)
/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.LOWER */
#define IFX_PMS_DTS_LIM_LOWER_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_DTS_LIM_Bits.LOWER */
#define IFX_PMS_DTS_LIM_LOWER_OFF (0u)

/** \brief Length for Ifx_PMS_DTS_LIM_Bits.LLU */
#define IFX_PMS_DTS_LIM_LLU_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.LLU */
#define IFX_PMS_DTS_LIM_LLU_MSK (0x1u)
/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.LLU */
#define IFX_PMS_DTS_LIM_LLU_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_LIM_Bits.LLU */
#define IFX_PMS_DTS_LIM_LLU_OFF (15u)

/** \brief Length for Ifx_PMS_DTS_LIM_Bits.UPPER */
#define IFX_PMS_DTS_LIM_UPPER_LEN (12u)

/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.UPPER */
#define IFX_PMS_DTS_LIM_UPPER_MSK (0xfffu)
/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.UPPER */
#define IFX_PMS_DTS_LIM_UPPER_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_DTS_LIM_Bits.UPPER */
#define IFX_PMS_DTS_LIM_UPPER_OFF (16u)

/** \brief Length for Ifx_PMS_DTS_LIM_Bits.SLCK */
#define IFX_PMS_DTS_LIM_SLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.SLCK */
#define IFX_PMS_DTS_LIM_SLCK_MSK (0x1u)
/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.SLCK */
#define IFX_PMS_DTS_LIM_SLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_LIM_Bits.SLCK */
#define IFX_PMS_DTS_LIM_SLCK_OFF (30u)

/** \brief Length for Ifx_PMS_DTS_LIM_Bits.UOF */
#define IFX_PMS_DTS_LIM_UOF_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.UOF */
#define IFX_PMS_DTS_LIM_UOF_MSK (0x1u)
/** \brief Mask for Ifx_PMS_DTS_LIM_Bits.UOF */
#define IFX_PMS_DTS_LIM_UOF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_LIM_Bits.UOF */
#define IFX_PMS_DTS_LIM_UOF_OFF (31u)

/** \brief Length for Ifx_PMS_OTSS_Bits.OTGB0 */
#define IFX_PMS_OTSS_OTGB0_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSS_Bits.OTGB0 */
#define IFX_PMS_OTSS_OTGB0_MSK (0xfu)
/** \brief Mask for Ifx_PMS_OTSS_Bits.OTGB0 */
#define IFX_PMS_OTSS_OTGB0_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSS_Bits.OTGB0 */
#define IFX_PMS_OTSS_OTGB0_OFF (0u)

/** \brief Length for Ifx_PMS_OTSS_Bits.OTGB1 */
#define IFX_PMS_OTSS_OTGB1_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSS_Bits.OTGB1 */
#define IFX_PMS_OTSS_OTGB1_MSK (0xfu)
/** \brief Mask for Ifx_PMS_OTSS_Bits.OTGB1 */
#define IFX_PMS_OTSS_OTGB1_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSS_Bits.OTGB1 */
#define IFX_PMS_OTSS_OTGB1_OFF (8u)

/** \brief Length for Ifx_PMS_OTSC0_Bits.B0LAM */
#define IFX_PMS_OTSC0_B0LAM_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSC0_Bits.B0LAM */
#define IFX_PMS_OTSC0_B0LAM_MSK (0xfu)
/** \brief Mask for Ifx_PMS_OTSC0_Bits.B0LAM */
#define IFX_PMS_OTSC0_B0LAM_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSC0_Bits.B0LAM */
#define IFX_PMS_OTSC0_B0LAM_OFF (0u)

/** \brief Length for Ifx_PMS_OTSC0_Bits.B0HAM */
#define IFX_PMS_OTSC0_B0HAM_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSC0_Bits.B0HAM */
#define IFX_PMS_OTSC0_B0HAM_MSK (0xfu)
/** \brief Mask for Ifx_PMS_OTSC0_Bits.B0HAM */
#define IFX_PMS_OTSC0_B0HAM_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSC0_Bits.B0HAM */
#define IFX_PMS_OTSC0_B0HAM_OFF (8u)

/** \brief Length for Ifx_PMS_OTSC0_Bits.B1LAM */
#define IFX_PMS_OTSC0_B1LAM_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSC0_Bits.B1LAM */
#define IFX_PMS_OTSC0_B1LAM_MSK (0xfu)
/** \brief Mask for Ifx_PMS_OTSC0_Bits.B1LAM */
#define IFX_PMS_OTSC0_B1LAM_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSC0_Bits.B1LAM */
#define IFX_PMS_OTSC0_B1LAM_OFF (16u)

/** \brief Length for Ifx_PMS_OTSC0_Bits.B1HAM */
#define IFX_PMS_OTSC0_B1HAM_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSC0_Bits.B1HAM */
#define IFX_PMS_OTSC0_B1HAM_MSK (0xfu)
/** \brief Mask for Ifx_PMS_OTSC0_Bits.B1HAM */
#define IFX_PMS_OTSC0_B1HAM_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSC0_Bits.B1HAM */
#define IFX_PMS_OTSC0_B1HAM_OFF (24u)

/** \brief Length for Ifx_PMS_OTSC1_Bits.B0EC */
#define IFX_PMS_OTSC1_B0EC_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSC1_Bits.B0EC */
#define IFX_PMS_OTSC1_B0EC_MSK (0xfu)
/** \brief Mask for Ifx_PMS_OTSC1_Bits.B0EC */
#define IFX_PMS_OTSC1_B0EC_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSC1_Bits.B0EC */
#define IFX_PMS_OTSC1_B0EC_OFF (0u)

/** \brief Length for Ifx_PMS_OTSC1_Bits.B1EC */
#define IFX_PMS_OTSC1_B1EC_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSC1_Bits.B1EC */
#define IFX_PMS_OTSC1_B1EC_MSK (0xfu)
/** \brief Mask for Ifx_PMS_OTSC1_Bits.B1EC */
#define IFX_PMS_OTSC1_B1EC_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSC1_Bits.B1EC */
#define IFX_PMS_OTSC1_B1EC_OFF (8u)

/** \brief Length for Ifx_PMS_OTSC1_Bits.DMONAD */
#define IFX_PMS_OTSC1_DMONAD_LEN (8u)

/** \brief Mask for Ifx_PMS_OTSC1_Bits.DMONAD */
#define IFX_PMS_OTSC1_DMONAD_MSK (0xffu)
/** \brief Mask for Ifx_PMS_OTSC1_Bits.DMONAD */
#define IFX_PMS_OTSC1_DMONAD_MSK (0xffu)

/** \brief Offset for Ifx_PMS_OTSC1_Bits.DMONAD */
#define IFX_PMS_OTSC1_DMONAD_OFF (16u)

/** \brief Length for Ifx_PMS_OTSC1_Bits.SMCDBG */
#define IFX_PMS_OTSC1_SMCDBG_LEN (8u)

/** \brief Mask for Ifx_PMS_OTSC1_Bits.SMCDBG */
#define IFX_PMS_OTSC1_SMCDBG_MSK (0xffu)
/** \brief Mask for Ifx_PMS_OTSC1_Bits.SMCDBG */
#define IFX_PMS_OTSC1_SMCDBG_MSK (0xffu)

/** \brief Offset for Ifx_PMS_OTSC1_Bits.SMCDBG */
#define IFX_PMS_OTSC1_SMCDBG_OFF (24u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN0 */
#define IFX_PMS_ACCEN0_EN0_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN0 */
#define IFX_PMS_ACCEN0_EN0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN0 */
#define IFX_PMS_ACCEN0_EN0_OFF (0u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN1 */
#define IFX_PMS_ACCEN0_EN1_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN1 */
#define IFX_PMS_ACCEN0_EN1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN1 */
#define IFX_PMS_ACCEN0_EN1_OFF (1u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN2 */
#define IFX_PMS_ACCEN0_EN2_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN2 */
#define IFX_PMS_ACCEN0_EN2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN2 */
#define IFX_PMS_ACCEN0_EN2_OFF (2u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN3 */
#define IFX_PMS_ACCEN0_EN3_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN3 */
#define IFX_PMS_ACCEN0_EN3_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN3 */
#define IFX_PMS_ACCEN0_EN3_OFF (3u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN4 */
#define IFX_PMS_ACCEN0_EN4_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN4 */
#define IFX_PMS_ACCEN0_EN4_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN4 */
#define IFX_PMS_ACCEN0_EN4_OFF (4u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN5 */
#define IFX_PMS_ACCEN0_EN5_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN5 */
#define IFX_PMS_ACCEN0_EN5_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN5 */
#define IFX_PMS_ACCEN0_EN5_OFF (5u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN6 */
#define IFX_PMS_ACCEN0_EN6_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN6 */
#define IFX_PMS_ACCEN0_EN6_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN6 */
#define IFX_PMS_ACCEN0_EN6_OFF (6u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN7 */
#define IFX_PMS_ACCEN0_EN7_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN7 */
#define IFX_PMS_ACCEN0_EN7_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN7 */
#define IFX_PMS_ACCEN0_EN7_OFF (7u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN8 */
#define IFX_PMS_ACCEN0_EN8_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN8 */
#define IFX_PMS_ACCEN0_EN8_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN8 */
#define IFX_PMS_ACCEN0_EN8_OFF (8u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN9 */
#define IFX_PMS_ACCEN0_EN9_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN9 */
#define IFX_PMS_ACCEN0_EN9_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN9 */
#define IFX_PMS_ACCEN0_EN9_OFF (9u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN10 */
#define IFX_PMS_ACCEN0_EN10_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN10 */
#define IFX_PMS_ACCEN0_EN10_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN10 */
#define IFX_PMS_ACCEN0_EN10_OFF (10u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN11 */
#define IFX_PMS_ACCEN0_EN11_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN11 */
#define IFX_PMS_ACCEN0_EN11_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN11 */
#define IFX_PMS_ACCEN0_EN11_OFF (11u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN12 */
#define IFX_PMS_ACCEN0_EN12_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN12 */
#define IFX_PMS_ACCEN0_EN12_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN12 */
#define IFX_PMS_ACCEN0_EN12_OFF (12u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN13 */
#define IFX_PMS_ACCEN0_EN13_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN13 */
#define IFX_PMS_ACCEN0_EN13_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN13 */
#define IFX_PMS_ACCEN0_EN13_OFF (13u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN14 */
#define IFX_PMS_ACCEN0_EN14_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN14 */
#define IFX_PMS_ACCEN0_EN14_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN14 */
#define IFX_PMS_ACCEN0_EN14_OFF (14u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN15 */
#define IFX_PMS_ACCEN0_EN15_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN15 */
#define IFX_PMS_ACCEN0_EN15_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN15 */
#define IFX_PMS_ACCEN0_EN15_OFF (15u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN16 */
#define IFX_PMS_ACCEN0_EN16_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN16 */
#define IFX_PMS_ACCEN0_EN16_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN16 */
#define IFX_PMS_ACCEN0_EN16_OFF (16u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN17 */
#define IFX_PMS_ACCEN0_EN17_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN17 */
#define IFX_PMS_ACCEN0_EN17_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN17 */
#define IFX_PMS_ACCEN0_EN17_OFF (17u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN18 */
#define IFX_PMS_ACCEN0_EN18_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN18 */
#define IFX_PMS_ACCEN0_EN18_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN18 */
#define IFX_PMS_ACCEN0_EN18_OFF (18u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN19 */
#define IFX_PMS_ACCEN0_EN19_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN19 */
#define IFX_PMS_ACCEN0_EN19_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN19 */
#define IFX_PMS_ACCEN0_EN19_OFF (19u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN20 */
#define IFX_PMS_ACCEN0_EN20_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN20 */
#define IFX_PMS_ACCEN0_EN20_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN20 */
#define IFX_PMS_ACCEN0_EN20_OFF (20u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN21 */
#define IFX_PMS_ACCEN0_EN21_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN21 */
#define IFX_PMS_ACCEN0_EN21_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN21 */
#define IFX_PMS_ACCEN0_EN21_OFF (21u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN22 */
#define IFX_PMS_ACCEN0_EN22_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN22 */
#define IFX_PMS_ACCEN0_EN22_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN22 */
#define IFX_PMS_ACCEN0_EN22_OFF (22u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN23 */
#define IFX_PMS_ACCEN0_EN23_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN23 */
#define IFX_PMS_ACCEN0_EN23_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN23 */
#define IFX_PMS_ACCEN0_EN23_OFF (23u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN24 */
#define IFX_PMS_ACCEN0_EN24_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN24 */
#define IFX_PMS_ACCEN0_EN24_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN24 */
#define IFX_PMS_ACCEN0_EN24_OFF (24u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN25 */
#define IFX_PMS_ACCEN0_EN25_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN25 */
#define IFX_PMS_ACCEN0_EN25_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN25 */
#define IFX_PMS_ACCEN0_EN25_OFF (25u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN26 */
#define IFX_PMS_ACCEN0_EN26_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN26 */
#define IFX_PMS_ACCEN0_EN26_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN26 */
#define IFX_PMS_ACCEN0_EN26_OFF (26u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN27 */
#define IFX_PMS_ACCEN0_EN27_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN27 */
#define IFX_PMS_ACCEN0_EN27_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN27 */
#define IFX_PMS_ACCEN0_EN27_OFF (27u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN28 */
#define IFX_PMS_ACCEN0_EN28_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN28 */
#define IFX_PMS_ACCEN0_EN28_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN28 */
#define IFX_PMS_ACCEN0_EN28_OFF (28u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN29 */
#define IFX_PMS_ACCEN0_EN29_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN29 */
#define IFX_PMS_ACCEN0_EN29_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN29 */
#define IFX_PMS_ACCEN0_EN29_OFF (29u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN30 */
#define IFX_PMS_ACCEN0_EN30_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN30 */
#define IFX_PMS_ACCEN0_EN30_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN30 */
#define IFX_PMS_ACCEN0_EN30_OFF (30u)

/** \brief Length for Ifx_PMS_ACCEN0_Bits.EN31 */
#define IFX_PMS_ACCEN0_EN31_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN0_Bits.EN31 */
#define IFX_PMS_ACCEN0_EN31_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN0_Bits.EN31 */
#define IFX_PMS_ACCEN0_EN31_OFF (31u)

/** \}  */
/******************************************************************************/
/******************************************************************************/
#endif /* IFXPMS_BF_H */
