Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jan  3 17:38:34 2021
| Host         : LAPTOP-8T04MTTM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.210        0.000                      0                   29        0.252        0.000                      0                   29        9.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         17.210        0.000                      0                   29        0.252        0.000                      0                   29        9.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.210ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.227 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.227    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.341 r  i_my_module/counter0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    i_my_module/counter0_reg[24]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.564 r  i_my_module/counter0_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.564    i_my_module/counter0_reg[28]_i_1_n_7
    SLICE_X43Y69         FDRE                                         r  i_my_module/counter0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.555    22.747    i_my_module/FCLK_CLK0
    SLICE_X43Y69         FDRE                                         r  i_my_module/counter0_reg[28]/C
                         clock pessimism              0.268    23.015    
                         clock uncertainty           -0.302    22.713    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.062    22.775    i_my_module/counter0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.775    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 17.210    

Slack (MET) :             17.214ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 22.748 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.227 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.227    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.561 r  i_my_module/counter0_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.561    i_my_module/counter0_reg[24]_i_1_n_6
    SLICE_X43Y68         FDRE                                         r  i_my_module/counter0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.556    22.748    i_my_module/FCLK_CLK0
    SLICE_X43Y68         FDRE                                         r  i_my_module/counter0_reg[25]/C
                         clock pessimism              0.268    23.016    
                         clock uncertainty           -0.302    22.714    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.062    22.776    i_my_module/counter0_reg[25]
  -------------------------------------------------------------------
                         required time                         22.776    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 17.214    

Slack (MET) :             17.235ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 22.748 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.227 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.227    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.540 r  i_my_module/counter0_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.540    i_my_module/counter0_reg[24]_i_1_n_4
    SLICE_X43Y68         FDRE                                         r  i_my_module/counter0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.556    22.748    i_my_module/FCLK_CLK0
    SLICE_X43Y68         FDRE                                         r  i_my_module/counter0_reg[27]/C
                         clock pessimism              0.268    23.016    
                         clock uncertainty           -0.302    22.714    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.062    22.776    i_my_module/counter0_reg[27]
  -------------------------------------------------------------------
                         required time                         22.776    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                 17.235    

Slack (MET) :             17.309ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 22.748 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.227 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.227    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.466 r  i_my_module/counter0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.466    i_my_module/counter0_reg[24]_i_1_n_5
    SLICE_X43Y68         FDRE                                         r  i_my_module/counter0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.556    22.748    i_my_module/FCLK_CLK0
    SLICE_X43Y68         FDRE                                         r  i_my_module/counter0_reg[26]/C
                         clock pessimism              0.268    23.016    
                         clock uncertainty           -0.302    22.714    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.062    22.776    i_my_module/counter0_reg[26]
  -------------------------------------------------------------------
                         required time                         22.776    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                 17.309    

Slack (MET) :             17.325ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 22.748 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.227 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.227    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.450 r  i_my_module/counter0_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.450    i_my_module/counter0_reg[24]_i_1_n_7
    SLICE_X43Y68         FDRE                                         r  i_my_module/counter0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.556    22.748    i_my_module/FCLK_CLK0
    SLICE_X43Y68         FDRE                                         r  i_my_module/counter0_reg[24]/C
                         clock pessimism              0.268    23.016    
                         clock uncertainty           -0.302    22.714    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.062    22.776    i_my_module/counter0_reg[24]
  -------------------------------------------------------------------
                         required time                         22.776    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                 17.325    

Slack (MET) :             17.330ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.447 r  i_my_module/counter0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.447    i_my_module/counter0_reg[20]_i_1_n_6
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.558    22.750    i_my_module/FCLK_CLK0
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[21]/C
                         clock pessimism              0.268    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.062    22.778    i_my_module/counter0_reg[21]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                 17.330    

Slack (MET) :             17.351ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.426 r  i_my_module/counter0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.426    i_my_module/counter0_reg[20]_i_1_n_4
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.558    22.750    i_my_module/FCLK_CLK0
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[23]/C
                         clock pessimism              0.268    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.062    22.778    i_my_module/counter0_reg[23]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                 17.351    

Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.352 r  i_my_module/counter0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.352    i_my_module/counter0_reg[20]_i_1_n_5
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.558    22.750    i_my_module/FCLK_CLK0
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[22]/C
                         clock pessimism              0.268    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.062    22.778    i_my_module/counter0_reg[22]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 17.425    

Slack (MET) :             17.441ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.113 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.336 r  i_my_module/counter0_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.336    i_my_module/counter0_reg[20]_i_1_n_7
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.558    22.750    i_my_module/FCLK_CLK0
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[20]/C
                         clock pessimism              0.268    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.062    22.778    i_my_module/counter0_reg[20]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                 17.441    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.739     3.047    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.480     3.983    i_my_module/counter0_reg_n_0_[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.657 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.657    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.771    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.885    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  i_my_module/counter0_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.333    i_my_module/counter0_reg[16]_i_1_n_6
    SLICE_X43Y66         FDRE                                         r  i_my_module/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.559    22.751    i_my_module/FCLK_CLK0
    SLICE_X43Y66         FDRE                                         r  i_my_module/counter0_reg[17]/C
                         clock pessimism              0.268    23.019    
                         clock uncertainty           -0.302    22.717    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.062    22.779    i_my_module/counter0_reg[17]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                 17.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.584     0.925    i_my_module/FCLK_CLK0
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_my_module/counter0_reg[23]/Q
                         net (fo=1, routed)           0.108     1.174    i_my_module/counter0_reg_n_0_[23]
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.282 r  i_my_module/counter0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.282    i_my_module/counter0_reg[20]_i_1_n_4
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.852     1.222    i_my_module/FCLK_CLK0
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[23]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.105     1.030    i_my_module/counter0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.586     0.927    i_my_module/FCLK_CLK0
    SLICE_X43Y64         FDRE                                         r  i_my_module/counter0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_my_module/counter0_reg[11]/Q
                         net (fo=1, routed)           0.108     1.176    i_my_module/counter0_reg_n_0_[11]
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.284 r  i_my_module/counter0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.284    i_my_module/counter0_reg[8]_i_1_n_4
    SLICE_X43Y64         FDRE                                         r  i_my_module/counter0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.855     1.225    i_my_module/FCLK_CLK0
    SLICE_X43Y64         FDRE                                         r  i_my_module/counter0_reg[11]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.105     1.032    i_my_module/counter0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.586     0.927    i_my_module/FCLK_CLK0
    SLICE_X43Y65         FDRE                                         r  i_my_module/counter0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_my_module/counter0_reg[15]/Q
                         net (fo=1, routed)           0.108     1.176    i_my_module/counter0_reg_n_0_[15]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.284 r  i_my_module/counter0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.284    i_my_module/counter0_reg[12]_i_1_n_4
    SLICE_X43Y65         FDRE                                         r  i_my_module/counter0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.854     1.224    i_my_module/FCLK_CLK0
    SLICE_X43Y65         FDRE                                         r  i_my_module/counter0_reg[15]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.105     1.032    i_my_module/counter0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.585     0.926    i_my_module/FCLK_CLK0
    SLICE_X43Y66         FDRE                                         r  i_my_module/counter0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_my_module/counter0_reg[19]/Q
                         net (fo=1, routed)           0.108     1.175    i_my_module/counter0_reg_n_0_[19]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.283 r  i_my_module/counter0_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.283    i_my_module/counter0_reg[16]_i_1_n_4
    SLICE_X43Y66         FDRE                                         r  i_my_module/counter0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.853     1.223    i_my_module/FCLK_CLK0
    SLICE_X43Y66         FDRE                                         r  i_my_module/counter0_reg[19]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.105     1.031    i_my_module/counter0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.587     0.928    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  i_my_module/counter0_reg[3]/Q
                         net (fo=1, routed)           0.108     1.177    i_my_module/counter0_reg_n_0_[3]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.285 r  i_my_module/counter0_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.285    i_my_module/counter0_reg[0]_i_1_n_4
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.856     1.226    i_my_module/FCLK_CLK0
    SLICE_X43Y62         FDRE                                         r  i_my_module/counter0_reg[3]/C
                         clock pessimism             -0.298     0.928    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.033    i_my_module/counter0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.586     0.927    i_my_module/FCLK_CLK0
    SLICE_X43Y63         FDRE                                         r  i_my_module/counter0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_my_module/counter0_reg[7]/Q
                         net (fo=1, routed)           0.108     1.176    i_my_module/counter0_reg_n_0_[7]
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.284 r  i_my_module/counter0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.284    i_my_module/counter0_reg[4]_i_1_n_4
    SLICE_X43Y63         FDRE                                         r  i_my_module/counter0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.855     1.225    i_my_module/FCLK_CLK0
    SLICE_X43Y63         FDRE                                         r  i_my_module/counter0_reg[7]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.105     1.032    i_my_module/counter0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.586     0.927    i_my_module/FCLK_CLK0
    SLICE_X43Y65         FDRE                                         r  i_my_module/counter0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_my_module/counter0_reg[12]/Q
                         net (fo=1, routed)           0.105     1.173    i_my_module/counter0_reg_n_0_[12]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.288 r  i_my_module/counter0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.288    i_my_module/counter0_reg[12]_i_1_n_7
    SLICE_X43Y65         FDRE                                         r  i_my_module/counter0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.854     1.224    i_my_module/FCLK_CLK0
    SLICE_X43Y65         FDRE                                         r  i_my_module/counter0_reg[12]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.105     1.032    i_my_module/counter0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.585     0.926    i_my_module/FCLK_CLK0
    SLICE_X43Y66         FDRE                                         r  i_my_module/counter0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_my_module/counter0_reg[16]/Q
                         net (fo=1, routed)           0.105     1.172    i_my_module/counter0_reg_n_0_[16]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.287 r  i_my_module/counter0_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.287    i_my_module/counter0_reg[16]_i_1_n_7
    SLICE_X43Y66         FDRE                                         r  i_my_module/counter0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.853     1.223    i_my_module/FCLK_CLK0
    SLICE_X43Y66         FDRE                                         r  i_my_module/counter0_reg[16]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.105     1.031    i_my_module/counter0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.584     0.925    i_my_module/FCLK_CLK0
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_my_module/counter0_reg[20]/Q
                         net (fo=1, routed)           0.105     1.171    i_my_module/counter0_reg_n_0_[20]
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.286 r  i_my_module/counter0_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.286    i_my_module/counter0_reg[20]_i_1_n_7
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.852     1.222    i_my_module/FCLK_CLK0
    SLICE_X43Y67         FDRE                                         r  i_my_module/counter0_reg[20]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.105     1.030    i_my_module/counter0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_my_module/counter0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.586     0.927    i_my_module/FCLK_CLK0
    SLICE_X43Y63         FDRE                                         r  i_my_module/counter0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_my_module/counter0_reg[4]/Q
                         net (fo=1, routed)           0.105     1.173    i_my_module/counter0_reg_n_0_[4]
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.288 r  i_my_module/counter0_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.288    i_my_module/counter0_reg[4]_i_1_n_7
    SLICE_X43Y63         FDRE                                         r  i_my_module/counter0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.855     1.225    i_my_module/FCLK_CLK0
    SLICE_X43Y63         FDRE                                         r  i_my_module/counter0_reg[4]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.105     1.032    i_my_module/counter0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y62   i_my_module/counter0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y67   i_my_module/counter0_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y67   i_my_module/counter0_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y67   i_my_module/counter0_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y68   i_my_module/counter0_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y68   i_my_module/counter0_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y68   i_my_module/counter0_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y68   i_my_module/counter0_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y69   i_my_module/counter0_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y62   i_my_module/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y62   i_my_module/counter0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y62   i_my_module/counter0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y62   i_my_module/counter0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y62   i_my_module/counter0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y62   i_my_module/counter0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y64   i_my_module/counter0_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y64   i_my_module/counter0_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y64   i_my_module/counter0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y64   i_my_module/counter0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y67   i_my_module/counter0_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y67   i_my_module/counter0_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y67   i_my_module/counter0_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y65   i_my_module/counter0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y65   i_my_module/counter0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y65   i_my_module/counter0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y65   i_my_module/counter0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y67   i_my_module/counter0_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y62   i_my_module/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y62   i_my_module/counter0_reg[0]/C



