// Seed: 2347178959
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3
);
  logic id_4;
  assign id_4 = !id_4;
  logic id_5;
  logic id_6;
  assign id_4 = 1 == (id_6);
endmodule
