`timescale 1ns / 1ps

(* keep_hierarchy = "yes" *)
module matrix_multiply_hardware #(
    parameter ARCH_TYPE = "DIP",   
    parameter N = 16
)(
    input         clk,
    input         reset,

    input  [31:0] configure_data,
    input         hwa,
    input  [31:0] data,
    input  [2:0]  funct3,

    output [31:0] next_address,
    output [31:0] output_data,
    output        load_done,
    output        stall_request,
    output        hwa_mem_write,
    output        hwa_mem_read,
    output        hwa_active_out
);

    localparam EL    = N*N;                 
    localparam IDX_W = $clog2(EL);

    localparam CMD_LOAD_A      = 3'b000;
    localparam CMD_LOAD_B_COMP = 3'b001;
    localparam CMD_OUTPUT_C    = 3'b011;

    // We collapsed the states! No more separate ADDR/CAP wait states.
    localparam ST_IDLE         = 3'd0;
    localparam ST_LOAD_A       = 3'd1; 
    localparam ST_LOAD_B       = 3'd2;
    localparam ST_COMPUTE_GO   = 3'd3;
    localparam ST_COMPUTE_WAIT = 3'd4;
    localparam ST_STORE_C      = 3'd5;
    localparam ST_FINISH       = 3'd6;

    reg [2:0] state;
    
    // THE PIPELINE TRACKERS
    // req_idx tracks what we are asking memory for.
    // cap_idx tracks what is actually arriving on the data bus this cycle.
    reg [IDX_W:0] req_idx; 
    reg [IDX_W:0] cap_idx; 
    
    reg [31:0] base_reg;          
    reg        hwa_prev;
    wire       hwa_rise = hwa & ~hwa_prev;

    reg        load_done_r;
    reg        weight_wr_en_r, input_wr_en_r;
    reg [15:0] weight_wr_data_r, input_wr_data_r;
    reg [IDX_W-1:0] weight_wr_addr_r, input_wr_addr_r;
    reg        array_start_r;

    wire array_busy, array_done;
    wire [15:0] array_output_rd_data;

    generate 
        if(ARCH_TYPE=="DIP") begin: gen_dip
    dip_top #(.N(N)) u_dip (
        .clk(clk), .rst(reset),
        .weight_wr_en(weight_wr_en_r), .weight_wr_addr(weight_wr_addr_r), .weight_wr_data(weight_wr_data_r),
        .input_wr_en(input_wr_en_r),   .input_wr_addr(input_wr_addr_r),   .input_wr_data(input_wr_data_r),
        .start(array_start_r), .busy(array_busy), .done(array_done),
        .output_rd_addr(req_idx[IDX_W-1:0]), .output_rd_data(array_output_rd_data)
    );
        end else begin: gen_ws
    ws_top #(.N(N)) u_dip (
        .clk(clk), .rst(reset),
        .weight_wr_en(weight_wr_en_r), .weight_wr_addr(weight_wr_addr_r), .weight_wr_data(weight_wr_data_r),
        .input_wr_en(input_wr_en_r),   .input_wr_addr(input_wr_addr_r),   .input_wr_data(input_wr_data_r),
        .start(array_start_r), .busy(array_busy), .done(array_done),
        .output_rd_addr(req_idx[IDX_W-1:0]), .output_rd_data(array_output_rd_data)
    );
        end
    endgenerate

    wire [31:0] req_byte_off = {req_idx[IDX_W-1:0], 2'b00}; 
    wire [31:0] cap_byte_off = {cap_idx[IDX_W-1:0], 2'b00};

    // If reading, ask using req_idx. If writing C back to RAM, write using cap_idx
    assign next_address  = ((state == ST_LOAD_A) || (state == ST_LOAD_B)) ? (base_reg + req_byte_off) :
                           (state == ST_STORE_C) ? (base_reg + cap_byte_off) : 32'd0;

    // Read enable stays high until we have REQUESTED all 256 elements
    assign hwa_mem_read  = ((state == ST_LOAD_A) || (state == ST_LOAD_B)) && (req_idx < EL);
    
    // Write enable activates once the first pipelined element arrives (req_idx > 0)
    assign hwa_mem_write = (state == ST_STORE_C) && (req_idx > 0);
    assign output_data   = (state == ST_STORE_C) ? {16'd0, array_output_rd_data} : 32'd0;
    
    assign load_done     = load_done_r;
    assign stall_request = hwa_rise || (state != ST_IDLE);
    assign hwa_active_out = (state != ST_IDLE);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state            <= ST_IDLE;
            req_idx          <= 0;
            cap_idx          <= 0;
            base_reg         <= 32'd0;
            hwa_prev         <= 1'b0;
            load_done_r      <= 1'b0;
            weight_wr_en_r   <= 1'b0;
            input_wr_en_r    <= 1'b0;
            array_start_r    <= 1'b0;
        end else begin
            hwa_prev        <= hwa;
            load_done_r     <= 1'b0;
            weight_wr_en_r  <= 1'b0;
            input_wr_en_r   <= 1'b0;
            array_start_r     <= 1'b0;

            case (state)
                ST_IDLE: begin
                    if (hwa_rise) begin
                        req_idx <= 0;
                        cap_idx <= 0;
                        case (funct3)
                            CMD_LOAD_A:      begin base_reg <= configure_data; state <= ST_LOAD_A;  end
                            CMD_LOAD_B_COMP: begin base_reg <= configure_data; state <= ST_LOAD_B;  end
                            CMD_OUTPUT_C:    begin base_reg <= configure_data; state <= ST_STORE_C; end
                            default: ; 
                        endcase
                    end
                end

                //--------------------------------------------------
                // PIPELINED LOAD A
                //--------------------------------------------------
                ST_LOAD_A: begin
                    if (req_idx < EL) req_idx <= req_idx + 1;
                    
                    // Once req_idx hits 1, data starts flowing in from memory every cycle
                    if (req_idx > 0) begin
                        input_wr_addr_r <= cap_idx[IDX_W-1:0];
                        input_wr_data_r <= data[15:0];
                        input_wr_en_r   <= 1'b1;
                        
                        if (cap_idx == EL-1) state <= ST_FINISH;
                        else cap_idx <= cap_idx + 1;
                    end
                end

                //--------------------------------------------------
                // PIPELINED LOAD B
                //--------------------------------------------------
                ST_LOAD_B: begin
                    if (req_idx < EL) req_idx <= req_idx + 1;
                    
                    if (req_idx > 0) begin
                        weight_wr_addr_r <= cap_idx[IDX_W-1:0];
                        weight_wr_data_r <= data[15:0];
                        weight_wr_en_r   <= 1'b1;
                        
                        if (cap_idx == EL-1) state <= ST_COMPUTE_GO;
                        else cap_idx <= cap_idx + 1;
                    end
                end

                ST_COMPUTE_GO: begin
                    array_start_r <= 1'b1;
                    state       <= ST_COMPUTE_WAIT;
                end
                ST_COMPUTE_WAIT: begin
                    if (array_done) begin
                        req_idx <= 0; // Reset trackers for the output phase
                        cap_idx <= 0;
                        state   <= ST_FINISH;
                    end
                end

                //--------------------------------------------------
                // PIPELINED OUTPUT C
                //--------------------------------------------------
                ST_STORE_C: begin
                    if (req_idx < EL) req_idx <= req_idx + 1;
                    
                    // Once req hits 1, dip_top starts yielding computed elements
                    if (req_idx > 0) begin
                        if (cap_idx == EL-1) state <= ST_FINISH;
                        else cap_idx <= cap_idx + 1;
                    end
                end

                ST_FINISH: begin
                    load_done_r <= 1'b1;
                    state       <= ST_IDLE;
                end

                default: state <= ST_IDLE;
            endcase
        end
    end

endmodule