{
 "metadata": {
  "orig_nbformat": 2,
  "kernelspec": {
   "name": "python3",
   "display_name": "Python 3",
   "language": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2,
 "cells": [
  {
   "source": [
    "## LT\n",
    "#### 已经生成\n",
    "1. random\n",
    "2. mif\n",
    "#### target 1\n",
    "1. 完成简单的平台流程， \n",
    "这里一个m9k只能使用5*188字节的数据，主要是最长只能有1024*8随意有点麻烦\n",
    "使用k=16，\n",
    "需要存16*188*8的原始数据包，这里为了简化，因为这里都大部分可以使用流水线的结构。    \n",
    "这里主要假设，输入out的数据流的速度小于内部存储的数据流。   \n"
   ],
   "cell_type": "markdown",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "## 首先定义一下主要用的变量\n",
    "k=16\n",
    "## 生成的数据n是无穷\n",
    "n= float('inf')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "##这里使用verilog 生成 存储k*5*188*8字节的数据，存储到了k*188，或者finished信号出现的时候停止。\n",
    "from write_verilog import *\n",
    "from math import *\n",
    "class dma_source:\n",
    "    def __init__(self,k,module_name=None,):\n",
    "        ## 这个是常用的数据\n",
    "        self.k=k\n",
    "        if module_name==None:\n",
    "            self.module_name=f\"source_dma_{k}\"\n",
    "        self.ram_width=8\n",
    "        self.ram_deepth=1024\n",
    "        self.ram_add_wid=ceil(log2(self.ram_deepth))\n",
    "        \n",
    "    def generate_verilog(self,file_name=\"dma_source.v\"):\n",
    "        k=self.k\n",
    "        ram_number=self.k\n",
    "        ram_number_reg=ceil(log2(self.k))\n",
    "        #例化k个ram，然后使用逻辑导入正确的，直到读入全部的k\n",
    "        para_list=[]\n",
    "        para_list+=[(\"input\",\"wire\",\"\",\"clk\")]\n",
    "        para_list+=[(\"input\",\"wire\",\"\",\"rst\")]\n",
    "        para_list+=[(\"input\",\"wire\",\"\",\"data_load_en\")]\n",
    "        para_list+=[(\"input\",\"wire\",f\"[{self.ram_width-1}:0]\",\"data\")]###如果数据有效就把这个写入\n",
    "        \n",
    "        para_list+=[(\"input\",\"wire\",\"\",\"control_en\")]### 控制这个模块的有效\n",
    "        ## ram 接口\n",
    "        para_list+=[(\"output\",\"\",\"\",\"ram_wr_en\")]\n",
    "        \n",
    "        para_list+=[(\"output\",\"reg\",f\"[{self.ram_add_wid-1}:0]\",\"ram_address\")]\n",
    "        para_list+=[(\"output\",\"reg\",f\"[{ram_number_reg-1}:0]\",\"ram_selcet\")]\n",
    "        para_list+=[(\"output\",\"\",f\"[{self.ram_width-1}:0]\",\"data_ram\")]\n",
    "        \n",
    "        ## 相当于地址译码器，\n",
    "        \n",
    "        \n",
    "        comment_list=[]\n",
    "        comment_list+=[f\"the number of ram is {k}\"]\n",
    "        comment_list+=[f\"this is the ram wr interface with the ram  a little bit like dma\"]\n",
    "\n",
    "        with open(file_name,'w') as fd:\n",
    "            gv=verilog(fd)\n",
    "            gv.write_v.write_comment(comment_list)\n",
    "            #gv.if_begin(\"posedge clk\")\n",
    "            with gv.module_announcement(self.module_name,para_list):\n",
    "                \n",
    "                \n",
    "                \n",
    "                with gv.always_begin(\"posedge clk\"):\n",
    "                    \n",
    "                    \n",
    "                        \n",
    "                    \n",
    "                    with gv.if_begin(\"rst\"):\n",
    "                        \n",
    "                    \n",
    "                    \n",
    "                        connect_list=[]\n",
    "                        connect_list+=[(\"ram_selcet\",f\"{ram_number_reg}'d0\")]\n",
    "                        connect_list+=[(\"ram_address\",f\"{self.ram_add_wid}'d0\")]\n",
    "                        gv.write_v.write_noblock(connect_list)\n",
    "                    with gv.if_begin(\"ram_wr_en\"):\n",
    "                        with gv.if_begin(f\"ram_address<={self.ram_add_wid}'d{5*188-1}\"):\n",
    "                            connect_list=[]\n",
    "                            connect_list+=[(f\"ram_selcet\",\"ram_selcet+1'b1\")]\n",
    "                            connect_list+=[(\"ram_address\",f\"{self.ram_add_wid}'d0\")]\n",
    "                            gv.write_v.write_noblock(connect_list)\n",
    "                            \n",
    "                        with gv.else_begin():\n",
    "                            connect_list=[]\n",
    "                            \n",
    "                            connect_list+=[(\"ram_address\",\"ram_address+1'b1\")]\n",
    "                            gv.write_v.write_noblock(connect_list)\n",
    "\n",
    "\n",
    "                connect_list=[]\n",
    "                connect_list+=[(\"ram_wr_en\",\"data_load_en&&control_en\")]\n",
    "                connect_list+=[(\"ram_data\",\"data\")]\n",
    "                gv.write_v.write_wire_connect(connect_list)\n",
    "                \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from write_verilog import *\n",
    "from math import *\n",
    "class ram_k_source:\n",
    "    def __init__(self,k,module_name=None):\n",
    "        '''\n",
    "        初始化，8*1024 的ram模块k个，这个主要麻烦的地方在于线的赋值，然后重复的模块的线的赋值\n",
    "        接口是一个ram_selct,ram_address,wr_en,rd_en,假设这输出是有一个clock的延迟相应的，这个是为了高平率的扩展\n",
    "        '''\n",
    "        self.k=k\n",
    "        if module_name==None:\n",
    "            self.module_name=f\"ram_{k}_source_2port\"\n",
    "        self.file_name=self.module_name+'.v'\n",
    "        self.ram_width=8\n",
    "        self.ram_deepth=1024\n",
    "        self.ram_add_wid=ceil(log2(self.ram_deepth))\n",
    "    def generate_verilog(self):\n",
    "        '''\n",
    "        ram_inteface:\n",
    "        @parameter  address input [9:0]\n",
    "        @parameter  clock sys_clk\n",
    "        @parameter  data data_in input [7:0]\n",
    "\n",
    "        @parameter  rden  output\n",
    "        @parameter  wren input\n",
    "        @parameter  q   output data [7:0]\n",
    "        '''\n",
    "        k=self.k\n",
    "        ram_number_reg=ceil(log2(self.k))\n",
    "        file_name=self.file_name\n",
    "        with open(file_name,\"w\") as fd:\n",
    "            #定义输入输出端口\n",
    "            gv=verilog(fd)\n",
    "            comment_list=[]\n",
    "            comment_list+=[f\"inst the {k} ram\"]\n",
    "            comment_list+=[f\"k ram share the same data,q,rw with special control with ram_select_wr,ram_select_rd,\"]\n",
    "            gv.write_v.write_comment(comment_list)\n",
    "            para_list=[]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"clk\")]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"wr_en\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{self.ram_add_wid-1}:0]\",\"address_wr\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{self.ram_width-1}:0]\",\"data\")]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"rd_en\")]\n",
    "            para_list+=[(\"output\",\"wire\",f\"[{self.ram_width-1}:0]\",\"q\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{self.ram_add_wid-1}:0]\",\"address_rd\")]\n",
    "\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{ram_number_reg-1}:0]\",\"ram_select_wr\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{ram_number_reg-1}:0]\",\"ram_select_rd\")]\n",
    "\n",
    "            \n",
    "\n",
    "            with gv.module_announcement(self.module_name,para_list):\n",
    "                #例化k个ram，并且给每个ram都写上\n",
    "                module_inst_name=\"ram_source_2port\"\n",
    "                interface_list=[\"rdaddress\",\"wraddress\",\"clock\",\"data\",\"rden\",\"wren\",\"wren\"]\n",
    "                for i in range(k):\n",
    "                    ###\n",
    "                    #提前定义好需要的wire或者reg\n",
    "                    ###l\n",
    "                    para_list=[]\n",
    "                    para_list+=[(\"wire\",\"\",f\"rden_{i}\")]\n",
    "                    para_list+=[(\"wire\",\"\",f\"wren_{i}\")]\n",
    "                    \n",
    "                    \n",
    "                    gv.write_v.write_parameter(para_list)\n",
    "                for i in range(k):\n",
    "                    ####\n",
    "                   #目前没有假设清除\n",
    "                    ####\n",
    "                    ram_para_list=[]\n",
    "                    ram_para_list+=[(\"rdaddress\",\"rdaddress\")]\n",
    "                    ram_para_list+=[(\"wraddress\",\"wraddress\")]\n",
    "                    ram_para_list+=[(\"clock\",\"clock\")]\n",
    "                    ram_para_list+=[(\"data\",\"data\")]\n",
    "                    ram_para_list+=[(\"rden\",f\"rden_{i}\")]\n",
    "                    ram_para_list+=[(\"wren\",f\"wren_{i}\")]\n",
    "                    ram_para_list+=[(\"wren\",\"wrenq\")]\n",
    "                    with gv.module_inst(module_inst_name,str(i),ram_para_list):\n",
    "                        pass\n",
    "                for i in range(k):\n",
    "                    wire_list=[]\n",
    "                    wire_list+=[(f\"wren_{i}\",f\"wr_en&&(ram_select_wr=={ram_number_reg}'d{i})\")]\n",
    "                    wire_list+=[(f\"rden_{i}\",f\"rd_en&&(ram_select_rd=={ram_number_reg}'d{i})\")]\n",
    "                    \n",
    "                    gv.write_v.write_wire_connect(wire_list)\n",
    "\n",
    "\n",
    "                    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ram_generate_k=ram_k_source(16)\n",
    "ram_generate_k.generate_verilog()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "dma.generate_verilog()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "from write_verilog import *\n",
    "from math import *\n",
    "from lt import *\n",
    "from random import *\n",
    "from mif import *\n",
    "class degree_random:\n",
    "###如果使用的k是16个这样小的东西，没办法，为了合理使用m9k，就需要用精度这个去映射，产生的mif文件比较简单。\n",
    "###使用ramdom 的随机数 生成度degree，x,y,\n",
    "###三个随机数生成模块，\n",
    "#第一个描述如下，degree，先生成precesion的随机数，假定是20，然后使用二分法对比查找，需要一个ram，m9k的ram里面存放的是ram表。floor(log2[k]) degree,+prcesion,,或者这里使用两个ram，一个存放，另一个存放。这里有逻辑比较，\n",
    "## 另一个模块是x，随机种子没有假定，暂不考虑\n",
    "##再一个模块是y，随机种子没有假定，暂不考虑\n",
    "#把x，y，degree，三个作为参数储存。x的长度，相当于3*ceil(log2(k))这样的长度的东西，加在包头。存进去。相当于三个字节。最多k可以是511个，如果是8字节。这个我后来在考虑，先给每个8个位来保存。把这些存放的一个fifo里面，度fifo，如果有必要就读，没必要就算了。\n",
    "###输出就是一个fifo，一个巨大的FIFO。\n",
    "    def __init__(self,k,kinds=1):\n",
    "        self.k=k\n",
    "        self.degree_wid=floor(log2(k))\n",
    "        p=k\n",
    "        while (1):\n",
    "            for i in range (2,int(p**0.5+1)):\n",
    "                if p%i==0:\n",
    "                    p=p+1\n",
    "                    break\n",
    "            break\n",
    "        self.p=p\n",
    "        self.degree_random=71\n",
    "        #####注释这里k的选取\n",
    "        ###\n",
    "        if (k<100):\n",
    "            print(\"k  太小了，所以采用地址直接映射的办法。\")\n",
    "            self.rsd=RSD(k,knpPrecision=10)\n",
    "            print(\"采用simple方法，生成了的文件列表\")\n",
    "            self.__simple_mif(kinds)\n",
    "            self.__simple_degree_verilog()\n",
    "            return\n",
    "        \n",
    "\n",
    "        self.rsd=RSD(k)\n",
    "        print(kinds)\n",
    "        self.__get_kinds_precision(kinds)\n",
    "        print(self.precision)\n",
    "    def __simple_degree_verilog(self):\n",
    "        '''\n",
    "        模块说明 生成9位 degree random\n",
    "        @parameter clk\n",
    "        @parameter degree_random\n",
    "        @parameter valid\n",
    "\n",
    "        '''\n",
    "\n",
    "        file_name=f\"simple_degree_{self.k}.v\"\n",
    "        print(f\"file_name is {file_name}\")\n",
    "        \n",
    "        k=self.k\n",
    "        ram_number_reg=ceil(log2(self.k))\n",
    "        \n",
    "        with open(file_name,\"w\") as fd:\n",
    "            #定义输入输出端口\n",
    "            gv=verilog(fd)\n",
    "            comment_list=[]\n",
    "            comment_list+=[f\"simple_degree generate，包含random71bit，这个位数是我随意定义的，\"]\n",
    "            comment_list+=[f\"初始化，利用定义reg的时候自带的\"]\n",
    "            comment_list+=[f\"包含a single 10bit rom or ram,9-bit wid\"]\n",
    "            gv.write_v.write_comment(comment_list)\n",
    "            para_list=[]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"clk\")]\n",
    "            para_list+=[(\"output\",\"reg\",\"\",\"degree_valid\")]\n",
    "            para_list+=[(\"output\",\"reg\",f\"[{8}:0]\",\"degree_random\")]\n",
    "            \n",
    "            module_name=f\"simple_degree_{self.k}\"\n",
    "            para_list=[]\n",
    "            para_list+=[\"input\",\"\",\"\",\"clk\"]\n",
    "            para_list+=[\"output\",\"reg\",\"[8:0]\",\"degree_random\"]\n",
    "            para_list+=[\"output\",\"reg\",\"\",\"degree_valid\"]\n",
    "            \n",
    "            \n",
    "\n",
    "            with gv.module_announcement(module_name,para_list):\n",
    "                #例化k个ram，并且给每个ram都写上\n",
    "                \n",
    "    \n",
    "    def __simple_mif(self,kinds):\n",
    "        '''\n",
    "        kinds==1,patent_rsd\n",
    "        kinds==2,lt_rsd\n",
    "        kinds==3,lt_isd\n",
    "\n",
    "\n",
    "        '''\n",
    "\n",
    "        k_wid=ceil(log2(self.k))\n",
    "        if kinds==1:\n",
    "            file_name=f\"patent_rsd_{self.k}\"\n",
    "            self.rsd.patent_rsd()\n",
    "        elif kinds==2:\n",
    "            file_name=f\"lt_rsd_{self.k}\"\n",
    "            self.rsd.lt_rsd()\n",
    "        elif kinds==3:\n",
    "            file_name=f\"lt_isd_{self.k}\"\n",
    "            self.rsd.lt_isd()\n",
    "        else:\n",
    "            raise Exception(\"invalid _kinds\")\n",
    "        ###简单的利用self.kind_density映射，当然因为每个都有9bit，所以会有空白是很正常的。\n",
    "        print(f\"生成的文件名称{file_name}.mif\")\n",
    "        print(f\"每一行的数据格式 空白*{9-k_wid}+{k_wid}\")\n",
    "        self.mif=mif_quartus(1024,9,file_name)\n",
    "        data=[]\n",
    "        count=0\n",
    "        for i in range(1024):\n",
    "            if i>self.rsd.kind_density[count]:\n",
    "                count+=1\n",
    "            data.append(self.rsd.kind_weight[count])\n",
    "        self.mif.generate(data)\n",
    "    def __get_kinds_precision(self,kinds):\n",
    "        '''\n",
    "        kinds==1,patent_rsd\n",
    "        kinds==2,lt_rsd\n",
    "        kinds==3,lt_isd\n",
    "\n",
    "\n",
    "        '''\n",
    "\n",
    "        if kinds==1:\n",
    "            self.rsd.patent_rsd()\n",
    "        elif kinds==2:\n",
    "            self.rsd.lt_rsd()\n",
    "        elif kinds==3:\n",
    "            self.rsd.lt_isd()\n",
    "        else:\n",
    "            raise Exception(\"invalid _kinds\")\n",
    "        kinds_need=len(self.rsd.kind_density)\n",
    "        kinds_need_wid=ceil(log2(kinds_need))\n",
    "        k_wid=ceil(log2(self.k))\n",
    "        ram_data_wid=9*1024//(2**kinds_need_wid)\n",
    "        self.precision=ram_data_wid-k_wid\n",
    "        ##下面是生成的ram的提示\n",
    "        print(\"需要生成一个ram\")\n",
    "        print(f\"ram的大小是2**{kinds_need_wid}*{ram_data_wid}\")\n",
    "        if self.precision>30:\n",
    "            print(\"self.precision 太长了，截取到30位精度，因为此时的k比较小\")\n",
    "            print(f\"所以ram的形式是 空白*{self.precision-30}+{self.precision}+{ k_wid}\")\n",
    "        elif self.precision>10:\n",
    "            print(\"self.precision 不需要截取\")\n",
    "            print(f\"所以ram的形式是 {self.precision}+{ k_wid}\")\n",
    "        else :\n",
    "            print(\"self.precision太短了，应该是可能取值的kinds太多了\")\n",
    "            print(\"建议用两个ram，来存放。具体请当都实现，暂时不考虑\")\n",
    "        \n",
    "        \n",
    "    \n",
    "        \n",
    "            \n",
    "\n",
    "    def generate_verilog(self,):\n",
    "        ##step1 选择一个lt分布，生成lt分布\n",
    "\n",
    "        self.__generate_degree_mif()###产生mif文件\n",
    "        self.__generate_degree_verilog()###例化这个rom，然后查找相应的可以使用的ram\n",
    "        self.__generate_x_verilog()##产生x这个随机数0,prime(k)-1。\n",
    "        self.__generate_y_verilog()## 产生y这个随机数1,prime(k)-1\n",
    "        ## 写进fifo,如果能写进去，就写进去，不能就扔掉。\n",
    "        ##速率主要是由degree产生来影响的。\n",
    "        #生成的mif文件主要要使用9*1024，18*512，\n",
    "        #所以要先根据k也就是kinds，来决定，精确度这个参数，然后再来决定。\n",
    "    def __generate_degree_mif(self,):\n",
    "        pass\n",
    "        \n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "output_type": "stream",
     "name": "stdout",
     "text": [
      "k  太小了，所以采用地址直接映射的办法。\n每一行的数据格式 空白*5+4\n"
     ]
    }
   ],
   "source": [
    "degr=degree_random(16,2)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [],
   "source": [
    "from write_verilog import *\n",
    "from math import *\n",
    "class ram_n_k:\n",
    "    def __init__(self,n,k,ram_name=\"source_ram\"):\n",
    "        '''\n",
    "        定义k是定义的source ram的数量，n代表代表的是n个ram并排使用来使bit_wid加宽，\n",
    "        因为在quartus 里面单口ram的最大位宽对应一个m9k是32位\n",
    "        如果使用32位的话，\n",
    "        这里的trick是address的大小是根据n*x=8 x=8/n x代表每个的地址线，\n",
    "        '''\n",
    "        if k//n!=k/n:\n",
    "            raise Exception(\"n and k is not match\")\n",
    "        self.n=n\n",
    "        self.k=k\n",
    "        self.module_name=\"source_ram_\"+f\"{self.n}_{self.k}\"\n",
    "        self.module_name_save=\"source_save_\"+f\"{self.n}_{self.k}\"\n",
    "        self.name=self.module_name+\".v\"\n",
    "        self.name_save=self.module_name_save+\".v\"\n",
    "        self.ram_wide=32\n",
    "        self.address=2\n",
    "        self.ram_name=ram_name\n",
    "        self.__generate_verilog_source_ram_n_k()\n",
    "        self.__generate_verilog_source_save_n_k()\n",
    "    def __generate_verilog_source_save_n_k(self,):\n",
    "        '''\n",
    "        生成verilog的接口\n",
    "        实现数据流和帧之间的对接\n",
    "        对于control 模块的接口\n",
    "        input sys_clk\n",
    "        input [7:0] data\n",
    "        input data_valid\n",
    "        input rst_n @这个rst对应下一次循环，让数据流重新开始\n",
    "\n",
    "        对于ram-n-k的接口\n",
    "        利用前面生成的ram_n_k的wr接口\n",
    "        output [m-1:0] source_ram_wren\n",
    "        output [address_wide_per_ram*n-1:0] source_ram_address\n",
    "        output [n*m*data_wide_per_ram-1：0] data\n",
    "        '''\n",
    "        name=self.name_save\n",
    "        n=self.n\n",
    "        k=self.k\n",
    "        m=k//n\n",
    "        ram_wide=self.ram_wide\n",
    "        address=self.address\n",
    "        address_wide_per_ram=n*address\n",
    "        data_wide_per_ram=n*self.ram_wide\n",
    "        with open(name,\"w\") as fd:\n",
    "            gv=verilog(fd)\n",
    "            para_list=[]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"sys_clk\")]\n",
    "            para_list+=[(\"input\",\"wire\",\"[7:0]\",\"data\")]\n",
    "\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"data_valid\")]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"rst_n\")]\n",
    "            para_list+=[(\"output\",\"wire\",f\"[{m-1}:0]\",\"source_ram_wren\")]\n",
    "            para_list+=[(\"output\",\"wire\",f\"[{address_wide_per_ram*n-1}:0]\",\"source_ram_address\")]\n",
    "            para_list+=[(\"output\",\"wire\",f\"[{n*data_wide_per_ram-1}:0]\",\"source_ram_data\")]\n",
    "            module_name_save=self.module_name_save\n",
    "            with gv.module_announcement(module_name_save,para_list):\n",
    "                comment_list=[]\n",
    "                comment_list+=[\"this is the modul for source _ram_save\"]\n",
    "                comment_list+=[f\"the data_wide is {32*n}\"]\n",
    "                comment_list+=[f\"total {k}  raw data packets packed into {k//n} ram \"]\n",
    "                comment_list+=[f\"input data is 8 bit wide\"]\n",
    "                gv.write_v.write_comment(comment_list)\n",
    "                '''\n",
    "                8个一组8个一组，到店就送进去，到了位宽就送进去            \n",
    "                '''\n",
    "                para_list=[]\n",
    "                para_list+=[(\"reg\",f\"[{ceil(log2(n))-1}:0]\",\"frame\")]####代表帧的序号从0-n-1循环\n",
    "                para_list+=[(\"reg\",f\"[{ceil(log2(m))-1}:0]\",\"ram_number\")]####代表从0-m-1循环\n",
    "                para_list+=[(\"reg\",f\"[{address_wide_per_ram-1}:0]\",\"address_reg\")]##公用的address就是不停的家\n",
    "                para_list+=[(\"reg\",f\"[{ceil(log2(5*188+4))-1}:0]\",\"byte_counter\")]\n",
    "                \n",
    "                para_list+=[(\"reg\",\"\",\"en\")]\n",
    "                para_list+=[(\"reg\",f\"[{data_wide_per_ram-1}:0]\",\"data_reg\")]##公用的data\n",
    "                para_list+=[(\"reg\",\"\",\"frame_finished\")]\n",
    "                \n",
    "                gv.write_v.write_parameter(para_list)\n",
    "\n",
    "               \n",
    "                ####最低的构成128bit的信号，也就是en信号产生\n",
    "                with gv.always_begin(\"posedge sys_clk\"):\n",
    "                    with gv.if_begin(\"!rst_n\"):\n",
    "                        connect_list=[]\n",
    "                        connect_list+=[(\"byte_counter\",f\"{ceil(log2(5*188+4))}'d0\")]\n",
    "                        connect_list+=[(\"en\",\"1'b0\")]\n",
    "                        connect_list+=[(\"frame_finished\",\"1'b0\")]\n",
    "                        gv.write_v.write_noblock(connect_list)\n",
    "                    with gv.else_if_begin(\"data_valid\"):\n",
    "                        connect_list=[]\n",
    "                        connect_list+=[(\"data_reg[7:0]\",\"data\")]\n",
    "                        connect_list+=[(f\"data_reg[{data_wide_per_ram-1}:8]\",f\"data_reg[{data_wide_per_ram-9}:0]\")]\n",
    "                        gv.write_v.write_noblock(connect_list)\n",
    "                        with gv.if_begin(f\"byte_counter=={ceil(log2(5*188+4))}'d{(5*188+4)-1}\"):\n",
    "                            ###frame wancheng \n",
    "                            connect_list=[]\n",
    "                            connect_list+=[(\"frame_finished\",\"1'b1\")]\n",
    "                            connect_list+=[(\"en\",\"1'b1\")]\n",
    "                            connect_list+=[(\"byte_counter\",f\"{ceil(log2(5*188+4))}'d0\")]\n",
    "                            gv.write_v.write_noblock(connect_list)\n",
    "                        with gv.else_if_begin(f\"byte_counter[{ceil(log2(data_wide_per_ram//8-1)-1)}:0]=={ceil(log2(data_wide_per_ram//8-1))}'d{data_wide_per_ram//8-1}\"):\n",
    "                            connect_list=[]\n",
    "                            connect_list+=[(\"frame_finished\",\"1'b0\")]\n",
    "                            connect_list+=[(\"en\",\"1'b1\")]\n",
    "                            connect_list+=[(\"byte_counter\",f\"byte_counter+1'b1\")]\n",
    "                            gv.write_v.write_noblock(connect_list)\n",
    "                            \n",
    "                        with gv.else_begin():\n",
    "                            connect_list=[]\n",
    "                            connect_list+=[(\"frame_finished\",\"1'b0\")]\n",
    "                            connect_list+=[(\"en\",\"1'b0\")]\n",
    "                            connect_list+=[(\"byte_counter\",f\"byte_counter+1'b1\")]\n",
    "                            gv.write_v.write_noblock(connect_list)\n",
    "                    with gv.else_begin():\n",
    "                        connect_list=[]\n",
    "                        connect_list+=[(\"frame_finished\",\"1'b0\")]\n",
    "                        connect_list+=[(\"en\",\"1'b0\")]\n",
    "                        \n",
    "                        gv.write_v.write_noblock(connect_list)\n",
    "\n",
    "                ###描述address_reg\n",
    "                with gv.always_begin(\"posedge sys_clk\"):\n",
    "                    with gv.if_begin(\"!rst_n\"):\n",
    "                        connect_list=[]\n",
    "                        connect_list+=[(\"address_reg\",f\"{address_wide_per_ram}'d0\")]\n",
    "                        \n",
    "                        gv.write_v.write_noblock(connect_list)\n",
    "                    with gv.else_if_begin(\"en\"):\n",
    "                        with gv.if_begin(\"frame_finished\"):\n",
    "                            connect_list=[]\n",
    "                            connect_list+=[(f\"address_reg[{address_wide_per_ram-1}:{address_wide_per_ram-ceil(log2(n))}]\",f\"address_reg[{address_wide_per_ram-1}:{address_wide_per_ram-ceil(log2(n))}]+1'd1\")]\n",
    "\n",
    "                            connect_list+=[(f\"address_reg[{address_wide_per_ram-1-ceil(log2(n))}:0]\",f\"{address_wide_per_ram-ceil(log2(n))}'d0\")]\n",
    "                            gv.write_v.write_noblock(connect_list)\n",
    "                        with gv.else_begin():\n",
    "                            connect_list=[]\n",
    "                            connect_list+=[(\"address_reg\",f\"address_reg+1'b1\")]\n",
    "                            gv.write_v.write_noblock(connect_list)\n",
    "\n",
    "                ##描述ram的number的\n",
    "                with gv.always_begin(\"posedge sys_clk\"):\n",
    "                    with gv.if_begin(\"!rst_n\"):\n",
    "                        connect_list=[]\n",
    "                        connect_list+=[(\"ram_number\",f\"{ceil(log2(m))}'d0\")]\n",
    "                        gv.write_v.write_noblock(connect_list)\n",
    "                    with gv.else_if_begin(f\"(frame_finished==1'b1)&&(address_reg[{address_wide_per_ram-1}:{address_wide_per_ram-ceil(log2(n))}]=={ceil(log2(n))}'d{n-1})\"):\n",
    "                        connect_list=[]\n",
    "                        connect_list+=[(\"ram_number\",\"ram_number+1'b1\")]\n",
    "                        gv.write_v.write_noblock(connect_list)\n",
    "                    \n",
    "                ##开始连线\n",
    "                connect_list=[]\n",
    "                ###连data\n",
    "\n",
    "                connect_list+=[(\"source_ram_data\",\"{\"+','.join([\"data_reg\"]*m)+\"}\")]\n",
    "                connect_list+=[(\"source_ram_address\",\"{\"+','.join([\"address_reg\"]*m)+\"}\")]\n",
    "                for i in range(m):\n",
    "                    connect_list+=[(f\"source_ram_wren[{i}]\",f\"(en&&(ram_number=={ceil(log2(m))}'d{i}))\")]\n",
    "\n",
    "                gv.write_v.write_wire_connect(connect_list)\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "    def __generate_verilog_source_ram_n_k(self,):\n",
    "        '''\n",
    "        生成verilog的接口\n",
    "        input [n*m*data_wide_per_ram-1：0] data\n",
    "        input [m-1：0] wren\n",
    "        input [m-1：0] rden\n",
    "        input [address_wide_per_ram*n--1:0] address\n",
    "        input clk\n",
    "        output [n*m*data_wide_per_ram-1：0] q\n",
    "\n",
    "\n",
    "\n",
    "        '''\n",
    "        name=self.name\n",
    "        n=self.n\n",
    "        k=self.k\n",
    "        m=k//n\n",
    "        ram_wide=self.ram_wide\n",
    "        address=self.address\n",
    "        address_wide_per_ram=n*address\n",
    "        data_wide_per_ram=n*self.ram_wide\n",
    "        with open(name,\"w\") as fd:\n",
    "            gv=verilog(fd)\n",
    "            para_list=[]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"ram_clk\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{n*m*ram_wide-1}:0]\",\"data\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{m-1}:0]\",\"wren\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{m-1}:0]\",\"rden\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{address*m*n-1}:0]\",\"address\")]\n",
    "            para_list+=[(\"output\",\"wire\",f\"[{n*m*ram_wide-1}:0]\",\"q\")]\n",
    "            module_name=self.module_name\n",
    "            with gv.module_announcement(module_name,para_list):\n",
    "                comment_list=[]\n",
    "                comment_list+=[\"this is the modul for source _ram\"]\n",
    "                comment_list+=[f\"the data_wide is {32*n}\"]\n",
    "                comment_list+=[f\"total {k}  raw data packets packed into {k//n} ram \"]\n",
    "                gv.write_v.write_comment(comment_list)\n",
    "                for i in range(k//n):\n",
    "                    ram_para_list=[]\n",
    "                    ram_para_list+=[(\"clock\",f\"ram_clk\")]\n",
    "                    ram_para_list+=[(\"data\",f\"data[{(i+1)*data_wide_per_ram-1}:{i*data_wide_per_ram}]\")]\n",
    "                    ram_para_list+=[(\"wren\",f\"wren[{i}]\")]\n",
    "                    ram_para_list+=[(\"address\",f\"address[{(i+1)*address_wide_per_ram-1}:{i*address_wide_per_ram}]\")]\n",
    "                    ram_para_list+=[(\"rden\",f\"rden[{i}]\")]\n",
    "                    ram_para_list+=[(\"q\",f\"q[{(i+1)*data_wide_per_ram-1}:{i*data_wide_per_ram}]\")]\n",
    "                    \n",
    "                    with gv.module_inst(self.ram_name,f\"_{i}\",ram_para_list):\n",
    "                        pass\n",
    "\n",
    "        \n",
    "\n",
    "\n",
    "class tx_fifo_n:\n",
    "    def __init__(self,n):\n",
    "        '''\n",
    "        例化n个 8*1024的fifo\n",
    "        '''\n",
    "\n",
    "        self.n=n\n",
    "\n",
    "        self.__generate_verilog_fifo_n()\n",
    "    def __generate_verilog_fifo_n(self,):\n",
    "        n=self.n\n",
    "        file_name=f\"tx_fifo_{n}.v\"\n",
    "        module_name=f\"tx_fifo_{n}\"\n",
    "        comment_list=[]\n",
    "        comment_list+=[f\"this is {n} fifo inst \"]\n",
    "        comment_list+=[\"fifo is 8bit-wide and 1024-deep with aclr sys with wrclk\"]\n",
    "        wide=8\n",
    "        deep=1024\n",
    "        address_wide=10\n",
    "        with open (file_name,\"w\") as fd:\n",
    "            gv=verilog(fd)\n",
    "            gv.write_v.write_comment(comment_list)\n",
    "            para_list=[]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"wrclk\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{n-1}:0]\",\"wrreq\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{n*8-1}:0]\",\"data\")]\n",
    "            para_list+=[(\"output\",\"wire\",f\"[{n-1}:0]\",\"wrempty\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{n-1}:0]\",\"rdreq\")]\n",
    "            para_list+=[(\"input\",\"wire\",\"\",\"rdclk\")]\n",
    "            para_list+=[(\"output\",\"wire\",f\"[{n*8-1}:0]\",\"q\")]\n",
    "            para_list+=[(\"output\",\"wire\",f\"[{n*10-1}:0]\",\"rdusedw\")]\n",
    "            para_list+=[(\"input\",\"wire\",f\"[{n-1}:0]\",\"aclr\")]\n",
    "            with gv.module_announcement(module_name,para_list):\n",
    "                for i in range(n):\n",
    "                    name=\"tx_fifo\"\n",
    "                    name_append=f\"_{i}\"\n",
    "                    para_list=[]\n",
    "                    para_list+=[(\"aclr\",f\"aclr[{i}]\")]\n",
    "                    para_list+=[(\"data\",f\"data[{8*(i+1)-1}:{8*i}]\")]\n",
    "                    para_list+=[(\"rdclk\",\"rdclk\")]\n",
    "                    para_list+=[(\"rdreq\",f\"rdreq[{i}]\")]\n",
    "                    para_list+=[(\"wrclk\",\"wrclk\")]\n",
    "                    para_list+=[(\"wrreq\",f\"wrreq[{i}]\")]\n",
    "                    para_list+=[(\"q\",f\"q[{8*(i+1)-1}:{8*i}]\")]\n",
    "                    para_list+=[(\"rdusedw\",f\"rdusedw[{10*(i+1)-1}:{10*i}]\")]\n",
    "                    para_list+=[(\"wrempty\",f\"wrempty[{i}]\")]\n",
    "                    with gv.module_inst(name,name_append,para_list):\n",
    "                        pass\n",
    "\n",
    "\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "ram_gg=ram_n_k(4,16)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [],
   "source": [
    "fifo_n=tx_fifo_n(4)"
   ]
  }
 ]
}