# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../course-lab_4-1/testbench/counter_la_fir/counter_la_fir_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
