v 20130925 2
C 40000 40000 0 0 0 title-bordered-letter.sym
{
T 44600 40100 5 8 1 1 0 0 1
title=DRONE LASER TAG MODULE
T 48600 40100 5 8 1 1 0 0 1
date=11/04/17
T 49600 40100 5 8 1 1 0 0 1
version=1.0
}
C 44450 44350 1 0 0 MAX7456.sym
{
T 47700 47350 5 6 0 0 0 0 1
device=MAX7456
T 44550 47175 5 6 1 1 0 0 1
refdes=U1
T 47695 47195 5 6 0 0 0 0 1
symversion=1.0
T 47700 46900 5 6 0 0 0 0 1
footprint=TSSOP-4.4-20
}
C 46300 41100 1 0 0 ATtiny841-SSU.sym
{
T 49550 44100 5 6 0 0 0 0 1
device=ATtiny841
T 46400 42925 5 6 1 1 0 0 1
refdes=U2
T 49545 43945 5 6 0 0 0 0 1
symversion=1.0
T 49550 43650 5 6 0 0 0 0 1
footprint=SOIC-0.150-14
}
C 40950 44400 1 0 0 connector-6x1.sym
{
T 40950 46650 5 6 0 0 0 0 1
device=CONNECTOR_6x1
T 41000 45825 5 6 1 1 0 0 1
refdes=J1
T 41075 44475 5 6 1 1 0 5 1
value=FTDI
T 40950 46345 5 6 0 0 0 0 1
footprint=unknown
T 40950 46495 5 6 0 0 0 0 1
symversion=1.0
}
C 48200 46050 1 90 0 capacitor-polarized.sym
{
T 46750 46050 5 6 0 0 90 0 1
device=POLARIZED_CAPACITOR
T 47900 45750 5 6 1 1 90 0 1
refdes=C1
T 46900 46050 5 6 0 0 90 0 1
symversion=1.1
T 48500 46050 5 10 0 1 90 0 1
footprint=none
T 48050 45750 5 6 1 1 90 0 1
value=0.1u
T 47190 46060 5 6 0 0 90 0 1
footprint=unknown
}
C 48700 46250 1 90 0 capacitor-polarized.sym
{
T 47250 46250 5 6 0 0 90 0 1
device=POLARIZED_CAPACITOR
T 48400 46600 5 6 1 1 90 0 1
refdes=C2
T 47400 46250 5 6 0 0 90 0 1
symversion=1.1
T 49000 46250 5 10 0 1 90 0 1
footprint=none
T 48550 46600 5 6 1 1 90 0 1
value=0.1u
T 47690 46260 5 6 0 0 90 0 1
footprint=unknown
}
C 49200 46300 1 90 0 resistor.sym
{
T 47450 46300 5 6 0 0 90 0 1
device=RESISTOR
T 48900 46550 5 6 1 1 90 0 1
refdes=R1
T 49000 46545 5 6 1 1 90 0 1
value=75
T 47900 46295 5 6 0 0 90 0 1
footprint=unknown
T 47600 46295 5 6 0 0 90 0 1
symversion=1.0
}
C 46650 45000 1 0 0 resistor.sym
{
T 46650 46750 5 6 0 0 0 0 1
device=RESISTOR
T 46900 45300 5 6 1 1 0 0 1
refdes=R2
T 46895 45150 5 6 1 1 0 0 1
value=75
T 46645 46300 5 6 0 0 0 0 1
footprint=unknown
T 46645 46600 5 6 0 0 0 0 1
symversion=1.0
}
C 46700 46800 1 0 0 capacitor.sym
{
T 46700 48350 5 6 0 0 0 0 1
device=CAPACITOR
T 47050 47100 5 6 1 1 0 0 1
refdes=C3
T 46700 48200 5 6 0 0 0 0 1
symversion=1.0
T 47050 46945 5 6 1 1 0 0 1
value=0.1u
T 46700 47895 5 6 0 0 0 0 1
footprint=unknown
}
C 46600 45500 1 0 0 capacitor.sym
{
T 46600 47050 5 6 0 0 0 0 1
device=CAPACITOR
T 46950 45800 5 6 1 1 0 0 1
refdes=C4
T 46600 46900 5 6 0 0 0 0 1
symversion=1.0
T 46950 45645 5 6 1 1 0 0 1
value=0.1u
T 46600 46595 5 6 0 0 0 0 1
footprint=unknown
}
C 46100 46800 1 0 0 capacitor.sym
{
T 46100 48350 5 6 0 0 0 0 1
device=CAPACITOR
T 46450 47100 5 6 1 1 0 0 1
refdes=C5
T 46100 48200 5 6 0 0 0 0 1
symversion=1.0
T 46450 46945 5 6 1 1 0 0 1
value=0.1u
T 46100 47895 5 6 0 0 0 0 1
footprint=unknown
}
C 43850 46500 1 0 1 capacitor.sym
{
T 43850 48050 5 6 0 0 0 6 1
device=CAPACITOR
T 43500 46800 5 6 1 1 0 7 1
refdes=C6
T 43850 47900 5 6 0 0 0 6 1
symversion=1.0
T 43500 46695 5 6 1 1 0 7 1
value=0.1u
T 43850 47595 5 6 0 0 0 6 1
footprint=unknown
}
C 44450 46500 1 90 0 crystal.sym
{
T 42950 46500 5 6 0 0 90 0 1
device=CRYSTAL
T 44200 46750 5 6 1 1 0 3 1
refdes=XTAL1
T 43100 46500 5 6 0 0 90 0 1
symversion=1.0
T 43400 46500 5 6 0 0 90 0 1
footprint=unknown
}
C 45900 47300 1 0 0 1-wire-source-+5v.sym
{
T 45900 48495 5 6 0 0 0 0 1
symversion=1.0
T 45900 48800 5 6 0 0 0 0 1
device=none
T 45900 48350 5 6 0 0 0 0 1
footprint=none
}
C 46750 46600 1 0 0 gnd.sym
{
T 46750 47650 5 6 0 0 0 0 1
symversion=1.0
T 46750 47950 5 6 0 0 0 0 1
device=none
T 46750 47350 5 6 0 0 0 0 1
footprint=none
}
C 46650 44800 1 0 0 gnd.sym
{
T 46650 45850 5 6 0 0 0 0 1
symversion=1.0
T 46650 46150 5 6 0 0 0 0 1
device=none
T 46650 45550 5 6 0 0 0 0 1
footprint=none
}
N 44450 46400 43950 46400 4
N 43950 46400 43950 46600 4
N 44450 47000 43700 47000 4
C 43600 46300 1 0 0 gnd.sym
{
T 43600 47350 5 6 0 0 0 0 1
symversion=1.0
T 43600 47650 5 6 0 0 0 0 1
device=none
T 43600 47050 5 6 0 0 0 0 1
footprint=none
}
C 43600 47000 1 0 0 1-wire-source-+5v.sym
{
T 43600 48195 5 6 0 0 0 0 1
symversion=1.0
T 43600 48500 5 6 0 0 0 0 1
device=none
T 43600 48050 5 6 0 0 0 0 1
footprint=none
}
N 46850 46800 46250 46800 4
N 46850 47300 46000 47300 4
N 46000 47300 46000 46800 4
N 46000 46800 45700 46800 4
N 45700 47000 46000 47000 4
C 49200 46350 1 0 0 input-output.sym
{
T 49200 47500 5 6 0 0 0 0 1
device=none
T 49200 47350 5 6 0 0 0 0 1
symversion=1.0
T 49200 47200 5 6 0 0 0 0 1
footprint=none
T 49450 46400 5 4 1 1 0 1 1
net=VOUT:1
}
N 45700 46200 47700 46200 4
N 45700 46400 48200 46400 4
C 46750 45450 1 0 0 input-output.sym
{
T 46750 46600 5 6 0 0 0 0 1
device=none
T 46750 46450 5 6 0 0 0 0 1
symversion=1.0
T 46750 46300 5 6 0 0 0 0 1
footprint=none
T 47000 45500 5 4 1 1 0 1 1
net=VIN:1
}
N 46750 46000 45700 46000 4
C 45700 45750 1 0 0 input-output.sym
{
T 45700 46900 5 6 0 0 0 0 1
device=none
T 45700 46750 5 6 0 0 0 0 1
symversion=1.0
T 45700 46600 5 6 0 0 0 0 1
footprint=none
T 45950 45800 5 4 1 1 0 1 1
net=RESET:1
}
N 48700 46400 48700 46200 4
N 48700 46200 48200 46200 4
C 44250 44400 1 0 0 gnd.sym
{
T 44250 45450 5 6 0 0 0 0 1
symversion=1.0
T 44250 45750 5 6 0 0 0 0 1
device=none
T 44250 45150 5 6 0 0 0 0 1
footprint=none
}
C 45700 44400 1 0 0 gnd.sym
{
T 45700 45450 5 6 0 0 0 0 1
symversion=1.0
T 45700 45750 5 6 0 0 0 0 1
device=none
T 45700 45150 5 6 0 0 0 0 1
footprint=none
}
N 44350 44600 44450 44600 4
N 45800 44600 45800 44800 4
N 45800 44800 45700 44800 4
N 45700 44600 45800 44600 4
C 44450 45750 1 0 1 input-output.sym
{
T 44450 46900 5 6 0 0 0 6 1
device=none
T 44450 46750 5 6 0 0 0 6 1
symversion=1.0
T 44450 46600 5 6 0 0 0 6 1
footprint=none
T 44200 45800 5 4 1 1 0 7 1
net=CS0:1
}
C 44450 45550 1 0 1 input-output.sym
{
T 44450 46700 5 6 0 0 0 6 1
device=none
T 44450 46550 5 6 0 0 0 6 1
symversion=1.0
T 44450 46400 5 6 0 0 0 6 1
footprint=none
T 44200 45600 5 4 1 1 0 7 1
net=MOSI:1
}
C 44450 45350 1 0 1 input-output.sym
{
T 44450 46500 5 6 0 0 0 6 1
device=none
T 44450 46350 5 6 0 0 0 6 1
symversion=1.0
T 44450 46200 5 6 0 0 0 6 1
footprint=none
T 44200 45400 5 4 1 1 0 7 1
net=SCK:1
}
C 44450 45150 1 0 1 input-output.sym
{
T 44450 46300 5 6 0 0 0 6 1
device=none
T 44450 46150 5 6 0 0 0 6 1
symversion=1.0
T 44450 46000 5 6 0 0 0 6 1
footprint=none
T 44200 45200 5 4 1 1 0 7 1
net=MISO:1
}
C 45850 43350 1 0 0 1-wire-source-+5v.sym
{
T 45850 44545 5 6 0 0 0 0 1
symversion=1.0
T 45850 44850 5 6 0 0 0 0 1
device=none
T 45850 44400 5 6 0 0 0 0 1
footprint=none
}
C 46100 41150 1 0 0 gnd.sym
{
T 46100 42200 5 6 0 0 0 0 1
symversion=1.0
T 46100 42500 5 6 0 0 0 0 1
device=none
T 46100 41900 5 6 0 0 0 0 1
footprint=none
}
N 46300 41350 46200 41350 4
C 45150 41750 1 0 0 resistor.sym
{
T 45150 43500 5 6 0 0 0 0 1
device=RESISTOR
T 45400 42050 5 6 1 1 0 0 1
refdes=R4
T 45395 41900 5 6 1 1 0 0 1
value=10k
T 45145 43050 5 6 0 0 0 0 1
footprint=unknown
T 45145 43350 5 6 0 0 0 0 1
symversion=1.0
}
C 45150 42250 1 0 0 1-wire-source-+5v.sym
{
T 45150 43445 5 6 0 0 0 0 1
symversion=1.0
T 45150 43750 5 6 0 0 0 0 1
device=none
T 45150 43300 5 6 0 0 0 0 1
footprint=none
}
C 45250 41700 1 0 1 input-output.sym
{
T 45250 42850 5 6 0 0 0 6 1
device=none
T 45250 42700 5 6 0 0 0 6 1
symversion=1.0
T 45250 42550 5 6 0 0 0 6 1
footprint=none
T 45000 41750 5 4 1 1 0 7 1
net=RESET:1
}
N 45250 41750 46300 41750 4
C 46100 42850 1 0 1 capacitor.sym
{
T 46100 44400 5 6 0 0 0 6 1
device=CAPACITOR
T 45750 43150 5 6 1 1 0 6 1
refdes=C7
T 46100 44250 5 6 0 0 0 6 1
symversion=1.0
T 45750 42995 5 6 1 1 0 6 1
value=0.1u
T 46100 43945 5 6 0 0 0 6 1
footprint=unknown
}
C 45850 42650 1 0 0 gnd.sym
{
T 45850 43700 5 6 0 0 0 0 1
symversion=1.0
T 45850 44000 5 6 0 0 0 0 1
device=none
T 45850 43400 5 6 0 0 0 0 1
footprint=none
}
N 46300 42750 46200 42750 4
N 46200 42750 46200 43350 4
N 46200 43350 45950 43350 4
C 48350 42700 1 0 0 input-output.sym
{
T 48350 43850 5 6 0 0 0 0 1
device=none
T 48350 43700 5 6 0 0 0 0 1
symversion=1.0
T 48350 43550 5 6 0 0 0 0 1
footprint=none
T 48600 42750 5 4 1 1 0 1 1
net=MISO:1
}
C 48350 41500 1 0 0 input-output.sym
{
T 48350 42650 5 6 0 0 0 0 1
device=none
T 48350 42500 5 6 0 0 0 0 1
symversion=1.0
T 48350 42350 5 6 0 0 0 0 1
footprint=none
T 48600 41550 5 4 1 1 0 1 1
net=MOSI:1
}
C 48350 42100 1 0 0 input-output.sym
{
T 48350 43250 5 6 0 0 0 0 1
device=none
T 48350 43100 5 6 0 0 0 0 1
symversion=1.0
T 48350 42950 5 6 0 0 0 0 1
footprint=none
T 48600 42150 5 4 1 1 0 1 1
net=SCK:1
}
C 48350 42300 1 0 0 input-output.sym
{
T 48350 43450 5 6 0 0 0 0 1
device=none
T 48350 43300 5 6 0 0 0 0 1
symversion=1.0
T 48350 43150 5 6 0 0 0 0 1
footprint=none
T 48600 42350 5 4 1 1 0 1 1
net=CS0:1
}
C 46300 41900 1 0 1 input-output.sym
{
T 46300 43050 5 6 0 0 0 6 1
device=none
T 46300 42900 5 6 0 0 0 6 1
symversion=1.0
T 46300 42750 5 6 0 0 0 6 1
footprint=none
T 46050 41950 5 4 1 1 0 7 1
net=RXI:1
}
C 48350 41300 1 0 0 input-output.sym
{
T 48350 42450 5 6 0 0 0 0 1
device=none
T 48350 42300 5 6 0 0 0 0 1
symversion=1.0
T 48350 42150 5 6 0 0 0 0 1
footprint=none
T 48600 41350 5 4 1 1 0 1 1
net=TXO:1
}
T 40900 45650 9 6 1 0 0 7 1
GND
T 40900 45450 9 6 1 0 0 7 1
CTS
T 40900 45250 9 6 1 0 0 7 1
VCC
T 40900 45050 9 6 1 0 0 7 1
TXO
T 40900 44850 9 6 1 0 0 7 1
RXI
T 40900 44650 9 6 1 0 0 7 1
DTR
C 41300 45000 1 0 0 input-output.sym
{
T 41300 46150 5 6 0 0 0 0 1
device=none
T 41300 46000 5 6 0 0 0 0 1
symversion=1.0
T 41300 45850 5 6 0 0 0 0 1
footprint=none
T 41550 45050 5 4 1 1 0 1 1
net=TXO:1
}
C 41300 44800 1 0 0 input-output.sym
{
T 41300 45950 5 6 0 0 0 0 1
device=none
T 41300 45800 5 6 0 0 0 0 1
symversion=1.0
T 41300 45650 5 6 0 0 0 0 1
footprint=none
T 41550 44850 5 4 1 1 0 1 1
net=RXI:1
}
C 41300 44600 1 0 0 input-output.sym
{
T 41300 45750 5 6 0 0 0 0 1
device=none
T 41300 45600 5 6 0 0 0 0 1
symversion=1.0
T 41300 45450 5 6 0 0 0 0 1
footprint=none
T 41550 44650 5 4 1 1 0 1 1
net=DTR:1
}
C 41500 45250 1 0 0 1-wire-source-+5v.sym
{
T 41500 46445 5 6 0 0 0 0 1
symversion=1.0
T 41500 46750 5 6 0 0 0 0 1
device=none
T 41500 46300 5 6 0 0 0 0 1
footprint=none
}
C 41300 44350 1 0 0 gnd.sym
{
T 41300 45400 5 6 0 0 0 0 1
symversion=1.0
T 41300 45700 5 6 0 0 0 0 1
device=none
T 41300 45100 5 6 0 0 0 0 1
footprint=none
}
N 41400 44550 41400 45650 4
N 41400 45650 41300 45650 4
N 41300 45450 41400 45450 4
N 41600 45250 41300 45250 4
C 40750 42250 1 0 0 led.sym
{
T 40750 43750 5 6 0 0 0 0 1
device=LED
T 41100 42500 5 6 1 1 0 0 1
refdes=D1
T 40750 43600 5 6 0 0 0 0 1
symversion=1.0
T 40750 43300 5 6 0 0 0 0 1
footprint=unknown
T 41100 42350 5 6 1 1 0 0 1
value=IR
}
C 40750 41750 1 0 0 resistor.sym
{
T 40750 43500 5 6 0 0 0 0 1
device=RESISTOR
T 41000 42050 5 6 1 1 0 0 1
refdes=R5
T 40995 41900 5 6 1 1 0 0 1
value=560
T 40745 43050 5 6 0 0 0 0 1
footprint=unknown
T 40745 43350 5 6 0 0 0 0 1
symversion=1.0
}
C 40750 41550 1 0 0 gnd.sym
{
T 40750 42600 5 6 0 0 0 0 1
symversion=1.0
T 40750 42900 5 6 0 0 0 0 1
device=none
T 40750 42300 5 6 0 0 0 0 1
footprint=none
}
C 48350 42500 1 0 0 input-output.sym
{
T 48350 43650 5 6 0 0 0 0 1
device=none
T 48350 43500 5 6 0 0 0 0 1
symversion=1.0
T 48350 43350 5 6 0 0 0 0 1
footprint=none
T 48600 42550 5 4 1 1 0 1 1
net=IR_SEND:1
}
C 40850 42700 1 0 0 input-output.sym
{
T 40850 43850 5 6 0 0 0 0 1
device=none
T 40850 43700 5 6 0 0 0 0 1
symversion=1.0
T 40850 43550 5 6 0 0 0 0 1
footprint=none
T 41100 42750 5 4 1 1 0 1 1
net=IR_SEND:1
}
C 43350 41600 1 0 1 transistor-PNP.sym
{
T 42950 41950 5 6 1 1 0 6 1
refdes=Q1
T 43346 42906 5 6 0 0 0 6 1
footprint=unknown
T 42950 41800 5 6 1 1 0 6 1
device=IR_RECV
T 43350 43200 5 6 0 0 0 6 1
symversion=1.0
}
C 42900 41400 1 0 0 gnd.sym
{
T 42900 42450 5 6 0 0 0 0 1
symversion=1.0
T 42900 42750 5 6 0 0 0 0 1
device=none
T 42900 42150 5 6 0 0 0 0 1
footprint=none
}
C 42900 42700 1 0 0 1-wire-source-+5v.sym
{
T 42900 43895 5 6 0 0 0 0 1
symversion=1.0
T 42900 44200 5 6 0 0 0 0 1
device=none
T 42900 43750 5 6 0 0 0 0 1
footprint=none
}
C 43350 41850 1 0 0 input-output.sym
{
T 43350 43000 5 6 0 0 0 0 1
device=none
T 43350 42850 5 6 0 0 0 0 1
symversion=1.0
T 43350 42700 5 6 0 0 0 0 1
footprint=none
T 43600 41900 5 4 1 1 0 1 1
net=IR_RECV:1
}
C 42900 42200 1 0 0 resistor.sym
{
T 42900 43950 5 6 0 0 0 0 1
device=RESISTOR
T 43150 42500 5 6 1 1 0 0 1
refdes=R6
T 43145 42350 5 6 1 1 0 0 1
value=1 Ω
T 42895 43500 5 6 0 0 0 0 1
footprint=unknown
T 42895 43800 5 6 0 0 0 0 1
symversion=1.0
}
C 42350 41850 1 0 1 capacitor.sym
{
T 42350 43400 5 6 0 0 0 6 1
device=CAPACITOR
T 42000 42150 5 6 1 1 0 6 1
refdes=C8
T 42350 43250 5 6 0 0 0 6 1
symversion=1.0
T 42000 41995 5 6 1 1 0 6 1
value=0.1u
T 42350 42945 5 6 0 0 0 6 1
footprint=unknown
}
N 42200 42350 42200 42700 4
N 42200 42700 43000 42700 4
N 42200 41850 42200 41600 4
N 42200 41600 43000 41600 4
C 46300 42300 1 0 1 input-output.sym
{
T 46300 43450 5 6 0 0 0 6 1
device=none
T 46300 43300 5 6 0 0 0 6 1
symversion=1.0
T 46300 43150 5 6 0 0 0 6 1
footprint=none
T 46050 42350 5 4 1 1 0 7 1
net=IR_RECV:1
}
C 48350 41900 1 0 0 input-output.sym
{
T 48350 43050 5 6 0 0 0 0 1
device=none
T 48350 42900 5 6 0 0 0 0 1
symversion=1.0
T 48350 42750 5 6 0 0 0 0 1
footprint=none
T 48600 41950 5 4 1 1 0 1 1
net=FC_RXI:1
}
C 48350 41700 1 0 0 input-output.sym
{
T 48350 42850 5 6 0 0 0 0 1
device=none
T 48350 42700 5 6 0 0 0 0 1
symversion=1.0
T 48350 42550 5 6 0 0 0 0 1
footprint=none
T 48600 41750 5 4 1 1 0 1 1
net=FC_TXO:1
}
C 46300 42100 1 0 1 input-output.sym
{
T 46300 43250 5 6 0 0 0 6 1
device=none
T 46300 43100 5 6 0 0 0 6 1
symversion=1.0
T 46300 42950 5 6 0 0 0 6 1
footprint=none
T 46050 42150 5 4 1 1 0 7 1
net=STATUS:1
}
C 49000 44100 1 0 0 led.sym
{
T 49000 45600 5 6 0 0 0 0 1
device=LED
T 49300 44300 5 6 1 1 0 0 1
refdes=D2
T 49000 45450 5 6 0 0 0 0 1
symversion=1.0
T 49000 45150 5 6 0 0 0 0 1
footprint=unknown
}
C 49000 43600 1 0 0 resistor.sym
{
T 49000 45350 5 6 0 0 0 0 1
device=RESISTOR
T 49250 43900 5 6 1 1 0 0 1
refdes=R7
T 49245 43750 5 6 1 1 0 0 1
value=1 Ω
T 48995 44900 5 6 0 0 0 0 1
footprint=unknown
T 48995 45200 5 6 0 0 0 0 1
symversion=1.0
}
C 49000 43400 1 0 0 gnd.sym
{
T 49000 44450 5 6 0 0 0 0 1
symversion=1.0
T 49000 44750 5 6 0 0 0 0 1
device=none
T 49000 44150 5 6 0 0 0 0 1
footprint=none
}
C 49100 44550 1 0 0 input-output.sym
{
T 49100 45700 5 6 0 0 0 0 1
device=none
T 49100 45550 5 6 0 0 0 0 1
symversion=1.0
T 49100 45400 5 6 0 0 0 0 1
footprint=none
T 49350 44600 5 4 1 1 0 1 1
net=STATUS:1
}
C 42400 44400 1 0 0 connector-3x1.sym
{
T 42400 45950 5 6 0 0 0 0 1
device=CONNECTOR_3x1
T 42450 45225 5 6 1 1 0 0 1
refdes=J2
T 42525 44475 5 6 1 1 0 5 1
value=FC
T 42400 45645 5 6 0 0 0 0 1
footprint=unknown
T 42400 45795 5 6 0 0 0 0 1
symversion=1.0
}
C 42750 44350 1 0 0 gnd.sym
{
T 42750 45400 5 6 0 0 0 0 1
symversion=1.0
T 42750 45700 5 6 0 0 0 0 1
device=none
T 42750 45100 5 6 0 0 0 0 1
footprint=none
}
C 42950 44800 1 0 0 input-output.sym
{
T 42950 45950 5 6 0 0 0 0 1
device=none
T 42950 45800 5 6 0 0 0 0 1
symversion=1.0
T 42950 45650 5 6 0 0 0 0 1
footprint=none
T 43200 44850 5 4 1 1 0 1 1
net=FC_RXI:1
}
C 42950 44600 1 0 0 input-output.sym
{
T 42950 45750 5 6 0 0 0 0 1
device=none
T 42950 45600 5 6 0 0 0 0 1
symversion=1.0
T 42950 45450 5 6 0 0 0 0 1
footprint=none
T 43200 44650 5 4 1 1 0 1 1
net=FC_TXO:1
}
N 42750 45050 42850 45050 4
N 42850 45050 42850 44550 4
N 42950 44850 42750 44850 4
N 42950 44650 42750 44650 4
C 41900 43550 1 0 0 capacitor.sym
{
T 41900 45100 5 6 0 0 0 0 1
device=CAPACITOR
T 42250 43850 5 6 1 1 0 0 1
refdes=C9
T 41900 44950 5 6 0 0 0 0 1
symversion=1.0
T 42250 43695 5 6 1 1 0 0 1
value=1 F
T 41900 44645 5 6 0 0 0 0 1
footprint=unknown
}
