

================================================================
== Vivado HLS Report for 'write_r'
================================================================
* Date:           Wed Dec 28 18:55:45 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        softmax
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.173|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2096644|    3|  2096644|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |    0|  2096641|         3|          1|          1| 0 ~ 2096640 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.17>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_V_0_1_i = alloca i128"   --->   Operation 7 'alloca' 'temp_V_0_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_V_1_1_i = alloca i128"   --->   Operation 8 'alloca' 'temp_V_1_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_V_2_1_i = alloca i128"   --->   Operation 9 'alloca' 'temp_V_2_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_V_3_1_i = alloca i128"   --->   Operation 10 'alloca' 'temp_V_3_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%tmp_V = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @in_write_n_V_V)" [top_incremental.cpp:618]   --->   Operation 11 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%tmp_V_1_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_write_iter_c_V_V)" [top_incremental.cpp:619]   --->   Operation 12 'read' 'tmp_V_1_0' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%N_r = trunc i96 %tmp_V to i32" [top_incremental.cpp:620]   --->   Operation 13 'trunc' 'N_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%NN_c_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V, i32 32, i32 63)" [top_incremental.cpp:621]   --->   Operation 14 'partselect' 'NN_c_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%NN_c_2_cast_i = call i6 @_ssdm_op_PartSelect.i6.i96.i32.i32(i96 %tmp_V, i32 32, i32 37)" [top_incremental.cpp:633]   --->   Operation 15 'partselect' 'NN_c_2_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%unquant_N = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V, i32 64, i32 95)" [top_incremental.cpp:622]   --->   Operation 16 'partselect' 'unquant_N' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4 = call i26 @_ssdm_op_PartSelect.i26.i96.i32.i32(i96 %tmp_V, i32 38, i32 63)" [top_incremental.cpp:627]   --->   Operation 17 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.03ns)   --->   "%icmp = icmp eq i26 %tmp_4, 0" [top_incremental.cpp:627]   --->   Operation 18 'icmp' 'icmp' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%tmp_2_i = icmp eq i6 %NN_c_2_cast_i, 0" [top_incremental.cpp:631]   --->   Operation 19 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.01ns)   --->   "%tmp_3_i = add i32 64, %NN_c_2" [top_incremental.cpp:637]   --->   Operation 20 'add' 'tmp_3_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%tmp_1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_3_i, i32 6, i32 31)" [top_incremental.cpp:637]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%NN_c = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_1, i6 0)" [top_incremental.cpp:637]   --->   Operation 22 'bitconcatenate' 'NN_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp4 = select i1 %icmp, i32 64, i32 %NN_c" [top_incremental.cpp:637]   --->   Operation 23 'select' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp5 = xor i1 %icmp, true" [top_incremental.cpp:627]   --->   Operation 24 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp6 = and i1 %tmp_2_i, %sel_tmp5" [top_incremental.cpp:631]   --->   Operation 25 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns) (out node of the LUT)   --->   "%val_assign = select i1 %sel_tmp6, i32 %NN_c_2, i32 %sel_tmp4" [top_incremental.cpp:637]   --->   Operation 26 'select' 'val_assign' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_9_i = call i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32(i32 %unquant_N, i32 %val_assign, i32 %N_r)" [top_incremental.cpp:644]   --->   Operation 27 'bitconcatenate' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_PartSet.i512.i512.i96.i32.i32(i512 undef, i96 %tmp_9_i, i32 0, i32 95)" [top_incremental.cpp:644]   --->   Operation 28 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %val_assign, i32 6, i32 21)" [top_incremental.cpp:648]   --->   Operation 29 'partselect' 'tmp_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%out_data_user_V = add i16 1, %tmp_6_i" [top_incremental.cpp:648]   --->   Operation 30 'add' 'out_data_user_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %p_Result_s, i8 0, i8 -1, i16 %out_data_user_V, i1 false)" [top_incremental.cpp:649]   --->   Operation 31 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i96 %tmp_V to i16" [top_incremental.cpp:618]   --->   Operation 32 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i28 @_ssdm_op_PartSelect.i28.i96.i32.i32(i96 %tmp_V, i32 36, i32 63)" [top_incremental.cpp:679]   --->   Operation 33 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i96.i32.i32(i96 %tmp_V, i32 36, i32 47)" [top_incremental.cpp:618]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @in_write_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96* @in_write_n_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, [5 x i8]* @p_str43, i32 1, i32 1, [5 x i8]* @p_str44, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %p_Result_s, i8 0, i8 -1, i16 %out_data_user_V, i1 false)" [top_incremental.cpp:649]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i28 %tmp_2 to i29" [top_incremental.cpp:679]   --->   Operation 40 'zext' 'tmp_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%op2_assign = add i29 -1, %tmp_cast_i" [top_incremental.cpp:679]   --->   Operation 41 'add' 'op2_assign' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cast = zext i16 %tmp_5 to i28" [top_incremental.cpp:618]   --->   Operation 42 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cast1 = zext i12 %tmp to i28" [top_incremental.cpp:618]   --->   Operation 43 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i28 %cast1, %cast" [top_incremental.cpp:618]   --->   Operation 44 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "br label %0" [top_incremental.cpp:655]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i28 [ 0, %entry_ifconv ], [ %indvar_flatten_next, %.loopexit._crit_edge.i ]"   --->   Operation 46 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t_V = phi i12 [ 0, %entry_ifconv ], [ %i_V, %.loopexit._crit_edge.i ]"   --->   Operation 47 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.01ns)   --->   "%exitcond_flatten = icmp eq i28 %indvar_flatten, %bound" [top_incremental.cpp:618]   --->   Operation 48 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.97ns)   --->   "%indvar_flatten_next = add i28 %indvar_flatten, 1"   --->   Operation 49 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %write.exit, label %.reset" [top_incremental.cpp:618]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "%exitcond2 = icmp eq i12 %t_V, %tmp" [top_incremental.cpp:658]   --->   Operation 51 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.37ns)   --->   "%t_V_1_mid2 = select i1 %exitcond2, i12 0, i12 %t_V" [top_incremental.cpp:658]   --->   Operation 52 'select' 't_V_1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_V = trunc i12 %t_V_1_mid2 to i2" [top_incremental.cpp:658]   --->   Operation 53 'trunc' 'ret_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.97ns)   --->   "%tmp_12_i = icmp ne i12 %t_V_1_mid2, 0" [top_incremental.cpp:670]   --->   Operation 54 'icmp' 'tmp_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.44ns)   --->   "%tmp_13_i = icmp eq i2 %ret_V, -1" [top_incremental.cpp:670]   --->   Operation 55 'icmp' 'tmp_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%or_cond_i = and i1 %tmp_12_i, %tmp_13_i" [top_incremental.cpp:670]   --->   Operation 56 'and' 'or_cond_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_14_cast_i = zext i12 %t_V_1_mid2 to i29" [top_incremental.cpp:670]   --->   Operation 57 'zext' 'tmp_14_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.01ns)   --->   "%out_data_last_V = icmp eq i29 %tmp_14_cast_i, %op2_assign" [top_incremental.cpp:670]   --->   Operation 58 'icmp' 'out_data_last_V' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond1_i = or i1 %or_cond_i, %out_data_last_V" [top_incremental.cpp:670]   --->   Operation 59 'or' 'or_cond1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %or_cond1_i, label %.preheader61.0.i, label %.loopexit._crit_edge.i" [top_incremental.cpp:670]   --->   Operation 60 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.80ns)   --->   "%i_V = add i12 %t_V_1_mid2, 1" [top_incremental.cpp:658]   --->   Operation 61 'add' 'i_V' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.35>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%temp_V_0_1_i_load = load i128* %temp_V_0_1_i" [top_incremental.cpp:661]   --->   Operation 62 'load' 'temp_V_0_1_i_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%temp_V_1_1_i_load = load i128* %temp_V_1_1_i" [top_incremental.cpp:661]   --->   Operation 63 'load' 'temp_V_1_1_i_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%temp_V_2_1_i_load = load i128* %temp_V_2_1_i" [top_incremental.cpp:661]   --->   Operation 64 'load' 'temp_V_2_1_i_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%temp_V_3_1_i_load = load i128* %temp_V_3_1_i" [top_incremental.cpp:661]   --->   Operation 65 'load' 'temp_V_3_1_i_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.44ns)   --->   "%tmp_7_i = icmp eq i2 %ret_V, 0" [top_incremental.cpp:661]   --->   Operation 66 'icmp' 'tmp_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.51ns)   --->   "%p_temp_V_3_1_i = select i1 %tmp_7_i, i128 0, i128 %temp_V_3_1_i_load" [top_incremental.cpp:661]   --->   Operation 67 'select' 'p_temp_V_3_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.51ns)   --->   "%p_temp_V_2_1_i = select i1 %tmp_7_i, i128 0, i128 %temp_V_2_1_i_load" [top_incremental.cpp:661]   --->   Operation 68 'select' 'p_temp_V_2_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node temp_V_1_3_i)   --->   "%p_temp_V_1_1_i = select i1 %tmp_7_i, i128 0, i128 %temp_V_1_1_i_load" [top_incremental.cpp:661]   --->   Operation 69 'select' 'p_temp_V_1_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.83ns)   --->   "%tmp_V_1 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @in_write_V_V)" [top_incremental.cpp:668]   --->   Operation 70 'read' 'tmp_V_1' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 71 [1/1] (0.44ns)   --->   "%sel_tmp = icmp eq i2 %ret_V, -2" [top_incremental.cpp:668]   --->   Operation 71 'icmp' 'sel_tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node temp_V_3_3_i)   --->   "%sel_tmp1 = select i1 %sel_tmp, i128 %p_temp_V_3_1_i, i128 %tmp_V_1" [top_incremental.cpp:668]   --->   Operation 72 'select' 'sel_tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.44ns)   --->   "%sel_tmp2 = icmp eq i2 %ret_V, 1" [top_incremental.cpp:668]   --->   Operation 73 'icmp' 'sel_tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node temp_V_3_3_i)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i128 %p_temp_V_3_1_i, i128 %sel_tmp1" [top_incremental.cpp:668]   --->   Operation 74 'select' 'sel_tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.51ns) (out node of the LUT)   --->   "%temp_V_3_3_i = select i1 %tmp_7_i, i128 0, i128 %sel_tmp3" [top_incremental.cpp:668]   --->   Operation 75 'select' 'temp_V_3_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node temp_V_2_3_i)   --->   "%sel_tmp7 = select i1 %sel_tmp, i128 %tmp_V_1, i128 %p_temp_V_2_1_i" [top_incremental.cpp:661]   --->   Operation 76 'select' 'sel_tmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node temp_V_2_3_i)   --->   "%sel_tmp9 = select i1 %sel_tmp2, i128 %p_temp_V_2_1_i, i128 %sel_tmp7" [top_incremental.cpp:661]   --->   Operation 77 'select' 'sel_tmp9' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.51ns) (out node of the LUT)   --->   "%temp_V_2_3_i = select i1 %tmp_7_i, i128 0, i128 %sel_tmp9" [top_incremental.cpp:661]   --->   Operation 78 'select' 'temp_V_2_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node temp_V_1_3_i)   --->   "%sel_tmp8 = select i1 %sel_tmp2, i128 %tmp_V_1, i128 %p_temp_V_1_1_i" [top_incremental.cpp:661]   --->   Operation 79 'select' 'sel_tmp8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.51ns) (out node of the LUT)   --->   "%temp_V_1_3_i = select i1 %tmp_7_i, i128 0, i128 %sel_tmp8" [top_incremental.cpp:661]   --->   Operation 80 'select' 'temp_V_1_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.51ns)   --->   "%temp_V_0_3_i = select i1 %tmp_7_i, i128 %tmp_V_1, i128 %temp_V_0_1_i_load" [top_incremental.cpp:661]   --->   Operation 81 'select' 'temp_V_0_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i128 %temp_V_3_3_i, i128* %temp_V_3_1_i" [top_incremental.cpp:668]   --->   Operation 82 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "store i128 %temp_V_2_3_i, i128* %temp_V_2_1_i" [top_incremental.cpp:661]   --->   Operation 83 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i128 %temp_V_1_3_i, i128* %temp_V_1_1_i" [top_incremental.cpp:661]   --->   Operation 84 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "store i128 %temp_V_0_3_i, i128* %temp_V_0_1_i" [top_incremental.cpp:661]   --->   Operation 85 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = call i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128(i128 %temp_V_3_3_i, i128 %temp_V_2_3_i, i128 %temp_V_1_3_i, i128 %temp_V_0_3_i)" [top_incremental.cpp:674]   --->   Operation 86 'bitconcatenate' 'tmp_data_V_1' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_1, i8 0, i8 -1, i16 %out_data_user_V, i1 %out_data_last_V)" [top_incremental.cpp:681]   --->   Operation 87 'write' <Predicate = (or_cond1_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2096640, i64 0)"   --->   Operation 88 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [top_incremental.cpp:658]   --->   Operation 89 'specregionbegin' 'tmp_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [top_incremental.cpp:659]   --->   Operation 90 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_1, i8 0, i8 -1, i16 %out_data_user_V, i1 %out_data_last_V)" [top_incremental.cpp:681]   --->   Operation 91 'write' <Predicate = (or_cond1_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge.i" [top_incremental.cpp:682]   --->   Operation 92 'br' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_11_i)" [top_incremental.cpp:683]   --->   Operation 93 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br label %0" [top_incremental.cpp:658]   --->   Operation 94 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_write_n_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in_write_iter_c_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in_write_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_V_0_1_i        (alloca           ) [ 0011110]
temp_V_1_1_i        (alloca           ) [ 0011110]
temp_V_2_1_i        (alloca           ) [ 0011110]
temp_V_3_1_i        (alloca           ) [ 0011110]
tmp_V               (read             ) [ 0000000]
tmp_V_1_0           (read             ) [ 0000000]
N_r                 (trunc            ) [ 0000000]
NN_c_2              (partselect       ) [ 0000000]
NN_c_2_cast_i       (partselect       ) [ 0000000]
unquant_N           (partselect       ) [ 0000000]
tmp_4               (partselect       ) [ 0000000]
icmp                (icmp             ) [ 0000000]
tmp_2_i             (icmp             ) [ 0000000]
tmp_3_i             (add              ) [ 0000000]
tmp_1               (partselect       ) [ 0000000]
NN_c                (bitconcatenate   ) [ 0000000]
sel_tmp4            (select           ) [ 0000000]
sel_tmp5            (xor              ) [ 0000000]
sel_tmp6            (and              ) [ 0000000]
val_assign          (select           ) [ 0000000]
tmp_9_i             (bitconcatenate   ) [ 0000000]
p_Result_s          (partset          ) [ 0010000]
tmp_6_i             (partselect       ) [ 0000000]
out_data_user_V     (add              ) [ 0011110]
tmp_5               (trunc            ) [ 0010000]
tmp_2               (partselect       ) [ 0010000]
tmp                 (partselect       ) [ 0011110]
StgValue_35         (specinterface    ) [ 0000000]
StgValue_36         (specinterface    ) [ 0000000]
StgValue_37         (specinterface    ) [ 0000000]
StgValue_38         (specinterface    ) [ 0000000]
StgValue_39         (write            ) [ 0000000]
tmp_cast_i          (zext             ) [ 0000000]
op2_assign          (add              ) [ 0001110]
cast                (zext             ) [ 0000000]
cast1               (zext             ) [ 0000000]
bound               (mul              ) [ 0001110]
StgValue_45         (br               ) [ 0011110]
indvar_flatten      (phi              ) [ 0001000]
t_V                 (phi              ) [ 0001000]
exitcond_flatten    (icmp             ) [ 0001110]
indvar_flatten_next (add              ) [ 0011110]
StgValue_50         (br               ) [ 0000000]
exitcond2           (icmp             ) [ 0000000]
t_V_1_mid2          (select           ) [ 0000000]
ret_V               (trunc            ) [ 0001100]
tmp_12_i            (icmp             ) [ 0000000]
tmp_13_i            (icmp             ) [ 0000000]
or_cond_i           (and              ) [ 0000000]
tmp_14_cast_i       (zext             ) [ 0000000]
out_data_last_V     (icmp             ) [ 0001110]
or_cond1_i          (or               ) [ 0001110]
StgValue_60         (br               ) [ 0000000]
i_V                 (add              ) [ 0011110]
temp_V_0_1_i_load   (load             ) [ 0000000]
temp_V_1_1_i_load   (load             ) [ 0000000]
temp_V_2_1_i_load   (load             ) [ 0000000]
temp_V_3_1_i_load   (load             ) [ 0000000]
tmp_7_i             (icmp             ) [ 0000000]
p_temp_V_3_1_i      (select           ) [ 0000000]
p_temp_V_2_1_i      (select           ) [ 0000000]
p_temp_V_1_1_i      (select           ) [ 0000000]
tmp_V_1             (read             ) [ 0000000]
sel_tmp             (icmp             ) [ 0000000]
sel_tmp1            (select           ) [ 0000000]
sel_tmp2            (icmp             ) [ 0000000]
sel_tmp3            (select           ) [ 0000000]
temp_V_3_3_i        (select           ) [ 0000000]
sel_tmp7            (select           ) [ 0000000]
sel_tmp9            (select           ) [ 0000000]
temp_V_2_3_i        (select           ) [ 0000000]
sel_tmp8            (select           ) [ 0000000]
temp_V_1_3_i        (select           ) [ 0000000]
temp_V_0_3_i        (select           ) [ 0000000]
StgValue_82         (store            ) [ 0000000]
StgValue_83         (store            ) [ 0000000]
StgValue_84         (store            ) [ 0000000]
StgValue_85         (store            ) [ 0000000]
tmp_data_V_1        (bitconcatenate   ) [ 0001010]
StgValue_88         (speclooptripcount) [ 0000000]
tmp_11_i            (specregionbegin  ) [ 0000000]
StgValue_90         (specpipeline     ) [ 0000000]
StgValue_91         (write            ) [ 0000000]
StgValue_92         (br               ) [ 0000000]
empty               (specregionend    ) [ 0000000]
StgValue_94         (br               ) [ 0011110]
StgValue_95         (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_id_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_write_n_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_write_n_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_write_iter_c_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_write_iter_c_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_write_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_write_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i512.i512.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="temp_V_0_1_i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_V_0_1_i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="temp_V_1_1_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_V_1_1_i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="temp_V_2_1_i_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_V_2_1_i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="temp_V_3_1_i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_V_3_1_i/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_V_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="96" slack="0"/>
<pin id="156" dir="0" index="1" bw="96" slack="0"/>
<pin id="157" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_V_1_0_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1_0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="512" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="0" index="3" bw="8" slack="0"/>
<pin id="171" dir="0" index="4" bw="16" slack="0"/>
<pin id="172" dir="0" index="5" bw="1" slack="0"/>
<pin id="173" dir="0" index="6" bw="512" slack="0"/>
<pin id="174" dir="0" index="7" bw="1" slack="0"/>
<pin id="175" dir="0" index="8" bw="1" slack="0"/>
<pin id="176" dir="0" index="9" bw="16" slack="0"/>
<pin id="177" dir="0" index="10" bw="1" slack="0"/>
<pin id="178" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/1 StgValue_87/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_V_1_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="128" slack="0"/>
<pin id="190" dir="0" index="1" bw="128" slack="0"/>
<pin id="191" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="28" slack="1"/>
<pin id="196" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="28" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="t_V_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="1"/>
<pin id="207" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="t_V_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="12" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="N_r_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="96" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="N_r/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="NN_c_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="96" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="0" index="3" bw="7" slack="0"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="NN_c_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="NN_c_2_cast_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="96" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="0" index="3" bw="7" slack="0"/>
<pin id="235" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="NN_c_2_cast_i/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="unquant_N_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="96" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="0" index="3" bw="8" slack="0"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="unquant_N/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="26" slack="0"/>
<pin id="252" dir="0" index="1" bw="96" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="26" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_2_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_3_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="26" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="6" slack="0"/>
<pin id="283" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="NN_c_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="26" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="NN_c/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sel_tmp4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sel_tmp5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sel_tmp6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="val_assign_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_assign/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_9_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="96" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="0" index="3" bw="32" slack="0"/>
<pin id="329" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_i/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Result_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="512" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="96" slack="0"/>
<pin id="338" dir="0" index="3" bw="1" slack="0"/>
<pin id="339" dir="0" index="4" bw="8" slack="0"/>
<pin id="340" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_6_i_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="0" index="3" bw="6" slack="0"/>
<pin id="352" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="out_data_user_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_data_user_V/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="96" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="28" slack="0"/>
<pin id="370" dir="0" index="1" bw="96" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="0" index="1" bw="96" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_cast_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="28" slack="1"/>
<pin id="390" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="op2_assign_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="28" slack="0"/>
<pin id="394" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="cast1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="1"/>
<pin id="402" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="exitcond_flatten_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="28" slack="0"/>
<pin id="405" dir="0" index="1" bw="28" slack="1"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="indvar_flatten_next_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="28" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="exitcond2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="2"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="t_V_1_mid2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="12" slack="0"/>
<pin id="423" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1_mid2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="ret_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="0"/>
<pin id="429" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_12_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_13_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13_i/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_cond_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_14_cast_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast_i/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="out_data_last_V_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="0" index="1" bw="29" slack="1"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_data_last_V/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_cond1_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1_i/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_V_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="temp_V_0_1_i_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="128" slack="3"/>
<pin id="472" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_V_0_1_i_load/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="temp_V_1_1_i_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="128" slack="3"/>
<pin id="475" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_V_1_1_i_load/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="temp_V_2_1_i_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="128" slack="3"/>
<pin id="478" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_V_2_1_i_load/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="temp_V_3_1_i_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="128" slack="3"/>
<pin id="481" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_V_3_1_i_load/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_7_i_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="1"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_temp_V_3_1_i_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="128" slack="0"/>
<pin id="491" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_temp_V_3_1_i/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_temp_V_2_1_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="128" slack="0"/>
<pin id="499" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_temp_V_2_1_i/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_temp_V_1_1_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="128" slack="0"/>
<pin id="507" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_temp_V_1_1_i/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sel_tmp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="1"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sel_tmp1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="128" slack="0"/>
<pin id="519" dir="0" index="2" bw="128" slack="0"/>
<pin id="520" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sel_tmp2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="1"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sel_tmp3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="128" slack="0"/>
<pin id="532" dir="0" index="2" bw="128" slack="0"/>
<pin id="533" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="temp_V_3_3_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="128" slack="0"/>
<pin id="541" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_3_3_i/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sel_tmp7_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="128" slack="0"/>
<pin id="548" dir="0" index="2" bw="128" slack="0"/>
<pin id="549" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sel_tmp9_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="128" slack="0"/>
<pin id="556" dir="0" index="2" bw="128" slack="0"/>
<pin id="557" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="temp_V_2_3_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="128" slack="0"/>
<pin id="565" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_2_3_i/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sel_tmp8_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="128" slack="0"/>
<pin id="572" dir="0" index="2" bw="128" slack="0"/>
<pin id="573" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="temp_V_1_3_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="128" slack="0"/>
<pin id="581" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_1_3_i/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="temp_V_0_3_i_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="128" slack="0"/>
<pin id="588" dir="0" index="2" bw="128" slack="0"/>
<pin id="589" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_0_3_i/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="StgValue_82_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="128" slack="0"/>
<pin id="595" dir="0" index="1" bw="128" slack="3"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="StgValue_83_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="128" slack="0"/>
<pin id="600" dir="0" index="1" bw="128" slack="3"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="StgValue_84_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="128" slack="0"/>
<pin id="605" dir="0" index="1" bw="128" slack="3"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="StgValue_85_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="128" slack="0"/>
<pin id="610" dir="0" index="1" bw="128" slack="3"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_data_V_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="512" slack="0"/>
<pin id="615" dir="0" index="1" bw="128" slack="0"/>
<pin id="616" dir="0" index="2" bw="128" slack="0"/>
<pin id="617" dir="0" index="3" bw="128" slack="0"/>
<pin id="618" dir="0" index="4" bw="128" slack="0"/>
<pin id="619" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V_1/4 "/>
</bind>
</comp>

<comp id="626" class="1007" name="bound_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="632" class="1005" name="temp_V_0_1_i_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="128" slack="3"/>
<pin id="634" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="temp_V_0_1_i "/>
</bind>
</comp>

<comp id="638" class="1005" name="temp_V_1_1_i_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="128" slack="3"/>
<pin id="640" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="temp_V_1_1_i "/>
</bind>
</comp>

<comp id="644" class="1005" name="temp_V_2_1_i_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="128" slack="3"/>
<pin id="646" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="temp_V_2_1_i "/>
</bind>
</comp>

<comp id="650" class="1005" name="temp_V_3_1_i_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="128" slack="3"/>
<pin id="652" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="temp_V_3_1_i "/>
</bind>
</comp>

<comp id="656" class="1005" name="p_Result_s_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="512" slack="1"/>
<pin id="658" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="661" class="1005" name="out_data_user_V_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_data_user_V "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_5_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="1"/>
<pin id="668" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="28" slack="1"/>
<pin id="673" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="1"/>
<pin id="678" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="682" class="1005" name="op2_assign_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="29" slack="1"/>
<pin id="684" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="687" class="1005" name="bound_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="28" slack="1"/>
<pin id="689" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="692" class="1005" name="exitcond_flatten_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="696" class="1005" name="indvar_flatten_next_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="28" slack="0"/>
<pin id="698" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="701" class="1005" name="ret_V_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="1"/>
<pin id="703" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="out_data_last_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_data_last_V "/>
</bind>
</comp>

<comp id="713" class="1005" name="or_cond1_i_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1_i "/>
</bind>
</comp>

<comp id="717" class="1005" name="i_V_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="12" slack="0"/>
<pin id="719" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_data_V_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="512" slack="1"/>
<pin id="724" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="186"><net_src comp="72" pin="0"/><net_sink comp="166" pin=8"/></net>

<net id="187"><net_src comp="74" pin="0"/><net_sink comp="166" pin=10"/></net>

<net id="192"><net_src comp="116" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="102" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="104" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="154" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="154" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="154" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="154" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="154" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="264"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="230" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="220" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="278" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="260" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="288" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="260" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="266" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="220" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="296" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="240" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="316" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="216" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="324" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="334" pin=4"/></net>

<net id="346"><net_src comp="334" pin="5"/><net_sink comp="166" pin=6"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="316" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="347" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="2"/><net_sink comp="166" pin=9"/></net>

<net id="367"><net_src comp="154" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="154" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="78" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="26" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="384"><net_src comp="80" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="154" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="78" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="395"><net_src comp="100" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="407"><net_src comp="198" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="198" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="106" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="209" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="104" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="209" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="419" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="104" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="427" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="108" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="431" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="419" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="443" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="419" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="110" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="486"><net_src comp="112" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="114" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="479" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="482" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="114" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="476" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="482" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="114" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="473" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="118" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="487" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="188" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="120" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="487" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="516" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="482" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="114" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="529" pin="3"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="511" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="188" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="495" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="524" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="495" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="545" pin="3"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="482" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="114" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="553" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="524" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="188" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="503" pin="3"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="482" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="114" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="569" pin="3"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="482" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="188" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="470" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="537" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="561" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="577" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="585" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="620"><net_src comp="122" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="537" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="561" pin="3"/><net_sink comp="613" pin=2"/></net>

<net id="623"><net_src comp="577" pin="3"/><net_sink comp="613" pin=3"/></net>

<net id="624"><net_src comp="585" pin="3"/><net_sink comp="613" pin=4"/></net>

<net id="625"><net_src comp="613" pin="5"/><net_sink comp="166" pin=6"/></net>

<net id="630"><net_src comp="400" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="397" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="138" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="641"><net_src comp="142" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="647"><net_src comp="146" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="653"><net_src comp="150" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="659"><net_src comp="334" pin="5"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="166" pin=6"/></net>

<net id="664"><net_src comp="357" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="166" pin=9"/></net>

<net id="669"><net_src comp="364" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="674"><net_src comp="368" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="679"><net_src comp="378" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="685"><net_src comp="391" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="690"><net_src comp="626" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="695"><net_src comp="403" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="408" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="704"><net_src comp="427" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="711"><net_src comp="453" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="166" pin=10"/></net>

<net id="716"><net_src comp="458" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="464" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="725"><net_src comp="613" pin="5"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="166" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {2 5 }
	Port: out_V_id_V | {2 5 }
	Port: out_V_dest_V | {2 5 }
	Port: out_V_user_V | {2 5 }
	Port: out_V_last_V | {2 5 }
 - Input state : 
	Port: write : in_write_n_V_V | {1 }
	Port: write : in_write_iter_c_V_V | {1 }
	Port: write : in_write_V_V | {4 }
  - Chain level:
	State 1
		icmp : 1
		tmp_2_i : 1
		tmp_3_i : 1
		tmp_1 : 2
		NN_c : 3
		sel_tmp4 : 4
		sel_tmp5 : 2
		sel_tmp6 : 2
		val_assign : 5
		tmp_9_i : 6
		p_Result_s : 7
		tmp_6_i : 6
		out_data_user_V : 7
		StgValue_31 : 8
	State 2
		op2_assign : 1
		bound : 1
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_50 : 2
		exitcond2 : 1
		t_V_1_mid2 : 2
		ret_V : 3
		tmp_12_i : 3
		tmp_13_i : 4
		or_cond_i : 5
		tmp_14_cast_i : 3
		out_data_last_V : 4
		or_cond1_i : 5
		StgValue_60 : 5
		i_V : 3
	State 4
		p_temp_V_3_1_i : 1
		p_temp_V_2_1_i : 1
		p_temp_V_1_1_i : 1
		sel_tmp1 : 2
		sel_tmp3 : 3
		temp_V_3_3_i : 4
		sel_tmp7 : 2
		sel_tmp9 : 3
		temp_V_2_3_i : 4
		sel_tmp8 : 2
		temp_V_1_3_i : 3
		StgValue_82 : 5
		StgValue_83 : 5
		StgValue_84 : 4
		StgValue_85 : 1
		tmp_data_V_1 : 5
		StgValue_87 : 6
	State 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       sel_tmp4_fu_296      |    0    |    0    |    32   |
|          |      val_assign_fu_316     |    0    |    0    |    32   |
|          |      t_V_1_mid2_fu_419     |    0    |    0    |    11   |
|          |    p_temp_V_3_1_i_fu_487   |    0    |    0    |   107   |
|          |    p_temp_V_2_1_i_fu_495   |    0    |    0    |   107   |
|          |    p_temp_V_1_1_i_fu_503   |    0    |    0    |   107   |
|          |       sel_tmp1_fu_516      |    0    |    0    |   107   |
|  select  |       sel_tmp3_fu_529      |    0    |    0    |   107   |
|          |     temp_V_3_3_i_fu_537    |    0    |    0    |   107   |
|          |       sel_tmp7_fu_545      |    0    |    0    |   107   |
|          |       sel_tmp9_fu_553      |    0    |    0    |   107   |
|          |     temp_V_2_3_i_fu_561    |    0    |    0    |   107   |
|          |       sel_tmp8_fu_569      |    0    |    0    |   107   |
|          |     temp_V_1_3_i_fu_577    |    0    |    0    |   107   |
|          |     temp_V_0_3_i_fu_585    |    0    |    0    |   107   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_3_i_fu_272       |    0    |    0    |    39   |
|          |   out_data_user_V_fu_357   |    0    |    0    |    23   |
|    add   |      op2_assign_fu_391     |    0    |    0    |    35   |
|          | indvar_flatten_next_fu_408 |    0    |    0    |    35   |
|          |         i_V_fu_464         |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|          |         icmp_fu_260        |    0    |    0    |    20   |
|          |       tmp_2_i_fu_266       |    0    |    0    |    11   |
|          |   exitcond_flatten_fu_403  |    0    |    0    |    20   |
|          |      exitcond2_fu_414      |    0    |    0    |    13   |
|   icmp   |       tmp_12_i_fu_431      |    0    |    0    |    13   |
|          |       tmp_13_i_fu_437      |    0    |    0    |    8    |
|          |   out_data_last_V_fu_453   |    0    |    0    |    20   |
|          |       tmp_7_i_fu_482       |    0    |    0    |    8    |
|          |       sel_tmp_fu_511       |    0    |    0    |    8    |
|          |       sel_tmp2_fu_524      |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    and   |       sel_tmp6_fu_310      |    0    |    0    |    2    |
|          |      or_cond_i_fu_443      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       sel_tmp5_fu_304      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    or    |      or_cond1_i_fu_458     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    mul   |        bound_fu_626        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_V_read_fu_154     |    0    |    0    |    0    |
|   read   |    tmp_V_1_0_read_fu_160   |    0    |    0    |    0    |
|          |     tmp_V_1_read_fu_188    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_166      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         N_r_fu_216         |    0    |    0    |    0    |
|   trunc  |        tmp_5_fu_364        |    0    |    0    |    0    |
|          |        ret_V_fu_427        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        NN_c_2_fu_220       |    0    |    0    |    0    |
|          |    NN_c_2_cast_i_fu_230    |    0    |    0    |    0    |
|          |      unquant_N_fu_240      |    0    |    0    |    0    |
|partselect|        tmp_4_fu_250        |    0    |    0    |    0    |
|          |        tmp_1_fu_278        |    0    |    0    |    0    |
|          |       tmp_6_i_fu_347       |    0    |    0    |    0    |
|          |        tmp_2_fu_368        |    0    |    0    |    0    |
|          |         tmp_fu_378         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         NN_c_fu_288        |    0    |    0    |    0    |
|bitconcatenate|       tmp_9_i_fu_324       |    0    |    0    |    0    |
|          |     tmp_data_V_1_fu_613    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  partset |      p_Result_s_fu_334     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_cast_i_fu_388     |    0    |    0    |    0    |
|   zext   |         cast_fu_397        |    0    |    0    |    0    |
|          |        cast1_fu_400        |    0    |    0    |    0    |
|          |    tmp_14_cast_i_fu_449    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   1647  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       bound_reg_687       |   28   |
|  exitcond_flatten_reg_692 |    1   |
|        i_V_reg_717        |   12   |
|indvar_flatten_next_reg_696|   28   |
|   indvar_flatten_reg_194  |   28   |
|     op2_assign_reg_682    |   29   |
|     or_cond1_i_reg_713    |    1   |
|  out_data_last_V_reg_708  |    1   |
|  out_data_user_V_reg_661  |   16   |
|     p_Result_s_reg_656    |   512  |
|       ret_V_reg_701       |    2   |
|        t_V_reg_205        |   12   |
|    temp_V_0_1_i_reg_632   |   128  |
|    temp_V_1_1_i_reg_638   |   128  |
|    temp_V_2_1_i_reg_644   |   128  |
|    temp_V_3_1_i_reg_650   |   128  |
|       tmp_2_reg_671       |   28   |
|       tmp_5_reg_666       |   16   |
|    tmp_data_V_1_reg_722   |   512  |
|        tmp_reg_676        |   12   |
+---------------------------+--------+
|           Total           |  1750  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_166 |  p6  |   4  |  512 |  2048  ||    21   |
| grp_write_fu_166 |  p9  |   2  |  16  |   32   ||    9    |
| grp_write_fu_166 |  p10 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  2082  ||  2.0055 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  1647  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   39   |
|  Register |    -   |    -   |  1750  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |  1750  |  1686  |
+-----------+--------+--------+--------+--------+
