$version Generated by VerilatedVcd $end
$date Tue Nov  7 19:29:21 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 ' count [7:0] $end
  $var wire  1 % ld $end
  $var wire  1 $ rst $end
  $var wire  8 & v [7:0] $end
  $scope module counter $end
   $var wire 32 ( WIDTH [31:0] $end
   $var wire  1 # clk $end
   $var wire  8 ' count [7:0] $end
   $var wire  1 % ld $end
   $var wire  1 $ rst $end
   $var wire  8 & v [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
b00101101 &
b00000000 '
b00000000000000000000000000001000 (
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
#6
1#
0$
#7
0#
#8
1#
b00000001 '
#9
0#
#10
1#
b00000010 '
#11
0#
#12
1#
1%
b00000011 '
#13
0#
#14
1#
0%
b00101101 '
#15
0#
#16
1#
b00101110 '
#17
0#
#18
1#
b00101111 '
#19
0#
#20
1#
1%
b00110000 '
#21
0#
#22
1#
0%
b00101101 '
#23
0#
#24
1#
b00101110 '
#25
0#
#26
1#
b00101111 '
#27
0#
#28
1#
b00110000 '
#29
0#
#30
1#
b00110010 &
b00110001 '
#31
0#
#32
1#
1$
b00110010 '
#33
0#
#34
1#
0$
1%
b00000000 '
#35
0#
#36
1#
0%
b00110010 '
#37
0#
#38
1#
b00110011 '
#39
0#
#40
1#
b00110100 '
#41
0#
#42
1#
b00110101 '
#43
0#
#44
1#
b00110110 '
#45
0#
#46
1#
b00101111 &
b00110111 '
#47
0#
#48
1#
b00101011 &
b00111000 '
#49
0#
#50
1#
b00100010 &
b00111001 '
#51
0#
#52
1#
b00100000 &
b00111010 '
#53
0#
#54
1#
b00111011 '
#55
0#
#56
1#
1%
b00111100 '
#57
0#
#58
1#
0%
b00100000 '
#59
0#
#60
1#
b00100001 '
#61
0#
#62
1#
b00100010 '
#63
0#
#64
1#
b00100011 '
#65
0#
#66
1#
b00011100 &
b00100100 '
#67
0#
#68
1#
b00100101 '
#69
0#
#70
1#
1%
b00100110 '
#71
0#
#72
1#
0%
b00011100 '
#73
0#
#74
1#
b00011101 '
#75
0#
#76
1#
b00011110 '
#77
0#
#78
1#
b00011111 '
#79
0#
#80
1#
b00100000 '
#81
0#
#82
1#
b00100001 '
#83
0#
#84
1#
b00100010 '
#85
0#
#86
1#
b00100011 '
#87
0#
#88
1#
b00100100 '
#89
0#
#90
1#
b00100101 '
#91
0#
#92
1#
b00100110 '
#93
0#
#94
1#
b00100111 '
#95
0#
#96
1#
b00101000 '
#97
0#
#98
1#
b00101001 '
#99
0#
