$date
	Sat Nov 01 16:43:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module fullsubtractor_struct_tb $end
$var wire 1 ! diff_tb $end
$var wire 1 " bout_tb $end
$var reg 1 # a_tb $end
$var reg 1 $ b_tb $end
$var reg 1 % bin_tb $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 & and1_out $end
$var wire 1 ' and2_out $end
$var wire 1 ( and3_out $end
$var wire 1 $ b $end
$var wire 1 % borrow_in $end
$var wire 1 " borrow_out $end
$var wire 1 ! diff $end
$var wire 1 ) diff_wire $end
$var wire 1 * not_a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1"
1!
1'
1%
#200
0'
1)
1&
0%
1$
#300
0!
1'
1(
1%
#400
0"
1!
0'
0&
0(
0*
0%
0$
1#
#500
0!
1%
#600
0)
0%
1$
#700
1"
1!
1(
1%
#800
