# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"CPUTB_time_synth.v" \
"../../../../../ControlUnit.srcs/sim_1/new/CPUTB.v" \

# Do not sort compile order
nosort
