\usepackage{acronym}

\acrodef{AAP}{Analog Auto Placer}
\acrodef{ABE}{Advanced Boolean Engine}
\acrodef{AOCV}{Advanced On-chip Variation}
\acrodef{ADE}{Analog Design Environment}
\acrodef{AEL}{Analog Expression Language}
\acrodef{AMS}{Analog-Mixed-Signal}
\acrodef{AMSD}{AMS Designer}
\acrodef{AoT}{Analog on Top}
\acrodef{APS}{Accelerated Parallel Simulation}
\acrodef{ATPG}{Automatic Test Pattern Generation}
\acrodef{AVUM}{AMS Virtuoso Use Model}
\acrodef{AXUM}{AMS Xcelium Use Model}
\acrodef{API}{Application Programming Interface}
\acrodef{ALU}{Arithmetic Logic Unit}
\acrodef{ASIC}{Application-Specific Integrated Circuit}
\acrodef{BDU}{Blackbox Design Unit}
\acrodef{BEOL}{Back End of Line}
\acrodef{BER}{Bit Error Rate}
\acrodef{BiCMOS}{Bipolar Complementary Metal Oxide Silicon}
\acrodef{BSIM}{Berkeley Short-Channel IGFET Model}
\acrodef{BIST}{Built-in Self Test}
\acrodef{CAS}{Check Against Source}
\acrodef{CCD}{Conformal Constraints Designer}
\acrodef{CCF}{Clock Constraint File}
\acrodef{CCL}{Common Command Language}
\acrodef{CCS}{Composite Current Source}
\acrodef{CDF}{Component Description Format}
\acrodef{CDL}{Circuit Description Language}
\acrodef{CDM}{Charge Device Model}
\acrodef{CDBA}{Cadence Database API}
\acrodef{CDS}{Cadence Design Systems}
\acrodef{CIF}{Caltech Intermediate Format}
\acrodef{CEL}{CDF Expression Language}
\acrodef{CGIC}{Clock-gating integrated cell}
\acrodef{CIW}{Command Interpreter Window}
\acrodef{CMI}{Compile Module Interface}
\acrodef{CML}{Channel Length Modulation}
\acrodef{CMOS}{Complementary Metal Oxide Silicon}
\acrodef{CMP}{Chemical Mechanical Polishing}
\acrodef{CPF}{Common Power Format}
\acrodef{CDB}{Cadence Database}
\acrodef{CPG}{Cadence Placement Guidance}
\acrodef{CMC}{Compact Modeling Counsel}
\acrodef{CPH}{Configure Physical Hierarchy}
\acrodef{CPPR}{Clock Path Pessimism Removal}
\acrodef{CRPR}{Clock Reconvergence Pessimism Removal}
\acrodef{CSA}{Carry-Save Adder}
\acrodef{CSR}{Cadence Space-based Router}
\acrodef{CTD}{Clock Tree Debugger}
\acrodef{CTS}{Clock Tree Synthesis}
\acrodef{CVD}{Common User Interface}
\acrodef{DDC}{Define Device Correspondence}
\acrodef{DFII}{Design Framework II}
\acrodef{DFM}{Design for Manufacturability}
\acrodef{DFT}{Design for Test}
\acrodef{DIBL}{Drain-induced barrier lowering}
\acrodef{DITS}{Drain-induced threshold shift}
\acrodef{DMIM}{Double Metal Insulator Metal}
\acrodef{DoT}{Digital on Top}
\acrodef{DPL}{Disembodied Property List}
\acrodef{DDPI}{Design Data Procedural Interface}
\acrodef{DPT}{Double Patterning Technology}
\acrodef{DRC}{Design Rule Check}
\acrodef{DRD}{Design Rule Driven}
\acrodef{DRL}{Device Recognition Layer}
\acrodef{DRV}{Design Rule Violation}
\acrodef{DSPF}{Detaild Standard Parasitic Format}
\acrodef{DUT}{Device under Test}
\acrodef{ECC}{Error-Correcting Codes}
\acrodef{ECF}{Early Clock Flow}
\acrodef{ECO}{Engineering Change Order}
\acrodef{ECSM}{Effective Current Source Model}
\acrodef{EDA}{Electronic Design Automation}
\acrodef{EDIF}{Electronic Design Interchange Format}
\acrodef{EIP}{Edit In Place}
\acrodef{EMIR}{Electromigration and IR-Drop}
\acrodef{ENOB}{Effective Number of Bits}
\acrodef{EOT}{Equivalent Oxide Thickness}
\acrodef{ERA}{Early Rail Analysis}
\acrodef{ERC}{Electrical Rule Check}
\acrodef{ESD}{Electrostatic Discharge}
\acrodef{ESR}{Effective Series Resistance}
\acrodef{ETL}{Edge Triggered Latch}
\acrodef{FET}{Field-Effect Transistor}
\acrodef{FBB}{Forward Body Bias}
\acrodef{FEOL}{Front End of Line}
\acrodef{FF}{Flip-Flop}
\acrodef{FGR}{Fluid Guard Ring}
\acrodef{FN}{Fowler-Nordheim}
\acrodef{FSDB}{Fast Signal Database}
\acrodef{FSM}{Finite State Machine}
\acrodef{GDSII}{Graphical Design Station II}
\acrodef{GFS}{Generate From Source}
\acrodef{GIDL}{Gate Induced Drain Leakage}
\acrodef{GISL}{Gate Induced Source Leakage}
\acrodef{GLD}{Graphical LVS Debugger}
\acrodef{GLS}{Gate-Level Simulation}
\acrodef{GSFS}{Generate Selected From Source}
\acrodef{HBT}{Hetero-Junction Bipolar Transistor}
\acrodef{HBM}{Human-Body Model}
\acrodef{HCI}{Hot Carrier Injection}
\acrodef{HDL}{Hardware Description Language}
\acrodef{HED}{Hierarchy Editor}
\acrodef{IBIS}{I/O Buffer Information Specification}
\acrodef{ICE}{Integration Constraint Editor}
\acrodef{ICT}{Interconnect Technology}
\acrodef{ICRP}{IC Remote Processes}
\acrodef{ITRS}{International Technology Roadmap for Semiconductors}
\acrodef{IE}{Interface Element}
\acrodef{IGFET}{Insulated-Gate Field-Effect Transistor}
\acrodef{ILD}{Inter-Layer Dielectric}
\acrodef{ILM}{Interface Logic Models}
\acrodef{IP}{Intellectual Property}
\acrodef{KCL}{Kirchhoff’s Current Law}
\acrodef{KVL}{Kirchhoff’s Voltage Law}
\acrodef{LDD}{Lightly Doped Drain}
\acrodef{LDE}{Layout-Dependent Effects}
\acrodef{LDS}{Low-Discrepancy Sequence}
\acrodef{LEC}{Logic Equivalence Checking}
\acrodef{LEF}{Library Exchange Format}
\acrodef{LHS}{Latin Hypercube Sampling}
\acrodef{LOCOS}{Local Oxidation of Silicon}
\acrodef{LPP}{Layer-Purpose Pair}
\acrodef{LRP}{Least Resistive Path}
\acrodef{LSCS}{Large-Scale Cloud Simulation}
\acrodef{LSF}{Load Sharing Facility}
\acrodef{LTE}{Local Truncation Error}
\acrodef{LVL}{Layout Versus Layout}
\acrodef{LVS}{Layout Versus Schematic}
\acrodef{MC}{Monte Carlo}
\acrodef{MISFET}{Metal-Insulator Semiconductor FET}
\acrodef{MOSFET}{Metal-Oxide Semiconductor FET}
\acrodef{MDL}{Measurement Description Language}
\acrodef{MEOL}{Middle End of Line}
\acrodef{MIM}{Metal Insulator Metal}
\acrodef{MM}{Machine Model}
\acrodef{MMMC}{Multi-Mode Multi-Corner}
\acrodef{MPT}{Multi-Patterning Technology}
\acrodef{MPW}{Multi-Project Wafer}
\acrodef{MSV}{Multiple Supply Voltage}
\acrodef{MTS}{Multi-Technology Simulation}
\acrodef{NLDM}{Non-linear Delay Model}
\acrodef{NLP}{Netlist property}
\acrodef{NQS}{Nonquasi-static}
\acrodef{NRHF}{NanoRoute High Frequency Router}
\acrodef{NTBI}{Negative Bias Temperature Instability}
\acrodef{OA}{Open Access}
\acrodef{OASIS}{Open Artwork System Interchange Standard}
\acrodef{OCV}{On-Chip Variation}
\acrodef{OOMR}{Out-Of-Module Reference}
\acrodef{OOP}{Out-of-Context Probing}
\acrodef{OPC}{Optical Proximity Correction}
\acrodef{OSSN}{Open Simulation System for Netlisting}
\acrodef{PAE}{Process Antenna Effect}
\acrodef{PBKG}{Protected Backgate}
\acrodef{PDK}{Process Design Kit}
\acrodef{PEX}{Parasitic Extraction}
\acrodef{PIP}{Polysilicon Insulator Polysilicon}
\acrodef{PLA}{Programmable Logic Array}
\acrodef{PPA}{Performance, Power and Area}
\acrodef{PR}{Place and Route}
\acrodef{PBRS}{Pseudo-Random Bit Sequence}
\acrodef{PD}{Phase Detector}
\acrodef{PDP}{Power-Delay Product}
\acrodef{PLCC}{Plastic Leadless Chip Carrier}
\acrodef{PSF}{Parameter Storage Format}
\acrodef{PVL}{Physical Verification Language}
\acrodef{PVS}{Physical Verification Solution}
\acrodef{PVT}{Process, Voltage and Temperature}
\acrodef{QRC}{Quantus Extraction Solution}
\acrodef{RAK}{Rapid Adoption Kit}
\acrodef{RAP}{Rapid Analog Prototype}
\acrodef{RNM}{Real Number Modeling}
\acrodef{ROD}{Relative Object Design}
\acrodef{RSPF}{Reduced Standard Parasitic Format}
\acrodef{RTL}{Register Transfer Logic}
\acrodef{SCBE}{Substrate current induced body effect}
\acrodef{SDC}{Standard Design Constraints}
\acrodef{SDF}{Standard Delay Format}
\acrodef{SDL}{Schematic Driven Layout}
\acrodef{SDP}{Structured Data Paths}
\acrodef{SDR}{Simulation driven routing}
\acrodef{SFF}{Scan Flip-Flop}
\acrodef{SGE}{Sun Grid Engine}
\acrodef{SHE}{Self Heating Effects}
\acrodef{SI}{Signal Integrity}
\acrodef{SNA}{Substrate Noise Analysis}
\acrodef{SNR}{Signal to Noise Ratio}
\acrodef{SOA}{Safe Operating Area}
\acrodef{SOAC}{Safe Operating Area Check}
\acrodef{SoC}{System on a Chip}
\acrodef{SOI}{Silicon-on-Insulator}
\acrodef{SPD}{Symbolic Placement of Devices}
\acrodef{SPF}{Standard Parasitic Format}
\acrodef{SPICE}{Simulation Program with Integrated Circuit Emphasis}
\acrodef{SST2}{Stanford Sentiment Treebank V2}
\acrodef{SSTA}{Statistical Static Timing Analysis}
\acrodef{SSV}{Silicon Signoff and Verification}
\acrodef{STA}{Static Timing Analysis}
\acrodef{STI}{Shallow Trench Isolation}
\acrodef{SV}{System Verilog}
\acrodef{SVP}{Silicon Virtual Prototype}
\acrodef{SVS}{Schematic Versus Schematic}
\acrodef{TAT}{Turnaround Time}
\acrodef{Tcl}{Tool Command Language}
\acrodef{TDDB}{Time Dependent Dielectric Breakdown}
\acrodef{TNS}{Total Negative Slack}
\acrodef{TRP}{Transfer Property Control}
\acrodef{TSG}{Text-to-Symbol Generator}
\acrodef{UCN}{Update Components and Nets}
\acrodef{ULP}{Update Layout Parameters}
\acrodef{UNL}{Unified Netlister}
\acrodef{UPF}{Unified Power Format}
\acrodef{USP}{Update Schematic Parameters}
\acrodef{VCP}{Virtuoso Custom Digital Placer}
\acrodef{VDI}{Virtuoso Digital Implementation}
\acrodef{VDSP}{Virtuoso Digital Signoff for Power}
\acrodef{VDST}{Virtuoso Digital Signoff for Timing}
\acrodef{VFP}{Virtuoso Floorplanner}
\acrodef{VHDL}{Very High Speed Integrated Circuit HDL}
\acrodef{ViVA}{Virtuoso Visualization and Analysis}
\acrodef{VLM}{Virtuoso Layout Optimize}
\acrodef{VLS}{Virtuoso Layout Suite}
\acrodef{VLS GXL}{Virtuoso Layout Suite GXL}
\acrodef{VLS L}{Virtuoso Layout Suite L}
\acrodef{VLS XL}{Virtuoso Layout Suite XL}
\acrodef{VSE}{Virtuoso Schematic Editor}
\acrodef{VSR}{Virtuoso Space-based Router}
\acrodef{WDF}{Workshare Compare Delta File}
\acrodef{WDU}{Whitebox Design Unit}
\acrodef{WEE}{Wire-Edge Enlargement}
\acrodef{WLM}{Wire-Load Model}
\acrodef{WNS}{Worst Negative Slack}
\acrodef{WPE}{Well Proximity Effect}
